Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 00:09:45 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2447 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.039        0.000                      0                 6745        0.052        0.000                      0                 6745        3.000        0.000                       0                  2453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          2.039        0.000                      0                 6745        0.185        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        2.041        0.000                      0                 6745        0.185        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          2.039        0.000                      0                 6745        0.052        0.000                      0                 6745  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        2.039        0.000                      0                 6745        0.052        0.000                      0                 6745  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 6.220ns (46.757%)  route 7.083ns (53.243%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.698    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.932 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.932    packetgen/checksum[11]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 6.273ns (47.544%)  route 6.921ns (52.456%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.064 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.526    12.589    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.823 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.823    packetgen/checksum[12]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 6.277ns (47.688%)  route 6.886ns (52.312%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.078 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.568    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.792 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.792    packetgen/checksum[13]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.033    14.941    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 5.954ns (45.308%)  route 7.187ns (54.692%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.097    12.771 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.771    packetgen/checksum[0]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.030    14.936    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.143ns  (logic 5.954ns (45.301%)  route 7.189ns (54.699%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.097    12.773 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[2]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.032    14.938    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.188ns (47.000%)  route 6.978ns (53.000%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.583    12.571    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.795 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.795    packetgen/checksum[9]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 5.970ns (45.367%)  route 7.189ns (54.633%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.789 r  packetgen/packet[149]_i_1/O
                         net (fo=1, routed)           0.000    12.789    packetgen/checksum[5]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[149]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.318ns (48.005%)  route 6.843ns (51.995%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.100 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.447    12.548    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.243    12.791 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.791    packetgen/checksum[15]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 5.970ns (45.374%)  route 7.187ns (54.626%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.787 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.787    packetgen/checksum[3]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.126ns  (logic 5.954ns (45.361%)  route 7.172ns (54.639%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.650    12.658    packetgen/checksum1
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097    12.755 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.755    packetgen/checksum[10]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.395%)  route 0.105ns (42.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    srx/clk_out_65mhz
    SLICE_X15Y79         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.105    -0.353    packetrcv/Q[145]
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    packetrcv/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.537    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[216]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[155]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.076    -0.506    stx/data_q_reg[216]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[48]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[42]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.076    -0.506    stx/data_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[211]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[150]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.075    -0.507    stx/data_q_reg[211]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X1Y64          FDRE                                         r  kbdexport1/cstring_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[69]/Q
                         net (fo=6, routed)           0.132    -0.291    kbdexport1/currentkeyboard[69]
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.871    -0.802    kbdexport1/clk_out_65mhz
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y65          FDSE (Hold_fdse_C_D)         0.070    -0.480    kbdexport1/messageoutarray2_reg[69]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 srx/data_q_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    srx/clk_out_65mhz
    SLICE_X28Y76         FDRE                                         r  srx/data_q_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  srx/data_q_reg[227]/Q
                         net (fo=7, routed)           0.144    -0.319    packetrcv/Q[166]
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.063    -0.509    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[215]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[154]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.071    -0.511    stx/data_q_reg[215]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[40]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[35]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.071    -0.511    stx/data_q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.620%)  route 0.107ns (39.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    statemachine/clk_out_65mhz
    SLICE_X14Y82         FDRE                                         r  statemachine/nextACK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  statemachine/nextACK_reg[27]/Q
                         net (fo=3, routed)           0.107    -0.325    packetgen/nextACK_reg[27]
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.064    -0.517    packetgen/packet_reg[219]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  packetgen/packet_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[83]/Q
                         net (fo=1, routed)           0.112    -0.318    stx/data[73]
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.070    -0.511    stx/data_q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y24     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y36     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y37     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y26     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y32     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 6.220ns (46.757%)  route 7.083ns (53.243%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.698    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.932 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.932    packetgen/checksum[11]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 6.273ns (47.544%)  route 6.921ns (52.456%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.064 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.526    12.589    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.823 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.823    packetgen/checksum[12]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.942    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 6.277ns (47.688%)  route 6.886ns (52.312%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.078 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.568    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.792 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.792    packetgen/checksum[13]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.033    14.943    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 5.954ns (45.308%)  route 7.187ns (54.692%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.097    12.771 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.771    packetgen/checksum[0]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.130    14.908    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.030    14.938    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.143ns  (logic 5.954ns (45.301%)  route 7.189ns (54.699%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.097    12.773 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[2]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.130    14.908    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.188ns (47.000%)  route 6.978ns (53.000%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.583    12.571    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.795 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.795    packetgen/checksum[9]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 5.970ns (45.367%)  route 7.189ns (54.633%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.789 r  packetgen/packet[149]_i_1/O
                         net (fo=1, routed)           0.000    12.789    packetgen/checksum[5]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.130    14.908    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[149]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.318ns (48.005%)  route 6.843ns (51.995%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.100 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.447    12.548    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.243    12.791 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.791    packetgen/checksum[15]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.974    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 5.970ns (45.374%)  route 7.187ns (54.626%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.787 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.787    packetgen/checksum[3]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.130    14.908    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.126ns  (logic 5.954ns (45.361%)  route 7.172ns (54.639%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.650    12.658    packetgen/checksum1
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097    12.755 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.755    packetgen/checksum[10]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.130    14.910    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.942    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.395%)  route 0.105ns (42.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    srx/clk_out_65mhz
    SLICE_X15Y79         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.105    -0.353    packetrcv/Q[145]
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    packetrcv/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.537    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[216]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[155]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.076    -0.506    stx/data_q_reg[216]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[48]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[42]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.076    -0.506    stx/data_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[211]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[150]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.075    -0.507    stx/data_q_reg[211]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X1Y64          FDRE                                         r  kbdexport1/cstring_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[69]/Q
                         net (fo=6, routed)           0.132    -0.291    kbdexport1/currentkeyboard[69]
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.871    -0.802    kbdexport1/clk_out_65mhz
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X1Y65          FDSE (Hold_fdse_C_D)         0.070    -0.480    kbdexport1/messageoutarray2_reg[69]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 srx/data_q_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    srx/clk_out_65mhz
    SLICE_X28Y76         FDRE                                         r  srx/data_q_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  srx/data_q_reg[227]/Q
                         net (fo=7, routed)           0.144    -0.319    packetrcv/Q[166]
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.063    -0.509    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[215]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[154]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.071    -0.511    stx/data_q_reg[215]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[40]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[35]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.071    -0.511    stx/data_q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.620%)  route 0.107ns (39.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    statemachine/clk_out_65mhz
    SLICE_X14Y82         FDRE                                         r  statemachine/nextACK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  statemachine/nextACK_reg[27]/Q
                         net (fo=3, routed)           0.107    -0.325    packetgen/nextACK_reg[27]
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.064    -0.517    packetgen/packet_reg[219]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  packetgen/packet_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[83]/Q
                         net (fo=1, routed)           0.112    -0.318    stx/data[73]
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.070    -0.511    stx/data_q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y29     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y26     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y24     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y36     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y27     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y34     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y37     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y26     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y32     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X14Y54     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 6.220ns (46.757%)  route 7.083ns (53.243%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.698    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.932 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.932    packetgen/checksum[11]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 6.273ns (47.544%)  route 6.921ns (52.456%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.064 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.526    12.589    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.823 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.823    packetgen/checksum[12]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 6.277ns (47.688%)  route 6.886ns (52.312%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.078 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.568    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.792 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.792    packetgen/checksum[13]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.033    14.941    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 5.954ns (45.308%)  route 7.187ns (54.692%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.097    12.771 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.771    packetgen/checksum[0]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.030    14.936    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.143ns  (logic 5.954ns (45.301%)  route 7.189ns (54.699%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.097    12.773 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[2]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.032    14.938    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.188ns (47.000%)  route 6.978ns (53.000%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.583    12.571    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.795 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.795    packetgen/checksum[9]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 5.970ns (45.367%)  route 7.189ns (54.633%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.789 r  packetgen/packet[149]_i_1/O
                         net (fo=1, routed)           0.000    12.789    packetgen/checksum[5]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[149]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.318ns (48.005%)  route 6.843ns (51.995%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.100 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.447    12.548    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.243    12.791 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.791    packetgen/checksum[15]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 5.970ns (45.374%)  route 7.187ns (54.626%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.787 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.787    packetgen/checksum[3]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.126ns  (logic 5.954ns (45.361%)  route 7.172ns (54.639%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.650    12.658    packetgen/checksum1
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097    12.755 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.755    packetgen/checksum[10]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.395%)  route 0.105ns (42.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    srx/clk_out_65mhz
    SLICE_X15Y79         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.105    -0.353    packetrcv/Q[145]
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    packetrcv/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.405    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[216]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[155]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.076    -0.374    stx/data_q_reg[216]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[48]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[42]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.076    -0.374    stx/data_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[211]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[150]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.075    -0.375    stx/data_q_reg[211]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X1Y64          FDRE                                         r  kbdexport1/cstring_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[69]/Q
                         net (fo=6, routed)           0.132    -0.291    kbdexport1/currentkeyboard[69]
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.871    -0.802    kbdexport1/clk_out_65mhz
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X1Y65          FDSE (Hold_fdse_C_D)         0.070    -0.348    kbdexport1/messageoutarray2_reg[69]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srx/data_q_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    srx/clk_out_65mhz
    SLICE_X28Y76         FDRE                                         r  srx/data_q_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  srx/data_q_reg[227]/Q
                         net (fo=7, routed)           0.144    -0.319    packetrcv/Q[166]
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.063    -0.377    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[215]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[154]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.071    -0.379    stx/data_q_reg[215]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[40]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[35]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.071    -0.379    stx/data_q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.620%)  route 0.107ns (39.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    statemachine/clk_out_65mhz
    SLICE_X14Y82         FDRE                                         r  statemachine/nextACK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  statemachine/nextACK_reg[27]/Q
                         net (fo=3, routed)           0.107    -0.325    packetgen/nextACK_reg[27]
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.064    -0.385    packetgen/packet_reg[219]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  packetgen/packet_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[83]/Q
                         net (fo=1, routed)           0.112    -0.318    stx/data[73]
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.070    -0.379    stx/data_q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.303ns  (logic 6.220ns (46.757%)  route 7.083ns (53.243%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.687    12.698    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.932 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.932    packetgen/checksum[11]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.194ns  (logic 6.273ns (47.544%)  route 6.921ns (52.456%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.064 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.526    12.589    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.234    12.823 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.823    packetgen/checksum[12]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 6.277ns (47.688%)  route 6.886ns (52.312%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    12.078 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.490    12.568    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.792 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.792    packetgen/checksum[13]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.033    14.941    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 5.954ns (45.308%)  route 7.187ns (54.692%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.097    12.771 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.771    packetgen/checksum[0]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.030    14.936    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.143ns  (logic 5.954ns (45.301%)  route 7.189ns (54.699%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.097    12.773 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[2]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.032    14.938    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 6.188ns (47.000%)  route 6.978ns (53.000%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.794 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.210    packetgen/checksum2[5]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.830 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.583    12.571    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.224    12.795 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.795    packetgen/checksum[9]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 5.970ns (45.367%)  route 7.189ns (54.633%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.668    12.676    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.789 r  packetgen/packet[149]_i_1/O
                         net (fo=1, routed)           0.000    12.789    packetgen/checksum[5]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[149]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[149]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.318ns (48.005%)  route 6.843ns (51.995%))
  Logic Levels:           28  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.883 r  packet_reg[155]_i_2/O[1]
                         net (fo=4, routed)           0.416    11.299    packetgen/checksum2[9]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.919 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.100 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.447    12.548    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.243    12.791 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.791    packetgen/checksum[15]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.064    14.972    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.791    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 5.970ns (45.374%)  route 7.187ns (54.626%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 14.690 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.666    12.674    packetgen/checksum1
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.113    12.787 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.787    packetgen/checksum[3]
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.210    14.690    packetgen/clk_out_65mhz
    SLICE_X3Y79          FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.348    15.038    
                         clock uncertainty           -0.132    14.906    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.064    14.970    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.126ns  (logic 5.954ns (45.361%)  route 7.172ns (54.639%))
  Logic Levels:           28  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.692ns = ( 14.692 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.247    -0.370    statemachine/clk_out_65mhz
    SLICE_X12Y71         FDRE                                         r  statemachine/SN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.393     0.023 f  statemachine/SN_reg[5]/Q
                         net (fo=8, routed)           0.723     0.745    statemachine/outgoingSEQ[5]
    SLICE_X8Y80          LUT1 (Prop_lut1_I0_O)        0.097     0.842 r  statemachine/packet[126]_i_46/O
                         net (fo=1, routed)           0.000     0.842    statemachine/packet[126]_i_46_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.221 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.221    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.313 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.313    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.405 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.405    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.497 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.497    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.734 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.736     2.470    packetgen/p_0_in[7]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.222     2.692 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.318     3.010    packetgen/packet[126]_i_16_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I4_O)        0.097     3.107 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.217     3.323    packetgen/packet[126]_i_6_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I0_O)        0.097     3.420 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.891     4.312    kbdexport1/SN_reg[20]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.097     4.409 r  kbdexport1/packet[159]_i_127/O
                         net (fo=2, routed)           0.422     4.831    kbdexport1/packet[159]_i_127_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     5.123 r  kbdexport1/packet_reg[159]_i_119/CO[3]
                         net (fo=1, routed)           0.000     5.123    kbdexport1/packet_reg[159]_i_119_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     5.360 r  kbdexport1/packet_reg[159]_i_118/O[3]
                         net (fo=2, routed)           0.586     5.946    statemachine/SN_reg[23]_1[3]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.222     6.168 r  statemachine/packet[159]_i_77/O
                         net (fo=2, routed)           0.391     6.559    statemachine/packet[159]_i_77_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.097     6.656 r  statemachine/packet[159]_i_81/O
                         net (fo=1, routed)           0.000     6.656    statemachine/packet[159]_i_81_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.051 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.051    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.281 r  statemachine/packet_reg[147]_i_22/O[1]
                         net (fo=3, routed)           0.636     7.917    statemachine_n_124
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.225     8.142 r  packet[159]_i_48/O
                         net (fo=2, routed)           0.331     8.473    packet[159]_i_48_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.097     8.570 r  packet[159]_i_32/O
                         net (fo=2, routed)           0.315     8.885    packet[159]_i_32_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.097     8.982 r  packet[159]_i_36/O
                         net (fo=1, routed)           0.000     8.982    packet[159]_i_36_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.283 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.283    packet_reg[159]_i_21_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.513 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.414     9.927    p_1_in12_in[1]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.225    10.152 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.152    packet[147]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.564 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.564    packet_reg[147]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.653 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.653    packet_reg[151]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    10.834 r  packet_reg[155]_i_2/O[2]
                         net (fo=4, routed)           0.542    11.376    packetgen/checksum2[10]
    SLICE_X2Y80          LUT4 (Prop_lut4_I1_O)        0.230    11.606 r  packetgen/packet[159]_i_19/O
                         net (fo=1, routed)           0.000    11.606    packetgen/packet[159]_i_19_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.008 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.650    12.658    packetgen/checksum1
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.097    12.755 r  packetgen/packet[154]_i_1/O
                         net (fo=1, routed)           0.000    12.755    packetgen/checksum[10]
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.212    14.692    packetgen/clk_out_65mhz
    SLICE_X0Y81          FDRE                                         r  packetgen/packet_reg[154]/C
                         clock pessimism              0.348    15.040    
                         clock uncertainty           -0.132    14.908    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.032    14.940    packetgen/packet_reg[154]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srx/data_q_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/ack_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.395%)  route 0.105ns (42.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    srx/clk_out_65mhz
    SLICE_X15Y79         FDRE                                         r  srx/data_q_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  srx/data_q_reg[206]/Q
                         net (fo=4, routed)           0.105    -0.353    packetrcv/Q[145]
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.835    -0.838    packetrcv/clk_out_65mhz
    SLICE_X13Y79         FDRE                                         r  packetrcv/ack_reg[14]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.132    -0.452    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.047    -0.405    packetrcv/ack_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[216]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[155]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[216]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.076    -0.374    stx/data_q_reg[216]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[48]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[42]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[48]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.076    -0.374    stx/data_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[211]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[150]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[211]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.075    -0.375    stx/data_q_reg[211]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.600    -0.564    kbdexport1/clk_out_65mhz
    SLICE_X1Y64          FDRE                                         r  kbdexport1/cstring_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  kbdexport1/cstring_reg[69]/Q
                         net (fo=6, routed)           0.132    -0.291    kbdexport1/currentkeyboard[69]
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.871    -0.802    kbdexport1/clk_out_65mhz
    SLICE_X1Y65          FDSE                                         r  kbdexport1/messageoutarray2_reg[69]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.132    -0.418    
    SLICE_X1Y65          FDSE (Hold_fdse_C_D)         0.070    -0.348    kbdexport1/messageoutarray2_reg[69]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srx/data_q_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/highestSNreceived_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.402%)  route 0.144ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.560    -0.604    srx/clk_out_65mhz
    SLICE_X28Y76         FDRE                                         r  srx/data_q_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  srx/data_q_reg[227]/Q
                         net (fo=7, routed)           0.144    -0.319    packetrcv/Q[166]
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    packetrcv/clk_out_65mhz
    SLICE_X30Y75         FDRE                                         r  packetrcv/highestSNreceived_reg[3]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.132    -0.440    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.063    -0.377    packetrcv/highestSNreceived_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[215]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[215]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[154]
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y82         FDRE                                         r  stx/data_q_reg[215]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.071    -0.379    stx/data_q_reg[215]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    packetgen/clk_out_65mhz
    SLICE_X12Y67         FDRE                                         r  packetgen/packet_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  packetgen/packet_reg[40]/Q
                         net (fo=1, routed)           0.112    -0.319    stx/data[35]
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    stx/clk_out_65mhz
    SLICE_X13Y67         FDRE                                         r  stx/data_q_reg[40]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.132    -0.450    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.071    -0.379    stx/data_q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.620%)  route 0.107ns (39.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.569    -0.595    statemachine/clk_out_65mhz
    SLICE_X14Y82         FDRE                                         r  statemachine/nextACK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  statemachine/nextACK_reg[27]/Q
                         net (fo=3, routed)           0.107    -0.325    packetgen/nextACK_reg[27]
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.838    -0.835    packetgen/clk_out_65mhz
    SLICE_X12Y82         FDRE                                         r  packetgen/packet_reg[219]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.064    -0.385    packetgen/packet_reg[219]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.570    -0.594    packetgen/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  packetgen/packet_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  packetgen/packet_reg[83]/Q
                         net (fo=1, routed)           0.112    -0.318    stx/data[73]
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.839    -0.834    stx/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  stx/data_q_reg[83]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.070    -0.379    stx/data_q_reg[83]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.061    





