<stg><name>dummy</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="15">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="1" to="8">
<condition id="23">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mem) nounwind, !map !42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dummy_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="64" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i32* %mem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 2147483648, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:5  %state_V_load = load i1* @state_V, align 1

]]></Node>
<StgValue><ssdm name="state_V_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:6  br i1 %state_V_load, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %mem_addr = getelementptr inbounds i32* %mem, i64 42

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  store i1 true, i1* @state_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %out_r, i32 0) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="state_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="26" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %mem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %mem_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="mem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %mem_addr) nounwind

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %out_r, i32 %mem_addr_read) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="state_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="41" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="42" name="state_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="43" toId="9">
</dataflow>
<dataflow id="45" from="out_r" to="StgValue_9" fromId="40" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="43" toId="10">
</dataflow>
<dataflow id="47" from="mem" to="StgValue_10" fromId="41" toId="10">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="48" toId="11">
</dataflow>
<dataflow id="51" from="dummy_str" to="StgValue_11" fromId="50" toId="11">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="StgValue_12" fromId="52" toId="12">
</dataflow>
<dataflow id="55" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="57" from="p_str" to="StgValue_12" fromId="56" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="61" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="64" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="65" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="66" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_54" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="71" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="72" from="p_str1" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="StgValue_13" fromId="52" toId="13">
</dataflow>
<dataflow id="74" from="mem" to="StgValue_13" fromId="41" toId="13">
</dataflow>
<dataflow id="76" from="p_str2" to="StgValue_13" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_54" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_54" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="79" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_54" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="StgValue_13" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="84" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="85" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_86" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_86" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_86" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="91" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="92" from="p_str1" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="93" from="state_V" to="state_V_load" fromId="42" toId="14">
</dataflow>
<dataflow id="94" from="state_V_load" to="StgValue_15" fromId="14" toId="15">
</dataflow>
<dataflow id="95" from="mem" to="mem_addr" fromId="41" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="mem_addr" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="mem_addr" to="mem_load_req" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="mem_load_req" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="StgValue_18" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="state_V" to="StgValue_18" fromId="42" toId="18">
</dataflow>
<dataflow id="107" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="StgValue_19" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="out_r" to="StgValue_19" fromId="40" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_54" to="StgValue_19" fromId="54" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="21">
</dataflow>
<dataflow id="111" from="mem_addr" to="mem_load_req" fromId="16" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_101" to="mem_load_req" fromId="101" toId="21">
</dataflow>
<dataflow id="113" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="22">
</dataflow>
<dataflow id="114" from="mem_addr" to="mem_load_req" fromId="16" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_101" to="mem_load_req" fromId="101" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="23">
</dataflow>
<dataflow id="117" from="mem_addr" to="mem_load_req" fromId="16" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_101" to="mem_load_req" fromId="101" toId="23">
</dataflow>
<dataflow id="119" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="24">
</dataflow>
<dataflow id="120" from="mem_addr" to="mem_load_req" fromId="16" toId="24">
</dataflow>
<dataflow id="121" from="StgValue_101" to="mem_load_req" fromId="101" toId="24">
</dataflow>
<dataflow id="122" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="25">
</dataflow>
<dataflow id="123" from="mem_addr" to="mem_load_req" fromId="16" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_101" to="mem_load_req" fromId="101" toId="25">
</dataflow>
<dataflow id="125" from="_ssdm_op_ReadReq.m_axi.i32P" to="mem_load_req" fromId="98" toId="26">
</dataflow>
<dataflow id="126" from="mem_addr" to="mem_load_req" fromId="16" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_101" to="mem_load_req" fromId="101" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.m_axi.i32P" to="mem_addr_read" fromId="128" toId="27">
</dataflow>
<dataflow id="130" from="mem_addr" to="mem_addr_read" fromId="16" toId="27">
</dataflow>
<dataflow id="131" from="_ssdm_op_Write.ap_auto.volatile.i32P" to="StgValue_28" fromId="106" toId="28">
</dataflow>
<dataflow id="132" from="out_r" to="StgValue_28" fromId="40" toId="28">
</dataflow>
<dataflow id="133" from="mem_addr_read" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="state_V_load" to="StgValue_1" fromId="14" toId="1">
</dataflow>
<dataflow id="135" from="state_V_load" to="StgValue_8" fromId="14" toId="8">
</dataflow>
</dataflows>


</stg>
