#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 27 17:59:19 2023
# Process ID: 22174
# Current directory: /home/vishal/array_hls_27_jan/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/funArr/xsim_script.tcl}
# Log file: /home/vishal/array_hls_27_jan/solution1/sim/verilog/xsim.log
# Journal file: /home/vishal/array_hls_27_jan/solution1/sim/verilog/xsim.jou
# Running On: vishal1005, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 8, Host memory: 16543 MB
#-----------------------------------------------------------
source xsim.dir/funArr/xsim_script.tcl
# xsim {funArr} -view {{funArr_dataflow_ana.wcfg}} -tclbatch {funArr.tcl} -protoinst {funArr.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file funArr.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_funArr_top/AESL_inst_funArr//AESL_inst_funArr_activity
Time resolution is 1 ps
open_wave_config funArr_dataflow_ana.wcfg
source funArr.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/S_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_funArr_top/AESL_inst_funArr/S -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/A -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_start -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_done -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_idle -into $blocksiggroup
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_funArr_top/AESL_inst_funArr/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_funArr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_funArr_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_funArr_top/LENGTH_S -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_funArr_top/S_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_funArr_top/S -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_funArr_top/A -into $tb_return_group -radix hex
## save_wave_config funArr.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 375 ns : File "/home/vishal/array_hls_27_jan/solution1/sim/verilog/funArr.autotb.v" Line 281
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 27 17:59:22 2023...
