/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : top_misc.h
//[Revision time]   : Mon Oct 30 22:49:10 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __TOP_MISC_REGS_H__
#define __TOP_MISC_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     TOP_MISC CR Definitions                     
//
//****************************************************************************

#define TOP_MISC_BASE                                          0x70006000u

#define TOP_MISC_GPIO_IES_ADDR                                 (TOP_MISC_BASE + 0x040u) // 6040
#define TOP_MISC_PINMUX_MISC1_ADDR                             (TOP_MISC_BASE + 0x080u) // 6080
#define TOP_MISC_PINMUX_MISC2_ADDR                             (TOP_MISC_BASE + 0x084u) // 6084
#define TOP_MISC_RSRV_ALL0_0_ADDR                              (TOP_MISC_BASE + 0x200u) // 6200
#define TOP_MISC_BT_AFE_RESTORE_SW_FLAG_ADDR                   (TOP_MISC_BASE + 0x204u) // 6204
#define TOP_MISC_WF_AFE_RESTORE_SW_FLAG_ADDR                   (TOP_MISC_BASE + 0x208u) // 6208
#define TOP_MISC_RSRV_ALL1_0_ADDR                              (TOP_MISC_BASE + 0x20Cu) // 620C
#define TOP_MISC_RSRV_ALL1_1_ADDR                              (TOP_MISC_BASE + 0x210u) // 6210
#define TOP_MISC_D2D_PAD_SLP_ADDR                              (TOP_MISC_BASE + 0x214u) // 6214
#define TOP_MISC_HIF_CTRL_ADDR                                 (TOP_MISC_BASE + 0x218u) // 6218
#define TOP_MISC_MISC_CTRL_ADDR                                (TOP_MISC_BASE + 0x300u) // 6300
#define TOP_MISC_MISC_INTR_ADDR                                (TOP_MISC_BASE + 0x304u) // 6304
#define TOP_MISC_TM_JTAG_ADDR                                  (TOP_MISC_BASE + 0x400u) // 6400
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_ADDR                  (TOP_MISC_BASE + 0x404u) // 6404
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_ADDR                  (TOP_MISC_BASE + 0x408u) // 6408
#define TOP_MISC_PCIE_PHYD_ADDR                                (TOP_MISC_BASE + 0x40Cu) // 640C
#define TOP_MISC_TOP_DFD_MISC_ADDR                             (TOP_MISC_BASE + 0x414u) // 6414




/* =====================================================================================

  ---GPIO_IES (0x70006000 + 0x040u)---

    GPIO_PD1_RESET[30..0]        - (RW) PAD IES pin control register
    HOST_ACK[31]                 - (RW) Host_ack for SDIO

 =====================================================================================*/
#define TOP_MISC_GPIO_IES_HOST_ACK_ADDR                        TOP_MISC_GPIO_IES_ADDR
#define TOP_MISC_GPIO_IES_HOST_ACK_MASK                        0x80000000u                // HOST_ACK[31]
#define TOP_MISC_GPIO_IES_HOST_ACK_SHFT                        31u
#define TOP_MISC_GPIO_IES_GPIO_PD1_RESET_ADDR                  TOP_MISC_GPIO_IES_ADDR
#define TOP_MISC_GPIO_IES_GPIO_PD1_RESET_MASK                  0x7FFFFFFFu                // GPIO_PD1_RESET[30..0]
#define TOP_MISC_GPIO_IES_GPIO_PD1_RESET_SHFT                  0u

/* =====================================================================================

  ---PINMUX_MISC1 (0x70006000 + 0x080u)---

    RESERVED0[14..0]             - (RO) Reserved bits
    TMBIST_MODE_EN[15]           - (RW) TMBIST_MODE_EN
    SF_TEST_MODE[16]             - (RW) Serial Flash Mode switch 
                                     1 : Digital mode 
                                     0 : SF mode
    INNER_SLP_CLK[17]            - (RW) INNER_SLP_CLK switch
    WF_HB_EN_SWITCH[18]          - (RW) WF_HB_EN switch
    EINT_SDIO_PCIE_SW[19]        - (RW) PCIE/SDIO switch
    CFG_2WIRE_JTAG[20]           - (RW) 2WIRE_JTAG(only for WF MCU)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define TOP_MISC_PINMUX_MISC1_CFG_2WIRE_JTAG_ADDR              TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_CFG_2WIRE_JTAG_MASK              0x00100000u                // CFG_2WIRE_JTAG[20]
#define TOP_MISC_PINMUX_MISC1_CFG_2WIRE_JTAG_SHFT              20u
#define TOP_MISC_PINMUX_MISC1_EINT_SDIO_PCIE_SW_ADDR           TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_EINT_SDIO_PCIE_SW_MASK           0x00080000u                // EINT_SDIO_PCIE_SW[19]
#define TOP_MISC_PINMUX_MISC1_EINT_SDIO_PCIE_SW_SHFT           19u
#define TOP_MISC_PINMUX_MISC1_WF_HB_EN_SWITCH_ADDR             TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_WF_HB_EN_SWITCH_MASK             0x00040000u                // WF_HB_EN_SWITCH[18]
#define TOP_MISC_PINMUX_MISC1_WF_HB_EN_SWITCH_SHFT             18u
#define TOP_MISC_PINMUX_MISC1_INNER_SLP_CLK_ADDR               TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_INNER_SLP_CLK_MASK               0x00020000u                // INNER_SLP_CLK[17]
#define TOP_MISC_PINMUX_MISC1_INNER_SLP_CLK_SHFT               17u
#define TOP_MISC_PINMUX_MISC1_SF_TEST_MODE_ADDR                TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_SF_TEST_MODE_MASK                0x00010000u                // SF_TEST_MODE[16]
#define TOP_MISC_PINMUX_MISC1_SF_TEST_MODE_SHFT                16u
#define TOP_MISC_PINMUX_MISC1_TMBIST_MODE_EN_ADDR              TOP_MISC_PINMUX_MISC1_ADDR
#define TOP_MISC_PINMUX_MISC1_TMBIST_MODE_EN_MASK              0x00008000u                // TMBIST_MODE_EN[15]
#define TOP_MISC_PINMUX_MISC1_TMBIST_MODE_EN_SHFT              15u

/* =====================================================================================

  ---PINMUX_MISC2 (0x70006000 + 0x084u)---

    RESERVED0[28..0]             - (RO) Reserved bits
    CFG_BT1_2WIRE_JTAG[29]       - (RW) BT1_2WIRE_JTAG
    CFG_BT0_2WIRE_JTAG[30]       - (RW) BT0_2WIRE_JTAG
    GPIO5_LOCK[31]               - (RW) Lock GPIO5 to GPIO output mode (only can be set once)

 =====================================================================================*/
#define TOP_MISC_PINMUX_MISC2_GPIO5_LOCK_ADDR                  TOP_MISC_PINMUX_MISC2_ADDR
#define TOP_MISC_PINMUX_MISC2_GPIO5_LOCK_MASK                  0x80000000u                // GPIO5_LOCK[31]
#define TOP_MISC_PINMUX_MISC2_GPIO5_LOCK_SHFT                  31u
#define TOP_MISC_PINMUX_MISC2_CFG_BT0_2WIRE_JTAG_ADDR          TOP_MISC_PINMUX_MISC2_ADDR
#define TOP_MISC_PINMUX_MISC2_CFG_BT0_2WIRE_JTAG_MASK          0x40000000u                // CFG_BT0_2WIRE_JTAG[30]
#define TOP_MISC_PINMUX_MISC2_CFG_BT0_2WIRE_JTAG_SHFT          30u
#define TOP_MISC_PINMUX_MISC2_CFG_BT1_2WIRE_JTAG_ADDR          TOP_MISC_PINMUX_MISC2_ADDR
#define TOP_MISC_PINMUX_MISC2_CFG_BT1_2WIRE_JTAG_MASK          0x20000000u                // CFG_BT1_2WIRE_JTAG[29]
#define TOP_MISC_PINMUX_MISC2_CFG_BT1_2WIRE_JTAG_SHFT          29u

/* =====================================================================================

  ---TOP_MISC_RSRV_ALL0_0 (0x70006000 + 0x200u)---

    efuse_s2p_sec_rx_sw_rst[0]   - (RW) efuse_s2p_sec_rx_sw_rst
    efuse_s2p_grp0_rx_sw_rst[1]  - (RW) efuse_s2p_grp0_rx_sw_rst
    efuse_s2p_grp1_rx_sw_rst[2]  - (RW) efuse_s2p_grp1_rx_sw_rst
    efuse_s2p_grp2_rx_sw_rst[3]  - (RW) efuse_s2p_grp2_rx_sw_rst
    efuse_s2p_grp3_rx_sw_rst[4]  - (RW) efuse_s2p_grp3_rx_sw_rst
    TOP_MISC_RSRV_ALL0_0[31..5]  - (RW) Reserved CR with default value 0 for TOP misc

 =====================================================================================*/
#define TOP_MISC_RSRV_ALL0_0_TOP_MISC_RSRV_ALL0_0_ADDR         TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_TOP_MISC_RSRV_ALL0_0_MASK         0xFFFFFFE0u                // TOP_MISC_RSRV_ALL0_0[31..5]
#define TOP_MISC_RSRV_ALL0_0_TOP_MISC_RSRV_ALL0_0_SHFT         5u
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp3_rx_sw_rst_ADDR     TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp3_rx_sw_rst_MASK     0x00000010u                // efuse_s2p_grp3_rx_sw_rst[4]
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp3_rx_sw_rst_SHFT     4u
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp2_rx_sw_rst_ADDR     TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp2_rx_sw_rst_MASK     0x00000008u                // efuse_s2p_grp2_rx_sw_rst[3]
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp2_rx_sw_rst_SHFT     3u
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp1_rx_sw_rst_ADDR     TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp1_rx_sw_rst_MASK     0x00000004u                // efuse_s2p_grp1_rx_sw_rst[2]
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp1_rx_sw_rst_SHFT     2u
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp0_rx_sw_rst_ADDR     TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp0_rx_sw_rst_MASK     0x00000002u                // efuse_s2p_grp0_rx_sw_rst[1]
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_grp0_rx_sw_rst_SHFT     1u
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_sec_rx_sw_rst_ADDR      TOP_MISC_RSRV_ALL0_0_ADDR
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_sec_rx_sw_rst_MASK      0x00000001u                // efuse_s2p_sec_rx_sw_rst[0]
#define TOP_MISC_RSRV_ALL0_0_efuse_s2p_sec_rx_sw_rst_SHFT      0u

/* =====================================================================================

  ---BT_AFE_RESTORE_SW_FLAG (0x70006000 + 0x204u)---

    BT_AFE_RESTORE_SW_FLAG[31..0] - (RW) Reserved CR with default value 0 for TOP misc

 =====================================================================================*/
#define TOP_MISC_BT_AFE_RESTORE_SW_FLAG_BT_AFE_RESTORE_SW_FLAG_ADDR TOP_MISC_BT_AFE_RESTORE_SW_FLAG_ADDR
#define TOP_MISC_BT_AFE_RESTORE_SW_FLAG_BT_AFE_RESTORE_SW_FLAG_MASK 0xFFFFFFFFu                // BT_AFE_RESTORE_SW_FLAG[31..0]
#define TOP_MISC_BT_AFE_RESTORE_SW_FLAG_BT_AFE_RESTORE_SW_FLAG_SHFT 0u

/* =====================================================================================

  ---WF_AFE_RESTORE_SW_FLAG (0x70006000 + 0x208u)---

    WF_AFE_RESTORE_SW_FLAG[31..0] - (RW) Reserved CR with default value 0 for TOP misc

 =====================================================================================*/
#define TOP_MISC_WF_AFE_RESTORE_SW_FLAG_WF_AFE_RESTORE_SW_FLAG_ADDR TOP_MISC_WF_AFE_RESTORE_SW_FLAG_ADDR
#define TOP_MISC_WF_AFE_RESTORE_SW_FLAG_WF_AFE_RESTORE_SW_FLAG_MASK 0xFFFFFFFFu                // WF_AFE_RESTORE_SW_FLAG[31..0]
#define TOP_MISC_WF_AFE_RESTORE_SW_FLAG_WF_AFE_RESTORE_SW_FLAG_SHFT 0u

/* =====================================================================================

  ---TOP_MISC_RSRV_ALL1_0 (0x70006000 + 0x20Cu)---

    TOP_MISC_RSRV_ALL1_0[31..0]  - (RW) Reserved CR with default value 1 for TOP misc

 =====================================================================================*/
#define TOP_MISC_RSRV_ALL1_0_TOP_MISC_RSRV_ALL1_0_ADDR         TOP_MISC_RSRV_ALL1_0_ADDR
#define TOP_MISC_RSRV_ALL1_0_TOP_MISC_RSRV_ALL1_0_MASK         0xFFFFFFFFu                // TOP_MISC_RSRV_ALL1_0[31..0]
#define TOP_MISC_RSRV_ALL1_0_TOP_MISC_RSRV_ALL1_0_SHFT         0u

/* =====================================================================================

  ---TOP_MISC_RSRV_ALL1_1 (0x70006000 + 0x210u)---

    TOP_MISC_RSRV_ALL1_1[31..0]  - (RW) Reserved CR with default value 1 for TOP misc

 =====================================================================================*/
#define TOP_MISC_RSRV_ALL1_1_TOP_MISC_RSRV_ALL1_1_ADDR         TOP_MISC_RSRV_ALL1_1_ADDR
#define TOP_MISC_RSRV_ALL1_1_TOP_MISC_RSRV_ALL1_1_MASK         0xFFFFFFFFu                // TOP_MISC_RSRV_ALL1_1[31..0]
#define TOP_MISC_RSRV_ALL1_1_TOP_MISC_RSRV_ALL1_1_SHFT         0u

/* =====================================================================================

  ---D2D_PAD_SLP (0x70006000 + 0x214u)---

    D2D_PAD_SLP_CLK_OE[0]        - (RW) D2D_PAD_SLP_CLK_OE
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define TOP_MISC_D2D_PAD_SLP_D2D_PAD_SLP_CLK_OE_ADDR           TOP_MISC_D2D_PAD_SLP_ADDR
#define TOP_MISC_D2D_PAD_SLP_D2D_PAD_SLP_CLK_OE_MASK           0x00000001u                // D2D_PAD_SLP_CLK_OE[0]
#define TOP_MISC_D2D_PAD_SLP_D2D_PAD_SLP_CLK_OE_SHFT           0u

/* =====================================================================================

  ---HIF_CTRL (0x70006000 + 0x218u)---

    force_hif_axb_mode[0]        - (RW) 0: i2c mode
                                     1: cpum
    RESERVED1[1]                 - (RO) Reserved bits
    hif_testmode_probe_sel[3..2] - (RW) probe_sel
                                     00: PCIe
                                     01: usb3
                                     10: usb2
                                     11: reverse
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define TOP_MISC_HIF_CTRL_hif_testmode_probe_sel_ADDR          TOP_MISC_HIF_CTRL_ADDR
#define TOP_MISC_HIF_CTRL_hif_testmode_probe_sel_MASK          0x0000000Cu                // hif_testmode_probe_sel[3..2]
#define TOP_MISC_HIF_CTRL_hif_testmode_probe_sel_SHFT          2u
#define TOP_MISC_HIF_CTRL_force_hif_axb_mode_ADDR              TOP_MISC_HIF_CTRL_ADDR
#define TOP_MISC_HIF_CTRL_force_hif_axb_mode_MASK              0x00000001u                // force_hif_axb_mode[0]
#define TOP_MISC_HIF_CTRL_force_hif_axb_mode_SHFT              0u

/* =====================================================================================

  ---MISC_CTRL (0x70006000 + 0x300u)---

    RESERVED0[3..0]              - (RO) Reserved bits
    GIO_LB_EN[4]                 - (RW) GPIO LoopBack Enable
                                     1: Connect GPO to GPI directly
                                     0: No loopback
    ZBIPOL[5]                    - (RW) HIF ZB_INT interrupt polarity. The Host interrupt default value is high.
                                     0: Interrupt is HIGH active
                                     1: Interrupt is LOW active
    BIPOL[6]                     - (RW) HIF C_INT interrupt polarity. The Host interrupt default value is high.
                                     0: Interrupt is HIGH active
                                     1: Interrupt is LOW active
    HIPOL[7]                     - (RW) HIF W_INT interrupt polarity. The Host interrupt default value is high.
                                     0: Interrupt is HIGH active
                                     1: Interrupt is LOW active
    AIPOL[8]                     - (RW) All interrupt polarity. The Host interrupt default value is high.
                                     1: Interrupt is HIGH active
                                     0: Interrupt is LOW active
    APRD[9]                      - (RW) All interrupt periodic mode. The period will be 8 RTC periods.
                                     1: Periodic mode
                                     0: Non-period mode
    DMODE[10]                    - (RW) All interrupt hirect mode enable
                                     1: Enable
                                     0: Disable
    RESERVED11[12..11]           - (RO) Reserved bits
    BAEN[13]                     - (RW) BGF interrupt send to host all interrupt enable
                                     1: Enable
                                     0: Disable
    HFCAEN[14]                   - (RW) HIF C_INT interrupt send to host all interrupt enable
                                     1: Enable
                                     0: Disable
    HFWAEN[15]                   - (RW) HIF W_INT interrupt send to host all interrupt enable
                                     1: Enable
                                     0: Disable
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define TOP_MISC_MISC_CTRL_HFWAEN_ADDR                         TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_HFWAEN_MASK                         0x00008000u                // HFWAEN[15]
#define TOP_MISC_MISC_CTRL_HFWAEN_SHFT                         15u
#define TOP_MISC_MISC_CTRL_HFCAEN_ADDR                         TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_HFCAEN_MASK                         0x00004000u                // HFCAEN[14]
#define TOP_MISC_MISC_CTRL_HFCAEN_SHFT                         14u
#define TOP_MISC_MISC_CTRL_BAEN_ADDR                           TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_BAEN_MASK                           0x00002000u                // BAEN[13]
#define TOP_MISC_MISC_CTRL_BAEN_SHFT                           13u
#define TOP_MISC_MISC_CTRL_DMODE_ADDR                          TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_DMODE_MASK                          0x00000400u                // DMODE[10]
#define TOP_MISC_MISC_CTRL_DMODE_SHFT                          10u
#define TOP_MISC_MISC_CTRL_APRD_ADDR                           TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_APRD_MASK                           0x00000200u                // APRD[9]
#define TOP_MISC_MISC_CTRL_APRD_SHFT                           9u
#define TOP_MISC_MISC_CTRL_AIPOL_ADDR                          TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_AIPOL_MASK                          0x00000100u                // AIPOL[8]
#define TOP_MISC_MISC_CTRL_AIPOL_SHFT                          8u
#define TOP_MISC_MISC_CTRL_HIPOL_ADDR                          TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_HIPOL_MASK                          0x00000080u                // HIPOL[7]
#define TOP_MISC_MISC_CTRL_HIPOL_SHFT                          7u
#define TOP_MISC_MISC_CTRL_BIPOL_ADDR                          TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_BIPOL_MASK                          0x00000040u                // BIPOL[6]
#define TOP_MISC_MISC_CTRL_BIPOL_SHFT                          6u
#define TOP_MISC_MISC_CTRL_ZBIPOL_ADDR                         TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_ZBIPOL_MASK                         0x00000020u                // ZBIPOL[5]
#define TOP_MISC_MISC_CTRL_ZBIPOL_SHFT                         5u
#define TOP_MISC_MISC_CTRL_GIO_LB_EN_ADDR                      TOP_MISC_MISC_CTRL_ADDR
#define TOP_MISC_MISC_CTRL_GIO_LB_EN_MASK                      0x00000010u                // GIO_LB_EN[4]
#define TOP_MISC_MISC_CTRL_GIO_LB_EN_SHFT                      4u

/* =====================================================================================

  ---MISC_INTR (0x70006000 + 0x304u)---

    BGF_FW_INTB[0]               - (RW) FW control BGF_INT_B
    WIFI_FW_INTB[1]              - (RW) FW control WIFI_INT_B
    ZB_FW_INTB[2]                - (RW) FW control ZB_INT_B
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define TOP_MISC_MISC_INTR_ZB_FW_INTB_ADDR                     TOP_MISC_MISC_INTR_ADDR
#define TOP_MISC_MISC_INTR_ZB_FW_INTB_MASK                     0x00000004u                // ZB_FW_INTB[2]
#define TOP_MISC_MISC_INTR_ZB_FW_INTB_SHFT                     2u
#define TOP_MISC_MISC_INTR_WIFI_FW_INTB_ADDR                   TOP_MISC_MISC_INTR_ADDR
#define TOP_MISC_MISC_INTR_WIFI_FW_INTB_MASK                   0x00000002u                // WIFI_FW_INTB[1]
#define TOP_MISC_MISC_INTR_WIFI_FW_INTB_SHFT                   1u
#define TOP_MISC_MISC_INTR_BGF_FW_INTB_ADDR                    TOP_MISC_MISC_INTR_ADDR
#define TOP_MISC_MISC_INTR_BGF_FW_INTB_MASK                    0x00000001u                // BGF_FW_INTB[0]
#define TOP_MISC_MISC_INTR_BGF_FW_INTB_SHFT                    0u

/* =====================================================================================

  ---TM_JTAG (0x70006000 + 0x400u)---

    JTAG_TMS[0]                  - (RW) JTAG TMS
    JTAG_TCK[1]                  - (RW) JTAG TCK
    JTAG_TRSTN[2]                - (RW) JTAG TRSTN
    JTAG_TDI[3]                  - (RW) JTAG TDI
    JTAG_TDO[4]                  - (RO) JTAG TDO
    RESERVED5[30..5]             - (RO) Reserved bits
    TMBIST_MODE[31]              - (RW) JTAG mode enable
                                     1'b0 : disable
                                     1'b1 : enable

 =====================================================================================*/
#define TOP_MISC_TM_JTAG_TMBIST_MODE_ADDR                      TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_TMBIST_MODE_MASK                      0x80000000u                // TMBIST_MODE[31]
#define TOP_MISC_TM_JTAG_TMBIST_MODE_SHFT                      31u
#define TOP_MISC_TM_JTAG_JTAG_TDO_ADDR                         TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_JTAG_TDO_MASK                         0x00000010u                // JTAG_TDO[4]
#define TOP_MISC_TM_JTAG_JTAG_TDO_SHFT                         4u
#define TOP_MISC_TM_JTAG_JTAG_TDI_ADDR                         TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_JTAG_TDI_MASK                         0x00000008u                // JTAG_TDI[3]
#define TOP_MISC_TM_JTAG_JTAG_TDI_SHFT                         3u
#define TOP_MISC_TM_JTAG_JTAG_TRSTN_ADDR                       TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_JTAG_TRSTN_MASK                       0x00000004u                // JTAG_TRSTN[2]
#define TOP_MISC_TM_JTAG_JTAG_TRSTN_SHFT                       2u
#define TOP_MISC_TM_JTAG_JTAG_TCK_ADDR                         TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_JTAG_TCK_MASK                         0x00000002u                // JTAG_TCK[1]
#define TOP_MISC_TM_JTAG_JTAG_TCK_SHFT                         1u
#define TOP_MISC_TM_JTAG_JTAG_TMS_ADDR                         TOP_MISC_TM_JTAG_ADDR
#define TOP_MISC_TM_JTAG_JTAG_TMS_MASK                         0x00000001u                // JTAG_TMS[0]
#define TOP_MISC_TM_JTAG_JTAG_TMS_SHFT                         0u

/* =====================================================================================

  ---CONN_SEN_UART_WAKE_N_BT (0x70006000 + 0x404u)---

    conn_sen_wart_wake_n[0]      - (RO) conn_sen_wart_wake_n
    RESERVED1[30..1]             - (RO) Reserved bits
    conn_sen_wart_wake_n_bt[31]  - (RW) conn_sen_wart_wake_n_bt

 =====================================================================================*/
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_bt_ADDR TOP_MISC_CONN_SEN_UART_WAKE_N_BT_ADDR
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_bt_MASK 0x80000000u                // conn_sen_wart_wake_n_bt[31]
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_bt_SHFT 31u
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_ADDR TOP_MISC_CONN_SEN_UART_WAKE_N_BT_ADDR
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_MASK 0x00000001u                // conn_sen_wart_wake_n[0]
#define TOP_MISC_CONN_SEN_UART_WAKE_N_BT_conn_sen_wart_wake_n_SHFT 0u

/* =====================================================================================

  ---CONN_SEN_UART_WAKE_N_WF (0x70006000 + 0x408u)---

    conn_sen_wart_wake_n[0]      - (RO) conn_sen_wart_wake_n
    RESERVED1[30..1]             - (RO) Reserved bits
    conn_sen_wart_wake_n_wf[31]  - (RW) conn_sen_wart_wake_n_wf

 =====================================================================================*/
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_wf_ADDR TOP_MISC_CONN_SEN_UART_WAKE_N_WF_ADDR
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_wf_MASK 0x80000000u                // conn_sen_wart_wake_n_wf[31]
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_wf_SHFT 31u
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_ADDR TOP_MISC_CONN_SEN_UART_WAKE_N_WF_ADDR
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_MASK 0x00000001u                // conn_sen_wart_wake_n[0]
#define TOP_MISC_CONN_SEN_UART_WAKE_N_WF_conn_sen_wart_wake_n_SHFT 0u

/* =====================================================================================

  ---PCIE_PHYD (0x70006000 + 0x40Cu)---

    pcie_rsv[31..0]              - (RW) pcie_rsv

 =====================================================================================*/
#define TOP_MISC_PCIE_PHYD_pcie_rsv_ADDR                       TOP_MISC_PCIE_PHYD_ADDR
#define TOP_MISC_PCIE_PHYD_pcie_rsv_MASK                       0xFFFFFFFFu                // pcie_rsv[31..0]
#define TOP_MISC_PCIE_PHYD_pcie_rsv_SHFT                       0u

/* =====================================================================================

  ---TOP_DFD_MISC (0x70006000 + 0x414u)---

    top_dfd_mon[0]               - (RO) top_dfd_mon
    top_dfd_mon_sw_clr[1]        - (RW) top_dfd_mon_sw_clr
                                     1'b1: top_dfd_mon init
                                     1'b0: top_dfd_mon enable
    ext_dfd_sw_valid[2]          - (RW) ext_dfd_sw_valid
                                     1'b1: enable
                                     1'b0: disable
    int_dfd_sw_valid[3]          - (RW) int_dfd_sw_valid
                                     1'b1: enable
                                     1'b0: disable
    ext_dfd_mon[4]               - (RO) ext_dfd_mon
    int_dfd_mon[5]               - (RO) int_dfd_mon
    sw_dfd_irq_clr[6]            - (RW) sw_dfd_irq_clr
    top_dfd_misc_rsv[31..7]      - (RW) top_dfd_misc_rsv

 =====================================================================================*/
#define TOP_MISC_TOP_DFD_MISC_top_dfd_misc_rsv_ADDR            TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_top_dfd_misc_rsv_MASK            0xFFFFFF80u                // top_dfd_misc_rsv[31..7]
#define TOP_MISC_TOP_DFD_MISC_top_dfd_misc_rsv_SHFT            7u
#define TOP_MISC_TOP_DFD_MISC_sw_dfd_irq_clr_ADDR              TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_sw_dfd_irq_clr_MASK              0x00000040u                // sw_dfd_irq_clr[6]
#define TOP_MISC_TOP_DFD_MISC_sw_dfd_irq_clr_SHFT              6u
#define TOP_MISC_TOP_DFD_MISC_int_dfd_mon_ADDR                 TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_int_dfd_mon_MASK                 0x00000020u                // int_dfd_mon[5]
#define TOP_MISC_TOP_DFD_MISC_int_dfd_mon_SHFT                 5u
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_mon_ADDR                 TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_mon_MASK                 0x00000010u                // ext_dfd_mon[4]
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_mon_SHFT                 4u
#define TOP_MISC_TOP_DFD_MISC_int_dfd_sw_valid_ADDR            TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_int_dfd_sw_valid_MASK            0x00000008u                // int_dfd_sw_valid[3]
#define TOP_MISC_TOP_DFD_MISC_int_dfd_sw_valid_SHFT            3u
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_sw_valid_ADDR            TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_sw_valid_MASK            0x00000004u                // ext_dfd_sw_valid[2]
#define TOP_MISC_TOP_DFD_MISC_ext_dfd_sw_valid_SHFT            2u
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_sw_clr_ADDR          TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_sw_clr_MASK          0x00000002u                // top_dfd_mon_sw_clr[1]
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_sw_clr_SHFT          1u
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_ADDR                 TOP_MISC_TOP_DFD_MISC_ADDR
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_MASK                 0x00000001u                // top_dfd_mon[0]
#define TOP_MISC_TOP_DFD_MISC_top_dfd_mon_SHFT                 0u

#ifdef __cplusplus
}
#endif

#endif // __TOP_MISC_REGS_H__
