

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2'
================================================================
* Date:           Thu Dec 22 16:27:38 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    75279|    75279|  0.753 ms|  0.753 ms|  75279|  75279|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_76_2  |    75277|    75277|        20|          6|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 6, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.88>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 23 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias2, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight2, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [cnn_ip/src/cnn.c:73]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.20ns)   --->   "%icmp_ln73 = icmp_eq  i14 %indvar_flatten_load, i14 12544" [cnn_ip/src/cnn.c:73]   --->   Operation 36 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.81ns)   --->   "%add_ln73 = add i14 %indvar_flatten_load, i14 1" [cnn_ip/src/cnn.c:73]   --->   Operation 37 'add' 'add_ln73' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc11.loopexit.i, void %for.body.i20.preheader.exitStub" [cnn_ip/src/cnn.c:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [cnn_ip/src/cnn.c:76]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_load, i6 1" [cnn_ip/src/cnn.c:73]   --->   Operation 41 'add' 'i_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.66ns)   --->   "%icmp_ln76 = icmp_eq  i9 %j_load, i9 392" [cnn_ip/src/cnn.c:76]   --->   Operation 42 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i9 0, i9 %j_load" [cnn_ip/src/cnn.c:73]   --->   Operation 43 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "%select_ln73_2 = select i1 %icmp_ln76, i6 %i_1, i6 %i_load" [cnn_ip/src/cnn.c:73]   --->   Operation 44 'select' 'select_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %select_ln73_2" [cnn_ip/src/cnn.c:73]   --->   Operation 45 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 46 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_cast2 = zext i9 %select_ln73" [cnn_ip/src/cnn.c:73]   --->   Operation 47 'zext' 'j_cast2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%vla166_i_addr = getelementptr i32 %vla166_i, i64 0, i64 %j_cast2" [cnn_ip/src/cnn.c:78]   --->   Operation 48 'getelementptr' 'vla166_i_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%vla166_i_load = load i9 %vla166_i_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 49 'load' 'vla166_i_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 50 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%vla166_i_load = load i9 %vla166_i_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 51 'load' 'vla166_i_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln78)   --->   "%mul_ln73 = mul i14 %zext_ln73_1, i14 392" [cnn_ip/src/cnn.c:73]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %select_ln73" [cnn_ip/src/cnn.c:73]   --->   Operation 53 'zext' 'j_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %j_cast, i14 %mul_ln73" [cnn_ip/src/cnn.c:78]   --->   Operation 54 'add' 'add_ln78' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 55 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln78 = add i14 %j_cast, i14 %mul_ln73" [cnn_ip/src/cnn.c:78]   --->   Operation 55 'add' 'add_ln78' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i14 %add_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 56 'zext' 'zext_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%weight2_addr = getelementptr i32 %weight2, i64 0, i64 %zext_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 57 'getelementptr' 'weight2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%weight2_load = load i14 %weight2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 58 'load' 'weight2_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12544> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%weight2_load = load i14 %weight2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 59 'load' 'weight2_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12544> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %weight2_load" [cnn_ip/src/cnn.c:78]   --->   Operation 60 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 61 [4/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 61 'fmul' 'mul6_i' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.82ns)   --->   "%j_1 = add i9 %select_ln73, i9 1" [cnn_ip/src/cnn.c:76]   --->   Operation 62 'add' 'j_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %j_1, i9 392" [cnn_ip/src/cnn.c:76]   --->   Operation 63 'icmp' 'ifzero' <Predicate = (!icmp_ln73)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %ifzero, void %ifFalse, void %ifTrue" [cnn_ip/src/cnn.c:76]   --->   Operation 64 'br' 'br_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln73 = store i14 %add_ln73, i14 %indvar_flatten" [cnn_ip/src/cnn.c:73]   --->   Operation 65 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_6 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln73 = store i6 %select_ln73_2, i6 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 66 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_6 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln76 = store i9 %j_1, i9 %j" [cnn_ip/src/cnn.c:76]   --->   Operation 67 'store' 'store_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 68 [3/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 68 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 69 [2/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 69 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [cnn_ip/src/cnn.c:73]   --->   Operation 70 'load' 'sum_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i32 0, i32 %sum_load" [cnn_ip/src/cnn.c:73]   --->   Operation 71 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 72 [1/4] (5.70ns)   --->   "%mul6_i = fmul i32 %vla166_i_load, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 72 'fmul' 'mul6_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 73 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 73 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 74 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 74 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 75 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 75 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %select_ln73_2" [cnn_ip/src/cnn.c:73]   --->   Operation 76 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 77 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%bias2_addr = getelementptr i32 %bias2, i64 0, i64 %zext_ln73" [cnn_ip/src/cnn.c:80]   --->   Operation 78 'getelementptr' 'bias2_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_13 : Operation 79 [2/2] (3.25ns)   --->   "%bias2_load = load i5 %bias2_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 79 'load' 'bias2_load' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_76_2_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [cnn_ip/src/cnn.c:75]   --->   Operation 83 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln73_1, i32 %mul6_i" [cnn_ip/src/cnn.c:78]   --->   Operation 84 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/2] (3.25ns)   --->   "%bias2_load = load i5 %bias2_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 85 'load' 'bias2_load' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %bias2_load" [cnn_ip/src/cnn.c:80]   --->   Operation 86 'bitcast' 'bitcast_ln80' <Predicate = (ifzero)> <Delay = 0.00>
ST_15 : Operation 87 [5/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 87 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %sum_1, i32 %sum" [cnn_ip/src/cnn.c:78]   --->   Operation 88 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 90 [4/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 90 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 91 [3/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 91 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 92 [2/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 92 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 93 [1/5] (7.25ns)   --->   "%add9_i = fadd i32 %sum_1, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 93 'fadd' 'add9_i' <Predicate = (ifzero)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%x_assign_addr = getelementptr i32 %x_assign, i64 0, i64 %zext_ln73" [cnn_ip/src/cnn.c:80]   --->   Operation 94 'getelementptr' 'x_assign_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %add9_i, i5 %x_assign_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 95 'store' 'store_ln80' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 96 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.88ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j_load', cnn_ip/src/cnn.c:76) on local variable 'j' [24]  (0 ns)
	'icmp' operation ('icmp_ln76', cnn_ip/src/cnn.c:76) [29]  (1.66 ns)
	'select' operation ('select_ln73', cnn_ip/src/cnn.c:73) [30]  (0.968 ns)
	'getelementptr' operation ('vla166_i_addr', cnn_ip/src/cnn.c:78) [40]  (0 ns)
	'load' operation ('vla166_i_load', cnn_ip/src/cnn.c:78) on array 'vla166_i' [41]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('vla166_i_load', cnn_ip/src/cnn.c:78) on array 'vla166_i' [41]  (3.25 ns)

 <State 3>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('mul_ln73', cnn_ip/src/cnn.c:73) [35]  (0 ns)
	'add' operation of DSP[42] ('add_ln78', cnn_ip/src/cnn.c:78) [42]  (2.1 ns)

 <State 4>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[42] ('add_ln78', cnn_ip/src/cnn.c:78) [42]  (2.1 ns)
	'getelementptr' operation ('weight2_addr', cnn_ip/src/cnn.c:78) [44]  (0 ns)
	'load' operation ('weight2_load', cnn_ip/src/cnn.c:78) on array 'weight2' [45]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight2_load', cnn_ip/src/cnn.c:78) on array 'weight2' [45]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i', cnn_ip/src/cnn.c:78) [47]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i', cnn_ip/src/cnn.c:78) [47]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i', cnn_ip/src/cnn.c:78) [47]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i', cnn_ip/src/cnn.c:78) [47]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:78) [48]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:78) [48]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:78) [48]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:78) [48]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:78) [48]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i', cnn_ip/src/cnn.c:80) [56]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i', cnn_ip/src/cnn.c:80) [56]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i', cnn_ip/src/cnn.c:80) [56]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i', cnn_ip/src/cnn.c:80) [56]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i', cnn_ip/src/cnn.c:80) [56]  (7.26 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_assign_addr', cnn_ip/src/cnn.c:80) [57]  (0 ns)
	'store' operation ('store_ln80', cnn_ip/src/cnn.c:80) of variable 'add9_i', cnn_ip/src/cnn.c:80 on array 'x_assign' [58]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
