{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715533501520 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715533501651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715533501741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715533501741 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a43 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a11 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a48 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a16 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a33 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a1 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a32 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a0 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a36 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a4 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a35 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a3 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a37 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a5 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a34 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a2 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a44 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a12 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a46 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a14 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a45 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a13 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a47 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a15 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a43 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a11 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a48 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a16 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a33 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a1 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a32 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a0 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a36 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a4 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a35 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a3 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a37 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a5 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a34 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a2 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a44 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a12 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a46 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a14 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a45 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a13 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a47 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a15 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a38 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a6 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a39 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a7 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a40 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a8 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a38 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a6 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a39 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a7 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a40 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a8 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a53 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a21 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a52 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a20 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a51 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a19 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a50 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a18 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a49 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a17 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a42 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a10 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a41 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a9 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a54 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a22 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a55 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a23 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a56 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a24 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a57 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a25 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a58 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a26 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a41 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a9 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a42 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a10 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a53 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a21 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a52 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a20 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a51 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a19 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a50 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a18 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a49 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a17 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a54 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a22 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a55 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a23 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a56 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a24 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a57 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a25 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a58 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a26 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a59 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a27 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a60 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a28 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a61 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a29 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a62 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a30 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a63 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a31 " "Atom \"SoC:inst4\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_0:ins_mem_0|altsyncram:the_altsyncram|altsyncram_43c1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a59 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a27 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a60 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a28 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a61 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a29 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a62 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a30 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a63 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a31 " "Atom \"SoC:inst4\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715533501981 "|toplevel|SoC:inst4|SoC_ins_mem_1:ins_mem_1|altsyncram:the_altsyncram|altsyncram_53c1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1715533501981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715533502681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715533502701 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715533503882 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715533503882 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16761 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715533503902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16763 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715533503902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16765 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715533503902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16767 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715533503902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16769 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715533503902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715533503902 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715533504033 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715533508349 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1715533508349 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715533508469 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_1.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715533508499 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_0.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715533508549 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1715533508619 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715533508799 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715533508799 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715533508799 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1715533508799 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715533508799 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715533508799 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715533508799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 296 344 512 312 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16753 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16241 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node SoC:inst4\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node SoC:inst4\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 6423 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|SoC_cpu_1:cpu_1\|W_rf_wren " "Destination node SoC:inst4\|SoC_cpu_1:cpu_1\|W_rf_wren" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_1:cpu_1|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 2512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 5733 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 4960 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SoC:inst4\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SoC:inst4\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 6374 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|SoC_cpu_0:cpu_0\|W_rf_wren " "Destination node SoC:inst4\|SoC_cpu_0:cpu_0\|W_rf_wren" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_0:cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 4724 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 3859 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 412 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16750 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 16411 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst4\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 4942 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 7593 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 7593 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst4\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 3865 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst4\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 7593 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715533509599 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst4\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst4|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 0 { 0 ""} 0 1653 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715533509599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715533511943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715533511963 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715533511963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715533511993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715533512023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715533512043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715533512043 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715533512064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715533512263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1715533512283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715533512283 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715533513194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715533525825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715533530419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715533530509 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715533536171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715533536171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715533538735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715533549883 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715533549883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715533551815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715533551825 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1715533551825 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715533551825 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715533552236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715533552418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715533554900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715533555041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715533557352 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715533560033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/output_files/toplevel.fit.smsg " "Generated suppressed messages file D:/AAApera/Sem6/CO503/Practicals/Practical2/FPGA_CO503-main/FPGA_CO503-main/Lab3/part2_1/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715533563637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715533568195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:36:08 2024 " "Processing ended: Sun May 12 22:36:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715533568195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715533568195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715533568195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715533568195 ""}
