Analysis & Synthesis report for CV_8052
Tue Feb 05 13:16:08 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated
 17. Source assignments for SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1
 18. Source assignments for SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1
 19. Source assignments for SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1
 20. Source assignments for USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram
 21. Source assignments for USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram
 22. Source assignments for CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated
 23. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_tbr1:auto_generated
 24. Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_tbr1:auto_generated
 25. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|altsyncram_bpc1:altsyncram4
 26. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|cntr_v7h:cntr5
 27. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|altsyncram_loc1:altsyncram5
 28. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|cntr_k7h:cntr6
 29. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|altsyncram_5pc1:altsyncram5
 30. Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|cntr_s7h:cntr6
 31. Parameter Settings for User Entity Instance: Top-level Entity: |CV_8052
 32. Parameter Settings for User Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component
 33. Parameter Settings for User Entity Instance: ROM52:rom
 34. Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i
 36. Parameter Settings for User Entity Instance: SSRAM2:ram1b
 37. Parameter Settings for User Entity Instance: SSRAM2:ram1b|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: SSRAM2:ram2b
 39. Parameter Settings for User Entity Instance: SSRAM2:ram2b|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: SSRAM2:ram3b
 41. Parameter Settings for User Entity Instance: SSRAM2:ram3b|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: T51:core51
 43. Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu
 44. Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram
 45. Parameter Settings for User Entity Instance: T51_Glue:glue51
 46. Parameter Settings for User Entity Instance: CV_PortIO:tp0
 47. Parameter Settings for User Entity Instance: CV_PortIO:tp1
 48. Parameter Settings for User Entity Instance: CV_PortIO:tp2
 49. Parameter Settings for User Entity Instance: CV_PortIO:tp3
 50. Parameter Settings for User Entity Instance: T51_Port:thex0
 51. Parameter Settings for User Entity Instance: T51_Port:thex1
 52. Parameter Settings for User Entity Instance: T51_Port:thex2
 53. Parameter Settings for User Entity Instance: T51_Port:thex3
 54. Parameter Settings for User Entity Instance: T51_Port:tledr0
 55. Parameter Settings for User Entity Instance: T51_Port:tledr1
 56. Parameter Settings for User Entity Instance: T51_Port:tkey
 57. Parameter Settings for User Entity Instance: T51_TC01:tc01
 58. Parameter Settings for User Entity Instance: T51_TC2:tc2
 59. Parameter Settings for User Entity Instance: T51_UART:uart
 60. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl
 61. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component
 62. Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component
 63. Parameter Settings for User Entity Instance: Memory_Control:memctrl
 64. Parameter Settings for User Entity Instance: CV_Debug:BPctrl
 65. Parameter Settings for User Entity Instance: CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: T51_Port:thex4
 67. Parameter Settings for User Entity Instance: T51_Port:thex5
 68. Parameter Settings for User Entity Instance: T51_Port:thex6
 69. Parameter Settings for User Entity Instance: T51_Port:thex7
 70. Parameter Settings for User Entity Instance: T51_Port:tledr2
 71. Parameter Settings for User Entity Instance: CV_PortIO:LCD_Data_Port
 72. Parameter Settings for User Entity Instance: T51_Port:LCD_Command_Port
 73. Parameter Settings for User Entity Instance: CV_PortIO:Flash_Data_Port
 74. Parameter Settings for User Entity Instance: T51_Port:FLASH_Command_Port
 75. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD0_Port
 76. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD1_Port
 77. Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD2_Port
 78. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0
 79. Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1
 80. Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0
 81. Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0
 82. Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0
 83. altsyncram Parameter Settings by Entity Instance
 84. scfifo Parameter Settings by Entity Instance
 85. altshift_taps Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "Memory_Control:memctrl"
 87. Port Connectivity Checks: "T51_Port:tkey"
 88. Port Connectivity Checks: "T51_Glue:glue51"
 89. Port Connectivity Checks: "T51:core51"
 90. Port Connectivity Checks: "Serial_Flash:SPI_FLASH"
 91. In-System Memory Content Editor Settings
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages
 95. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 05 13:16:07 2019      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; CV_8052                                    ;
; Top-level Entity Name           ; CV_8052                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1654                                       ;
; Total pins                      ; 139                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 843,866                                    ;
; Total DSP Blocks                ; 1                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CV_8052            ; CV_8052            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; CV_Boot_SPI.mif                                                    ; yes             ; User Memory Initialization File                       ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_Boot_SPI.mif                                                    ;             ;
; SSRAM2.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/SSRAM2.vhd                                                         ;             ;
; CV_8052.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_8052.vhd                                                        ;             ;
; CV_Fifo.vhd                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_Fifo.vhd                                                        ;             ;
; CV_MemCtrl.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_MemCtrl.vhd                                                     ;             ;
; CV_UsbBlaster.vhd                                                  ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_UsbBlaster.vhd                                                  ;             ;
; CV_DPRAM.vhd                                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_DPRAM.vhd                                                       ;             ;
; CV_Debug.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_Debug.vhd                                                       ;             ;
; CV_ROM.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_ROM.vhd                                                         ;             ;
; CV_PortIO.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_PortIO.vhd                                                      ;             ;
; CV_RAM.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_RAM.vhd                                                         ;             ;
; CV_Zeros.mif                                                       ; yes             ; User Memory Initialization File                       ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_Zeros.mif                                                       ;             ;
; T51.vhd                                                            ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51.vhd                                                            ;             ;
; T51_ALU.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_ALU.vhd                                                        ;             ;
; T51_Glue.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_Glue.vhd                                                       ;             ;
; T51_MD.vhd                                                         ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_MD.vhd                                                         ;             ;
; T51_Pack.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_Pack.vhd                                                       ;             ;
; T51_Port.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_Port.vhd                                                       ;             ;
; T51_TC01.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_TC01.vhd                                                       ;             ;
; T51_TC2.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_TC2.vhd                                                        ;             ;
; T51_UART.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/T51_UART.vhd                                                       ;             ;
; Serial_Flash.vhd                                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/Serial_Flash.vhd                                                   ;             ;
; CV_PLL.vhd                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_PLL.vhd                                                         ; CV_PLL      ;
; CV_PLL/CV_PLL_0002.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_PLL/CV_PLL_0002.v                                               ; CV_PLL      ;
; altserial_flash_loader.vhd                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altserial_flash_loader.vhd                                                                         ;             ;
; alt_sfl_enhanced.v                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sfl_enhanced.v                                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                         ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                     ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                            ;             ;
; db/cntr_88i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_88i.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;             ;
; db/altsyncram_qqe1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_qqe1.tdf                                             ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/decode_u0a.tdf                                                  ;             ;
; db/mux_lfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/mux_lfb.tdf                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v                                                                                       ;             ;
; db/altsyncram_ibj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_ibj1.tdf                                             ;             ;
; db/altsyncram_lre2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_lre2.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/decode_11a.tdf                                                  ;             ;
; db/mux_ofb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/mux_ofb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                     ;             ;
; db/altsyncram_8cj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_8cj1.tdf                                             ;             ;
; db/altsyncram_jbj1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_jbj1.tdf                                             ;             ;
; db/altsyncram_bre2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_bre2.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/decode_5la.tdf                                                  ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                         ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                      ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                       ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                       ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                       ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                       ;             ;
; db/scfifo_56c1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/scfifo_56c1.tdf                                                 ;             ;
; db/a_dpfifo_1o91.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/a_dpfifo_1o91.tdf                                               ;             ;
; db/altsyncram_l5k1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_l5k1.tdf                                             ;             ;
; db/cmpr_8l8.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cmpr_8l8.tdf                                                    ;             ;
; db/cntr_lgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_lgb.tdf                                                    ;             ;
; db/cntr_2h7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_2h7.tdf                                                    ;             ;
; db/cntr_mgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_mgb.tdf                                                    ;             ;
; db/altsyncram_gu12.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_gu12.tdf                                             ;             ;
; db/mux_hfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/mux_hfb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                        ; altera_sld  ;
; db/ip/slda58d5bbd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                   ;             ;
; db/altsyncram_tbr1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_tbr1.tdf                                             ;             ;
; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif                           ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                  ;             ;
; db/shift_taps_ma31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/shift_taps_ma31.tdf                                             ;             ;
; db/altsyncram_bpc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_bpc1.tdf                                             ;             ;
; db/cntr_bof.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_bof.tdf                                                    ;             ;
; db/cntr_v7h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_v7h.tdf                                                    ;             ;
; db/shift_taps_ca31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/shift_taps_ca31.tdf                                             ;             ;
; db/altsyncram_loc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_loc1.tdf                                             ;             ;
; db/cntr_0of.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_0of.tdf                                                    ;             ;
; db/cmpr_rac.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cmpr_rac.tdf                                                    ;             ;
; db/cntr_k7h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_k7h.tdf                                                    ;             ;
; db/shift_taps_ka31.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/shift_taps_ka31.tdf                                             ;             ;
; db/altsyncram_5pc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/altsyncram_5pc1.tdf                                             ;             ;
; db/cntr_8of.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_8of.tdf                                                    ;             ;
; db/cntr_s7h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/db/cntr_s7h.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2020                                                                             ;
;                                             ;                                                                                  ;
; Combinational ALUT usage for logic          ; 3226                                                                             ;
;     -- 7 input functions                    ; 17                                                                               ;
;     -- 6 input functions                    ; 686                                                                              ;
;     -- 5 input functions                    ; 612                                                                              ;
;     -- 4 input functions                    ; 466                                                                              ;
;     -- <=3 input functions                  ; 1445                                                                             ;
;                                             ;                                                                                  ;
; Dedicated logic registers                   ; 1654                                                                             ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 139                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                ;
; Total block memory bits                     ; 843866                                                                           ;
;                                             ;                                                                                  ;
; Total DSP Blocks                            ; 1                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1153                                                                             ;
; Total fan-out                               ; 22699                                                                            ;
; Average fan-out                             ; 4.24                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CV_8052                                                                                            ; 3226 (372)        ; 1654 (25)    ; 843866            ; 1          ; 139  ; 0            ; |CV_8052                                                                                                                                                                                                                                                                     ; work         ;
;    |CV_Debug:BPctrl|                                                                                ; 109 (100)         ; 73 (71)      ; 32768             ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl                                                                                                                                                                                                                                                     ; work         ;
;       |CV_DPRAM:BreakPointRam|                                                                      ; 9 (0)             ; 2 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                                                          ; 9 (0)             ; 2 (0)        ; 32768             ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component                                                                                                                                                                                              ; work         ;
;             |altsyncram_gu12:auto_generated|                                                        ; 9 (0)             ; 2 (2)        ; 32768             ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated                                                                                                                                                               ; work         ;
;                |decode_11a:rden_decode_b|                                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|decode_11a:rden_decode_b                                                                                                                                      ; work         ;
;                |decode_8la:decode2|                                                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|decode_8la:decode2                                                                                                                                            ; work         ;
;                |mux_hfb:mux3|                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|mux_hfb:mux3                                                                                                                                                  ; work         ;
;    |CV_PLL:pll_33_MHz|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PLL:pll_33_MHz                                                                                                                                                                                                                                                   ; cv_pll       ;
;       |CV_PLL_0002:cv_pll_inst|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst                                                                                                                                                                                                                           ; CV_PLL       ;
;          |altera_pll:altera_pll_i|                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                   ; work         ;
;    |CV_PortIO:Flash_Data_Port|                                                                      ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:Flash_Data_Port                                                                                                                                                                                                                                           ; work         ;
;    |CV_PortIO:LCD_Data_Port|                                                                        ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:LCD_Data_Port                                                                                                                                                                                                                                             ; work         ;
;    |CV_PortIO:tp0|                                                                                  ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:tp0                                                                                                                                                                                                                                                       ; work         ;
;    |CV_PortIO:tp1|                                                                                  ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:tp1                                                                                                                                                                                                                                                       ; work         ;
;    |CV_PortIO:tp2|                                                                                  ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:tp2                                                                                                                                                                                                                                                       ; work         ;
;    |CV_PortIO:tp3|                                                                                  ; 8 (8)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|CV_PortIO:tp3                                                                                                                                                                                                                                                       ; work         ;
;    |Memory_Control:memctrl|                                                                         ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Memory_Control:memctrl                                                                                                                                                                                                                                              ; work         ;
;    |ROM52:rom|                                                                                      ; 0 (0)             ; 1 (0)        ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|ROM52:rom                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                             ; 0 (0)             ; 1 (0)        ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|ROM52:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_qqe1:auto_generated|                                                           ; 0 (0)             ; 1 (1)        ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated                                                                                                                                                                                            ; work         ;
;    |SSRAM2:ram1b|                                                                                   ; 78 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                             ; 78 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_ibj1:auto_generated|                                                           ; 78 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated                                                                                                                                                                                         ; work         ;
;             |altsyncram_lre2:altsyncram1|                                                           ; 24 (0)            ; 4 (4)        ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                             ; work         ;
;                |decode_11a:rden_decode_a|                                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_11a:rden_decode_a                                                                                                                                    ; work         ;
;                |decode_8la:decode4|                                                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode4                                                                                                                                          ; work         ;
;                |decode_8la:decode5|                                                                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode5                                                                                                                                          ; work         ;
;                |mux_ofb:mux6|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6                                                                                                                                                ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                             ; 54 (37)           ; 41 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                               ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                 ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                            ; work         ;
;    |SSRAM2:ram2b|                                                                                   ; 79 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                             ; 79 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_8cj1:auto_generated|                                                           ; 79 (0)            ; 45 (0)       ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated                                                                                                                                                                                         ; work         ;
;             |altsyncram_lre2:altsyncram1|                                                           ; 24 (0)            ; 4 (4)        ; 262144            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1                                                                                                                                                             ; work         ;
;                |decode_11a:rden_decode_a|                                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|decode_11a:rden_decode_a                                                                                                                                    ; work         ;
;                |decode_8la:decode4|                                                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode4                                                                                                                                          ; work         ;
;                |decode_8la:decode5|                                                                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode5                                                                                                                                          ; work         ;
;                |mux_ofb:mux6|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6                                                                                                                                                ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                             ; 55 (37)           ; 41 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                               ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                 ; 18 (18)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                            ; work         ;
;    |SSRAM2:ram3b|                                                                                   ; 56 (0)            ; 42 (0)       ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                             ; 56 (0)            ; 42 (0)       ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_jbj1:auto_generated|                                                           ; 56 (0)            ; 42 (0)       ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated                                                                                                                                                                                         ; work         ;
;             |altsyncram_bre2:altsyncram1|                                                           ; 4 (0)             ; 2 (2)        ; 131072            ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1                                                                                                                                                             ; work         ;
;                |decode_5la:decode4|                                                                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|decode_5la:decode4                                                                                                                                          ; work         ;
;                |decode_5la:decode5|                                                                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|decode_5la:decode5                                                                                                                                          ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                             ; 52 (36)           ; 40 (31)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                               ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                 ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                            ; work         ;
;    |Serial_Flash:SPI_FLASH|                                                                         ; 309 (0)           ; 339 (0)      ; 12378             ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH                                                                                                                                                                                                                                              ; work         ;
;       |altserial_flash_loader:altserial_flash_loader_component|                                     ; 309 (14)          ; 339 (0)      ; 12378             ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component                                                                                                                                                                                      ; work         ;
;          |alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|                                    ; 295 (122)         ; 339 (29)     ; 12378             ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced                                                                                                                                ; work         ;
;             |lpm_counter:bit_counter|                                                               ; 12 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter                                                                                                        ; work         ;
;                |cntr_88i:auto_generated|                                                            ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter|cntr_88i:auto_generated                                                                                ; work         ;
;             |lpm_shiftreg:aai_data_reg|                                                             ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_data_reg                                                                                                      ; work         ;
;             |lpm_shiftreg:aai_write_reg|                                                            ; 0 (0)             ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_write_reg                                                                                                     ; work         ;
;             |lpm_shiftreg:crc_shifter|                                                              ; 56 (0)            ; 40 (0)       ; 8192              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter                                                                                                       ; work         ;
;                |altshift_taps:dffs_rtl_0|                                                           ; 56 (0)            ; 40 (0)       ; 8192              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0                                                                              ; work         ;
;                   |shift_taps_ma31:auto_generated|                                                  ; 56 (16)           ; 40 (14)      ; 8192              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated                                               ; work         ;
;                      |altsyncram_bpc1:altsyncram4|                                                  ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|altsyncram_bpc1:altsyncram4                   ; work         ;
;                      |cntr_bof:cntr1|                                                               ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|cntr_bof:cntr1                                ; work         ;
;                      |cntr_v7h:cntr5|                                                               ; 27 (27)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|cntr_v7h:cntr5                                ; work         ;
;             |lpm_shiftreg:data_reg|                                                                 ; 52 (0)            ; 38 (1)       ; 2079              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg                                                                                                          ; work         ;
;                |altshift_taps:dffs_rtl_0|                                                           ; 52 (0)            ; 37 (0)       ; 2079              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0                                                                                 ; work         ;
;                   |shift_taps_ka31:auto_generated|                                                  ; 52 (19)           ; 37 (13)      ; 2079              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated                                                  ; work         ;
;                      |altsyncram_5pc1:altsyncram5|                                                  ; 0 (0)             ; 0 (0)        ; 2079              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|altsyncram_5pc1:altsyncram5                      ; work         ;
;                      |cntr_8of:cntr1|                                                               ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|cntr_8of:cntr1                                   ; work         ;
;                      |cntr_s7h:cntr6|                                                               ; 19 (19)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|cntr_s7h:cntr6                                   ; work         ;
;             |lpm_shiftreg:data_speed_reg|                                                           ; 53 (0)            ; 38 (1)       ; 2107              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg                                                                                                    ; work         ;
;                |altshift_taps:dffs_rtl_0|                                                           ; 53 (0)            ; 37 (0)       ; 2107              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0                                                                           ; work         ;
;                   |shift_taps_ca31:auto_generated|                                                  ; 53 (20)           ; 37 (13)      ; 2107              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated                                            ; work         ;
;                      |altsyncram_loc1:altsyncram5|                                                  ; 0 (0)             ; 0 (0)        ; 2107              ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|altsyncram_loc1:altsyncram5                ; work         ;
;                      |cntr_0of:cntr1|                                                               ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|cntr_0of:cntr1                             ; work         ;
;                      |cntr_k7h:cntr6|                                                               ; 19 (19)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|cntr_k7h:cntr6                             ; work         ;
;             |lpm_shiftreg:en4b_reg|                                                                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:en4b_reg                                                                                                          ; work         ;
;             |lpm_shiftreg:ncso_reg|                                                                 ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:ncso_reg                                                                                                          ; work         ;
;             |lpm_shiftreg:opcode_reg|                                                               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:opcode_reg                                                                                                        ; work         ;
;             |lpm_shiftreg:powerful_reg|                                                             ; 0 (0)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:powerful_reg                                                                                                      ; work         ;
;             |lpm_shiftreg:rdi_reg|                                                                  ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rdi_reg                                                                                                           ; work         ;
;             |lpm_shiftreg:rsiid_reg|                                                                ; 0 (0)             ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rsiid_reg                                                                                                         ; work         ;
;             |lpm_shiftreg:rstatus_reg|                                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rstatus_reg                                                                                                       ; work         ;
;    |T51:core51|                                                                                     ; 1285 (930)        ; 342 (213)    ; 4096              ; 1          ; 0    ; 0            ; |CV_8052|T51:core51                                                                                                                                                                                                                                                          ; work         ;
;       |T51_ALU:alu|                                                                                 ; 330 (268)         ; 111 (50)     ; 0                 ; 1          ; 0    ; 0            ; |CV_8052|T51:core51|T51_ALU:alu                                                                                                                                                                                                                                              ; work         ;
;          |T51_MD:md|                                                                                ; 62 (62)           ; 61 (61)      ; 0                 ; 1          ; 0    ; 0            ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md                                                                                                                                                                                                                                    ; work         ;
;       |T51_RAM:\Generic_MODEL:ram|                                                                  ; 25 (25)           ; 18 (18)      ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:IRAMA_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0                                                                                                                                                                                                        ; work         ;
;             |altsyncram_tbr1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_tbr1:auto_generated                                                                                                                                                                         ; work         ;
;          |altsyncram:IRAMA_rtl_1|                                                                   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1                                                                                                                                                                                                        ; work         ;
;             |altsyncram_tbr1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |CV_8052|T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_tbr1:auto_generated                                                                                                                                                                         ; work         ;
;    |T51_Glue:glue51|                                                                                ; 135 (135)         ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Glue:glue51                                                                                                                                                                                                                                                     ; work         ;
;    |T51_Port:FLASH_ADD0_Port|                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:FLASH_ADD0_Port                                                                                                                                                                                                                                            ; work         ;
;    |T51_Port:FLASH_ADD1_Port|                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:FLASH_ADD1_Port                                                                                                                                                                                                                                            ; work         ;
;    |T51_Port:FLASH_ADD2_Port|                                                                       ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:FLASH_ADD2_Port                                                                                                                                                                                                                                            ; work         ;
;    |T51_Port:FLASH_Command_Port|                                                                    ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:FLASH_Command_Port                                                                                                                                                                                                                                         ; work         ;
;    |T51_Port:LCD_Command_Port|                                                                      ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:LCD_Command_Port                                                                                                                                                                                                                                           ; work         ;
;    |T51_Port:thex0|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex0                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex1|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex1                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex2|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex2                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex3|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex3                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex4|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex4                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex5|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex5                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex6|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex6                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:thex7|                                                                                 ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:thex7                                                                                                                                                                                                                                                      ; work         ;
;    |T51_Port:tkey|                                                                                  ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:tkey                                                                                                                                                                                                                                                       ; work         ;
;    |T51_Port:tledr0|                                                                                ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:tledr0                                                                                                                                                                                                                                                     ; work         ;
;    |T51_Port:tledr1|                                                                                ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:tledr1                                                                                                                                                                                                                                                     ; work         ;
;    |T51_Port:tledr2|                                                                                ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_Port:tledr2                                                                                                                                                                                                                                                     ; work         ;
;    |T51_TC01:tc01|                                                                                  ; 147 (147)         ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_TC01:tc01                                                                                                                                                                                                                                                       ; work         ;
;    |T51_TC2:tc2|                                                                                    ; 53 (53)           ; 52 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_TC2:tc2                                                                                                                                                                                                                                                         ; work         ;
;    |T51_UART:uart|                                                                                  ; 93 (93)           ; 78 (78)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|T51_UART:uart                                                                                                                                                                                                                                                       ; work         ;
;    |USB_BLASTER:JTAG_ctrl|                                                                          ; 152 (46)          ; 145 (57)     ; 8192              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl                                                                                                                                                                                                                                               ; work         ;
;       |CV_Fifo:RXFIFO|                                                                              ; 53 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO                                                                                                                                                                                                                                ; work         ;
;          |scfifo:scfifo_component|                                                                  ; 53 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component                                                                                                                                                                                                        ; work         ;
;             |scfifo_56c1:auto_generated|                                                            ; 53 (3)            ; 44 (1)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated                                                                                                                                                                             ; work         ;
;                |a_dpfifo_1o91:dpfifo|                                                               ; 50 (24)           ; 43 (17)      ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo                                                                                                                                                        ; work         ;
;                   |altsyncram_l5k1:FIFOram|                                                         ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram                                                                                                                                ; work         ;
;                   |cntr_2h7:usedw_counter|                                                          ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_2h7:usedw_counter                                                                                                                                 ; work         ;
;                   |cntr_lgb:rd_ptr_msb|                                                             ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_lgb:rd_ptr_msb                                                                                                                                    ; work         ;
;                   |cntr_mgb:wr_ptr|                                                                 ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_mgb:wr_ptr                                                                                                                                        ; work         ;
;       |CV_Fifo:TXFIFO|                                                                              ; 53 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO                                                                                                                                                                                                                                ; work         ;
;          |scfifo:scfifo_component|                                                                  ; 53 (0)            ; 44 (0)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component                                                                                                                                                                                                        ; work         ;
;             |scfifo_56c1:auto_generated|                                                            ; 53 (3)            ; 44 (1)       ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated                                                                                                                                                                             ; work         ;
;                |a_dpfifo_1o91:dpfifo|                                                               ; 50 (24)           ; 43 (17)      ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo                                                                                                                                                        ; work         ;
;                   |altsyncram_l5k1:FIFOram|                                                         ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram                                                                                                                                ; work         ;
;                   |cntr_2h7:usedw_counter|                                                          ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_2h7:usedw_counter                                                                                                                                 ; work         ;
;                   |cntr_lgb:rd_ptr_msb|                                                             ; 8 (8)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_lgb:rd_ptr_msb                                                                                                                                    ; work         ;
;                   |cntr_mgb:wr_ptr|                                                                 ; 9 (9)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_mgb:wr_ptr                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 162 (1)           ; 142 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 161 (0)           ; 142 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 161 (1)           ; 142 (8)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 160 (0)           ; 134 (0)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 160 (122)         ; 134 (105)    ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; CV_Zeros.mif                             ;
; ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; ROM              ; 16384        ; 8            ; --           ; --           ; 131072 ; CV_Boot_SPI.mif                          ;
; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM                                                                                                                                              ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                     ;
; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM                                                                                                                                              ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                     ;
; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|ALTSYNCRAM                                                                                                                                              ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                     ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|altsyncram_bpc1:altsyncram4|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 8192         ; 1            ; 8192         ; 1            ; 8192   ; None                                     ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|altsyncram_5pc1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 2079         ; 1            ; 2079         ; 1            ; 2079   ; None                                     ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|altsyncram_loc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2107         ; 1            ; 2107         ; 1            ; 2107   ; None                                     ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_tbr1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_tbr1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ;
; USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
; USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram|ALTSYNCRAM                                                                                                                 ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CV_8052|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |CV_8052|CV_PLL:pll_33_MHz                                                                                                                                                                            ; CV_PLL.vhd      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                           ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; T51:core51|T51_ALU:alu|Do_B_Op[1]                                                                                                    ; Merged with T51:core51|T51_ALU:alu|MOV_Op[1] ;
; T51_UART:uart|Baud_Cnt[0]                                                                                                            ; Merged with T51_UART:uart|Prescaler[0]       ;
; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in       ;
; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in       ;
; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 5                                                                                                ;                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1654  ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 170   ;
; Number of registers using Asynchronous Clear ; 1241  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1287  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; T51_Port:thex0|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex0|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex1|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex2|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex3|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex4|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[0]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[1]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[2]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[3]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[4]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[5]                                                                                                                                                                                                  ; 2       ;
; T51_Port:thex5|Port_Output[6]                                                                                                                                                                                                  ; 2       ;
; T51_Port:tledr0|Port_Output[0]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[1]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[2]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[3]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[4]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[5]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[6]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr0|Port_Output[7]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr1|Port_Output[0]                                                                                                                                                                                                 ; 2       ;
; T51_Port:tledr1|Port_Output[1]                                                                                                                                                                                                 ; 2       ;
; T51_UART:uart|TXD_i                                                                                                                                                                                                            ; 4       ;
; T51_Port:FLASH_Command_Port|Port_Output[0]                                                                                                                                                                                     ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[1]                                                                                                                                                                                     ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[2]                                                                                                                                                                                     ; 2       ;
; T51_Port:FLASH_Command_Port|Port_Output[3]                                                                                                                                                                                     ; 2       ;
; T51_Port:LCD_Command_Port|Port_Output[0]                                                                                                                                                                                       ; 2       ;
; T51_Port:LCD_Command_Port|Port_Output[1]                                                                                                                                                                                       ; 2       ;
; T51_Port:LCD_Command_Port|Port_Output[2]                                                                                                                                                                                       ; 2       ;
; T51_Port:LCD_Command_Port|Port_Output[3]                                                                                                                                                                                       ; 2       ;
; T51_Port:tkey|Port_Output[1]                                                                                                                                                                                                   ; 2       ;
; T51_Port:tkey|Port_Output[2]                                                                                                                                                                                                   ; 2       ;
; T51_Port:tkey|Port_Output[3]                                                                                                                                                                                                   ; 2       ;
; T51_Port:LCD_Command_Port|Port_Output[4]                                                                                                                                                                                       ; 9       ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|dffe6    ; 1       ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|dffe7 ; 1       ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|dffe7       ; 1       ;
; Memory_Control:memctrl|SharedRamReg[0]                                                                                                                                                                                         ; 51      ;
; T51:core51|FCycle[0]                                                                                                                                                                                                           ; 44      ;
; T51:core51|SP[0]                                                                                                                                                                                                               ; 9       ;
; T51:core51|SP[2]                                                                                                                                                                                                               ; 6       ;
; T51:core51|SP[1]                                                                                                                                                                                                               ; 6       ;
; CV_PortIO:tp0|Port_Output[0]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp1|Port_Output[0]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp2|Port_Output[0]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp3|Port_Output[0]                                                                                                                                                                                                   ; 2       ;
; T51_Port:tkey|Port_Output[0]                                                                                                                                                                                                   ; 1       ;
; CV_Debug:BPctrl|BPA[8]                                                                                                                                                                                                         ; 3       ;
; CV_Debug:BPctrl|LCall_Add_r[0]                                                                                                                                                                                                 ; 2       ;
; CV_Debug:BPctrl|Rep_Add_r[0]                                                                                                                                                                                                   ; 2       ;
; CV_Debug:BPctrl|Rep_Add_r[8]                                                                                                                                                                                                   ; 2       ;
; CV_Debug:BPctrl|BPA[0]                                                                                                                                                                                                         ; 3       ;
; T51_Port:thex6|Port_Output[0]                                                                                                                                                                                                  ; 1       ;
; T51_Port:tledr2|Port_Output[0]                                                                                                                                                                                                 ; 1       ;
; T51_Port:thex7|Port_Output[0]                                                                                                                                                                                                  ; 1       ;
; CV_PortIO:LCD_Data_Port|Port_Output[0]                                                                                                                                                                                         ; 2       ;
; T51_Port:FLASH_ADD0_Port|Port_Output[0]                                                                                                                                                                                        ; 1       ;
; CV_PortIO:Flash_Data_Port|Port_Output[0]                                                                                                                                                                                       ; 2       ;
; T51_Port:FLASH_ADD2_Port|Port_Output[0]                                                                                                                                                                                        ; 1       ;
; T51_Port:FLASH_ADD1_Port|Port_Output[0]                                                                                                                                                                                        ; 1       ;
; Memory_Control:memctrl|SharedRamReg[1]                                                                                                                                                                                         ; 2       ;
; CV_PortIO:tp0|Port_Output[1]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp1|Port_Output[1]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp2|Port_Output[1]                                                                                                                                                                                                   ; 2       ;
; CV_PortIO:tp3|Port_Output[1]                                                                                                                                                                                                   ; 2       ;
; CV_Debug:BPctrl|BPA[9]                                                                                                                                                                                                         ; 3       ;
; CV_Debug:BPctrl|Rep_Add_r[1]                                                                                                                                                                                                   ; 2       ;
; CV_Debug:BPctrl|Rep_Add_r[9]                                                                                                                                                                                                   ; 2       ;
; CV_Debug:BPctrl|LCall_Add_r[1]                                                                                                                                                                                                 ; 2       ;
; Total number of inverted registers = 285*                                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                  ; Megafunction                                                                                                                                                                ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; T51:core51|T51_RAM:\Generic_MODEL:ram|qA[0..7]                                                                                                                                 ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0                                                                                                                           ; RAM        ;
; T51:core51|T51_RAM:\Generic_MODEL:ram|qB[0..7]                                                                                                                                 ; T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1                                                                                                                           ; RAM        ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|dffs[0..8191]    ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|dffs_rtl_0    ; SHIFT_TAPS ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|dffs[0..2106] ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|dffs_rtl_0 ; SHIFT_TAPS ;
; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|dffs[0..2078]       ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|dffs_rtl_0       ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[13]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CV_8052|T51_TC2:tc2|Cpt[3]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CV_8052|T51_TC2:tc2|Cpt[15]                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|powerful_ncs_reg                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|PCC[1]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|B[7]                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|crc_reg[1]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|RAM_Addr_r[8]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[12]                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|RAM_Addr_r[2]                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[1]                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[9]                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|Int_Trig_r[1]                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[13]                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPH0[1]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPH1[4]                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[8]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|T51_TC2:tc2|Cnt[6]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|T51_TC2:tc2|Cnt[14]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPL0[4]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CV_8052|T51:core51|DPL1[0]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |CV_8052|T51:core51|Inst[0]                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |CV_8052|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[14]                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |CV_8052|T51:core51|SP[3]                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt1[3]                                                                                                                                                    ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|TX_ShiftReg[1]                                                                                                                                             ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |CV_8052|SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |CV_8052|T51:core51|ACC[7]                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |CV_8052|T51_TC01:tc01|Cnt0[3]                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|SBUF[6]                                                                                                                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|RX_ShiftReg[6]                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                              ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |CV_8052|T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |CV_8052|T51:core51|SP[1]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CV_8052|T51:core51|Mem_Din[0]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CV_8052|SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6|l2_w0_n0_mux_dataout                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CV_8052|SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6|l2_w0_n0_mux_dataout                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CV_8052|T51:core51|Int_AddrB[1]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CV_8052|T51:core51|Int_AddrB[3]                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CV_8052|ROM_Data[0]                                                                                                                                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |CV_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[0]                                                                                                                                       ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; No         ; |CV_8052|T51:core51|T51_ALU:alu|IDCPBL_Q[4]                                                                                                                                       ;
; 19:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |CV_8052|T51:core51|T51_ALU:alu|ACC_Q[2]                                                                                                                                          ;
; 19:1               ; 3 bits    ; 36 LEs        ; 33 LEs               ; 3 LEs                  ; No         ; |CV_8052|T51:core51|T51_ALU:alu|ACC_Q[4]                                                                                                                                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; No         ; |CV_8052|T51:core51|Int_AddrA                                                                                                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 14 LEs               ; 12 LEs                 ; No         ; |CV_8052|T51:core51|Int_AddrA                                                                                                                                                     ;
; 25:1               ; 11 bits   ; 176 LEs       ; 132 LEs              ; 44 LEs                 ; No         ; |CV_8052|T51:core51|ROM_Addr[0]                                                                                                                                                   ;
; 25:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; No         ; |CV_8052|T51:core51|ROM_Addr[15]                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|altsyncram_lre2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0|altsyncram_tbr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1|altsyncram_tbr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|altsyncram_bpc1:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_ma31:auto_generated|cntr_v7h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit7                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit8                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit10                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit11                                                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit12                                                                                                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|altsyncram_loc1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0|shift_taps_ca31:auto_generated|cntr_k7h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit11                                                                                                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|altsyncram_5pc1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0|shift_taps_ka31:auto_generated|cntr_s7h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit11                                                                                                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CV_8052 ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; tristate         ; 0     ; Signed Integer                               ;
; ROMAddressWidth  ; 14    ; Signed Integer                               ;
; IRAMAddressWidth ; 8     ; Signed Integer                               ;
; XRAMAddressWidth ; 16    ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------+
; intended_device_family  ; Cyclone V              ; String                                                                   ;
; enable_shared_access    ; ON                     ; String                                                                   ;
; enhanced_mode           ; 1                      ; Signed Integer                                                           ;
; enable_quad_spi_support ; 1                      ; Signed Integer                                                           ;
; ncso_width              ; 1                      ; Signed Integer                                                           ;
; lpm_type                ; altserial_flash_loader ; String                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM52:rom ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; addrwidth      ; 14    ; Signed Integer                ;
; datawidth      ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM52:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer             ;
; NUMWORDS_A                         ; 16384                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; CV_Boot_SPI.mif      ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_qqe1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                           ;
+--------------------------------------+------------------------+------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                         ;
; fractional_vco_multiplier            ; true                   ; String                                         ;
; pll_type                             ; General                ; String                                         ;
; pll_subtype                          ; General                ; String                                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                                 ;
; operation_mode                       ; direct                 ; String                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                 ;
; data_rate                            ; 0                      ; Signed Integer                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                 ;
; output_clock_frequency0              ; 33.333333 MHz          ; String                                         ;
; phase_shift0                         ; 0 ps                   ; String                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                                         ;
; phase_shift1                         ; 0 ps                   ; String                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                         ;
; phase_shift2                         ; 0 ps                   ; String                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                         ;
; phase_shift3                         ; 0 ps                   ; String                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                         ;
; phase_shift4                         ; 0 ps                   ; String                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                         ;
; phase_shift5                         ; 0 ps                   ; String                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                         ;
; phase_shift6                         ; 0 ps                   ; String                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                         ;
; phase_shift7                         ; 0 ps                   ; String                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                         ;
; phase_shift8                         ; 0 ps                   ; String                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                         ;
; phase_shift9                         ; 0 ps                   ; String                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                         ;
; phase_shift10                        ; 0 ps                   ; String                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                         ;
; phase_shift11                        ; 0 ps                   ; String                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                         ;
; phase_shift12                        ; 0 ps                   ; String                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                         ;
; phase_shift13                        ; 0 ps                   ; String                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                         ;
; phase_shift14                        ; 0 ps                   ; String                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                         ;
; phase_shift15                        ; 0 ps                   ; String                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                         ;
; phase_shift16                        ; 0 ps                   ; String                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                         ;
; phase_shift17                        ; 0 ps                   ; String                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                 ;
; clock_name_0                         ;                        ; String                                         ;
; clock_name_1                         ;                        ; String                                         ;
; clock_name_2                         ;                        ; String                                         ;
; clock_name_3                         ;                        ; String                                         ;
; clock_name_4                         ;                        ; String                                         ;
; clock_name_5                         ;                        ; String                                         ;
; clock_name_6                         ;                        ; String                                         ;
; clock_name_7                         ;                        ; String                                         ;
; clock_name_8                         ;                        ; String                                         ;
; clock_name_global_0                  ; false                  ; String                                         ;
; clock_name_global_1                  ; false                  ; String                                         ;
; clock_name_global_2                  ; false                  ; String                                         ;
; clock_name_global_3                  ; false                  ; String                                         ;
; clock_name_global_4                  ; false                  ; String                                         ;
; clock_name_global_5                  ; false                  ; String                                         ;
; clock_name_global_6                  ; false                  ; String                                         ;
; clock_name_global_7                  ; false                  ; String                                         ;
; clock_name_global_8                  ; false                  ; String                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                 ;
; pll_slf_rst                          ; false                  ; String                                         ;
; pll_bw_sel                           ; low                    ; String                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
+--------------------------------------+------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram1b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 15                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram1b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ibj1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram2b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 15                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram2b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8cj1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram3b                   ;
+----------------+-------------------------------------------+----------------+
; Parameter Name ; Value                                     ; Type           ;
+----------------+-------------------------------------------+----------------+
; addrwidth      ; 14                                        ; Signed Integer ;
; datawidth      ; 8                                         ; Signed Integer ;
; inst_name      ; ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU ; String         ;
+----------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SSRAM2:ram3b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jbj1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51 ;
+-----------------+-------+-------------------------------+
; Parameter Name  ; Value ; Type                          ;
+-----------------+-------+-------------------------------+
; dualbus         ; 1     ; Signed Integer                ;
; ramaddresswidth ; 8     ; Signed Integer                ;
; seconddptr      ; 1     ; Signed Integer                ;
; t8032           ; 0     ; Signed Integer                ;
; tristate        ; 0     ; Signed Integer                ;
; simenv          ; 0     ; Signed Integer                ;
+-----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_ALU:alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; ramaddresswidth ; 8     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Glue:glue51 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:tp3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tkey ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC01:tc01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_TC2:tc2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; fastcount      ; 0     ; Signed Integer                  ;
; tristate       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_UART:uart ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; fastcount      ; 0     ; Signed Integer                    ;
; tristate       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; tristate       ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                           ;
; ALMOST_FULL_VALUE       ; 510         ; Signed Integer                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                           ;
; CBXI_PARAMETER          ; scfifo_56c1 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                           ;
; ALMOST_FULL_VALUE       ; 510         ; Signed Integer                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                           ;
; CBXI_PARAMETER          ; scfifo_56c1 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Control:memctrl ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; tristate       ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_Debug:BPctrl ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                          ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; CV_Zeros.mif         ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gu12      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:thex7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; tristate       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:tledr2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; tristate       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:LCD_Data_Port ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; tristate       ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:LCD_Command_Port ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tristate       ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CV_PortIO:Flash_Data_Port ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tristate       ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_Command_Port ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; tristate       ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD0_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD1_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T51_Port:FLASH_ADD2_Port ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; tristate       ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 8                                        ; Untyped                       ;
; WIDTHAD_A                          ; 8                                        ; Untyped                       ;
; NUMWORDS_A                         ; 256                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 8                                        ; Untyped                       ;
; WIDTHAD_B                          ; 8                                        ; Untyped                       ;
; NUMWORDS_B                         ; 256                                      ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_tbr1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1 ;
+------------------------------------+------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                    ; Type                          ;
+------------------------------------+------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT                                ; Untyped                       ;
; WIDTH_A                            ; 8                                        ; Untyped                       ;
; WIDTHAD_A                          ; 8                                        ; Untyped                       ;
; NUMWORDS_A                         ; 256                                      ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                       ;
; WIDTH_B                            ; 8                                        ; Untyped                       ;
; WIDTHAD_B                          ; 8                                        ; Untyped                       ;
; NUMWORDS_B                         ; 256                                      ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                       ;
; INIT_FILE                          ; db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_tbr1                          ; Untyped                       ;
+------------------------------------+------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0 ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                 ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 8192            ; Untyped                                                                                                                                                                                              ;
; WIDTH          ; 1               ; Untyped                                                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_ma31 ; Untyped                                                                                                                                                                                              ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                    ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                 ;
; TAP_DISTANCE   ; 2107            ; Untyped                                                                                                                                                                                                 ;
; WIDTH          ; 1               ; Untyped                                                                                                                                                                                                 ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ca31 ; Untyped                                                                                                                                                                                                 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                              ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 2079            ; Untyped                                                                                                                                                                                           ;
; WIDTH          ; 1               ; Untyped                                                                                                                                                                                           ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_ka31 ; Untyped                                                                                                                                                                                           ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                      ;
; Entity Instance                           ; ROM52:rom|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; SSRAM2:ram1b|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; SSRAM2:ram2b|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; SSRAM2:ram3b|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 1                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 32768                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_1           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
+-------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                              ;
+----------------------------+--------------------------------------------------------------+
; Name                       ; Value                                                        ;
+----------------------------+--------------------------------------------------------------+
; Number of entity instances ; 2                                                            ;
; Entity Instance            ; USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                 ;
;     -- lpm_width           ; 8                                                            ;
;     -- LPM_NUMWORDS        ; 512                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                           ;
;     -- USE_EAB             ; ON                                                           ;
; Entity Instance            ; USB_BLASTER:JTAG_ctrl|CV_Fifo:TXFIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                 ;
;     -- lpm_width           ; 8                                                            ;
;     -- LPM_NUMWORDS        ; 512                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                           ;
;     -- USE_EAB             ; ON                                                           ;
+----------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                         ;
; Entity Instance            ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 8192                                                                                                                                                                                      ;
;     -- WIDTH               ; 1                                                                                                                                                                                         ;
; Entity Instance            ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 2107                                                                                                                                                                                      ;
;     -- WIDTH               ; 1                                                                                                                                                                                         ;
; Entity Instance            ; Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 2079                                                                                                                                                                                      ;
;     -- WIDTH               ; 1                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory_Control:memctrl"                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; sharedramreg_out[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Port:tkey"                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ioport_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51_Glue:glue51"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; selected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T51:core51"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ready      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ram_cycle  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iram_wdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Serial_Flash:SPI_FLASH" ;
+---------------+-------+----------+-----------------+
; Port          ; Type  ; Severity ; Details         ;
+---------------+-------+----------+-----------------+
; data_in[3..1] ; Input ; Info     ; Stuck at VCC    ;
; data_oe[3..2] ; Input ; Info     ; Stuck at VCC    ;
; data_oe[1]    ; Input ; Info     ; Stuck at GND    ;
; data_oe[0]    ; Input ; Info     ; Stuck at VCC    ;
; noe_in        ; Input ; Info     ; Stuck at GND    ;
+---------------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; CODE        ; 8     ; 32768 ; Read/Write ; SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated ;
; 1              ; XDAT        ; 8     ; 32768 ; Read/Write ; SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated ;
; 2              ; DEBU        ; 8     ; 16384 ; Read/Write ; SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_asmiblock      ; 1                           ;
; arriav_ff             ; 1512                        ;
;     CLR               ; 209                         ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 153                         ;
;     ENA CLR           ; 847                         ;
;     ENA CLR SCLR      ; 9                           ;
;     ENA CLR SLD       ; 84                          ;
;     ENA SCLR          ; 24                          ;
;     ENA SCLR SLD      ; 15                          ;
;     ENA SLD           ; 40                          ;
;     plain             ; 128                         ;
; arriav_io_obuf        ; 48                          ;
; arriav_lcell_comb     ; 3127                        ;
;     arith             ; 540                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 385                         ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 7                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 2561                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 336                         ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 336                         ;
;         4 data inputs ; 418                         ;
;         5 data inputs ; 582                         ;
;         6 data inputs ; 652                         ;
;     shared            ; 9                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 8                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 234                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 135                         ;
;                       ;                             ;
; Max LUT depth         ; 13.70                       ;
; Average LUT depth     ; 6.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Feb 05 13:14:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file ssram2.vhd
    Info (12022): Found design unit 1: ssram2-SYN
    Info (12023): Found entity 1: SSRAM2
Info (12021): Found 2 design units, including 1 entities, in source file cv_8052.vhd
    Info (12022): Found design unit 1: CV_8052-rtl
    Info (12023): Found entity 1: CV_8052
Info (12021): Found 2 design units, including 1 entities, in source file cv_fifo.vhd
    Info (12022): Found design unit 1: CV_fifo-SYN
    Info (12023): Found entity 1: CV_Fifo
Info (12021): Found 2 design units, including 1 entities, in source file cv_memctrl.vhd
    Info (12022): Found design unit 1: Memory_Control-rtl
    Info (12023): Found entity 1: Memory_Control
Info (12021): Found 2 design units, including 1 entities, in source file cv_usbblaster.vhd
    Info (12022): Found design unit 1: USB_BLASTER-rtl
    Info (12023): Found entity 1: USB_BLASTER
Info (12021): Found 2 design units, including 1 entities, in source file cv_dpram.vhd
    Info (12022): Found design unit 1: CV_dpram-SYN
    Info (12023): Found entity 1: CV_DPRAM
Info (12021): Found 2 design units, including 1 entities, in source file cv_debug.vhd
    Info (12022): Found design unit 1: CV_Debug-rtl
    Info (12023): Found entity 1: CV_Debug
Info (12021): Found 2 design units, including 1 entities, in source file cv_rom.vhd
    Info (12022): Found design unit 1: ROM52-rtl
    Info (12023): Found entity 1: ROM52
Info (12021): Found 2 design units, including 1 entities, in source file cv_portio.vhd
    Info (12022): Found design unit 1: CV_PortIO-rtl
    Info (12023): Found entity 1: CV_PortIO
Info (12021): Found 2 design units, including 1 entities, in source file cv_ram.vhd
    Info (12022): Found design unit 1: T51_RAM-rtl_altera
    Info (12023): Found entity 1: T51_RAM
Info (12021): Found 2 design units, including 1 entities, in source file t51.vhd
    Info (12022): Found design unit 1: T51-rtl
    Info (12023): Found entity 1: T51
Info (12021): Found 2 design units, including 1 entities, in source file t51_alu.vhd
    Info (12022): Found design unit 1: T51_ALU-rtl
    Info (12023): Found entity 1: T51_ALU
Info (12021): Found 2 design units, including 1 entities, in source file t51_glue.vhd
    Info (12022): Found design unit 1: T51_Glue-rtl
    Info (12023): Found entity 1: T51_Glue
Info (12021): Found 2 design units, including 1 entities, in source file t51_md.vhd
    Info (12022): Found design unit 1: T51_MD-rtl
    Info (12023): Found entity 1: T51_MD
Info (12021): Found 2 design units, including 0 entities, in source file t51_pack.vhd
    Info (12022): Found design unit 1: T51_Pack
    Info (12022): Found design unit 2: T51_Pack-body
Info (12021): Found 2 design units, including 1 entities, in source file t51_port.vhd
    Info (12022): Found design unit 1: T51_Port-rtl
    Info (12023): Found entity 1: T51_Port
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc01.vhd
    Info (12022): Found design unit 1: T51_TC01-rtl
    Info (12023): Found entity 1: T51_TC01
Info (12021): Found 2 design units, including 1 entities, in source file t51_tc2.vhd
    Info (12022): Found design unit 1: T51_TC2-rtl
    Info (12023): Found entity 1: T51_TC2
Info (12021): Found 2 design units, including 1 entities, in source file t51_uart.vhd
    Info (12022): Found design unit 1: T51_UART-rtl
    Info (12023): Found entity 1: T51_UART
Info (12021): Found 2 design units, including 1 entities, in source file serial_flash.vhd
    Info (12022): Found design unit 1: serial_flash-SYN
    Info (12023): Found entity 1: Serial_Flash
Info (12021): Found 2 design units, including 1 entities, in source file cv_pll.vhd
    Info (12022): Found design unit 1: CV_PLL-rtl
    Info (12023): Found entity 1: CV_PLL
Info (12021): Found 1 design units, including 1 entities, in source file cv_pll/cv_pll_0002.v
    Info (12023): Found entity 1: CV_PLL_0002
Info (12127): Elaborating entity "CV_8052" for the top level hierarchy
Info (12128): Elaborating entity "Serial_Flash" for hierarchy "Serial_Flash:SPI_FLASH"
Info (12128): Elaborating entity "altserial_flash_loader" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component"
Info (12130): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component"
Info (12133): Instantiated megafunction "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component" with the following parameter:
    Info (12134): Parameter "enable_quad_spi_support" = "1"
    Info (12134): Parameter "enable_shared_access" = "ON"
    Info (12134): Parameter "enhanced_mode" = "1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altserial_flash_loader"
Info (12128): Elaborating entity "alt_sfl_enhanced" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced"
Info (12131): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced", which is child of megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:opcode_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rstatus_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rsiid_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:rdi_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_write_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:aai_data_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:en4b_reg"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:powerful_reg"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_88i.tdf
    Info (12023): Found entity 1: cntr_88i
Info (12128): Elaborating entity "cntr_88i" for hierarchy "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_counter:bit_counter|cntr_88i:auto_generated"
Info (12128): Elaborating entity "ROM52" for hierarchy "ROM52:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM52:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM52:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM52:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Boot_SPI.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qqe1.tdf
    Info (12023): Found entity 1: altsyncram_qqe1
Info (12128): Elaborating entity "altsyncram_qqe1" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a
Info (12128): Elaborating entity "decode_u0a" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated|decode_u0a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb
Info (12128): Elaborating entity "mux_lfb" for hierarchy "ROM52:rom|altsyncram:altsyncram_component|altsyncram_qqe1:auto_generated|mux_lfb:mux2"
Info (12128): Elaborating entity "CV_PLL" for hierarchy "CV_PLL:pll_33_MHz"
Info (12128): Elaborating entity "CV_PLL_0002" for hierarchy "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "CV_PLL:pll_33_MHz|CV_PLL_0002:cv_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "33.333333 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram1b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibj1.tdf
    Info (12023): Found entity 1: altsyncram_ibj1
Info (12128): Elaborating entity "altsyncram_ibj1" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf
    Info (12023): Found entity 1: altsyncram_lre2
Info (12128): Elaborating entity "altsyncram_lre2" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la
Info (12128): Elaborating entity "decode_8la" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_8la:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a
Info (12128): Elaborating entity "decode_11a" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|decode_11a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb
Info (12128): Elaborating entity "mux_ofb" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|altsyncram_lre2:altsyncram1|mux_ofb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129268293"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SSRAM2:ram1b|altsyncram:altsyncram_component|altsyncram_ibj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram2b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8cj1.tdf
    Info (12023): Found entity 1: altsyncram_8cj1
Info (12128): Elaborating entity "altsyncram_8cj1" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "SSRAM2:ram2b|altsyncram:altsyncram_component|altsyncram_8cj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1480868180"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "SSRAM2" for hierarchy "SSRAM2:ram3b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbj1.tdf
    Info (12023): Found entity 1: altsyncram_jbj1
Info (12128): Elaborating entity "altsyncram_jbj1" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bre2.tdf
    Info (12023): Found entity 1: altsyncram_bre2
Info (12128): Elaborating entity "altsyncram_bre2" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12128): Elaborating entity "decode_5la" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|altsyncram_bre2:altsyncram1|decode_5la:decode4"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "SSRAM2:ram3b|altsyncram:altsyncram_component|altsyncram_jbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145389653"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "T51" for hierarchy "T51:core51"
Info (12128): Elaborating entity "T51_ALU" for hierarchy "T51:core51|T51_ALU:alu"
Info (12128): Elaborating entity "T51_MD" for hierarchy "T51:core51|T51_ALU:alu|T51_MD:md"
Info (12128): Elaborating entity "T51_RAM" for hierarchy "T51:core51|T51_RAM:\Generic_MODEL:ram"
Info (12128): Elaborating entity "T51_Glue" for hierarchy "T51_Glue:glue51"
Info (12128): Elaborating entity "CV_PortIO" for hierarchy "CV_PortIO:tp0"
Info (12128): Elaborating entity "T51_Port" for hierarchy "T51_Port:thex0"
Info (12128): Elaborating entity "T51_TC01" for hierarchy "T51_TC01:tc01"
Info (12128): Elaborating entity "T51_TC2" for hierarchy "T51_TC2:tc2"
Info (12128): Elaborating entity "T51_UART" for hierarchy "T51_UART:uart"
Info (12128): Elaborating entity "USB_BLASTER" for hierarchy "USB_BLASTER:JTAG_ctrl"
Info (12128): Elaborating entity "CV_Fifo" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "almost_full_value" = "510"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_56c1.tdf
    Info (12023): Found entity 1: scfifo_56c1
Info (12128): Elaborating entity "scfifo_56c1" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o91.tdf
    Info (12023): Found entity 1: a_dpfifo_1o91
Info (12128): Elaborating entity "a_dpfifo_1o91" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5k1.tdf
    Info (12023): Found entity 1: altsyncram_l5k1
Info (12128): Elaborating entity "altsyncram_l5k1" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|altsyncram_l5k1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf
    Info (12023): Found entity 1: cmpr_8l8
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cmpr_8l8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cmpr_8l8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_lgb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf
    Info (12023): Found entity 1: cntr_2h7
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_2h7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "USB_BLASTER:JTAG_ctrl|CV_Fifo:RXFIFO|scfifo:scfifo_component|scfifo_56c1:auto_generated|a_dpfifo_1o91:dpfifo|cntr_mgb:wr_ptr"
Info (12128): Elaborating entity "Memory_Control" for hierarchy "Memory_Control:memctrl"
Info (12128): Elaborating entity "CV_Debug" for hierarchy "CV_Debug:BPctrl"
Info (12128): Elaborating entity "CV_DPRAM" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "CV_Zeros.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gu12.tdf
    Info (12023): Found entity 1: altsyncram_gu12
Info (12128): Elaborating entity "altsyncram_gu12" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb
Info (12128): Elaborating entity "mux_hfb" for hierarchy "CV_Debug:BPctrl|CV_DPRAM:BreakPointRam|altsyncram:altsyncram_component|altsyncram_gu12:auto_generated|mux_hfb:mux3"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2019.02.05.13:15:22 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T51:core51|T51_RAM:\Generic_MODEL:ram|IRAMA_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|dffs_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8192
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|dffs_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 2107
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|dffs_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 2079
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0"
Info (12133): Instantiated megafunction "T51:core51|T51_RAM:\Generic_MODEL:ram|altsyncram:IRAMA_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tbr1.tdf
    Info (12023): Found entity 1: altsyncram_tbr1
Info (12130): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0"
Info (12133): Instantiated megafunction "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8192"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ma31.tdf
    Info (12023): Found entity 1: shift_taps_ma31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpc1.tdf
    Info (12023): Found entity 1: altsyncram_bpc1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bof.tdf
    Info (12023): Found entity 1: cntr_bof
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7h.tdf
    Info (12023): Found entity 1: cntr_v7h
Info (12130): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0"
Info (12133): Instantiated megafunction "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|altshift_taps:dffs_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "2107"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ca31.tdf
    Info (12023): Found entity 1: shift_taps_ca31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loc1.tdf
    Info (12023): Found entity 1: altsyncram_loc1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf
    Info (12023): Found entity 1: cntr_0of
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf
    Info (12023): Found entity 1: cmpr_rac
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_k7h.tdf
    Info (12023): Found entity 1: cntr_k7h
Info (12130): Elaborated megafunction instantiation "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0"
Info (12133): Instantiated megafunction "Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM_QUAD:sfl_inst_enhanced|lpm_shiftreg:data_reg|altshift_taps:dffs_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "2079"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ka31.tdf
    Info (12023): Found entity 1: shift_taps_ka31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5pc1.tdf
    Info (12023): Found entity 1: altsyncram_5pc1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf
    Info (12023): Found entity 1: cntr_8of
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s7h.tdf
    Info (12023): Found entity 1: cntr_s7h
Info (144001): Generated suppressed messages file C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_8052.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 3873 logic cells
    Info (21064): Implemented 135 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5155 megabytes
    Info: Processing ended: Tue Feb 05 13:16:08 2019
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danar/Desktop/UBC/ELEC291/Project 1/ReflowOven/DE1-SoC Stuff/SOC_8052/CV_8052.map.smsg.


