// Seed: 3696406843
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_6(
      id_1 | 1, id_4, id_4, id_3 && 1
  );
  logic id_4;
  logic id_5 = 1 - 1;
endmodule
