// Seed: 432787934
module module_0 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13
);
  assign id_9 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_0,
      id_5,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_6,
      id_0
  );
  assign modCall_1.id_7 = 0;
  logic id_8 = id_6 == id_8;
endmodule
