# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Digital_scoreboard.srcs/sources_1/imports/Downloads/clock_enable.vhd" \
"../../../../Digital_scoreboard.srcs/sim_1/new/clock_enable_tb.vhd" \

# Do not sort compile order
nosort
