# Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)

.model hop7_L4
.inputs clock0 rst1 rst2 rst3 rst4 rst5 rst6 en start
.outputs ff8
.names $false
.names $true
1
.names $undef
.subckt dffsre C=clock0 D=ff3 E=$true Q=ff4 R=$abc$509$techmap$techmap492$abc$316$auto$blifparse.cc:362:parse_blif$317.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.subckt dffsre C=clock0 D=ff2 E=$true Q=ff3 R=$abc$509$techmap$techmap491$abc$320$auto$blifparse.cc:362:parse_blif$321.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.subckt dffsre C=clock0 D=ff1 E=$true Q=ff2 R=$abc$509$auto$simplemap.cc:333:simplemap_lut$497[1] S=$true
.subckt dffsre C=clock0 D=$abc$328$li0_li0 E=$true Q=ff1 R=$true S=$true
.subckt dffsre C=clock0 D=ff6 E=$true Q=ff7 R=$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.subckt dffsre C=clock0 D=ff5 E=$true Q=ff6 R=$abc$509$techmap$techmap494$abc$336$auto$blifparse.cc:362:parse_blif$337.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.subckt dffsre C=clock0 D=ff4 E=$true Q=ff5 R=$abc$509$techmap$techmap493$abc$340$auto$blifparse.cc:362:parse_blif$341.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.subckt dffsre C=clock0 D=ff7 E=en Q=ff8 R=$abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y S=$true
.names start rst1 $abc$328$li0_li0
10 1
.names rst2 $abc$509$techmap$techmap491$abc$320$auto$blifparse.cc:362:parse_blif$321.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y
0 1
.names rst3 $abc$509$techmap$techmap492$abc$316$auto$blifparse.cc:362:parse_blif$317.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y
0 1
.names rst4 $abc$509$techmap$techmap493$abc$340$auto$blifparse.cc:362:parse_blif$341.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y
0 1
.names rst5 $abc$509$techmap$techmap494$abc$336$auto$blifparse.cc:362:parse_blif$337.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y
0 1
.names rst6 $abc$509$techmap$techmap495$abc$332$auto$blifparse.cc:362:parse_blif$333.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$427_Y
0 1
.names rst1 $abc$509$auto$simplemap.cc:333:simplemap_lut$497[1]
0 1
.end
