#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 15:17:20 2019
# Process ID: 31610
# Current directory: /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1
# Command line: vivado -log ublaze_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ublaze_wrapper.tcl -notrace
# Log file: /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper.vdi
# Journal file: /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ublaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phoenix8899/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top ublaze_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.dcp' for cell 'ublaze_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.dcp' for cell 'ublaze_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.dcp' for cell 'ublaze_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.dcp' for cell 'ublaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.dcp' for cell 'ublaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.dcp' for cell 'ublaze_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_xbar_0/ublaze_xbar_0.dcp' for cell 'ublaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_lmb_bram_0/ublaze_lmb_bram_0.dcp' for cell 'ublaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0.xdc] for cell 'ublaze_i/microblaze_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.586 ; gain = 538.531 ; free physical = 8621 ; free virtual = 14258
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0.xdc] for cell 'ublaze_i/mdm_1/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_board.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0.xdc] for cell 'ublaze_i/clk_wiz_1/inst'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_board.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0.xdc] for cell 'ublaze_i/axi_uartlite_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0.xdc] for cell 'ublaze_i/axi_timer_0/U0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clk]'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-161] Invalid option value '#U' specified for 'objects'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-161] Invalid option value '#U' specified for 'objects'. [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc:114]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ublaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8621 ; free virtual = 14259
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

25 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.672 ; gain = 1047.223 ; free physical = 8621 ; free virtual = 14259
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8614 ; free virtual = 14252

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b960876

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8550 ; free virtual = 14188
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 157 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f97ae67c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8545 ; free virtual = 14183
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 55 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b2cacc95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8549 ; free virtual = 14187
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 630 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ublaze_i/clk_wiz_1/inst/clk_out1_ublaze_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net ublaze_i/clk_wiz_1/inst/clk_out1_ublaze_clk_wiz_1_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 178053598

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8549 ; free virtual = 14187
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b1463cc8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8548 ; free virtual = 14186
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ebd375a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8548 ; free virtual = 14186
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              99  |             157  |                                              3  |
|  Constant propagation         |              10  |              55  |                                              0  |
|  Sweep                        |               0  |             630  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8548 ; free virtual = 14186
Ending Logic Optimization Task | Checksum: f987391a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8548 ; free virtual = 14186

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8547 ; free virtual = 14185
Ending Netlist Obfuscation Task | Checksum: f987391a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8547 ; free virtual = 14185
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8547 ; free virtual = 14185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8543 ; free virtual = 14182
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8542 ; free virtual = 14182
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ublaze_wrapper_drc_opted.rpt -pb ublaze_wrapper_drc_opted.pb -rpx ublaze_wrapper_drc_opted.rpx
Command: report_drc -file ublaze_wrapper_drc_opted.rpt -pb ublaze_wrapper_drc_opted.pb -rpx ublaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8533 ; free virtual = 14173
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf5417b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8533 ; free virtual = 14173
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8533 ; free virtual = 14173

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60e306ee

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8512 ; free virtual = 14155

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 957754cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8504 ; free virtual = 14149

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 957754cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8504 ; free virtual = 14149
Phase 1 Placer Initialization | Checksum: 957754cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8504 ; free virtual = 14149

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 91a1bd68

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8487 ; free virtual = 14132
Phase 2 Global Placement | Checksum: 1bd23b2dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8477 ; free virtual = 14123

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd23b2dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8477 ; free virtual = 14123

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13804336e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8477 ; free virtual = 14123

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a44ce6f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8477 ; free virtual = 14123

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f9779591

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8477 ; free virtual = 14123

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e6149b56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8494 ; free virtual = 14140

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1124079ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8494 ; free virtual = 14140

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1124079ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8494 ; free virtual = 14140
Phase 3 Detail Placement | Checksum: 1124079ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8494 ; free virtual = 14140

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2364e943f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2364e943f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8498 ; free virtual = 14145
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.003. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cf49d778

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8498 ; free virtual = 14145
Phase 4.1 Post Commit Optimization | Checksum: 1cf49d778

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8498 ; free virtual = 14145

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf49d778

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8498 ; free virtual = 14145

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cf49d778

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8499 ; free virtual = 14146

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8499 ; free virtual = 14146
Phase 4.4 Final Placement Cleanup | Checksum: 1ea106fe9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8499 ; free virtual = 14146
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea106fe9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8499 ; free virtual = 14146
Ending Placer Task | Checksum: 157075957

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8509 ; free virtual = 14155
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8509 ; free virtual = 14155
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8509 ; free virtual = 14155
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8505 ; free virtual = 14153
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8500 ; free virtual = 14152
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ublaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8499 ; free virtual = 14148
INFO: [runtcl-4] Executing : report_utilization -file ublaze_wrapper_utilization_placed.rpt -pb ublaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ublaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2394.672 ; gain = 0.000 ; free physical = 8503 ; free virtual = 14152
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7edea36d ConstDB: 0 ShapeSum: d828b5ea RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1baeac9ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.270 ; gain = 55.598 ; free physical = 8394 ; free virtual = 14044
Post Restoration Checksum: NetGraph: de289db7 NumContArr: dcc22c13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1baeac9ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2474.266 ; gain = 79.594 ; free physical = 8362 ; free virtual = 14012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1baeac9ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.266 ; gain = 106.594 ; free physical = 8331 ; free virtual = 13981

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1baeac9ca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.266 ; gain = 106.594 ; free physical = 8331 ; free virtual = 13981
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b2a333b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.328 ; gain = 122.656 ; free physical = 8319 ; free virtual = 13969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.809 | TNS=0.000  | WHS=-0.190 | THS=-33.040|

Phase 2 Router Initialization | Checksum: 259a9f63c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2517.328 ; gain = 122.656 ; free physical = 8317 ; free virtual = 13968

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1622b8809

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8315 ; free virtual = 13965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.169 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b9807a27

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.169 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9779e0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966
Phase 4 Rip-up And Reroute | Checksum: 1b9779e0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b9779e0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b9779e0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967
Phase 5 Delay and Skew Optimization | Checksum: 1b9779e0e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ec9c92dd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.230 | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 197f89801

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967
Phase 6 Post Hold Fix | Checksum: 197f89801

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05668 %
  Global Horizontal Routing Utilization  = 1.329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fd4939fa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13967

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fd4939fa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef1ab31f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.230 | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ef1ab31f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8316 ; free virtual = 13966
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8348 ; free virtual = 13999

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2528.328 ; gain = 133.656 ; free physical = 8348 ; free virtual = 13999
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.328 ; gain = 0.000 ; free physical = 8348 ; free virtual = 13999
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.328 ; gain = 0.000 ; free physical = 8342 ; free virtual = 13994
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2528.328 ; gain = 0.000 ; free physical = 8337 ; free virtual = 13995
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ublaze_wrapper_drc_routed.rpt -pb ublaze_wrapper_drc_routed.pb -rpx ublaze_wrapper_drc_routed.rpx
Command: report_drc -file ublaze_wrapper_drc_routed.rpt -pb ublaze_wrapper_drc_routed.pb -rpx ublaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ublaze_wrapper_methodology_drc_routed.rpt -pb ublaze_wrapper_methodology_drc_routed.pb -rpx ublaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ublaze_wrapper_methodology_drc_routed.rpt -pb ublaze_wrapper_methodology_drc_routed.pb -rpx ublaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/impl_1/ublaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ublaze_wrapper_power_routed.rpt -pb ublaze_wrapper_power_summary_routed.pb -rpx ublaze_wrapper_power_routed.rpx
Command: report_power -file ublaze_wrapper_power_routed.rpt -pb ublaze_wrapper_power_summary_routed.pb -rpx ublaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
96 Infos, 4 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ublaze_wrapper_route_status.rpt -pb ublaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ublaze_wrapper_timing_summary_routed.rpt -pb ublaze_wrapper_timing_summary_routed.pb -rpx ublaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ublaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ublaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ublaze_wrapper_bus_skew_routed.rpt -pb ublaze_wrapper_bus_skew_routed.pb -rpx ublaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 15:18:17 2019...
