// Seed: 2974138254
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = !1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    input supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_12 = 1;
  supply0 id_14 = id_4;
  wire id_15;
  id_16 :
  assert property (@(posedge id_4(id_9)) "" ? 1 : (id_9))
  else $display(id_1, id_5);
  tri1 id_17 = 1;
  wire id_18;
  wire id_19;
  wire id_20;
  always @(posedge id_3 or posedge id_6) id_12 = 1'b0;
  tri id_21, id_22;
  always disable id_23;
  wire id_24;
  assign id_21 = id_6;
  wor id_25;
  assign id_17 = 1;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_19
  );
  assign id_25 = 1;
endmodule
