Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 29 13:34:34 2020
| Host         : ROG-305-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (15)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: calc/reg2/Q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.279        0.000                      0                   36        0.308        0.000                      0                   36        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.279        0.000                      0                   36        0.308        0.000                      0                   36        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.749ns (39.664%)  route 2.661ns (60.336%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[2]/Q
                         net (fo=3, routed)           0.835     6.445    calc/reg1/led_OBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  calc/reg1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.569    calc/myalu/S[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.967 r  calc/myalu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.967    calc/myalu/_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.280 r  calc/myalu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.628     7.908    calc/reg1/data0[7]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.306     8.214 r  calc/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.665     8.879    calc/reg1/Q[7]_i_2_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.152     9.031 r  calc/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.533     9.564    calc/reg2/Q_reg[7]_1[7]
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    calc/reg2/CLK
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.249    14.843    calc/reg2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 1.749ns (39.944%)  route 2.630ns (60.056%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[2]/Q
                         net (fo=3, routed)           0.835     6.445    calc/reg1/led_OBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  calc/reg1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.569    calc/myalu/S[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.967 r  calc/myalu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.967    calc/myalu/_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.280 r  calc/myalu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.628     7.908    calc/reg1/data0[7]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.306     8.214 r  calc/reg1/Q[7]_i_2/O
                         net (fo=1, routed)           0.665     8.879    calc/reg1/Q[7]_i_2_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.152     9.031 r  calc/reg1/Q[7]_i_1/O
                         net (fo=2, routed)           0.502     9.533    calc/reg2/Q_reg[7]_1[7]
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    calc/reg2/CLK
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.263    14.825    calc/reg2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.431ns (32.638%)  route 2.953ns (67.362%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y13          FDCE                                         r  calc/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.594     6.205    calc/myalu/S[0]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.753 r  calc/myalu/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.814     7.567    calc/reg1/data0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.303     7.870 r  calc/reg1/Q[1]_i_2/O
                         net (fo=1, routed)           0.614     8.484    calc/reg1/Q[1]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.124     8.608 r  calc/reg1/Q[1]_i_1/O
                         net (fo=2, routed)           0.931     9.539    calc/reg2/Q_reg[7]_1[1]
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    calc/reg2/CLK
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[1]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.067    15.021    calc/reg2/Q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.645ns (41.543%)  route 2.315ns (58.457%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.671     6.281    calc/reg1/led_OBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  calc/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.405    calc/myalu/S[1]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.045 r  calc/myalu/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.578     7.623    calc/reg1/data0[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.306     7.929 r  calc/reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.589     8.519    calc/reg1/Q[3]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.119     8.638 r  calc/reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.477     9.114    calc/reg2/Q_reg[7]_1[3]
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    calc/reg2/CLK
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.289    14.803    calc/reg2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.645ns (41.543%)  route 2.315ns (58.457%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.671     6.281    calc/reg1/led_OBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  calc/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.405    calc/myalu/S[1]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.045 r  calc/myalu/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.578     7.623    calc/reg1/data0[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.306     7.929 r  calc/reg1/Q[3]_i_2/O
                         net (fo=1, routed)           0.589     8.519    calc/reg1/Q[3]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.119     8.638 r  calc/reg1/Q[3]_i_1/O
                         net (fo=2, routed)           0.477     9.114    calc/reg2/Q_reg[7]_1[3]
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    calc/reg2/CLK
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.269    14.823    calc/reg2/Q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.739ns (42.301%)  route 2.372ns (57.699%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[2]/Q
                         net (fo=3, routed)           0.835     6.445    calc/reg1/led_OBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  calc/reg1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.569    calc/myalu/S[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.967 r  calc/myalu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.967    calc/myalu/_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.301 r  calc/myalu/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348     7.649    calc/reg1/data0[5]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.303     7.952 r  calc/reg1/Q[5]_i_2/O
                         net (fo=1, routed)           0.433     8.385    calc/reg1/Q[5]_i_2_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  calc/reg1/Q[5]_i_1/O
                         net (fo=2, routed)           0.756     9.265    calc/reg2/Q_reg[7]_1[5]
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    calc/reg2/CLK
    SLICE_X3Y19          FDCE                                         r  calc/reg2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)       -0.081    15.007    calc/reg2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.431ns (35.064%)  route 2.650ns (64.936%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y13          FDCE                                         r  calc/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.594     6.205    calc/myalu/S[0]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.753 r  calc/myalu/_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.814     7.567    calc/reg1/data0[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.303     7.870 r  calc/reg1/Q[1]_i_2/O
                         net (fo=1, routed)           0.614     8.484    calc/reg1/Q[1]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.124     8.608 r  calc/reg1/Q[1]_i_1/O
                         net (fo=2, routed)           0.628     9.235    calc/reg2/Q_reg[7]_1[1]
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    calc/reg2/CLK
    SLICE_X3Y16          FDCE                                         r  calc/reg2/Q_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)       -0.095    14.997    calc/reg2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.586ns (39.988%)  route 2.380ns (60.012%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[1]/Q
                         net (fo=3, routed)           0.671     6.281    calc/reg1/led_OBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  calc/reg1/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.405    calc/myalu/S[1]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.985 r  calc/myalu/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.713     7.698    calc/reg1/data0[2]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.302     8.000 r  calc/reg1/Q[2]_i_2/O
                         net (fo=1, routed)           0.667     8.667    calc/reg1/Q[2]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.124     8.791 r  calc/reg1/Q[2]_i_1/O
                         net (fo=2, routed)           0.330     9.120    calc/reg2/Q_reg[7]_1[2]
    SLICE_X1Y16          FDCE                                         r  calc/reg2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.512    14.853    calc/reg2/CLK
    SLICE_X1Y16          FDCE                                         r  calc/reg2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.067    15.025    calc/reg2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.637ns (43.372%)  route 2.137ns (56.628%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y14          FDCE                                         r  calc/reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[2]/Q
                         net (fo=3, routed)           0.835     6.445    calc/reg1/led_OBUF[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  calc/reg1/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.569    calc/myalu/S[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.967 r  calc/myalu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.967    calc/myalu/_inferred__0/i__carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.206 r  calc/myalu/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     7.614    calc/reg1/data0[6]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.302     7.916 r  calc/reg1/Q[6]_i_2/O
                         net (fo=1, routed)           0.401     8.317    calc/reg1/Q[6]_i_2_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.118     8.435 r  calc/reg1/Q[6]_i_1/O
                         net (fo=2, routed)           0.493     8.929    calc/reg2/Q_reg[7]_1[6]
    SLICE_X2Y19          FDCE                                         r  calc/reg2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.508    14.849    calc/reg2/CLK
    SLICE_X2Y19          FDCE                                         r  calc/reg2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)       -0.233    14.855    calc/reg2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 calc/reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc/reg2/Q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.276ns (34.478%)  route 2.425ns (65.522%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.633     5.154    calc/reg1/CLK
    SLICE_X0Y13          FDCE                                         r  calc/reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  calc/reg1/Q_reg[0]/Q
                         net (fo=3, routed)           0.594     6.205    calc/myalu/S[0]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.576 r  calc/myalu/_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.456     7.031    calc/reg1/data0[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.299     7.330 r  calc/reg1/Q[0]_i_2/O
                         net (fo=1, routed)           0.941     8.272    calc/reg1/Q[0]_i_2_n_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     8.422 r  calc/reg1/Q[0]_i_1/O
                         net (fo=2, routed)           0.434     8.855    calc/reg2/Q_reg[7]_1[0]
    SLICE_X0Y15          FDCE                                         r  calc/reg2/Q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    calc/reg2/CLK
    SLICE_X0Y15          FDCE                                         r  calc/reg2/Q_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)       -0.301    14.792    calc/reg2/Q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  mycounter/Qreg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.802    mycounter/Qreg_reg_n_0_[0]
    SLICE_X2Y12          LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  mycounter/Qreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.847    mycounter/Qreg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  mycounter/Qreg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    mycounter/Qreg_reg[0]_i_1_n_7
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    mycounter/Qreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  mycounter/Qreg_reg[3]/Q
                         net (fo=1, routed)           0.173     1.812    mycounter/Qreg_reg_n_0_[3]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.921 r  mycounter/Qreg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    mycounter/Qreg_reg[0]_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    mycounter/Qreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[4]/Q
                         net (fo=1, routed)           0.170     1.809    mycounter/Qreg_reg_n_0_[4]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  mycounter/Qreg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    mycounter/Qreg_reg[4]_i_1_n_7
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[8]/Q
                         net (fo=1, routed)           0.170     1.809    mycounter/Qreg_reg_n_0_[8]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  mycounter/Qreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    mycounter/Qreg_reg[8]_i_1_n_7
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    mycounter/CLK
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y15          FDCE                                         r  mycounter/Qreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[12]/Q
                         net (fo=1, routed)           0.170     1.809    mycounter/Qreg_reg_n_0_[12]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  mycounter/Qreg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    mycounter/Qreg_reg[12]_i_1_n_7
    SLICE_X2Y15          FDCE                                         r  mycounter/Qreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    mycounter/CLK
    SLICE_X2Y15          FDCE                                         r  mycounter/Qreg_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    mycounter/CLK
    SLICE_X2Y16          FDCE                                         r  mycounter/Qreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  mycounter/Qreg_reg[19]/Q
                         net (fo=13, routed)          0.185     1.822    mycounter/out_count[1]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.931 r  mycounter/Qreg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    mycounter/Qreg_reg[16]_i_1_n_4
    SLICE_X2Y16          FDCE                                         r  mycounter/Qreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    mycounter/CLK
    SLICE_X2Y16          FDCE                                         r  mycounter/Qreg_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    mycounter/Qreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[11]/Q
                         net (fo=1, routed)           0.199     1.837    mycounter/Qreg_reg_n_0_[11]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.946 r  mycounter/Qreg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    mycounter/Qreg_reg[8]_i_1_n_4
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    mycounter/CLK
    SLICE_X2Y14          FDCE                                         r  mycounter/Qreg_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[7]/Q
                         net (fo=1, routed)           0.199     1.837    mycounter/Qreg_reg_n_0_[7]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.946 r  mycounter/Qreg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    mycounter/Qreg_reg[4]_i_1_n_4
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  mycounter/Qreg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.802    mycounter/Qreg_reg_n_0_[0]
    SLICE_X2Y12          LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  mycounter/Qreg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.847    mycounter/Qreg[0]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.952 r  mycounter/Qreg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    mycounter/Qreg_reg[0]_i_1_n_6
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    mycounter/CLK
    SLICE_X2Y12          FDCE                                         r  mycounter/Qreg_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    mycounter/Qreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mycounter/Qreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/Qreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  mycounter/Qreg_reg[4]/Q
                         net (fo=1, routed)           0.170     1.809    mycounter/Qreg_reg_n_0_[4]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.959 r  mycounter/Qreg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    mycounter/Qreg_reg[4]_i_1_n_6
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    mycounter/CLK
    SLICE_X2Y13          FDCE                                         r  mycounter/Qreg_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    mycounter/Qreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc/reg1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    calc/reg1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    calc/reg1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    calc/reg1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    calc/reg1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc/reg1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc/reg1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    calc/reg1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc/reg1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    calc/reg1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    calc/reg1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    calc/reg1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    calc/reg1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc/reg1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc/reg1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    calc/reg1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc/reg2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc/reg2/Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    calc/reg1/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    calc/reg1/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc/reg2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc/reg2/Q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    calc/reg2/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    calc/reg2/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc/reg2/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    calc/reg2/Q_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    calc/reg2/Q_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    calc/reg2/Q_reg[3]/C



