

================================================================
== Vivado HLS Report for 'hailstone'
================================================================
* Date:           Sat Apr 13 16:10:41 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        DMA_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.772|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	7  / (!tmp)
	4  / (tmp)
4 --> 
	5  / (!icmp) | (!tmp_1)
	6  / (tmp_1 & icmp)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%buf_len_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %buf_len_V)"   --->   Operation 8 'read' 'buf_len_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/2] (1.00ns)   --->   "%buf_len_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %buf_len_V)"   --->   Operation 9 'read' 'buf_len_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_data_V), !map !54"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_data_keep_V), !map !58"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_data_strb_V), !map !62"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_user_V), !map !66"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_last_V), !map !70"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_id_V), !map !74"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_dest_V), !map !78"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_data_V), !map !82"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_data_keep_V), !map !86"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_data_strb_V), !map !90"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_user_V), !map !94"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_last_V), !map !98"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_id_V), !map !102"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_dest_V), !map !106"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %buf_len_V), !map !110"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hailstone_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Downloads/hailstone.cpp:13]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %buf_len_V, [10 x i8]* @p_str2, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Downloads/hailstone.cpp:14]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Downloads/hailstone.cpp:15]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Downloads/hailstone.cpp:16]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_op_assign = phi i31 [ 0, %0 ], [ %i, %5 ]"   --->   Operation 31 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign_cast = zext i31 %i_op_assign to i32" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 32 'zext' 'i_op_assign_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_op_assign_cast, %buf_len_V_read" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 33 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.52ns)   --->   "%i = add i31 %i_op_assign, 1" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %9" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %in_data_data_V, i4* %in_data_keep_V, i4* %in_data_strb_V, i1* %in_data_user_V, i1* %in_data_last_V, i1* %in_data_id_V, i1* %in_data_dest_V)"   --->   Operation 36 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%cur = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0"   --->   Operation 37 'extractvalue' 'cur' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_data_keep_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1"   --->   Operation 38 'extractvalue' 'in_data_keep_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_data_strb_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2"   --->   Operation 39 'extractvalue' 'in_data_strb_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_data_user_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3"   --->   Operation 40 'extractvalue' 'in_data_user_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_data_last_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4"   --->   Operation 41 'extractvalue' 'in_data_last_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in_data_id_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5"   --->   Operation 42 'extractvalue' 'in_data_id_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%in_data_dest_V_tmp = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6"   --->   Operation 43 'extractvalue' 'in_data_dest_V_tmp' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %3" [../../../../Downloads/hailstone.cpp:34]   --->   Operation 44 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "ret void" [../../../../Downloads/hailstone.cpp:49]   --->   Operation 45 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%cur1 = phi i32 [ %cur, %2 ], [ %cur_1, %8 ]"   --->   Operation 46 'phi' 'cur1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%val_assign = phi i32 [ 0, %2 ], [ %count_1, %8 ]" [../../../../Downloads/hailstone.cpp:41]   --->   Operation 47 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %cur1 to i1" [../../../../Downloads/hailstone.cpp:35]   --->   Operation 48 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %7" [../../../../Downloads/hailstone.cpp:35]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.55ns)   --->   "%count = add nsw i32 %val_assign, 1" [../../../../Downloads/hailstone.cpp:45]   --->   Operation 50 'add' 'count' <Predicate = (!tmp_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %8"   --->   Operation 51 'br' <Predicate = (!tmp_1)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cur1, i32 1, i32 31)" [../../../../Downloads/hailstone.cpp:36]   --->   Operation 52 'partselect' 'tmp_4' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp = icmp slt i31 %tmp_4, 1" [../../../../Downloads/hailstone.cpp:36]   --->   Operation 53 'icmp' 'icmp' <Predicate = (tmp_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %6" [../../../../Downloads/hailstone.cpp:36]   --->   Operation 54 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = shl i32 %cur1, 2" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 55 'shl' 'tmp_5' <Predicate = (tmp_1 & !icmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = sub i32 %tmp_5, %cur1" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 56 'sub' 'tmp_7' <Predicate = (tmp_1 & !icmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_8 = add nsw i32 1, %tmp_7" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 57 'add' 'tmp_8' <Predicate = (tmp_1 & !icmp)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%count_2 = add nsw i32 2, %val_assign" [../../../../Downloads/hailstone.cpp:41]   --->   Operation 58 'add' 'count_2' <Predicate = (tmp_1 & !icmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %8" [../../../../Downloads/hailstone.cpp:43]   --->   Operation 59 'br' <Predicate = (tmp_1 & !icmp)> <Delay = 1.76>
ST_4 : Operation 60 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %val_assign, i4 %in_data_keep_V_tmp, i4 %in_data_strb_V_tmp, i1 %in_data_user_V_tmp, i1 %in_data_last_V_tmp, i1 %in_data_id_V_tmp, i1 %in_data_dest_V_tmp)" [../../../../Downloads/hailstone.cpp:41]   --->   Operation 60 'write' <Predicate = (tmp_1 & icmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%cur_1_in = phi i32 [ %tmp_8, %6 ], [ %cur1, %7 ]" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 61 'phi' 'cur_1_in' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%count_1 = phi i32 [ %count_2, %6 ], [ %count, %7 ]"   --->   Operation 62 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cur_1_in, i32 31)" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 63 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %cur_1_in" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 64 'sub' 'p_neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 65 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = zext i31 %p_lshr to i32" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 66 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_2" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 67 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cur_1_in, i32 1, i32 31)" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 68 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = zext i31 %p_lshr_f to i32" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 69 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.69ns)   --->   "%cur_1 = select i1 %tmp_6, i32 %p_neg_t, i32 %tmp_3" [../../../../Downloads/hailstone.cpp:40]   --->   Operation 70 'select' 'cur_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [../../../../Downloads/hailstone.cpp:47]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %out_data_data_V, i4* %out_data_keep_V, i4* %out_data_strb_V, i1* %out_data_user_V, i1* %out_data_last_V, i1* %out_data_id_V, i1* %out_data_dest_V, i32 %val_assign, i4 %in_data_keep_V_tmp, i4 %in_data_strb_V_tmp, i1 %in_data_user_V_tmp, i1 %in_data_last_V_tmp, i1 %in_data_id_V_tmp, i1 %in_data_dest_V_tmp)" [../../../../Downloads/hailstone.cpp:41]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/hailstone.cpp:21]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (0.00ns)   --->   "ret void" [../../../../Downloads/hailstone.cpp:49]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'buf_len_V' [16]  (1 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../Downloads/hailstone.cpp:21) [39]  (1.77 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../Downloads/hailstone.cpp:21) [39]  (0 ns)
	'add' operation ('i', ../../../../Downloads/hailstone.cpp:21) [42]  (2.52 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'phi' operation ('cur') with incoming values : ('cur') ('cur', ../../../../Downloads/hailstone.cpp:40) [55]  (0 ns)
	'sub' operation ('tmp_7', ../../../../Downloads/hailstone.cpp:40) [68]  (0 ns)
	'add' operation ('tmp_8', ../../../../Downloads/hailstone.cpp:40) [69]  (4.37 ns)

 <State 5>: 5.77ns
The critical path consists of the following:
	'phi' operation ('cur_1_in', ../../../../Downloads/hailstone.cpp:40) with incoming values : ('cur') ('tmp_8', ../../../../Downloads/hailstone.cpp:40) ('cur', ../../../../Downloads/hailstone.cpp:40) [73]  (0 ns)
	'sub' operation ('p_neg', ../../../../Downloads/hailstone.cpp:40) [76]  (2.55 ns)
	'sub' operation ('p_neg_t', ../../../../Downloads/hailstone.cpp:40) [79]  (2.52 ns)
	'select' operation ('cur', ../../../../Downloads/hailstone.cpp:40) [82]  (0.698 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
