// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mobilenet_load_pool6_from_axi (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        buf_r_address0,
        buf_r_ce0,
        buf_r_we0,
        buf_r_d0,
        buf1_address0,
        buf1_ce0,
        buf1_we0,
        buf1_d0,
        buf2_address0,
        buf2_ce0,
        buf2_we0,
        buf2_d0,
        buf3_address0,
        buf3_ce0,
        buf3_we0,
        buf3_d0,
        buf4_address0,
        buf4_ce0,
        buf4_we0,
        buf4_d0,
        buf5_address0,
        buf5_ce0,
        buf5_we0,
        buf5_d0,
        buf6_address0,
        buf6_ce0,
        buf6_we0,
        buf6_d0,
        buf7_address0,
        buf7_ce0,
        buf7_we0,
        buf7_d0,
        buf8_address0,
        buf8_ce0,
        buf8_we0,
        buf8_d0,
        buf9_address0,
        buf9_ce0,
        buf9_we0,
        buf9_d0,
        buf10_address0,
        buf10_ce0,
        buf10_we0,
        buf10_d0,
        buf11_address0,
        buf11_ce0,
        buf11_we0,
        buf11_d0,
        buf12_address0,
        buf12_ce0,
        buf12_we0,
        buf12_d0,
        buf13_address0,
        buf13_ce0,
        buf13_we0,
        buf13_d0,
        buf14_address0,
        buf14_ce0,
        buf14_we0,
        buf14_d0,
        buf15_address0,
        buf15_ce0,
        buf15_we0,
        buf15_d0,
        DDR_pool6,
        ch_offset,
        col,
        row
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state81 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
output  [9:0] buf_r_address0;
output   buf_r_ce0;
output   buf_r_we0;
output  [15:0] buf_r_d0;
output  [9:0] buf1_address0;
output   buf1_ce0;
output   buf1_we0;
output  [15:0] buf1_d0;
output  [9:0] buf2_address0;
output   buf2_ce0;
output   buf2_we0;
output  [15:0] buf2_d0;
output  [9:0] buf3_address0;
output   buf3_ce0;
output   buf3_we0;
output  [15:0] buf3_d0;
output  [9:0] buf4_address0;
output   buf4_ce0;
output   buf4_we0;
output  [15:0] buf4_d0;
output  [9:0] buf5_address0;
output   buf5_ce0;
output   buf5_we0;
output  [15:0] buf5_d0;
output  [9:0] buf6_address0;
output   buf6_ce0;
output   buf6_we0;
output  [15:0] buf6_d0;
output  [9:0] buf7_address0;
output   buf7_ce0;
output   buf7_we0;
output  [15:0] buf7_d0;
output  [9:0] buf8_address0;
output   buf8_ce0;
output   buf8_we0;
output  [15:0] buf8_d0;
output  [9:0] buf9_address0;
output   buf9_ce0;
output   buf9_we0;
output  [15:0] buf9_d0;
output  [9:0] buf10_address0;
output   buf10_ce0;
output   buf10_we0;
output  [15:0] buf10_d0;
output  [9:0] buf11_address0;
output   buf11_ce0;
output   buf11_we0;
output  [15:0] buf11_d0;
output  [9:0] buf12_address0;
output   buf12_ce0;
output   buf12_we0;
output  [15:0] buf12_d0;
output  [9:0] buf13_address0;
output   buf13_ce0;
output   buf13_we0;
output  [15:0] buf13_d0;
output  [9:0] buf14_address0;
output   buf14_ce0;
output   buf14_we0;
output  [15:0] buf14_d0;
output  [9:0] buf15_address0;
output   buf15_ce0;
output   buf15_we0;
output  [15:0] buf15_d0;
input  [63:0] DDR_pool6;
input  [2:0] ch_offset;
input  [1:0] col;
input  [0:0] row;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg buf_r_ce0;
reg buf_r_we0;
reg buf1_ce0;
reg buf1_we0;
reg buf2_ce0;
reg buf2_we0;
reg buf3_ce0;
reg buf3_we0;
reg buf4_ce0;
reg buf4_we0;
reg buf5_ce0;
reg buf5_we0;
reg buf6_ce0;
reg buf6_we0;
reg buf7_ce0;
reg buf7_we0;
reg buf8_ce0;
reg buf8_we0;
reg buf9_ce0;
reg buf9_we0;
reg buf10_ce0;
reg buf10_we0;
reg buf11_ce0;
reg buf11_we0;
reg buf12_ce0;
reg buf12_we0;
reg buf13_ce0;
reg buf13_we0;
reg buf14_ce0;
reg buf14_we0;
reg buf15_ce0;
reg buf15_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln318_reg_989;
reg   [0:0] icmp_ln318_reg_989_pp0_iter5_reg;
reg   [0:0] trunc_ln320_reg_1043;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter5_reg;
reg    gmem_blk_n_R;
reg    ap_enable_reg_pp0_iter76;
reg   [0:0] icmp_ln318_reg_989_pp0_iter75_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter75_reg;
reg   [13:0] indvar_flatten35_reg_438;
reg   [4:0] i_reg_449;
reg   [10:0] indvar_flatten_reg_460;
reg   [4:0] h_reg_471;
reg   [5:0] w_reg_482;
reg   [15:0] shiftreg_reg_493;
wire   [6:0] zext_ln318_fu_532_p1;
reg   [6:0] zext_ln318_reg_962;
wire   [7:0] sext_ln318_2_cast_fu_548_p1;
reg   [7:0] sext_ln318_2_cast_reg_969;
wire   [63:0] empty_583_fu_582_p2;
reg   [63:0] empty_583_reg_974;
wire   [5:0] p_cast3_fu_588_p2;
reg   [5:0] p_cast3_reg_979;
wire   [13:0] add_ln318_4_fu_594_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
reg    ap_predicate_op168_readreq_state8;
reg    ap_block_state8_io;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_state42_pp0_stage0_iter40;
wire    ap_block_state43_pp0_stage0_iter41;
wire    ap_block_state44_pp0_stage0_iter42;
wire    ap_block_state45_pp0_stage0_iter43;
wire    ap_block_state46_pp0_stage0_iter44;
wire    ap_block_state47_pp0_stage0_iter45;
wire    ap_block_state48_pp0_stage0_iter46;
wire    ap_block_state49_pp0_stage0_iter47;
wire    ap_block_state50_pp0_stage0_iter48;
wire    ap_block_state51_pp0_stage0_iter49;
wire    ap_block_state52_pp0_stage0_iter50;
wire    ap_block_state53_pp0_stage0_iter51;
wire    ap_block_state54_pp0_stage0_iter52;
wire    ap_block_state55_pp0_stage0_iter53;
wire    ap_block_state56_pp0_stage0_iter54;
wire    ap_block_state57_pp0_stage0_iter55;
wire    ap_block_state58_pp0_stage0_iter56;
wire    ap_block_state59_pp0_stage0_iter57;
wire    ap_block_state60_pp0_stage0_iter58;
wire    ap_block_state61_pp0_stage0_iter59;
wire    ap_block_state62_pp0_stage0_iter60;
wire    ap_block_state63_pp0_stage0_iter61;
wire    ap_block_state64_pp0_stage0_iter62;
wire    ap_block_state65_pp0_stage0_iter63;
wire    ap_block_state66_pp0_stage0_iter64;
wire    ap_block_state67_pp0_stage0_iter65;
wire    ap_block_state68_pp0_stage0_iter66;
wire    ap_block_state69_pp0_stage0_iter67;
wire    ap_block_state70_pp0_stage0_iter68;
wire    ap_block_state71_pp0_stage0_iter69;
wire    ap_block_state72_pp0_stage0_iter70;
wire    ap_block_state73_pp0_stage0_iter71;
wire    ap_block_state74_pp0_stage0_iter72;
wire    ap_block_state75_pp0_stage0_iter73;
wire    ap_block_state76_pp0_stage0_iter74;
wire    ap_block_state77_pp0_stage0_iter75;
reg    ap_predicate_op238_read_state78;
reg    ap_block_state78_pp0_stage0_iter76;
wire    ap_block_state79_pp0_stage0_iter77;
wire    ap_block_state80_pp0_stage0_iter78;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln318_fu_600_p2;
reg   [0:0] icmp_ln318_reg_989_pp0_iter1_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter2_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter3_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter4_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter6_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter7_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter8_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter9_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter10_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter11_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter12_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter13_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter14_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter15_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter16_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter17_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter18_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter19_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter20_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter21_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter22_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter23_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter24_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter25_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter26_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter27_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter28_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter29_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter30_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter31_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter32_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter33_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter34_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter35_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter36_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter37_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter38_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter39_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter40_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter41_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter42_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter43_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter44_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter45_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter46_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter47_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter48_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter49_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter50_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter51_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter52_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter53_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter54_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter55_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter56_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter57_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter58_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter59_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter60_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter61_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter62_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter63_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter64_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter65_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter66_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter67_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter68_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter69_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter70_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter71_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter72_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter73_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter74_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter76_reg;
reg   [0:0] icmp_ln318_reg_989_pp0_iter77_reg;
wire   [0:0] icmp_ln319_fu_612_p2;
reg   [0:0] icmp_ln319_reg_993;
reg   [0:0] icmp_ln319_reg_993_pp0_iter1_reg;
reg   [0:0] icmp_ln319_reg_993_pp0_iter2_reg;
wire   [4:0] select_ln318_1_fu_618_p3;
reg   [4:0] select_ln318_1_reg_1001;
wire   [3:0] trunc_ln318_fu_626_p1;
reg   [3:0] trunc_ln318_reg_1007;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter1_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter2_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter3_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter4_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter5_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter6_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter7_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter8_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter9_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter10_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter11_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter12_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter13_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter14_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter15_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter16_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter17_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter18_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter19_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter20_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter21_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter22_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter23_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter24_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter25_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter26_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter27_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter28_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter29_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter30_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter31_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter32_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter33_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter34_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter35_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter36_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter37_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter38_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter39_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter40_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter41_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter42_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter43_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter44_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter45_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter46_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter47_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter48_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter49_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter50_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter51_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter52_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter53_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter54_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter55_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter56_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter57_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter58_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter59_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter60_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter61_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter62_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter63_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter64_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter65_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter66_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter67_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter68_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter69_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter70_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter71_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter72_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter73_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter74_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter75_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter76_reg;
reg   [3:0] trunc_ln318_reg_1007_pp0_iter77_reg;
wire   [10:0] select_ln319_4_fu_636_p3;
wire   [0:0] or_ln319_fu_692_p2;
reg   [0:0] or_ln319_reg_1016;
reg   [0:0] or_ln319_reg_1016_pp0_iter4_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter5_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter6_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter7_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter8_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter9_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter10_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter11_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter12_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter13_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter14_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter15_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter16_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter17_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter18_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter19_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter20_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter21_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter22_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter23_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter24_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter25_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter26_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter27_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter28_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter29_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter30_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter31_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter32_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter33_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter34_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter35_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter36_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter37_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter38_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter39_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter40_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter41_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter42_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter43_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter44_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter45_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter46_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter47_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter48_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter49_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter50_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter51_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter52_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter53_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter54_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter55_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter56_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter57_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter58_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter59_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter60_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter61_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter62_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter63_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter64_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter65_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter66_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter67_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter68_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter69_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter70_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter71_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter72_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter73_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter74_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter75_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter76_reg;
reg   [0:0] or_ln319_reg_1016_pp0_iter77_reg;
wire   [5:0] select_ln319_fu_697_p3;
reg   [5:0] select_ln319_reg_1021;
reg   [5:0] select_ln319_reg_1021_pp0_iter4_reg;
wire   [4:0] select_ln319_2_fu_705_p3;
reg   [4:0] select_ln319_2_reg_1028;
reg    ap_enable_reg_pp0_iter3;
wire   [6:0] select_ln319_3_fu_726_p3;
reg   [6:0] select_ln319_3_reg_1038;
wire   [0:0] trunc_ln320_fu_734_p1;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter4_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter6_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter7_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter8_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter9_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter10_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter11_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter12_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter13_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter14_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter15_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter16_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter17_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter18_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter19_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter20_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter21_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter22_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter23_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter24_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter25_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter26_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter27_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter28_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter29_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter30_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter31_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter32_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter33_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter34_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter35_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter36_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter37_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter38_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter39_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter40_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter41_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter42_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter43_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter44_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter45_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter46_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter47_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter48_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter49_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter50_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter51_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter52_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter53_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter54_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter55_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter56_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter57_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter58_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter59_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter60_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter61_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter62_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter63_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter64_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter65_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter66_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter67_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter68_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter69_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter70_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter71_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter72_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter73_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter74_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter76_reg;
reg   [0:0] trunc_ln320_reg_1043_pp0_iter77_reg;
wire   [5:0] add_ln320_fu_738_p2;
wire   [20:0] grp_fu_946_p3;
reg   [20:0] mul_ln318_reg_1052;
reg    ap_enable_reg_pp0_iter4;
wire   [13:0] trunc_ln319_fu_761_p1;
reg   [13:0] trunc_ln319_reg_1057;
wire   [5:0] add_ln322_1_fu_792_p2;
reg   [5:0] add_ln322_1_reg_1062;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter5_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter6_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter7_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter8_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter9_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter10_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter11_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter12_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter13_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter14_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter15_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter16_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter17_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter18_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter19_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter20_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter21_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter22_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter23_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter24_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter25_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter26_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter27_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter28_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter29_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter30_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter31_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter32_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter33_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter34_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter35_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter36_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter37_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter38_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter39_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter40_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter41_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter42_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter43_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter44_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter45_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter46_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter47_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter48_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter49_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter50_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter51_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter52_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter53_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter54_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter55_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter56_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter57_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter58_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter59_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter60_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter61_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter62_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter63_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter64_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter65_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter66_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter67_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter68_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter69_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter70_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter71_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter72_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter73_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter74_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter75_reg;
reg   [5:0] add_ln322_1_reg_1062_pp0_iter76_reg;
reg   [57:0] trunc_ln322_4_reg_1072;
wire   [9:0] grp_fu_954_p3;
reg   [9:0] add_ln322_2_reg_1077;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter7_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter8_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter9_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter10_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter11_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter12_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter13_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter14_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter15_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter16_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter17_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter18_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter19_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter20_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter21_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter22_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter23_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter24_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter25_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter26_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter27_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter28_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter29_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter30_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter31_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter32_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter33_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter34_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter35_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter36_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter37_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter38_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter39_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter40_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter41_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter42_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter43_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter44_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter45_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter46_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter47_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter48_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter49_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter50_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter51_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter52_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter53_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter54_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter55_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter56_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter57_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter58_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter59_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter60_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter61_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter62_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter63_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter64_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter65_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter66_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter67_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter68_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter69_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter70_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter71_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter72_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter73_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter74_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter75_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter76_reg;
reg   [9:0] add_ln322_2_reg_1077_pp0_iter77_reg;
reg   [511:0] gmem_addr_read_reg_1088;
wire   [31:0] trunc_ln322_fu_881_p1;
reg    ap_enable_reg_pp0_iter78;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter77;
reg    ap_condition_pp0_exit_iter77_state79;
reg   [4:0] ap_phi_mux_i_phi_fu_453_p4;
reg   [4:0] ap_phi_mux_h_phi_fu_475_p4;
reg   [31:0] ap_phi_mux_empty_585_phi_fu_508_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter5_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter6_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter7_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter8_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter9_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter10_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter11_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter12_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter13_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter14_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter15_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter16_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter17_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter18_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter19_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter20_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter21_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter22_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter23_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter24_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter25_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter26_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter27_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter28_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter29_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter30_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter31_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter32_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter33_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter34_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter35_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter36_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter37_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter38_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter39_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter40_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter41_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter42_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter43_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter44_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter45_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter46_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter47_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter48_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter49_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter50_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter51_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter52_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter53_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter54_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter55_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter56_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter57_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter58_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter59_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter60_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter61_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter62_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter63_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter64_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter65_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter66_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter67_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter68_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter69_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter70_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter71_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter72_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter73_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter74_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter75_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter76_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter77_empty_585_reg_505;
reg   [31:0] ap_phi_reg_pp0_iter78_empty_585_reg_505;
wire   [31:0] zext_ln320_fu_892_p1;
wire   [63:0] zext_ln322_4_fu_897_p1;
wire  signed [63:0] sext_ln322_fu_855_p1;
wire   [15:0] trunc_ln322_1_fu_916_p1;
wire   [5:0] tmp_1_fu_522_p4;
wire   [3:0] p_shl2_fu_536_p3;
wire   [6:0] shl_ln_fu_514_p3;
wire   [4:0] zext_ln318_2_fu_544_p1;
wire   [6:0] tmp_fu_552_p4;
wire   [4:0] tmp_8_fu_570_p3;
wire   [63:0] zext_ln318_1_fu_562_p1;
wire   [5:0] tmp_8_cast_fu_578_p1;
wire   [5:0] empty_fu_566_p1;
wire   [4:0] add_ln318_fu_606_p2;
wire   [10:0] add_ln319_1_fu_630_p2;
wire   [6:0] zext_ln319_fu_647_p1;
wire   [6:0] empty_584_fu_651_p2;
wire   [0:0] icmp_ln320_fu_674_p2;
wire   [0:0] xor_ln318_fu_669_p2;
wire   [4:0] select_ln318_fu_656_p3;
wire   [0:0] and_ln318_fu_680_p2;
wire   [4:0] add_ln319_fu_686_p2;
wire   [6:0] zext_ln319_2_fu_717_p1;
wire   [6:0] p_mid1_fu_721_p2;
wire   [6:0] select_ln318_2_fu_663_p3;
wire   [5:0] trunc_ln318_1_fu_744_p1;
wire   [6:0] mul_ln319_fu_755_p0;
wire   [8:0] mul_ln319_fu_755_p1;
wire   [14:0] mul_ln319_fu_755_p2;
wire   [3:0] tmp_s_fu_769_p4;
wire   [5:0] trunc_ln319_1_fu_765_p1;
wire   [5:0] and_ln322_1_fu_778_p3;
wire   [5:0] add_ln322_4_fu_786_p2;
wire   [5:0] add_ln318_3_fu_747_p2;
wire   [63:0] zext_ln318_5_fu_798_p1;
wire   [4:0] tmp_9_fu_809_p4;
wire   [6:0] and_ln_fu_818_p3;
wire   [13:0] zext_ln322_fu_826_p1;
wire   [13:0] add_ln322_3_fu_830_p2;
wire   [63:0] zext_ln322_2_fu_835_p1;
wire   [63:0] add_ln318_2_fu_801_p2;
wire   [63:0] add_ln322_fu_839_p2;
wire   [8:0] shl_ln322_1_fu_865_p3;
wire   [511:0] zext_ln322_1_fu_872_p1;
wire   [511:0] lshr_ln322_fu_876_p2;
wire   [15:0] select_ln319_1_fu_885_p3;
wire   [6:0] grp_fu_946_p0;
wire   [4:0] grp_fu_946_p1;
wire   [13:0] grp_fu_946_p2;
wire   [4:0] grp_fu_954_p0;
wire   [6:0] grp_fu_954_p1;
wire   [5:0] grp_fu_954_p2;
reg    grp_fu_946_ce;
reg    grp_fu_954_ce;
wire    ap_CS_fsm_state81;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [7:0] grp_fu_946_p10;
wire   [9:0] grp_fu_954_p00;
wire   [9:0] grp_fu_954_p20;
wire   [14:0] mul_ln319_fu_755_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
end

mobilenet_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U567(
    .din0(mul_ln319_fu_755_p0),
    .din1(mul_ln319_fu_755_p1),
    .dout(mul_ln319_fu_755_p2)
);

mobilenet_am_addmul_7ns_5ns_14ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
am_addmul_7ns_5ns_14ns_21_4_1_U568(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_946_p0),
    .din1(grp_fu_946_p1),
    .din2(grp_fu_946_p2),
    .ce(grp_fu_946_ce),
    .dout(grp_fu_946_p3)
);

mobilenet_mac_muladd_5ns_7ns_6ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mac_muladd_5ns_7ns_6ns_10_4_1_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_954_p0),
    .din1(grp_fu_954_p1),
    .din2(grp_fu_954_p2),
    .ce(grp_fu_954_ce),
    .dout(grp_fu_954_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter76 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter77_state79)))) begin
            ap_enable_reg_pp0_iter77 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter77_state79))) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter76;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter78 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter77 == 1'b1))) begin
        if (((trunc_ln320_reg_1043_pp0_iter76_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter76_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter78_empty_585_reg_505 <= trunc_ln322_fu_881_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter78_empty_585_reg_505 <= ap_phi_reg_pp0_iter77_empty_585_reg_505;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln318_reg_989_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        h_reg_471 <= select_ln319_2_reg_1028;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_reg_471 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln318_reg_989 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_449 <= select_ln318_1_reg_1001;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_449 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_fu_600_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten35_reg_438 <= add_ln318_4_fu_594_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten35_reg_438 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_fu_600_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_460 <= select_ln319_4_fu_636_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_460 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (icmp_ln318_reg_989_pp0_iter77_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shiftreg_reg_493 <= {{ap_phi_mux_empty_585_phi_fu_508_p4[31:16]}};
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        shiftreg_reg_493 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln318_reg_989_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_reg_482 <= add_ln320_fu_738_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        w_reg_482 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_989_pp0_iter3_reg == 1'd0) & (trunc_ln320_reg_1043 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln322_1_reg_1062 <= add_ln322_1_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln322_1_reg_1062_pp0_iter10_reg <= add_ln322_1_reg_1062_pp0_iter9_reg;
        add_ln322_1_reg_1062_pp0_iter11_reg <= add_ln322_1_reg_1062_pp0_iter10_reg;
        add_ln322_1_reg_1062_pp0_iter12_reg <= add_ln322_1_reg_1062_pp0_iter11_reg;
        add_ln322_1_reg_1062_pp0_iter13_reg <= add_ln322_1_reg_1062_pp0_iter12_reg;
        add_ln322_1_reg_1062_pp0_iter14_reg <= add_ln322_1_reg_1062_pp0_iter13_reg;
        add_ln322_1_reg_1062_pp0_iter15_reg <= add_ln322_1_reg_1062_pp0_iter14_reg;
        add_ln322_1_reg_1062_pp0_iter16_reg <= add_ln322_1_reg_1062_pp0_iter15_reg;
        add_ln322_1_reg_1062_pp0_iter17_reg <= add_ln322_1_reg_1062_pp0_iter16_reg;
        add_ln322_1_reg_1062_pp0_iter18_reg <= add_ln322_1_reg_1062_pp0_iter17_reg;
        add_ln322_1_reg_1062_pp0_iter19_reg <= add_ln322_1_reg_1062_pp0_iter18_reg;
        add_ln322_1_reg_1062_pp0_iter20_reg <= add_ln322_1_reg_1062_pp0_iter19_reg;
        add_ln322_1_reg_1062_pp0_iter21_reg <= add_ln322_1_reg_1062_pp0_iter20_reg;
        add_ln322_1_reg_1062_pp0_iter22_reg <= add_ln322_1_reg_1062_pp0_iter21_reg;
        add_ln322_1_reg_1062_pp0_iter23_reg <= add_ln322_1_reg_1062_pp0_iter22_reg;
        add_ln322_1_reg_1062_pp0_iter24_reg <= add_ln322_1_reg_1062_pp0_iter23_reg;
        add_ln322_1_reg_1062_pp0_iter25_reg <= add_ln322_1_reg_1062_pp0_iter24_reg;
        add_ln322_1_reg_1062_pp0_iter26_reg <= add_ln322_1_reg_1062_pp0_iter25_reg;
        add_ln322_1_reg_1062_pp0_iter27_reg <= add_ln322_1_reg_1062_pp0_iter26_reg;
        add_ln322_1_reg_1062_pp0_iter28_reg <= add_ln322_1_reg_1062_pp0_iter27_reg;
        add_ln322_1_reg_1062_pp0_iter29_reg <= add_ln322_1_reg_1062_pp0_iter28_reg;
        add_ln322_1_reg_1062_pp0_iter30_reg <= add_ln322_1_reg_1062_pp0_iter29_reg;
        add_ln322_1_reg_1062_pp0_iter31_reg <= add_ln322_1_reg_1062_pp0_iter30_reg;
        add_ln322_1_reg_1062_pp0_iter32_reg <= add_ln322_1_reg_1062_pp0_iter31_reg;
        add_ln322_1_reg_1062_pp0_iter33_reg <= add_ln322_1_reg_1062_pp0_iter32_reg;
        add_ln322_1_reg_1062_pp0_iter34_reg <= add_ln322_1_reg_1062_pp0_iter33_reg;
        add_ln322_1_reg_1062_pp0_iter35_reg <= add_ln322_1_reg_1062_pp0_iter34_reg;
        add_ln322_1_reg_1062_pp0_iter36_reg <= add_ln322_1_reg_1062_pp0_iter35_reg;
        add_ln322_1_reg_1062_pp0_iter37_reg <= add_ln322_1_reg_1062_pp0_iter36_reg;
        add_ln322_1_reg_1062_pp0_iter38_reg <= add_ln322_1_reg_1062_pp0_iter37_reg;
        add_ln322_1_reg_1062_pp0_iter39_reg <= add_ln322_1_reg_1062_pp0_iter38_reg;
        add_ln322_1_reg_1062_pp0_iter40_reg <= add_ln322_1_reg_1062_pp0_iter39_reg;
        add_ln322_1_reg_1062_pp0_iter41_reg <= add_ln322_1_reg_1062_pp0_iter40_reg;
        add_ln322_1_reg_1062_pp0_iter42_reg <= add_ln322_1_reg_1062_pp0_iter41_reg;
        add_ln322_1_reg_1062_pp0_iter43_reg <= add_ln322_1_reg_1062_pp0_iter42_reg;
        add_ln322_1_reg_1062_pp0_iter44_reg <= add_ln322_1_reg_1062_pp0_iter43_reg;
        add_ln322_1_reg_1062_pp0_iter45_reg <= add_ln322_1_reg_1062_pp0_iter44_reg;
        add_ln322_1_reg_1062_pp0_iter46_reg <= add_ln322_1_reg_1062_pp0_iter45_reg;
        add_ln322_1_reg_1062_pp0_iter47_reg <= add_ln322_1_reg_1062_pp0_iter46_reg;
        add_ln322_1_reg_1062_pp0_iter48_reg <= add_ln322_1_reg_1062_pp0_iter47_reg;
        add_ln322_1_reg_1062_pp0_iter49_reg <= add_ln322_1_reg_1062_pp0_iter48_reg;
        add_ln322_1_reg_1062_pp0_iter50_reg <= add_ln322_1_reg_1062_pp0_iter49_reg;
        add_ln322_1_reg_1062_pp0_iter51_reg <= add_ln322_1_reg_1062_pp0_iter50_reg;
        add_ln322_1_reg_1062_pp0_iter52_reg <= add_ln322_1_reg_1062_pp0_iter51_reg;
        add_ln322_1_reg_1062_pp0_iter53_reg <= add_ln322_1_reg_1062_pp0_iter52_reg;
        add_ln322_1_reg_1062_pp0_iter54_reg <= add_ln322_1_reg_1062_pp0_iter53_reg;
        add_ln322_1_reg_1062_pp0_iter55_reg <= add_ln322_1_reg_1062_pp0_iter54_reg;
        add_ln322_1_reg_1062_pp0_iter56_reg <= add_ln322_1_reg_1062_pp0_iter55_reg;
        add_ln322_1_reg_1062_pp0_iter57_reg <= add_ln322_1_reg_1062_pp0_iter56_reg;
        add_ln322_1_reg_1062_pp0_iter58_reg <= add_ln322_1_reg_1062_pp0_iter57_reg;
        add_ln322_1_reg_1062_pp0_iter59_reg <= add_ln322_1_reg_1062_pp0_iter58_reg;
        add_ln322_1_reg_1062_pp0_iter5_reg <= add_ln322_1_reg_1062;
        add_ln322_1_reg_1062_pp0_iter60_reg <= add_ln322_1_reg_1062_pp0_iter59_reg;
        add_ln322_1_reg_1062_pp0_iter61_reg <= add_ln322_1_reg_1062_pp0_iter60_reg;
        add_ln322_1_reg_1062_pp0_iter62_reg <= add_ln322_1_reg_1062_pp0_iter61_reg;
        add_ln322_1_reg_1062_pp0_iter63_reg <= add_ln322_1_reg_1062_pp0_iter62_reg;
        add_ln322_1_reg_1062_pp0_iter64_reg <= add_ln322_1_reg_1062_pp0_iter63_reg;
        add_ln322_1_reg_1062_pp0_iter65_reg <= add_ln322_1_reg_1062_pp0_iter64_reg;
        add_ln322_1_reg_1062_pp0_iter66_reg <= add_ln322_1_reg_1062_pp0_iter65_reg;
        add_ln322_1_reg_1062_pp0_iter67_reg <= add_ln322_1_reg_1062_pp0_iter66_reg;
        add_ln322_1_reg_1062_pp0_iter68_reg <= add_ln322_1_reg_1062_pp0_iter67_reg;
        add_ln322_1_reg_1062_pp0_iter69_reg <= add_ln322_1_reg_1062_pp0_iter68_reg;
        add_ln322_1_reg_1062_pp0_iter6_reg <= add_ln322_1_reg_1062_pp0_iter5_reg;
        add_ln322_1_reg_1062_pp0_iter70_reg <= add_ln322_1_reg_1062_pp0_iter69_reg;
        add_ln322_1_reg_1062_pp0_iter71_reg <= add_ln322_1_reg_1062_pp0_iter70_reg;
        add_ln322_1_reg_1062_pp0_iter72_reg <= add_ln322_1_reg_1062_pp0_iter71_reg;
        add_ln322_1_reg_1062_pp0_iter73_reg <= add_ln322_1_reg_1062_pp0_iter72_reg;
        add_ln322_1_reg_1062_pp0_iter74_reg <= add_ln322_1_reg_1062_pp0_iter73_reg;
        add_ln322_1_reg_1062_pp0_iter75_reg <= add_ln322_1_reg_1062_pp0_iter74_reg;
        add_ln322_1_reg_1062_pp0_iter76_reg <= add_ln322_1_reg_1062_pp0_iter75_reg;
        add_ln322_1_reg_1062_pp0_iter7_reg <= add_ln322_1_reg_1062_pp0_iter6_reg;
        add_ln322_1_reg_1062_pp0_iter8_reg <= add_ln322_1_reg_1062_pp0_iter7_reg;
        add_ln322_1_reg_1062_pp0_iter9_reg <= add_ln322_1_reg_1062_pp0_iter8_reg;
        add_ln322_2_reg_1077_pp0_iter10_reg <= add_ln322_2_reg_1077_pp0_iter9_reg;
        add_ln322_2_reg_1077_pp0_iter11_reg <= add_ln322_2_reg_1077_pp0_iter10_reg;
        add_ln322_2_reg_1077_pp0_iter12_reg <= add_ln322_2_reg_1077_pp0_iter11_reg;
        add_ln322_2_reg_1077_pp0_iter13_reg <= add_ln322_2_reg_1077_pp0_iter12_reg;
        add_ln322_2_reg_1077_pp0_iter14_reg <= add_ln322_2_reg_1077_pp0_iter13_reg;
        add_ln322_2_reg_1077_pp0_iter15_reg <= add_ln322_2_reg_1077_pp0_iter14_reg;
        add_ln322_2_reg_1077_pp0_iter16_reg <= add_ln322_2_reg_1077_pp0_iter15_reg;
        add_ln322_2_reg_1077_pp0_iter17_reg <= add_ln322_2_reg_1077_pp0_iter16_reg;
        add_ln322_2_reg_1077_pp0_iter18_reg <= add_ln322_2_reg_1077_pp0_iter17_reg;
        add_ln322_2_reg_1077_pp0_iter19_reg <= add_ln322_2_reg_1077_pp0_iter18_reg;
        add_ln322_2_reg_1077_pp0_iter20_reg <= add_ln322_2_reg_1077_pp0_iter19_reg;
        add_ln322_2_reg_1077_pp0_iter21_reg <= add_ln322_2_reg_1077_pp0_iter20_reg;
        add_ln322_2_reg_1077_pp0_iter22_reg <= add_ln322_2_reg_1077_pp0_iter21_reg;
        add_ln322_2_reg_1077_pp0_iter23_reg <= add_ln322_2_reg_1077_pp0_iter22_reg;
        add_ln322_2_reg_1077_pp0_iter24_reg <= add_ln322_2_reg_1077_pp0_iter23_reg;
        add_ln322_2_reg_1077_pp0_iter25_reg <= add_ln322_2_reg_1077_pp0_iter24_reg;
        add_ln322_2_reg_1077_pp0_iter26_reg <= add_ln322_2_reg_1077_pp0_iter25_reg;
        add_ln322_2_reg_1077_pp0_iter27_reg <= add_ln322_2_reg_1077_pp0_iter26_reg;
        add_ln322_2_reg_1077_pp0_iter28_reg <= add_ln322_2_reg_1077_pp0_iter27_reg;
        add_ln322_2_reg_1077_pp0_iter29_reg <= add_ln322_2_reg_1077_pp0_iter28_reg;
        add_ln322_2_reg_1077_pp0_iter30_reg <= add_ln322_2_reg_1077_pp0_iter29_reg;
        add_ln322_2_reg_1077_pp0_iter31_reg <= add_ln322_2_reg_1077_pp0_iter30_reg;
        add_ln322_2_reg_1077_pp0_iter32_reg <= add_ln322_2_reg_1077_pp0_iter31_reg;
        add_ln322_2_reg_1077_pp0_iter33_reg <= add_ln322_2_reg_1077_pp0_iter32_reg;
        add_ln322_2_reg_1077_pp0_iter34_reg <= add_ln322_2_reg_1077_pp0_iter33_reg;
        add_ln322_2_reg_1077_pp0_iter35_reg <= add_ln322_2_reg_1077_pp0_iter34_reg;
        add_ln322_2_reg_1077_pp0_iter36_reg <= add_ln322_2_reg_1077_pp0_iter35_reg;
        add_ln322_2_reg_1077_pp0_iter37_reg <= add_ln322_2_reg_1077_pp0_iter36_reg;
        add_ln322_2_reg_1077_pp0_iter38_reg <= add_ln322_2_reg_1077_pp0_iter37_reg;
        add_ln322_2_reg_1077_pp0_iter39_reg <= add_ln322_2_reg_1077_pp0_iter38_reg;
        add_ln322_2_reg_1077_pp0_iter40_reg <= add_ln322_2_reg_1077_pp0_iter39_reg;
        add_ln322_2_reg_1077_pp0_iter41_reg <= add_ln322_2_reg_1077_pp0_iter40_reg;
        add_ln322_2_reg_1077_pp0_iter42_reg <= add_ln322_2_reg_1077_pp0_iter41_reg;
        add_ln322_2_reg_1077_pp0_iter43_reg <= add_ln322_2_reg_1077_pp0_iter42_reg;
        add_ln322_2_reg_1077_pp0_iter44_reg <= add_ln322_2_reg_1077_pp0_iter43_reg;
        add_ln322_2_reg_1077_pp0_iter45_reg <= add_ln322_2_reg_1077_pp0_iter44_reg;
        add_ln322_2_reg_1077_pp0_iter46_reg <= add_ln322_2_reg_1077_pp0_iter45_reg;
        add_ln322_2_reg_1077_pp0_iter47_reg <= add_ln322_2_reg_1077_pp0_iter46_reg;
        add_ln322_2_reg_1077_pp0_iter48_reg <= add_ln322_2_reg_1077_pp0_iter47_reg;
        add_ln322_2_reg_1077_pp0_iter49_reg <= add_ln322_2_reg_1077_pp0_iter48_reg;
        add_ln322_2_reg_1077_pp0_iter50_reg <= add_ln322_2_reg_1077_pp0_iter49_reg;
        add_ln322_2_reg_1077_pp0_iter51_reg <= add_ln322_2_reg_1077_pp0_iter50_reg;
        add_ln322_2_reg_1077_pp0_iter52_reg <= add_ln322_2_reg_1077_pp0_iter51_reg;
        add_ln322_2_reg_1077_pp0_iter53_reg <= add_ln322_2_reg_1077_pp0_iter52_reg;
        add_ln322_2_reg_1077_pp0_iter54_reg <= add_ln322_2_reg_1077_pp0_iter53_reg;
        add_ln322_2_reg_1077_pp0_iter55_reg <= add_ln322_2_reg_1077_pp0_iter54_reg;
        add_ln322_2_reg_1077_pp0_iter56_reg <= add_ln322_2_reg_1077_pp0_iter55_reg;
        add_ln322_2_reg_1077_pp0_iter57_reg <= add_ln322_2_reg_1077_pp0_iter56_reg;
        add_ln322_2_reg_1077_pp0_iter58_reg <= add_ln322_2_reg_1077_pp0_iter57_reg;
        add_ln322_2_reg_1077_pp0_iter59_reg <= add_ln322_2_reg_1077_pp0_iter58_reg;
        add_ln322_2_reg_1077_pp0_iter60_reg <= add_ln322_2_reg_1077_pp0_iter59_reg;
        add_ln322_2_reg_1077_pp0_iter61_reg <= add_ln322_2_reg_1077_pp0_iter60_reg;
        add_ln322_2_reg_1077_pp0_iter62_reg <= add_ln322_2_reg_1077_pp0_iter61_reg;
        add_ln322_2_reg_1077_pp0_iter63_reg <= add_ln322_2_reg_1077_pp0_iter62_reg;
        add_ln322_2_reg_1077_pp0_iter64_reg <= add_ln322_2_reg_1077_pp0_iter63_reg;
        add_ln322_2_reg_1077_pp0_iter65_reg <= add_ln322_2_reg_1077_pp0_iter64_reg;
        add_ln322_2_reg_1077_pp0_iter66_reg <= add_ln322_2_reg_1077_pp0_iter65_reg;
        add_ln322_2_reg_1077_pp0_iter67_reg <= add_ln322_2_reg_1077_pp0_iter66_reg;
        add_ln322_2_reg_1077_pp0_iter68_reg <= add_ln322_2_reg_1077_pp0_iter67_reg;
        add_ln322_2_reg_1077_pp0_iter69_reg <= add_ln322_2_reg_1077_pp0_iter68_reg;
        add_ln322_2_reg_1077_pp0_iter70_reg <= add_ln322_2_reg_1077_pp0_iter69_reg;
        add_ln322_2_reg_1077_pp0_iter71_reg <= add_ln322_2_reg_1077_pp0_iter70_reg;
        add_ln322_2_reg_1077_pp0_iter72_reg <= add_ln322_2_reg_1077_pp0_iter71_reg;
        add_ln322_2_reg_1077_pp0_iter73_reg <= add_ln322_2_reg_1077_pp0_iter72_reg;
        add_ln322_2_reg_1077_pp0_iter74_reg <= add_ln322_2_reg_1077_pp0_iter73_reg;
        add_ln322_2_reg_1077_pp0_iter75_reg <= add_ln322_2_reg_1077_pp0_iter74_reg;
        add_ln322_2_reg_1077_pp0_iter76_reg <= add_ln322_2_reg_1077_pp0_iter75_reg;
        add_ln322_2_reg_1077_pp0_iter77_reg <= add_ln322_2_reg_1077_pp0_iter76_reg;
        add_ln322_2_reg_1077_pp0_iter7_reg <= add_ln322_2_reg_1077;
        add_ln322_2_reg_1077_pp0_iter8_reg <= add_ln322_2_reg_1077_pp0_iter7_reg;
        add_ln322_2_reg_1077_pp0_iter9_reg <= add_ln322_2_reg_1077_pp0_iter8_reg;
        icmp_ln318_reg_989_pp0_iter10_reg <= icmp_ln318_reg_989_pp0_iter9_reg;
        icmp_ln318_reg_989_pp0_iter11_reg <= icmp_ln318_reg_989_pp0_iter10_reg;
        icmp_ln318_reg_989_pp0_iter12_reg <= icmp_ln318_reg_989_pp0_iter11_reg;
        icmp_ln318_reg_989_pp0_iter13_reg <= icmp_ln318_reg_989_pp0_iter12_reg;
        icmp_ln318_reg_989_pp0_iter14_reg <= icmp_ln318_reg_989_pp0_iter13_reg;
        icmp_ln318_reg_989_pp0_iter15_reg <= icmp_ln318_reg_989_pp0_iter14_reg;
        icmp_ln318_reg_989_pp0_iter16_reg <= icmp_ln318_reg_989_pp0_iter15_reg;
        icmp_ln318_reg_989_pp0_iter17_reg <= icmp_ln318_reg_989_pp0_iter16_reg;
        icmp_ln318_reg_989_pp0_iter18_reg <= icmp_ln318_reg_989_pp0_iter17_reg;
        icmp_ln318_reg_989_pp0_iter19_reg <= icmp_ln318_reg_989_pp0_iter18_reg;
        icmp_ln318_reg_989_pp0_iter20_reg <= icmp_ln318_reg_989_pp0_iter19_reg;
        icmp_ln318_reg_989_pp0_iter21_reg <= icmp_ln318_reg_989_pp0_iter20_reg;
        icmp_ln318_reg_989_pp0_iter22_reg <= icmp_ln318_reg_989_pp0_iter21_reg;
        icmp_ln318_reg_989_pp0_iter23_reg <= icmp_ln318_reg_989_pp0_iter22_reg;
        icmp_ln318_reg_989_pp0_iter24_reg <= icmp_ln318_reg_989_pp0_iter23_reg;
        icmp_ln318_reg_989_pp0_iter25_reg <= icmp_ln318_reg_989_pp0_iter24_reg;
        icmp_ln318_reg_989_pp0_iter26_reg <= icmp_ln318_reg_989_pp0_iter25_reg;
        icmp_ln318_reg_989_pp0_iter27_reg <= icmp_ln318_reg_989_pp0_iter26_reg;
        icmp_ln318_reg_989_pp0_iter28_reg <= icmp_ln318_reg_989_pp0_iter27_reg;
        icmp_ln318_reg_989_pp0_iter29_reg <= icmp_ln318_reg_989_pp0_iter28_reg;
        icmp_ln318_reg_989_pp0_iter2_reg <= icmp_ln318_reg_989_pp0_iter1_reg;
        icmp_ln318_reg_989_pp0_iter30_reg <= icmp_ln318_reg_989_pp0_iter29_reg;
        icmp_ln318_reg_989_pp0_iter31_reg <= icmp_ln318_reg_989_pp0_iter30_reg;
        icmp_ln318_reg_989_pp0_iter32_reg <= icmp_ln318_reg_989_pp0_iter31_reg;
        icmp_ln318_reg_989_pp0_iter33_reg <= icmp_ln318_reg_989_pp0_iter32_reg;
        icmp_ln318_reg_989_pp0_iter34_reg <= icmp_ln318_reg_989_pp0_iter33_reg;
        icmp_ln318_reg_989_pp0_iter35_reg <= icmp_ln318_reg_989_pp0_iter34_reg;
        icmp_ln318_reg_989_pp0_iter36_reg <= icmp_ln318_reg_989_pp0_iter35_reg;
        icmp_ln318_reg_989_pp0_iter37_reg <= icmp_ln318_reg_989_pp0_iter36_reg;
        icmp_ln318_reg_989_pp0_iter38_reg <= icmp_ln318_reg_989_pp0_iter37_reg;
        icmp_ln318_reg_989_pp0_iter39_reg <= icmp_ln318_reg_989_pp0_iter38_reg;
        icmp_ln318_reg_989_pp0_iter3_reg <= icmp_ln318_reg_989_pp0_iter2_reg;
        icmp_ln318_reg_989_pp0_iter40_reg <= icmp_ln318_reg_989_pp0_iter39_reg;
        icmp_ln318_reg_989_pp0_iter41_reg <= icmp_ln318_reg_989_pp0_iter40_reg;
        icmp_ln318_reg_989_pp0_iter42_reg <= icmp_ln318_reg_989_pp0_iter41_reg;
        icmp_ln318_reg_989_pp0_iter43_reg <= icmp_ln318_reg_989_pp0_iter42_reg;
        icmp_ln318_reg_989_pp0_iter44_reg <= icmp_ln318_reg_989_pp0_iter43_reg;
        icmp_ln318_reg_989_pp0_iter45_reg <= icmp_ln318_reg_989_pp0_iter44_reg;
        icmp_ln318_reg_989_pp0_iter46_reg <= icmp_ln318_reg_989_pp0_iter45_reg;
        icmp_ln318_reg_989_pp0_iter47_reg <= icmp_ln318_reg_989_pp0_iter46_reg;
        icmp_ln318_reg_989_pp0_iter48_reg <= icmp_ln318_reg_989_pp0_iter47_reg;
        icmp_ln318_reg_989_pp0_iter49_reg <= icmp_ln318_reg_989_pp0_iter48_reg;
        icmp_ln318_reg_989_pp0_iter4_reg <= icmp_ln318_reg_989_pp0_iter3_reg;
        icmp_ln318_reg_989_pp0_iter50_reg <= icmp_ln318_reg_989_pp0_iter49_reg;
        icmp_ln318_reg_989_pp0_iter51_reg <= icmp_ln318_reg_989_pp0_iter50_reg;
        icmp_ln318_reg_989_pp0_iter52_reg <= icmp_ln318_reg_989_pp0_iter51_reg;
        icmp_ln318_reg_989_pp0_iter53_reg <= icmp_ln318_reg_989_pp0_iter52_reg;
        icmp_ln318_reg_989_pp0_iter54_reg <= icmp_ln318_reg_989_pp0_iter53_reg;
        icmp_ln318_reg_989_pp0_iter55_reg <= icmp_ln318_reg_989_pp0_iter54_reg;
        icmp_ln318_reg_989_pp0_iter56_reg <= icmp_ln318_reg_989_pp0_iter55_reg;
        icmp_ln318_reg_989_pp0_iter57_reg <= icmp_ln318_reg_989_pp0_iter56_reg;
        icmp_ln318_reg_989_pp0_iter58_reg <= icmp_ln318_reg_989_pp0_iter57_reg;
        icmp_ln318_reg_989_pp0_iter59_reg <= icmp_ln318_reg_989_pp0_iter58_reg;
        icmp_ln318_reg_989_pp0_iter5_reg <= icmp_ln318_reg_989_pp0_iter4_reg;
        icmp_ln318_reg_989_pp0_iter60_reg <= icmp_ln318_reg_989_pp0_iter59_reg;
        icmp_ln318_reg_989_pp0_iter61_reg <= icmp_ln318_reg_989_pp0_iter60_reg;
        icmp_ln318_reg_989_pp0_iter62_reg <= icmp_ln318_reg_989_pp0_iter61_reg;
        icmp_ln318_reg_989_pp0_iter63_reg <= icmp_ln318_reg_989_pp0_iter62_reg;
        icmp_ln318_reg_989_pp0_iter64_reg <= icmp_ln318_reg_989_pp0_iter63_reg;
        icmp_ln318_reg_989_pp0_iter65_reg <= icmp_ln318_reg_989_pp0_iter64_reg;
        icmp_ln318_reg_989_pp0_iter66_reg <= icmp_ln318_reg_989_pp0_iter65_reg;
        icmp_ln318_reg_989_pp0_iter67_reg <= icmp_ln318_reg_989_pp0_iter66_reg;
        icmp_ln318_reg_989_pp0_iter68_reg <= icmp_ln318_reg_989_pp0_iter67_reg;
        icmp_ln318_reg_989_pp0_iter69_reg <= icmp_ln318_reg_989_pp0_iter68_reg;
        icmp_ln318_reg_989_pp0_iter6_reg <= icmp_ln318_reg_989_pp0_iter5_reg;
        icmp_ln318_reg_989_pp0_iter70_reg <= icmp_ln318_reg_989_pp0_iter69_reg;
        icmp_ln318_reg_989_pp0_iter71_reg <= icmp_ln318_reg_989_pp0_iter70_reg;
        icmp_ln318_reg_989_pp0_iter72_reg <= icmp_ln318_reg_989_pp0_iter71_reg;
        icmp_ln318_reg_989_pp0_iter73_reg <= icmp_ln318_reg_989_pp0_iter72_reg;
        icmp_ln318_reg_989_pp0_iter74_reg <= icmp_ln318_reg_989_pp0_iter73_reg;
        icmp_ln318_reg_989_pp0_iter75_reg <= icmp_ln318_reg_989_pp0_iter74_reg;
        icmp_ln318_reg_989_pp0_iter76_reg <= icmp_ln318_reg_989_pp0_iter75_reg;
        icmp_ln318_reg_989_pp0_iter77_reg <= icmp_ln318_reg_989_pp0_iter76_reg;
        icmp_ln318_reg_989_pp0_iter7_reg <= icmp_ln318_reg_989_pp0_iter6_reg;
        icmp_ln318_reg_989_pp0_iter8_reg <= icmp_ln318_reg_989_pp0_iter7_reg;
        icmp_ln318_reg_989_pp0_iter9_reg <= icmp_ln318_reg_989_pp0_iter8_reg;
        icmp_ln319_reg_993_pp0_iter2_reg <= icmp_ln319_reg_993_pp0_iter1_reg;
        or_ln319_reg_1016_pp0_iter10_reg <= or_ln319_reg_1016_pp0_iter9_reg;
        or_ln319_reg_1016_pp0_iter11_reg <= or_ln319_reg_1016_pp0_iter10_reg;
        or_ln319_reg_1016_pp0_iter12_reg <= or_ln319_reg_1016_pp0_iter11_reg;
        or_ln319_reg_1016_pp0_iter13_reg <= or_ln319_reg_1016_pp0_iter12_reg;
        or_ln319_reg_1016_pp0_iter14_reg <= or_ln319_reg_1016_pp0_iter13_reg;
        or_ln319_reg_1016_pp0_iter15_reg <= or_ln319_reg_1016_pp0_iter14_reg;
        or_ln319_reg_1016_pp0_iter16_reg <= or_ln319_reg_1016_pp0_iter15_reg;
        or_ln319_reg_1016_pp0_iter17_reg <= or_ln319_reg_1016_pp0_iter16_reg;
        or_ln319_reg_1016_pp0_iter18_reg <= or_ln319_reg_1016_pp0_iter17_reg;
        or_ln319_reg_1016_pp0_iter19_reg <= or_ln319_reg_1016_pp0_iter18_reg;
        or_ln319_reg_1016_pp0_iter20_reg <= or_ln319_reg_1016_pp0_iter19_reg;
        or_ln319_reg_1016_pp0_iter21_reg <= or_ln319_reg_1016_pp0_iter20_reg;
        or_ln319_reg_1016_pp0_iter22_reg <= or_ln319_reg_1016_pp0_iter21_reg;
        or_ln319_reg_1016_pp0_iter23_reg <= or_ln319_reg_1016_pp0_iter22_reg;
        or_ln319_reg_1016_pp0_iter24_reg <= or_ln319_reg_1016_pp0_iter23_reg;
        or_ln319_reg_1016_pp0_iter25_reg <= or_ln319_reg_1016_pp0_iter24_reg;
        or_ln319_reg_1016_pp0_iter26_reg <= or_ln319_reg_1016_pp0_iter25_reg;
        or_ln319_reg_1016_pp0_iter27_reg <= or_ln319_reg_1016_pp0_iter26_reg;
        or_ln319_reg_1016_pp0_iter28_reg <= or_ln319_reg_1016_pp0_iter27_reg;
        or_ln319_reg_1016_pp0_iter29_reg <= or_ln319_reg_1016_pp0_iter28_reg;
        or_ln319_reg_1016_pp0_iter30_reg <= or_ln319_reg_1016_pp0_iter29_reg;
        or_ln319_reg_1016_pp0_iter31_reg <= or_ln319_reg_1016_pp0_iter30_reg;
        or_ln319_reg_1016_pp0_iter32_reg <= or_ln319_reg_1016_pp0_iter31_reg;
        or_ln319_reg_1016_pp0_iter33_reg <= or_ln319_reg_1016_pp0_iter32_reg;
        or_ln319_reg_1016_pp0_iter34_reg <= or_ln319_reg_1016_pp0_iter33_reg;
        or_ln319_reg_1016_pp0_iter35_reg <= or_ln319_reg_1016_pp0_iter34_reg;
        or_ln319_reg_1016_pp0_iter36_reg <= or_ln319_reg_1016_pp0_iter35_reg;
        or_ln319_reg_1016_pp0_iter37_reg <= or_ln319_reg_1016_pp0_iter36_reg;
        or_ln319_reg_1016_pp0_iter38_reg <= or_ln319_reg_1016_pp0_iter37_reg;
        or_ln319_reg_1016_pp0_iter39_reg <= or_ln319_reg_1016_pp0_iter38_reg;
        or_ln319_reg_1016_pp0_iter40_reg <= or_ln319_reg_1016_pp0_iter39_reg;
        or_ln319_reg_1016_pp0_iter41_reg <= or_ln319_reg_1016_pp0_iter40_reg;
        or_ln319_reg_1016_pp0_iter42_reg <= or_ln319_reg_1016_pp0_iter41_reg;
        or_ln319_reg_1016_pp0_iter43_reg <= or_ln319_reg_1016_pp0_iter42_reg;
        or_ln319_reg_1016_pp0_iter44_reg <= or_ln319_reg_1016_pp0_iter43_reg;
        or_ln319_reg_1016_pp0_iter45_reg <= or_ln319_reg_1016_pp0_iter44_reg;
        or_ln319_reg_1016_pp0_iter46_reg <= or_ln319_reg_1016_pp0_iter45_reg;
        or_ln319_reg_1016_pp0_iter47_reg <= or_ln319_reg_1016_pp0_iter46_reg;
        or_ln319_reg_1016_pp0_iter48_reg <= or_ln319_reg_1016_pp0_iter47_reg;
        or_ln319_reg_1016_pp0_iter49_reg <= or_ln319_reg_1016_pp0_iter48_reg;
        or_ln319_reg_1016_pp0_iter4_reg <= or_ln319_reg_1016;
        or_ln319_reg_1016_pp0_iter50_reg <= or_ln319_reg_1016_pp0_iter49_reg;
        or_ln319_reg_1016_pp0_iter51_reg <= or_ln319_reg_1016_pp0_iter50_reg;
        or_ln319_reg_1016_pp0_iter52_reg <= or_ln319_reg_1016_pp0_iter51_reg;
        or_ln319_reg_1016_pp0_iter53_reg <= or_ln319_reg_1016_pp0_iter52_reg;
        or_ln319_reg_1016_pp0_iter54_reg <= or_ln319_reg_1016_pp0_iter53_reg;
        or_ln319_reg_1016_pp0_iter55_reg <= or_ln319_reg_1016_pp0_iter54_reg;
        or_ln319_reg_1016_pp0_iter56_reg <= or_ln319_reg_1016_pp0_iter55_reg;
        or_ln319_reg_1016_pp0_iter57_reg <= or_ln319_reg_1016_pp0_iter56_reg;
        or_ln319_reg_1016_pp0_iter58_reg <= or_ln319_reg_1016_pp0_iter57_reg;
        or_ln319_reg_1016_pp0_iter59_reg <= or_ln319_reg_1016_pp0_iter58_reg;
        or_ln319_reg_1016_pp0_iter5_reg <= or_ln319_reg_1016_pp0_iter4_reg;
        or_ln319_reg_1016_pp0_iter60_reg <= or_ln319_reg_1016_pp0_iter59_reg;
        or_ln319_reg_1016_pp0_iter61_reg <= or_ln319_reg_1016_pp0_iter60_reg;
        or_ln319_reg_1016_pp0_iter62_reg <= or_ln319_reg_1016_pp0_iter61_reg;
        or_ln319_reg_1016_pp0_iter63_reg <= or_ln319_reg_1016_pp0_iter62_reg;
        or_ln319_reg_1016_pp0_iter64_reg <= or_ln319_reg_1016_pp0_iter63_reg;
        or_ln319_reg_1016_pp0_iter65_reg <= or_ln319_reg_1016_pp0_iter64_reg;
        or_ln319_reg_1016_pp0_iter66_reg <= or_ln319_reg_1016_pp0_iter65_reg;
        or_ln319_reg_1016_pp0_iter67_reg <= or_ln319_reg_1016_pp0_iter66_reg;
        or_ln319_reg_1016_pp0_iter68_reg <= or_ln319_reg_1016_pp0_iter67_reg;
        or_ln319_reg_1016_pp0_iter69_reg <= or_ln319_reg_1016_pp0_iter68_reg;
        or_ln319_reg_1016_pp0_iter6_reg <= or_ln319_reg_1016_pp0_iter5_reg;
        or_ln319_reg_1016_pp0_iter70_reg <= or_ln319_reg_1016_pp0_iter69_reg;
        or_ln319_reg_1016_pp0_iter71_reg <= or_ln319_reg_1016_pp0_iter70_reg;
        or_ln319_reg_1016_pp0_iter72_reg <= or_ln319_reg_1016_pp0_iter71_reg;
        or_ln319_reg_1016_pp0_iter73_reg <= or_ln319_reg_1016_pp0_iter72_reg;
        or_ln319_reg_1016_pp0_iter74_reg <= or_ln319_reg_1016_pp0_iter73_reg;
        or_ln319_reg_1016_pp0_iter75_reg <= or_ln319_reg_1016_pp0_iter74_reg;
        or_ln319_reg_1016_pp0_iter76_reg <= or_ln319_reg_1016_pp0_iter75_reg;
        or_ln319_reg_1016_pp0_iter77_reg <= or_ln319_reg_1016_pp0_iter76_reg;
        or_ln319_reg_1016_pp0_iter7_reg <= or_ln319_reg_1016_pp0_iter6_reg;
        or_ln319_reg_1016_pp0_iter8_reg <= or_ln319_reg_1016_pp0_iter7_reg;
        or_ln319_reg_1016_pp0_iter9_reg <= or_ln319_reg_1016_pp0_iter8_reg;
        select_ln319_reg_1021_pp0_iter4_reg <= select_ln319_reg_1021;
        trunc_ln318_reg_1007_pp0_iter10_reg <= trunc_ln318_reg_1007_pp0_iter9_reg;
        trunc_ln318_reg_1007_pp0_iter11_reg <= trunc_ln318_reg_1007_pp0_iter10_reg;
        trunc_ln318_reg_1007_pp0_iter12_reg <= trunc_ln318_reg_1007_pp0_iter11_reg;
        trunc_ln318_reg_1007_pp0_iter13_reg <= trunc_ln318_reg_1007_pp0_iter12_reg;
        trunc_ln318_reg_1007_pp0_iter14_reg <= trunc_ln318_reg_1007_pp0_iter13_reg;
        trunc_ln318_reg_1007_pp0_iter15_reg <= trunc_ln318_reg_1007_pp0_iter14_reg;
        trunc_ln318_reg_1007_pp0_iter16_reg <= trunc_ln318_reg_1007_pp0_iter15_reg;
        trunc_ln318_reg_1007_pp0_iter17_reg <= trunc_ln318_reg_1007_pp0_iter16_reg;
        trunc_ln318_reg_1007_pp0_iter18_reg <= trunc_ln318_reg_1007_pp0_iter17_reg;
        trunc_ln318_reg_1007_pp0_iter19_reg <= trunc_ln318_reg_1007_pp0_iter18_reg;
        trunc_ln318_reg_1007_pp0_iter20_reg <= trunc_ln318_reg_1007_pp0_iter19_reg;
        trunc_ln318_reg_1007_pp0_iter21_reg <= trunc_ln318_reg_1007_pp0_iter20_reg;
        trunc_ln318_reg_1007_pp0_iter22_reg <= trunc_ln318_reg_1007_pp0_iter21_reg;
        trunc_ln318_reg_1007_pp0_iter23_reg <= trunc_ln318_reg_1007_pp0_iter22_reg;
        trunc_ln318_reg_1007_pp0_iter24_reg <= trunc_ln318_reg_1007_pp0_iter23_reg;
        trunc_ln318_reg_1007_pp0_iter25_reg <= trunc_ln318_reg_1007_pp0_iter24_reg;
        trunc_ln318_reg_1007_pp0_iter26_reg <= trunc_ln318_reg_1007_pp0_iter25_reg;
        trunc_ln318_reg_1007_pp0_iter27_reg <= trunc_ln318_reg_1007_pp0_iter26_reg;
        trunc_ln318_reg_1007_pp0_iter28_reg <= trunc_ln318_reg_1007_pp0_iter27_reg;
        trunc_ln318_reg_1007_pp0_iter29_reg <= trunc_ln318_reg_1007_pp0_iter28_reg;
        trunc_ln318_reg_1007_pp0_iter2_reg <= trunc_ln318_reg_1007_pp0_iter1_reg;
        trunc_ln318_reg_1007_pp0_iter30_reg <= trunc_ln318_reg_1007_pp0_iter29_reg;
        trunc_ln318_reg_1007_pp0_iter31_reg <= trunc_ln318_reg_1007_pp0_iter30_reg;
        trunc_ln318_reg_1007_pp0_iter32_reg <= trunc_ln318_reg_1007_pp0_iter31_reg;
        trunc_ln318_reg_1007_pp0_iter33_reg <= trunc_ln318_reg_1007_pp0_iter32_reg;
        trunc_ln318_reg_1007_pp0_iter34_reg <= trunc_ln318_reg_1007_pp0_iter33_reg;
        trunc_ln318_reg_1007_pp0_iter35_reg <= trunc_ln318_reg_1007_pp0_iter34_reg;
        trunc_ln318_reg_1007_pp0_iter36_reg <= trunc_ln318_reg_1007_pp0_iter35_reg;
        trunc_ln318_reg_1007_pp0_iter37_reg <= trunc_ln318_reg_1007_pp0_iter36_reg;
        trunc_ln318_reg_1007_pp0_iter38_reg <= trunc_ln318_reg_1007_pp0_iter37_reg;
        trunc_ln318_reg_1007_pp0_iter39_reg <= trunc_ln318_reg_1007_pp0_iter38_reg;
        trunc_ln318_reg_1007_pp0_iter3_reg <= trunc_ln318_reg_1007_pp0_iter2_reg;
        trunc_ln318_reg_1007_pp0_iter40_reg <= trunc_ln318_reg_1007_pp0_iter39_reg;
        trunc_ln318_reg_1007_pp0_iter41_reg <= trunc_ln318_reg_1007_pp0_iter40_reg;
        trunc_ln318_reg_1007_pp0_iter42_reg <= trunc_ln318_reg_1007_pp0_iter41_reg;
        trunc_ln318_reg_1007_pp0_iter43_reg <= trunc_ln318_reg_1007_pp0_iter42_reg;
        trunc_ln318_reg_1007_pp0_iter44_reg <= trunc_ln318_reg_1007_pp0_iter43_reg;
        trunc_ln318_reg_1007_pp0_iter45_reg <= trunc_ln318_reg_1007_pp0_iter44_reg;
        trunc_ln318_reg_1007_pp0_iter46_reg <= trunc_ln318_reg_1007_pp0_iter45_reg;
        trunc_ln318_reg_1007_pp0_iter47_reg <= trunc_ln318_reg_1007_pp0_iter46_reg;
        trunc_ln318_reg_1007_pp0_iter48_reg <= trunc_ln318_reg_1007_pp0_iter47_reg;
        trunc_ln318_reg_1007_pp0_iter49_reg <= trunc_ln318_reg_1007_pp0_iter48_reg;
        trunc_ln318_reg_1007_pp0_iter4_reg <= trunc_ln318_reg_1007_pp0_iter3_reg;
        trunc_ln318_reg_1007_pp0_iter50_reg <= trunc_ln318_reg_1007_pp0_iter49_reg;
        trunc_ln318_reg_1007_pp0_iter51_reg <= trunc_ln318_reg_1007_pp0_iter50_reg;
        trunc_ln318_reg_1007_pp0_iter52_reg <= trunc_ln318_reg_1007_pp0_iter51_reg;
        trunc_ln318_reg_1007_pp0_iter53_reg <= trunc_ln318_reg_1007_pp0_iter52_reg;
        trunc_ln318_reg_1007_pp0_iter54_reg <= trunc_ln318_reg_1007_pp0_iter53_reg;
        trunc_ln318_reg_1007_pp0_iter55_reg <= trunc_ln318_reg_1007_pp0_iter54_reg;
        trunc_ln318_reg_1007_pp0_iter56_reg <= trunc_ln318_reg_1007_pp0_iter55_reg;
        trunc_ln318_reg_1007_pp0_iter57_reg <= trunc_ln318_reg_1007_pp0_iter56_reg;
        trunc_ln318_reg_1007_pp0_iter58_reg <= trunc_ln318_reg_1007_pp0_iter57_reg;
        trunc_ln318_reg_1007_pp0_iter59_reg <= trunc_ln318_reg_1007_pp0_iter58_reg;
        trunc_ln318_reg_1007_pp0_iter5_reg <= trunc_ln318_reg_1007_pp0_iter4_reg;
        trunc_ln318_reg_1007_pp0_iter60_reg <= trunc_ln318_reg_1007_pp0_iter59_reg;
        trunc_ln318_reg_1007_pp0_iter61_reg <= trunc_ln318_reg_1007_pp0_iter60_reg;
        trunc_ln318_reg_1007_pp0_iter62_reg <= trunc_ln318_reg_1007_pp0_iter61_reg;
        trunc_ln318_reg_1007_pp0_iter63_reg <= trunc_ln318_reg_1007_pp0_iter62_reg;
        trunc_ln318_reg_1007_pp0_iter64_reg <= trunc_ln318_reg_1007_pp0_iter63_reg;
        trunc_ln318_reg_1007_pp0_iter65_reg <= trunc_ln318_reg_1007_pp0_iter64_reg;
        trunc_ln318_reg_1007_pp0_iter66_reg <= trunc_ln318_reg_1007_pp0_iter65_reg;
        trunc_ln318_reg_1007_pp0_iter67_reg <= trunc_ln318_reg_1007_pp0_iter66_reg;
        trunc_ln318_reg_1007_pp0_iter68_reg <= trunc_ln318_reg_1007_pp0_iter67_reg;
        trunc_ln318_reg_1007_pp0_iter69_reg <= trunc_ln318_reg_1007_pp0_iter68_reg;
        trunc_ln318_reg_1007_pp0_iter6_reg <= trunc_ln318_reg_1007_pp0_iter5_reg;
        trunc_ln318_reg_1007_pp0_iter70_reg <= trunc_ln318_reg_1007_pp0_iter69_reg;
        trunc_ln318_reg_1007_pp0_iter71_reg <= trunc_ln318_reg_1007_pp0_iter70_reg;
        trunc_ln318_reg_1007_pp0_iter72_reg <= trunc_ln318_reg_1007_pp0_iter71_reg;
        trunc_ln318_reg_1007_pp0_iter73_reg <= trunc_ln318_reg_1007_pp0_iter72_reg;
        trunc_ln318_reg_1007_pp0_iter74_reg <= trunc_ln318_reg_1007_pp0_iter73_reg;
        trunc_ln318_reg_1007_pp0_iter75_reg <= trunc_ln318_reg_1007_pp0_iter74_reg;
        trunc_ln318_reg_1007_pp0_iter76_reg <= trunc_ln318_reg_1007_pp0_iter75_reg;
        trunc_ln318_reg_1007_pp0_iter77_reg <= trunc_ln318_reg_1007_pp0_iter76_reg;
        trunc_ln318_reg_1007_pp0_iter7_reg <= trunc_ln318_reg_1007_pp0_iter6_reg;
        trunc_ln318_reg_1007_pp0_iter8_reg <= trunc_ln318_reg_1007_pp0_iter7_reg;
        trunc_ln318_reg_1007_pp0_iter9_reg <= trunc_ln318_reg_1007_pp0_iter8_reg;
        trunc_ln320_reg_1043_pp0_iter10_reg <= trunc_ln320_reg_1043_pp0_iter9_reg;
        trunc_ln320_reg_1043_pp0_iter11_reg <= trunc_ln320_reg_1043_pp0_iter10_reg;
        trunc_ln320_reg_1043_pp0_iter12_reg <= trunc_ln320_reg_1043_pp0_iter11_reg;
        trunc_ln320_reg_1043_pp0_iter13_reg <= trunc_ln320_reg_1043_pp0_iter12_reg;
        trunc_ln320_reg_1043_pp0_iter14_reg <= trunc_ln320_reg_1043_pp0_iter13_reg;
        trunc_ln320_reg_1043_pp0_iter15_reg <= trunc_ln320_reg_1043_pp0_iter14_reg;
        trunc_ln320_reg_1043_pp0_iter16_reg <= trunc_ln320_reg_1043_pp0_iter15_reg;
        trunc_ln320_reg_1043_pp0_iter17_reg <= trunc_ln320_reg_1043_pp0_iter16_reg;
        trunc_ln320_reg_1043_pp0_iter18_reg <= trunc_ln320_reg_1043_pp0_iter17_reg;
        trunc_ln320_reg_1043_pp0_iter19_reg <= trunc_ln320_reg_1043_pp0_iter18_reg;
        trunc_ln320_reg_1043_pp0_iter20_reg <= trunc_ln320_reg_1043_pp0_iter19_reg;
        trunc_ln320_reg_1043_pp0_iter21_reg <= trunc_ln320_reg_1043_pp0_iter20_reg;
        trunc_ln320_reg_1043_pp0_iter22_reg <= trunc_ln320_reg_1043_pp0_iter21_reg;
        trunc_ln320_reg_1043_pp0_iter23_reg <= trunc_ln320_reg_1043_pp0_iter22_reg;
        trunc_ln320_reg_1043_pp0_iter24_reg <= trunc_ln320_reg_1043_pp0_iter23_reg;
        trunc_ln320_reg_1043_pp0_iter25_reg <= trunc_ln320_reg_1043_pp0_iter24_reg;
        trunc_ln320_reg_1043_pp0_iter26_reg <= trunc_ln320_reg_1043_pp0_iter25_reg;
        trunc_ln320_reg_1043_pp0_iter27_reg <= trunc_ln320_reg_1043_pp0_iter26_reg;
        trunc_ln320_reg_1043_pp0_iter28_reg <= trunc_ln320_reg_1043_pp0_iter27_reg;
        trunc_ln320_reg_1043_pp0_iter29_reg <= trunc_ln320_reg_1043_pp0_iter28_reg;
        trunc_ln320_reg_1043_pp0_iter30_reg <= trunc_ln320_reg_1043_pp0_iter29_reg;
        trunc_ln320_reg_1043_pp0_iter31_reg <= trunc_ln320_reg_1043_pp0_iter30_reg;
        trunc_ln320_reg_1043_pp0_iter32_reg <= trunc_ln320_reg_1043_pp0_iter31_reg;
        trunc_ln320_reg_1043_pp0_iter33_reg <= trunc_ln320_reg_1043_pp0_iter32_reg;
        trunc_ln320_reg_1043_pp0_iter34_reg <= trunc_ln320_reg_1043_pp0_iter33_reg;
        trunc_ln320_reg_1043_pp0_iter35_reg <= trunc_ln320_reg_1043_pp0_iter34_reg;
        trunc_ln320_reg_1043_pp0_iter36_reg <= trunc_ln320_reg_1043_pp0_iter35_reg;
        trunc_ln320_reg_1043_pp0_iter37_reg <= trunc_ln320_reg_1043_pp0_iter36_reg;
        trunc_ln320_reg_1043_pp0_iter38_reg <= trunc_ln320_reg_1043_pp0_iter37_reg;
        trunc_ln320_reg_1043_pp0_iter39_reg <= trunc_ln320_reg_1043_pp0_iter38_reg;
        trunc_ln320_reg_1043_pp0_iter40_reg <= trunc_ln320_reg_1043_pp0_iter39_reg;
        trunc_ln320_reg_1043_pp0_iter41_reg <= trunc_ln320_reg_1043_pp0_iter40_reg;
        trunc_ln320_reg_1043_pp0_iter42_reg <= trunc_ln320_reg_1043_pp0_iter41_reg;
        trunc_ln320_reg_1043_pp0_iter43_reg <= trunc_ln320_reg_1043_pp0_iter42_reg;
        trunc_ln320_reg_1043_pp0_iter44_reg <= trunc_ln320_reg_1043_pp0_iter43_reg;
        trunc_ln320_reg_1043_pp0_iter45_reg <= trunc_ln320_reg_1043_pp0_iter44_reg;
        trunc_ln320_reg_1043_pp0_iter46_reg <= trunc_ln320_reg_1043_pp0_iter45_reg;
        trunc_ln320_reg_1043_pp0_iter47_reg <= trunc_ln320_reg_1043_pp0_iter46_reg;
        trunc_ln320_reg_1043_pp0_iter48_reg <= trunc_ln320_reg_1043_pp0_iter47_reg;
        trunc_ln320_reg_1043_pp0_iter49_reg <= trunc_ln320_reg_1043_pp0_iter48_reg;
        trunc_ln320_reg_1043_pp0_iter4_reg <= trunc_ln320_reg_1043;
        trunc_ln320_reg_1043_pp0_iter50_reg <= trunc_ln320_reg_1043_pp0_iter49_reg;
        trunc_ln320_reg_1043_pp0_iter51_reg <= trunc_ln320_reg_1043_pp0_iter50_reg;
        trunc_ln320_reg_1043_pp0_iter52_reg <= trunc_ln320_reg_1043_pp0_iter51_reg;
        trunc_ln320_reg_1043_pp0_iter53_reg <= trunc_ln320_reg_1043_pp0_iter52_reg;
        trunc_ln320_reg_1043_pp0_iter54_reg <= trunc_ln320_reg_1043_pp0_iter53_reg;
        trunc_ln320_reg_1043_pp0_iter55_reg <= trunc_ln320_reg_1043_pp0_iter54_reg;
        trunc_ln320_reg_1043_pp0_iter56_reg <= trunc_ln320_reg_1043_pp0_iter55_reg;
        trunc_ln320_reg_1043_pp0_iter57_reg <= trunc_ln320_reg_1043_pp0_iter56_reg;
        trunc_ln320_reg_1043_pp0_iter58_reg <= trunc_ln320_reg_1043_pp0_iter57_reg;
        trunc_ln320_reg_1043_pp0_iter59_reg <= trunc_ln320_reg_1043_pp0_iter58_reg;
        trunc_ln320_reg_1043_pp0_iter5_reg <= trunc_ln320_reg_1043_pp0_iter4_reg;
        trunc_ln320_reg_1043_pp0_iter60_reg <= trunc_ln320_reg_1043_pp0_iter59_reg;
        trunc_ln320_reg_1043_pp0_iter61_reg <= trunc_ln320_reg_1043_pp0_iter60_reg;
        trunc_ln320_reg_1043_pp0_iter62_reg <= trunc_ln320_reg_1043_pp0_iter61_reg;
        trunc_ln320_reg_1043_pp0_iter63_reg <= trunc_ln320_reg_1043_pp0_iter62_reg;
        trunc_ln320_reg_1043_pp0_iter64_reg <= trunc_ln320_reg_1043_pp0_iter63_reg;
        trunc_ln320_reg_1043_pp0_iter65_reg <= trunc_ln320_reg_1043_pp0_iter64_reg;
        trunc_ln320_reg_1043_pp0_iter66_reg <= trunc_ln320_reg_1043_pp0_iter65_reg;
        trunc_ln320_reg_1043_pp0_iter67_reg <= trunc_ln320_reg_1043_pp0_iter66_reg;
        trunc_ln320_reg_1043_pp0_iter68_reg <= trunc_ln320_reg_1043_pp0_iter67_reg;
        trunc_ln320_reg_1043_pp0_iter69_reg <= trunc_ln320_reg_1043_pp0_iter68_reg;
        trunc_ln320_reg_1043_pp0_iter6_reg <= trunc_ln320_reg_1043_pp0_iter5_reg;
        trunc_ln320_reg_1043_pp0_iter70_reg <= trunc_ln320_reg_1043_pp0_iter69_reg;
        trunc_ln320_reg_1043_pp0_iter71_reg <= trunc_ln320_reg_1043_pp0_iter70_reg;
        trunc_ln320_reg_1043_pp0_iter72_reg <= trunc_ln320_reg_1043_pp0_iter71_reg;
        trunc_ln320_reg_1043_pp0_iter73_reg <= trunc_ln320_reg_1043_pp0_iter72_reg;
        trunc_ln320_reg_1043_pp0_iter74_reg <= trunc_ln320_reg_1043_pp0_iter73_reg;
        trunc_ln320_reg_1043_pp0_iter75_reg <= trunc_ln320_reg_1043_pp0_iter74_reg;
        trunc_ln320_reg_1043_pp0_iter76_reg <= trunc_ln320_reg_1043_pp0_iter75_reg;
        trunc_ln320_reg_1043_pp0_iter77_reg <= trunc_ln320_reg_1043_pp0_iter76_reg;
        trunc_ln320_reg_1043_pp0_iter7_reg <= trunc_ln320_reg_1043_pp0_iter6_reg;
        trunc_ln320_reg_1043_pp0_iter8_reg <= trunc_ln320_reg_1043_pp0_iter7_reg;
        trunc_ln320_reg_1043_pp0_iter9_reg <= trunc_ln320_reg_1043_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_989_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln322_2_reg_1077 <= grp_fu_954_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_empty_585_reg_505 <= ap_phi_reg_pp0_iter9_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_empty_585_reg_505 <= ap_phi_reg_pp0_iter10_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_empty_585_reg_505 <= ap_phi_reg_pp0_iter11_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_empty_585_reg_505 <= ap_phi_reg_pp0_iter12_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_empty_585_reg_505 <= ap_phi_reg_pp0_iter13_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_empty_585_reg_505 <= ap_phi_reg_pp0_iter14_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_empty_585_reg_505 <= ap_phi_reg_pp0_iter15_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_empty_585_reg_505 <= ap_phi_reg_pp0_iter16_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_empty_585_reg_505 <= ap_phi_reg_pp0_iter17_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_empty_585_reg_505 <= ap_phi_reg_pp0_iter18_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_585_reg_505 <= ap_phi_reg_pp0_iter0_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_empty_585_reg_505 <= ap_phi_reg_pp0_iter19_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_empty_585_reg_505 <= ap_phi_reg_pp0_iter20_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_empty_585_reg_505 <= ap_phi_reg_pp0_iter21_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_empty_585_reg_505 <= ap_phi_reg_pp0_iter22_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_empty_585_reg_505 <= ap_phi_reg_pp0_iter23_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_empty_585_reg_505 <= ap_phi_reg_pp0_iter24_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_empty_585_reg_505 <= ap_phi_reg_pp0_iter25_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_empty_585_reg_505 <= ap_phi_reg_pp0_iter26_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_empty_585_reg_505 <= ap_phi_reg_pp0_iter27_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_empty_585_reg_505 <= ap_phi_reg_pp0_iter28_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_585_reg_505 <= ap_phi_reg_pp0_iter1_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_empty_585_reg_505 <= ap_phi_reg_pp0_iter29_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_empty_585_reg_505 <= ap_phi_reg_pp0_iter30_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_empty_585_reg_505 <= ap_phi_reg_pp0_iter31_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_empty_585_reg_505 <= ap_phi_reg_pp0_iter32_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_empty_585_reg_505 <= ap_phi_reg_pp0_iter33_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_empty_585_reg_505 <= ap_phi_reg_pp0_iter34_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_empty_585_reg_505 <= ap_phi_reg_pp0_iter35_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_empty_585_reg_505 <= ap_phi_reg_pp0_iter36_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_empty_585_reg_505 <= ap_phi_reg_pp0_iter37_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_empty_585_reg_505 <= ap_phi_reg_pp0_iter38_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_empty_585_reg_505 <= ap_phi_reg_pp0_iter2_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_empty_585_reg_505 <= ap_phi_reg_pp0_iter39_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_empty_585_reg_505 <= ap_phi_reg_pp0_iter40_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_empty_585_reg_505 <= ap_phi_reg_pp0_iter41_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_empty_585_reg_505 <= ap_phi_reg_pp0_iter42_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_empty_585_reg_505 <= ap_phi_reg_pp0_iter43_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_empty_585_reg_505 <= ap_phi_reg_pp0_iter44_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_empty_585_reg_505 <= ap_phi_reg_pp0_iter45_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_empty_585_reg_505 <= ap_phi_reg_pp0_iter46_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_empty_585_reg_505 <= ap_phi_reg_pp0_iter47_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_empty_585_reg_505 <= ap_phi_reg_pp0_iter48_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_empty_585_reg_505 <= ap_phi_reg_pp0_iter3_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_empty_585_reg_505 <= ap_phi_reg_pp0_iter49_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_empty_585_reg_505 <= ap_phi_reg_pp0_iter50_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_empty_585_reg_505 <= ap_phi_reg_pp0_iter51_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_empty_585_reg_505 <= ap_phi_reg_pp0_iter52_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_empty_585_reg_505 <= ap_phi_reg_pp0_iter53_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        ap_phi_reg_pp0_iter55_empty_585_reg_505 <= ap_phi_reg_pp0_iter54_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        ap_phi_reg_pp0_iter56_empty_585_reg_505 <= ap_phi_reg_pp0_iter55_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        ap_phi_reg_pp0_iter57_empty_585_reg_505 <= ap_phi_reg_pp0_iter56_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter57 == 1'b1))) begin
        ap_phi_reg_pp0_iter58_empty_585_reg_505 <= ap_phi_reg_pp0_iter57_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        ap_phi_reg_pp0_iter59_empty_585_reg_505 <= ap_phi_reg_pp0_iter58_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_empty_585_reg_505 <= ap_phi_reg_pp0_iter4_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        ap_phi_reg_pp0_iter60_empty_585_reg_505 <= ap_phi_reg_pp0_iter59_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        ap_phi_reg_pp0_iter61_empty_585_reg_505 <= ap_phi_reg_pp0_iter60_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        ap_phi_reg_pp0_iter62_empty_585_reg_505 <= ap_phi_reg_pp0_iter61_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter62 == 1'b1))) begin
        ap_phi_reg_pp0_iter63_empty_585_reg_505 <= ap_phi_reg_pp0_iter62_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1))) begin
        ap_phi_reg_pp0_iter64_empty_585_reg_505 <= ap_phi_reg_pp0_iter63_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter64 == 1'b1))) begin
        ap_phi_reg_pp0_iter65_empty_585_reg_505 <= ap_phi_reg_pp0_iter64_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        ap_phi_reg_pp0_iter66_empty_585_reg_505 <= ap_phi_reg_pp0_iter65_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        ap_phi_reg_pp0_iter67_empty_585_reg_505 <= ap_phi_reg_pp0_iter66_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter67 == 1'b1))) begin
        ap_phi_reg_pp0_iter68_empty_585_reg_505 <= ap_phi_reg_pp0_iter67_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        ap_phi_reg_pp0_iter69_empty_585_reg_505 <= ap_phi_reg_pp0_iter68_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_empty_585_reg_505 <= ap_phi_reg_pp0_iter5_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        ap_phi_reg_pp0_iter70_empty_585_reg_505 <= ap_phi_reg_pp0_iter69_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter70 == 1'b1))) begin
        ap_phi_reg_pp0_iter71_empty_585_reg_505 <= ap_phi_reg_pp0_iter70_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        ap_phi_reg_pp0_iter72_empty_585_reg_505 <= ap_phi_reg_pp0_iter71_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        ap_phi_reg_pp0_iter73_empty_585_reg_505 <= ap_phi_reg_pp0_iter72_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        ap_phi_reg_pp0_iter74_empty_585_reg_505 <= ap_phi_reg_pp0_iter73_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        ap_phi_reg_pp0_iter75_empty_585_reg_505 <= ap_phi_reg_pp0_iter74_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        ap_phi_reg_pp0_iter76_empty_585_reg_505 <= ap_phi_reg_pp0_iter75_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter76 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter77_empty_585_reg_505 <= ap_phi_reg_pp0_iter76_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_empty_585_reg_505 <= ap_phi_reg_pp0_iter6_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_empty_585_reg_505 <= ap_phi_reg_pp0_iter7_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_empty_585_reg_505 <= ap_phi_reg_pp0_iter8_empty_585_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_583_reg_974 <= empty_583_fu_582_p2;
        p_cast3_reg_979 <= p_cast3_fu_588_p2;
        sext_ln318_2_cast_reg_969[6 : 4] <= sext_ln318_2_cast_fu_548_p1[6 : 4];
        zext_ln318_reg_962[5 : 2] <= zext_ln318_fu_532_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op238_read_state78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_addr_read_reg_1088 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln318_reg_989 <= icmp_ln318_fu_600_p2;
        icmp_ln318_reg_989_pp0_iter1_reg <= icmp_ln318_reg_989;
        icmp_ln319_reg_993_pp0_iter1_reg <= icmp_ln319_reg_993;
        trunc_ln318_reg_1007_pp0_iter1_reg <= trunc_ln318_reg_1007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_fu_600_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln319_reg_993 <= icmp_ln319_fu_612_p2;
        trunc_ln318_reg_1007 <= trunc_ln318_fu_626_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln318_reg_989_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln318_reg_1052 <= grp_fu_946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_989_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln319_reg_1016 <= or_ln319_fu_692_p2;
        select_ln319_3_reg_1038 <= select_ln319_3_fu_726_p3;
        select_ln319_reg_1021 <= select_ln319_fu_697_p3;
        trunc_ln320_reg_1043 <= trunc_ln320_fu_734_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_fu_600_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln318_1_reg_1001 <= select_ln318_1_fu_618_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln318_reg_989_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln319_2_reg_1028 <= select_ln319_2_fu_705_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_reg_989_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln319_reg_1057 <= trunc_ln319_fu_761_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln320_reg_1043_pp0_iter4_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln322_4_reg_1072 <= {{add_ln322_fu_839_p2[63:6]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b1))) begin
        ap_condition_pp0_exit_iter77_state79 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter77_state79 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_fu_600_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln320_reg_1043_pp0_iter77_reg == 1'd1) & (icmp_ln318_reg_989_pp0_iter77_reg == 1'd0))) begin
        ap_phi_mux_empty_585_phi_fu_508_p4 = zext_ln320_fu_892_p1;
    end else begin
        ap_phi_mux_empty_585_phi_fu_508_p4 = ap_phi_reg_pp0_iter78_empty_585_reg_505;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln318_reg_989_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_h_phi_fu_475_p4 = select_ln319_2_reg_1028;
    end else begin
        ap_phi_mux_h_phi_fu_475_p4 = h_reg_471;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln318_reg_989 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_453_p4 = select_ln318_1_reg_1001;
    end else begin
        ap_phi_mux_i_phi_fu_453_p4 = i_reg_449;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf10_ce0 = 1'b1;
    end else begin
        buf10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf10_we0 = 1'b1;
    end else begin
        buf10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf11_ce0 = 1'b1;
    end else begin
        buf11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf11_we0 = 1'b1;
    end else begin
        buf11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf12_ce0 = 1'b1;
    end else begin
        buf12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf12_we0 = 1'b1;
    end else begin
        buf12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf13_ce0 = 1'b1;
    end else begin
        buf13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf13_we0 = 1'b1;
    end else begin
        buf13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf14_ce0 = 1'b1;
    end else begin
        buf14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf14_we0 = 1'b1;
    end else begin
        buf14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf15_ce0 = 1'b1;
    end else begin
        buf15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf15_we0 = 1'b1;
    end else begin
        buf15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf1_ce0 = 1'b1;
    end else begin
        buf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf1_we0 = 1'b1;
    end else begin
        buf1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf2_ce0 = 1'b1;
    end else begin
        buf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf2_we0 = 1'b1;
    end else begin
        buf2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf3_ce0 = 1'b1;
    end else begin
        buf3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf3_we0 = 1'b1;
    end else begin
        buf3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf4_ce0 = 1'b1;
    end else begin
        buf4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf4_we0 = 1'b1;
    end else begin
        buf4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf5_ce0 = 1'b1;
    end else begin
        buf5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf5_we0 = 1'b1;
    end else begin
        buf5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf6_ce0 = 1'b1;
    end else begin
        buf6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf6_we0 = 1'b1;
    end else begin
        buf6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf7_ce0 = 1'b1;
    end else begin
        buf7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf7_we0 = 1'b1;
    end else begin
        buf7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf8_ce0 = 1'b1;
    end else begin
        buf8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf8_we0 = 1'b1;
    end else begin
        buf8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf9_ce0 = 1'b1;
    end else begin
        buf9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf9_we0 = 1'b1;
    end else begin
        buf9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter78 == 1'b1) & (trunc_ln318_reg_1007_pp0_iter77_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_we0 = 1'b1;
    end else begin
        buf_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln320_reg_1043_pp0_iter5_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln320_reg_1043_pp0_iter75_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter75_reg == 1'd0) & (ap_enable_reg_pp0_iter76 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_946_ce = 1'b1;
    end else begin
        grp_fu_946_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_954_ce = 1'b1;
    end else begin
        grp_fu_954_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op168_readreq_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op238_read_state78 == 1'b1) & (ap_enable_reg_pp0_iter76 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter76 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter77 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter76 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter77 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln318_2_fu_801_p2 = (empty_583_reg_974 + zext_ln318_5_fu_798_p1);

assign add_ln318_3_fu_747_p2 = (p_cast3_reg_979 + trunc_ln318_1_fu_744_p1);

assign add_ln318_4_fu_594_p2 = (indvar_flatten35_reg_438 + 14'd1);

assign add_ln318_fu_606_p2 = (ap_phi_mux_i_phi_fu_453_p4 + 5'd1);

assign add_ln319_1_fu_630_p2 = (indvar_flatten_reg_460 + 11'd1);

assign add_ln319_fu_686_p2 = (select_ln318_fu_656_p3 + 5'd1);

assign add_ln320_fu_738_p2 = (select_ln319_fu_697_p3 + 6'd1);

assign add_ln322_1_fu_792_p2 = (add_ln322_4_fu_786_p2 + add_ln318_3_fu_747_p2);

assign add_ln322_3_fu_830_p2 = (trunc_ln319_reg_1057 + zext_ln322_fu_826_p1);

assign add_ln322_4_fu_786_p2 = (trunc_ln319_1_fu_765_p1 + and_ln322_1_fu_778_p3);

assign add_ln322_fu_839_p2 = (zext_ln322_2_fu_835_p1 + add_ln318_2_fu_801_p2);

assign and_ln318_fu_680_p2 = (xor_ln318_fu_669_p2 & icmp_ln320_fu_674_p2);

assign and_ln322_1_fu_778_p3 = {{tmp_s_fu_769_p4}, {2'd0}};

assign and_ln_fu_818_p3 = {{tmp_9_fu_809_p4}, {2'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_gmem_RVALID == 1'b0) & (ap_predicate_op238_read_state78 == 1'b1) & (ap_enable_reg_pp0_iter76 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_gmem_RVALID == 1'b0) & (ap_predicate_op238_read_state78 == 1'b1) & (ap_enable_reg_pp0_iter76 == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state78_pp0_stage0_iter76 = ((m_axi_gmem_RVALID == 1'b0) & (ap_predicate_op238_read_state78 == 1'b1));
end

assign ap_block_state79_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((m_axi_gmem_ARREADY == 1'b0) & (ap_predicate_op168_readreq_state8 == 1'b1));
end

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_empty_585_reg_505 = 'bx;

always @ (*) begin
    ap_predicate_op168_readreq_state8 = ((trunc_ln320_reg_1043_pp0_iter5_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_read_state78 = ((trunc_ln320_reg_1043_pp0_iter75_reg == 1'd0) & (icmp_ln318_reg_989_pp0_iter75_reg == 1'd0));
end

assign buf10_address0 = zext_ln322_4_fu_897_p1;

assign buf10_d0 = trunc_ln322_1_fu_916_p1;

assign buf11_address0 = zext_ln322_4_fu_897_p1;

assign buf11_d0 = trunc_ln322_1_fu_916_p1;

assign buf12_address0 = zext_ln322_4_fu_897_p1;

assign buf12_d0 = trunc_ln322_1_fu_916_p1;

assign buf13_address0 = zext_ln322_4_fu_897_p1;

assign buf13_d0 = trunc_ln322_1_fu_916_p1;

assign buf14_address0 = zext_ln322_4_fu_897_p1;

assign buf14_d0 = trunc_ln322_1_fu_916_p1;

assign buf15_address0 = zext_ln322_4_fu_897_p1;

assign buf15_d0 = trunc_ln322_1_fu_916_p1;

assign buf1_address0 = zext_ln322_4_fu_897_p1;

assign buf1_d0 = trunc_ln322_1_fu_916_p1;

assign buf2_address0 = zext_ln322_4_fu_897_p1;

assign buf2_d0 = trunc_ln322_1_fu_916_p1;

assign buf3_address0 = zext_ln322_4_fu_897_p1;

assign buf3_d0 = trunc_ln322_1_fu_916_p1;

assign buf4_address0 = zext_ln322_4_fu_897_p1;

assign buf4_d0 = trunc_ln322_1_fu_916_p1;

assign buf5_address0 = zext_ln322_4_fu_897_p1;

assign buf5_d0 = trunc_ln322_1_fu_916_p1;

assign buf6_address0 = zext_ln322_4_fu_897_p1;

assign buf6_d0 = trunc_ln322_1_fu_916_p1;

assign buf7_address0 = zext_ln322_4_fu_897_p1;

assign buf7_d0 = trunc_ln322_1_fu_916_p1;

assign buf8_address0 = zext_ln322_4_fu_897_p1;

assign buf8_d0 = trunc_ln322_1_fu_916_p1;

assign buf9_address0 = zext_ln322_4_fu_897_p1;

assign buf9_d0 = trunc_ln322_1_fu_916_p1;

assign buf_r_address0 = zext_ln322_4_fu_897_p1;

assign buf_r_d0 = trunc_ln322_1_fu_916_p1;

assign empty_583_fu_582_p2 = (zext_ln318_1_fu_562_p1 + DDR_pool6);

assign empty_584_fu_651_p2 = (zext_ln318_reg_962 + zext_ln319_fu_647_p1);

assign empty_fu_566_p1 = DDR_pool6[5:0];

assign grp_fu_946_p0 = sext_ln318_2_cast_reg_969;

assign grp_fu_946_p1 = grp_fu_946_p10;

assign grp_fu_946_p10 = select_ln318_1_reg_1001;

assign grp_fu_946_p2 = 21'd6888;

assign grp_fu_954_p0 = grp_fu_954_p00;

assign grp_fu_954_p00 = select_ln319_2_fu_705_p3;

assign grp_fu_954_p1 = 10'd42;

assign grp_fu_954_p2 = grp_fu_954_p20;

assign grp_fu_954_p20 = select_ln319_reg_1021_pp0_iter4_reg;

assign icmp_ln318_fu_600_p2 = ((indvar_flatten35_reg_438 == 14'd14784) ? 1'b1 : 1'b0);

assign icmp_ln319_fu_612_p2 = ((indvar_flatten_reg_460 == 11'd924) ? 1'b1 : 1'b0);

assign icmp_ln320_fu_674_p2 = ((w_reg_482 == 6'd42) ? 1'b1 : 1'b0);

assign lshr_ln322_fu_876_p2 = gmem_addr_read_reg_1088 >> zext_ln322_1_fu_872_p1;

assign m_axi_gmem_ARADDR = sext_ln322_fu_855_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mul_ln319_fu_755_p0 = mul_ln319_fu_755_p00;

assign mul_ln319_fu_755_p00 = select_ln319_3_reg_1038;

assign mul_ln319_fu_755_p1 = 15'd164;

assign or_ln319_fu_692_p2 = (icmp_ln319_reg_993_pp0_iter2_reg | and_ln318_fu_680_p2);

assign p_cast3_fu_588_p2 = (tmp_8_cast_fu_578_p1 + empty_fu_566_p1);

assign p_mid1_fu_721_p2 = (zext_ln318_reg_962 + zext_ln319_2_fu_717_p1);

assign p_shl2_fu_536_p3 = {{row}, {3'd0}};

assign select_ln318_1_fu_618_p3 = ((icmp_ln319_fu_612_p2[0:0] == 1'b1) ? add_ln318_fu_606_p2 : ap_phi_mux_i_phi_fu_453_p4);

assign select_ln318_2_fu_663_p3 = ((icmp_ln319_reg_993_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln318_reg_962 : empty_584_fu_651_p2);

assign select_ln318_fu_656_p3 = ((icmp_ln319_reg_993_pp0_iter2_reg[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_h_phi_fu_475_p4);

assign select_ln319_1_fu_885_p3 = ((or_ln319_reg_1016_pp0_iter77_reg[0:0] == 1'b1) ? 16'd0 : shiftreg_reg_493);

assign select_ln319_2_fu_705_p3 = ((and_ln318_fu_680_p2[0:0] == 1'b1) ? add_ln319_fu_686_p2 : select_ln318_fu_656_p3);

assign select_ln319_3_fu_726_p3 = ((and_ln318_fu_680_p2[0:0] == 1'b1) ? p_mid1_fu_721_p2 : select_ln318_2_fu_663_p3);

assign select_ln319_4_fu_636_p3 = ((icmp_ln319_fu_612_p2[0:0] == 1'b1) ? 11'd1 : add_ln319_1_fu_630_p2);

assign select_ln319_fu_697_p3 = ((or_ln319_fu_692_p2[0:0] == 1'b1) ? 6'd0 : w_reg_482);

assign sext_ln318_2_cast_fu_548_p1 = shl_ln_fu_514_p3;

assign sext_ln322_fu_855_p1 = $signed(trunc_ln322_4_reg_1072);

assign shl_ln322_1_fu_865_p3 = {{add_ln322_1_reg_1062_pp0_iter76_reg}, {3'd0}};

assign shl_ln_fu_514_p3 = {{ch_offset}, {4'd0}};

assign tmp_1_fu_522_p4 = {{{col}, {col}}, {2'd0}};

assign tmp_8_cast_fu_578_p1 = tmp_8_fu_570_p3;

assign tmp_8_fu_570_p3 = {{row}, {4'd0}};

assign tmp_9_fu_809_p4 = {{select_ln319_reg_1021_pp0_iter4_reg[5:1]}};

assign tmp_fu_552_p4 = {{{row}, {zext_ln318_2_fu_544_p1}}, {1'd0}};

assign tmp_s_fu_769_p4 = {{select_ln319_reg_1021[4:1]}};

assign trunc_ln318_1_fu_744_p1 = grp_fu_946_p3[5:0];

assign trunc_ln318_fu_626_p1 = select_ln318_1_fu_618_p3[3:0];

assign trunc_ln319_1_fu_765_p1 = mul_ln319_fu_755_p2[5:0];

assign trunc_ln319_fu_761_p1 = mul_ln319_fu_755_p2[13:0];

assign trunc_ln320_fu_734_p1 = select_ln319_fu_697_p3[0:0];

assign trunc_ln322_1_fu_916_p1 = ap_phi_mux_empty_585_phi_fu_508_p4[15:0];

assign trunc_ln322_fu_881_p1 = lshr_ln322_fu_876_p2[31:0];

assign xor_ln318_fu_669_p2 = (icmp_ln319_reg_993_pp0_iter2_reg ^ 1'd1);

assign zext_ln318_1_fu_562_p1 = tmp_fu_552_p4;

assign zext_ln318_2_fu_544_p1 = p_shl2_fu_536_p3;

assign zext_ln318_5_fu_798_p1 = mul_ln318_reg_1052;

assign zext_ln318_fu_532_p1 = tmp_1_fu_522_p4;

assign zext_ln319_2_fu_717_p1 = add_ln319_fu_686_p2;

assign zext_ln319_fu_647_p1 = ap_phi_mux_h_phi_fu_475_p4;

assign zext_ln320_fu_892_p1 = select_ln319_1_fu_885_p3;

assign zext_ln322_1_fu_872_p1 = shl_ln322_1_fu_865_p3;

assign zext_ln322_2_fu_835_p1 = add_ln322_3_fu_830_p2;

assign zext_ln322_4_fu_897_p1 = add_ln322_2_reg_1077_pp0_iter77_reg;

assign zext_ln322_fu_826_p1 = and_ln_fu_818_p3;

always @ (posedge ap_clk) begin
    zext_ln318_reg_962[1:0] <= 2'b00;
    zext_ln318_reg_962[6] <= 1'b0;
    sext_ln318_2_cast_reg_969[3:0] <= 4'b0000;
    sext_ln318_2_cast_reg_969[7] <= 1'b0;
end

endmodule //mobilenet_load_pool6_from_axi
