//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Apr 11 16:55:05 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 6 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\fccc_c0\fccc_c0.v "
// file 7 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\ccc_0\ux2fpga_sb_ccc_0_fccc.v "
// file 8 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 9 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v "
// file 10 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb_mss\ux2fpga_sb_mss_syn.v "
// file 11 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb_mss\ux2fpga_sb_mss.v "
// file 12 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 13 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 14 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 15 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 16 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 17 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\ux2fpga_sb.v "
// file 18 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga\ux2fpga.v "
// file 19 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 20 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 28 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd "
// file 29 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd "
// file 30 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp3.vhd "
// file 31 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxraw.vhd "
// file 32 "\c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd "
// file 33 "\c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd "
// file 34 "\c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd "
// file 35 "\c:\users\skaye\repos7\firmware\include\fpga\clockdivider.vhd "
// file 36 "\c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd "
// file 37 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmtypes.vhd "
// file 38 "\c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd "
// file 39 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxextclk.vhd "
// file 40 "\c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd "
// file 41 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 42 "\c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 43 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd "
// file 44 "\c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd "
// file 45 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd "
// file 46 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 47 "\c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\designer\ux2fpga\synthesis.fdc "
// file 48 "\c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA;
wire CLK0_PAD_net ;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire LOCK ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @5:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @5:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @5:18
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
// @5:23
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
// @6:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module Ux2FPGA_sb_CCC_0_FCCC (
  FCCC_C0_0_GL1,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL1 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL1 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA_0;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2_0 ;
wire GL3_0 ;
// @7:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @7:20
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(FCCC_C0_0_GL1),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6318C1F18C61F00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @16:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.B(iPSELS_1[0]),
	.C(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.Y(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0040;
// @16:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module Ux2FPGA_sb_MSS (
  DMMainPorts_0_RamBusDataOut_m,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  DMMainPorts_0_RamBusAck_i_m_i,
  N_15_i,
  N_17_i,
  N_44_i,
  N_45_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES,
  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_0_RamBusDataOut_m ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input DMMainPorts_0_RamBusAck_i_m_i ;
input N_15_i ;
input N_17_i ;
input N_44_i ;
input N_45_i ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
output Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
wire GL0_INST ;
wire LOCK ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire N_15_i ;
wire N_17_i ;
wire N_44_i ;
wire N_45_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [23:8] Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @11:216
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:0]}),
	.F_HM0_ENABLE(Ux2FPGA_sb_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[23:21], Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[18:8], Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1, Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0}),
	.F_HM0_WRITE(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({DMMainPorts_0_RamBusDataOut_m[31:29], N_15_i, DMMainPorts_0_RamBusDataOut_m[27:8], N_17_i, N_44_i, DMMainPorts_0_RamBusDataOut_m[5:4], N_45_i, DMMainPorts_0_RamBusDataOut_m[2:0]}),
	.F_HM0_READY(DMMainPorts_0_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400000000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb_MSS */

module Ux2FPGA_sb (
  AMBA_SLAVE_0_PADDRS_net_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31,
  DMMainPorts_0_RamBusDataOut_m,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES,
  N_45_i,
  N_44_i,
  N_17_i,
  N_15_i,
  DMMainPorts_0_RamBusAck_i_m_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output [13:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
input [31:0] DMMainPorts_0_RamBusDataOut_m ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
input N_45_i ;
input N_44_i ;
input N_17_i ;
input N_15_i ;
input DMMainPorts_0_RamBusAck_i_m_i ;
output Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
wire N_45_i ;
wire N_44_i ;
wire N_17_i ;
wire N_15_i ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire LOCK ;
wire GL0_INST ;
wire Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_668 ;
wire N_669 ;
wire N_670 ;
wire N_671 ;
wire GND ;
wire VCC ;
// @17:178
  Ux2FPGA_sb_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @17:225
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:14], AMBA_SLAVE_0_PADDRS_net_0[13:12]}),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @17:430
  Ux2FPGA_sb_MSS Ux2FPGA_sb_MSS_0 (
	.DMMainPorts_0_RamBusDataOut_m({DMMainPorts_0_RamBusDataOut_m[31:29], N_671, DMMainPorts_0_RamBusDataOut_m[27:8], N_670, N_669, DMMainPorts_0_RamBusDataOut_m[5:4], N_668, DMMainPorts_0_RamBusDataOut_m[2:0]}),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:14], AMBA_SLAVE_0_PADDRS_net_0[13:0]}),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.DMMainPorts_0_RamBusAck_i_m_i(DMMainPorts_0_RamBusAck_i_m_i),
	.N_15_i(N_15_i),
	.N_17_i(N_17_i),
	.N_44_i(N_44_i),
	.N_45_i(N_45_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA_sb */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_77_FCO ;
wire ClkDiv_s_77_S ;
wire ClkDiv_s_77_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @36:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI151D (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNIR55D (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNIR55D.INIT=2'h1;
  CFG1 shot_i_rep_RNI151D_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI151D_0.INIT=2'h1;
// @36:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  ARI1 ClkDiv_s_77 (
	.FCO(ClkDiv_s_77_FCO),
	.S(ClkDiv_s_77_S),
	.Y(ClkDiv_s_77_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_77.INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_77_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @36:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[4]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @36:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_Z[7]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @36:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @36:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  RamBusWrnRd_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports */

module IBufP1Ports_0 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_0 */

module IBufP1Ports_1 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_1 */

module IBufP1Ports_2 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_2 */

module IBufP1Ports_3 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_3 */

module IBufP1Ports_4 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_4 */

module IBufP1Ports_5 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_5 */

module IBufP1Ports_6 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_6 */

module IBufP1Ports_7 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_7 */

module IBufP1Ports_8 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_8 */

module IBufP1Ports_9 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_9 */

module IBufP1Ports_10 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_10 */

module IBufP1Ports_11 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  RamAddress_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output RamAddress_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire RamAddress_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_12 (
  AMBA_SLAVE_0_PADDRS_net_0_0,
  Address_0,
  FCCC_C0_0_GL0
)
;
input AMBA_SLAVE_0_PADDRS_net_0_0 ;
output Address_0 ;
input FCCC_C0_0_GL0 ;
wire AMBA_SLAVE_0_PADDRS_net_0_0 ;
wire Address_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(AMBA_SLAVE_0_PADDRS_net_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_12 */

module IBufP1Ports_13 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_13 */

module IBufP1Ports_14 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_15 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_15 */

module IBufP1Ports_16 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_16 */

module IBufP1Ports_17 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_17 */

module IBufP1Ports_18 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_18 */

module IBufP1Ports_19 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_19 */

module IBufP1Ports_21 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_22 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_22 */

module IBufP1Ports_23 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_25 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_26 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_26 */

module IBufP1Ports_27 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_27 */

module IBufP1Ports_28 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_28 */

module IBufP1Ports_29 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_30 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_30 */

module IBufP1Ports_31 (
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL0
)
;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @28:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module RegisterSpacePorts_14 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RamAddress_1,
  RamAddress_7,
  RamAddress_6,
  RamAddress_9,
  RamAddress_8,
  RamAddress_13,
  RamAddress_12,
  RamAddress_0,
  RamAddress_11,
  RamAddress_10,
  Address,
  RamDataIn_31,
  RamDataIn_30,
  RamDataIn_29,
  RamDataIn_28,
  RamDataIn_27,
  RamDataIn_26,
  RamDataIn_25,
  RamDataIn_24,
  RamDataIn_19,
  RamDataIn_20,
  RamDataIn_1,
  RamDataIn_0,
  RamDataIn_7,
  RamDataIn_6,
  RamDataIn_5,
  RamDataIn_4,
  RamDataIn_3,
  RamDataIn_2,
  Uart3TxFifoData,
  DMMainPorts_0_RamBusDataOut,
  Uart3ClkDivider,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  N_45_i,
  N_44_i,
  N_17_i,
  N_15_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  shot_i,
  Oe3_c,
  WriteUart3_1z,
  ReadUart3_1z,
  RegisterSpaceWriteAck,
  MasterReset_i,
  RegisterSpaceReadAck,
  ReadReq,
  WriteReq,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart3FifoReset_i_data_i
)
;
input [7:0] Uart3RxFifoData ;
input [9:0] Uart3RxFifoCount ;
input RamAddress_1 ;
input RamAddress_7 ;
input RamAddress_6 ;
input RamAddress_9 ;
input RamAddress_8 ;
input RamAddress_13 ;
input RamAddress_12 ;
input RamAddress_0 ;
input RamAddress_11 ;
input RamAddress_10 ;
input [5:2] Address ;
input RamDataIn_31 ;
input RamDataIn_30 ;
input RamDataIn_29 ;
input RamDataIn_28 ;
input RamDataIn_27 ;
input RamDataIn_26 ;
input RamDataIn_25 ;
input RamDataIn_24 ;
input RamDataIn_19 ;
input RamDataIn_20 ;
input RamDataIn_1 ;
input RamDataIn_0 ;
input RamDataIn_7 ;
input RamDataIn_6 ;
input RamDataIn_5 ;
input RamDataIn_4 ;
input RamDataIn_3 ;
input RamDataIn_2 ;
output [7:0] Uart3TxFifoData ;
output [31:0] DMMainPorts_0_RamBusDataOut ;
output [7:0] Uart3ClkDivider ;
input Uart3RxFifoEmpty ;
input Uart3RxFifoFull ;
input Uart3TxFifoFull ;
input Uart3TxFifoEmpty ;
output N_45_i ;
output N_44_i ;
output N_17_i ;
output N_15_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input shot_i ;
output Oe3_c ;
output WriteUart3_1z ;
output ReadUart3_1z ;
output RegisterSpaceWriteAck ;
input MasterReset_i ;
output RegisterSpaceReadAck ;
input ReadReq ;
input WriteReq ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart3FifoReset_i_data_i ;
wire RamAddress_1 ;
wire RamAddress_7 ;
wire RamAddress_6 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_0 ;
wire RamAddress_11 ;
wire RamAddress_10 ;
wire RamDataIn_31 ;
wire RamDataIn_30 ;
wire RamDataIn_29 ;
wire RamDataIn_28 ;
wire RamDataIn_27 ;
wire RamDataIn_26 ;
wire RamDataIn_25 ;
wire RamDataIn_24 ;
wire RamDataIn_19 ;
wire RamDataIn_20 ;
wire RamDataIn_1 ;
wire RamDataIn_0 ;
wire RamDataIn_7 ;
wire RamDataIn_6 ;
wire RamDataIn_5 ;
wire RamDataIn_4 ;
wire RamDataIn_3 ;
wire RamDataIn_2 ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire N_45_i ;
wire N_44_i ;
wire N_17_i ;
wire N_15_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire shot_i ;
wire Oe3_c ;
wire WriteUart3_1z ;
wire ReadUart3_1z ;
wire RegisterSpaceWriteAck ;
wire MasterReset_i ;
wire RegisterSpaceReadAck ;
wire ReadReq ;
wire WriteReq ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i_data_i ;
wire [31:0] un1_serialnumber_1_iv_Z;
wire [7:7] un1_serialnumber_1_iv_i;
wire [28:1] un1_serialnumber_1_iv_0_Z;
wire [30:4] un1_serialnumber_0_iv_Z;
wire [9:1] Uart3RxFifoCount_m;
wire [6:2] un1_serialnumber_1_iv_0_0_Z;
wire [3:3] un1_serialnumber_1;
wire [19:2] un1_serialnumber_1_iv_1_Z;
wire [7:7] un1_serialnumber_1_iv_i_1_1;
wire [10:0] un1_serialnumber_2;
wire [0:0] DataOut_m;
wire [4:4] Uart3RxFifoData_m;
wire [5:5] Uart3ClkDivider_i_m;
wire [8:0] un1_serialnumber_1_iv_2_Z;
wire [14:14] un1_serialnumber_0_iv_1_Z;
wire [24:20] un1_serialnumber_0_iv_0_Z;
wire [25:25] un1_serialnumber_1_iv_0_2_Z;
wire Uart3FifoReset_i_arst ;
wire N_60_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire GND ;
wire LastReadReq_Z ;
wire N_51_i ;
wire N_25_i ;
wire ReadUart3_5 ;
wire Uart3FifoReset_Z ;
wire N_50_i ;
wire WriteUart3_5_iv_i_Z ;
wire Uart3ClkDivider_i_1_sqmuxa ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa ;
wire PowernEnHV_i_Z ;
wire Ux2SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire un1_rst_1_i_a2_Z ;
wire NN_1 ;
wire NN_2 ;
wire NN_3 ;
wire Uart3TxFifoData_0_sqmuxa ;
wire NN_4 ;
wire N_76 ;
wire N_52 ;
wire WriteUart3_0_sqmuxa ;
wire un1_address_3 ;
wire un1_address_inv_Z ;
wire un1_address_4_Z ;
wire un1_address_5 ;
wire un1_address_2 ;
wire un1_rst_1_i_a3_0_Z ;
wire LastWriteReq_1_sqmuxa ;
wire LastReadReq_1_sqmuxa ;
wire HVDis2_i_1_sqmuxa_1 ;
wire un1_rst_1_i_a2_1_Z ;
wire un1_rst_1_i_a3_3_Z ;
wire un1_address_1 ;
wire un1_address_6 ;
wire un1_address_7_Z ;
wire N_83 ;
wire ReadUart3_1_sqmuxa ;
wire HVDis2_i_1_sqmuxa_0_a2_2_Z ;
wire un1_rst_1_i_a3_4_Z ;
wire N_35 ;
wire N_33 ;
wire Uart3FifoReset_1_sqmuxa ;
wire N_55 ;
wire N_77 ;
wire N_537 ;
wire N_536 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_322 ;
wire N_321 ;
wire N_320 ;
wire N_319 ;
wire N_318 ;
wire N_317 ;
wire N_316 ;
wire N_315 ;
wire N_314 ;
wire N_313 ;
wire N_312 ;
wire N_311 ;
wire N_310 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_305 ;
wire N_304 ;
wire N_303 ;
wire N_302 ;
wire N_301 ;
wire N_300 ;
wire N_299 ;
wire N_298 ;
wire N_297 ;
wire N_296 ;
wire N_295 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_281 ;
wire N_280 ;
wire N_279 ;
wire N_278 ;
wire N_277 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_254 ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_247 ;
wire N_246 ;
wire N_245 ;
wire N_244 ;
wire N_243 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_236 ;
wire N_235 ;
wire N_234 ;
wire N_233 ;
wire N_232 ;
wire N_231 ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_220 ;
wire N_219 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_211 ;
wire N_210 ;
wire N_209 ;
wire N_208 ;
wire N_207 ;
wire N_206 ;
wire N_205 ;
wire N_204 ;
wire N_203 ;
wire N_202 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_RNIRNUQ_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_60_i)
);
  CFG1 Uart3FifoReset_RNIRNUQ_1 (
	.A(N_60_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIRNUQ_1.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIRNUQ_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIRNUQ_2.INIT=2'h1;
// @43:242
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_51_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_25_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_50_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3_5_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_31),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_30),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_29),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_28),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_27),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_26),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_25),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_24),
	.EN(Uart3ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_26),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_24),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE Uart3OE_i (
	.Q(Oe3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_19),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE Ux2SelJmp_i (
	.Q(Ux2SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_20),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_25),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[11]  (
	.Q(DMMainPorts_0_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[11]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[10]  (
	.Q(DMMainPorts_0_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[9]  (
	.Q(DMMainPorts_0_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[9]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[8]  (
	.Q(DMMainPorts_0_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[8]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[7]  (
	.Q(NN_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[7]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[6]  (
	.Q(NN_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[6]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[5]  (
	.Q(DMMainPorts_0_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[5]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[4]  (
	.Q(DMMainPorts_0_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[4]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[3]  (
	.Q(NN_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[3]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[2]  (
	.Q(DMMainPorts_0_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[2]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[1]  (
	.Q(DMMainPorts_0_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[1]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[0]  (
	.Q(DMMainPorts_0_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[26]  (
	.Q(DMMainPorts_0_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[26]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[25]  (
	.Q(DMMainPorts_0_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[25]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[24]  (
	.Q(DMMainPorts_0_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[23]  (
	.Q(DMMainPorts_0_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[23]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[22]  (
	.Q(DMMainPorts_0_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoCount_m[4]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[21]  (
	.Q(DMMainPorts_0_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[21]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[20]  (
	.Q(DMMainPorts_0_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[20]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[19]  (
	.Q(DMMainPorts_0_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[19]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[18]  (
	.Q(DMMainPorts_0_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[18]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[17]  (
	.Q(DMMainPorts_0_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[17]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[16]  (
	.Q(DMMainPorts_0_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[16]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[15]  (
	.Q(DMMainPorts_0_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[15]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[14]  (
	.Q(DMMainPorts_0_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[14]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[13]  (
	.Q(DMMainPorts_0_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[12]  (
	.Q(DMMainPorts_0_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[12]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[1]  (
	.Q(Uart3TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_1),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[0]  (
	.Q(Uart3TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_0),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[31]  (
	.Q(DMMainPorts_0_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[31]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[30]  (
	.Q(DMMainPorts_0_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[30]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[29]  (
	.Q(DMMainPorts_0_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[29]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[28]  (
	.Q(NN_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[28]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \DataOut[27]  (
	.Q(DMMainPorts_0_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[27]),
	.EN(un1_rst_1_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[7]  (
	.Q(Uart3TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_7),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[6]  (
	.Q(Uart3TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_6),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[5]  (
	.Q(Uart3TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_5),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[4]  (
	.Q(Uart3TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_4),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[3]  (
	.Q(Uart3TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_3),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:242
  SLE \Uart3TxFifoData_Z[2]  (
	.Q(Uart3TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn_2),
	.EN(Uart3TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:164
  CFG4 WriteUart3_0_sqmuxa_0_a2 (
	.A(Address[2]),
	.B(LastWriteReq_Z),
	.C(N_76),
	.D(N_52),
	.Y(WriteUart3_0_sqmuxa)
);
defparam WriteUart3_0_sqmuxa_0_a2.INIT=16'h0020;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[6]  (
	.A(un1_address_3),
	.B(un1_serialnumber_1_iv_0_0_Z[6]),
	.C(un1_address_inv_Z),
	.D(un1_address_4_Z),
	.Y(un1_serialnumber_1_iv_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=16'hFFFE;
  CFG3 un1_address_inv_RNIRLBT (
	.A(un1_address_4_Z),
	.B(un1_address_3),
	.C(un1_address_inv_Z),
	.Y(un1_serialnumber_1[3])
);
defparam un1_address_inv_RNIRLBT.INIT=8'hFE;
// @43:242
  CFG4 \un1_serialnumber_1_iv_1[19]  (
	.A(Oe3_c),
	.B(Uart3RxFifoCount[1]),
	.C(un1_address_5),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_1_Z[19])
);
defparam \un1_serialnumber_1_iv_1[19] .INIT=16'hEAC0;
// @43:242
  CFG4 \DataOut_RNO[7]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(Uart3RxFifoData[7]),
	.D(un1_serialnumber_1_iv_i_1_1[7]),
	.Y(un1_serialnumber_1_iv_i[7])
);
defparam \DataOut_RNO[7] .INIT=16'h55F7;
// @43:242
  CFG4 \DataOut_RNO_0[7]  (
	.A(NN_1),
	.B(Address[3]),
	.C(Address[5]),
	.D(Address[2]),
	.Y(un1_serialnumber_1_iv_i_1_1[7])
);
defparam \DataOut_RNO_0[7] .INIT=16'h47FF;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[3]  (
	.A(un1_serialnumber_1[3]),
	.B(un1_serialnumber_1_iv_0_0_Z[3]),
	.C(NN_3),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[3])
);
defparam \un1_serialnumber_1_iv_0[3] .INIT=16'hFEEE;
// @43:242
  CFG2 un1_rst_1_i_a3_0_0 (
	.A(RamAddress_1),
	.B(RamAddress_7),
	.Y(un1_rst_1_i_a3_0_Z)
);
defparam un1_rst_1_i_a3_0_0.INIT=4'h1;
// @43:496
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @43:383
  CFG2 LastReadReq_1_sqmuxa_0_a2 (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa)
);
defparam LastReadReq_1_sqmuxa_0_a2.INIT=4'h1;
// @43:164
  CFG2 Uart3ClkDivider_i_1_sqmuxa_0_o3_0 (
	.A(Address[4]),
	.B(Address[3]),
	.Y(N_52)
);
defparam Uart3ClkDivider_i_1_sqmuxa_0_o3_0.INIT=4'hB;
// @43:396
  CFG2 HVDis2_i_1_sqmuxa_0_a2_1 (
	.A(Address[5]),
	.B(RamAddress_6),
	.Y(HVDis2_i_1_sqmuxa_1)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1.INIT=4'h1;
// @43:242
  CFG3 un1_rst_1_i_a2_1 (
	.A(shot_i),
	.B(ReadReq),
	.C(LastReadReq_Z),
	.Y(un1_rst_1_i_a2_1_Z)
);
defparam un1_rst_1_i_a2_1.INIT=8'h04;
// @43:242
  CFG4 un1_rst_1_i_a3_3 (
	.A(RamAddress_9),
	.B(RamAddress_8),
	.C(RamAddress_13),
	.D(RamAddress_12),
	.Y(un1_rst_1_i_a3_3_Z)
);
defparam un1_rst_1_i_a3_3.INIT=16'h0001;
// @43:262
  CFG3 un1_address_3_0_a2 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.Y(un1_address_3)
);
defparam un1_address_3_0_a2.INIT=8'h04;
// @43:288
  CFG3 un1_address_4 (
	.A(Address[5]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(un1_address_4_Z)
);
defparam un1_address_4.INIT=8'h20;
// @43:291
  CFG3 un1_address_1_0_a2_0_a2 (
	.A(Address[5]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(un1_address_1)
);
defparam un1_address_1_0_a2_0_a2.INIT=8'h80;
// @43:334
  CFG3 un1_address_2_0_a2_0_a2 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.Y(un1_address_2)
);
defparam un1_address_2_0_a2_0_a2.INIT=8'h80;
// @43:308
  CFG3 un1_address_6_0_a2 (
	.A(Address[5]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(un1_address_6)
);
defparam un1_address_6_0_a2.INIT=8'h02;
// @43:294
  CFG3 un1_address_5_0_a2 (
	.A(Address[5]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(un1_address_5)
);
defparam un1_address_5_0_a2.INIT=8'h08;
// @43:259
  CFG3 un1_address_inv (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.Y(un1_address_inv_Z)
);
defparam un1_address_inv.INIT=8'h01;
// @43:317
  CFG2 un1_address_7 (
	.A(N_52),
	.B(Address[5]),
	.Y(un1_address_7_Z)
);
defparam un1_address_7.INIT=4'h1;
// @43:242
  CFG4 un1_rst_1_i_a3_0 (
	.A(Address[3]),
	.B(RamAddress_6),
	.C(Address[4]),
	.D(Address[5]),
	.Y(N_83)
);
defparam un1_rst_1_i_a3_0.INIT=16'h4800;
// @43:381
  CFG3 ReadUart3_5_f0 (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart3_1_sqmuxa),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h32;
// @18:183
  CFG2 Uart3FifoReset_RNIRNUQ (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_60_i)
);
defparam Uart3FifoReset_RNIRNUQ.INIT=4'hE;
// @11:216
  CFG2 \DataOut_RNIGE6O[28]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(NN_4),
	.Y(N_15_i)
);
defparam \DataOut_RNIGE6O[28] .INIT=4'h8;
// @11:216
  CFG2 \DataOut_RNITG0N[7]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(NN_1),
	.Y(N_17_i)
);
defparam \DataOut_RNITG0N[7] .INIT=4'h8;
// @11:216
  CFG2 \DataOut_RNISF0N[6]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(NN_2),
	.Y(N_44_i)
);
defparam \DataOut_RNISF0N[6] .INIT=4'h8;
// @11:216
  CFG2 \DataOut_RNIPC0N[3]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(NN_3),
	.Y(N_45_i)
);
defparam \DataOut_RNIPC0N[3] .INIT=4'h8;
// @43:396
  CFG4 HVDis2_i_1_sqmuxa_0_a2_2 (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(un1_address_2),
	.D(HVDis2_i_1_sqmuxa_1),
	.Y(HVDis2_i_1_sqmuxa_0_a2_2_Z)
);
defparam HVDis2_i_1_sqmuxa_0_a2_2.INIT=16'h1000;
// @43:242
  CFG4 un1_rst_1_i_a3_4 (
	.A(RamAddress_0),
	.B(RamAddress_11),
	.C(RamAddress_10),
	.D(un1_rst_1_i_a3_0_Z),
	.Y(un1_rst_1_i_a3_4_Z)
);
defparam un1_rst_1_i_a3_4.INIT=16'h0100;
// @43:242
  CFG2 \un1_serialnumber_1_iv_0[1]  (
	.A(un1_address_4_Z),
	.B(un1_address_inv_Z),
	.Y(un1_serialnumber_2[3])
);
defparam \un1_serialnumber_1_iv_0[1] .INIT=4'hE;
// @43:242
  CFG2 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_address_7_Z),
	.B(un1_address_inv_Z),
	.Y(un1_serialnumber_2[10])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=4'hE;
// @43:242
  CFG2 \un1_serialnumber_1_iv_0[9]  (
	.A(un1_address_6),
	.B(un1_address_inv_Z),
	.Y(un1_serialnumber_2[0])
);
defparam \un1_serialnumber_1_iv_0[9] .INIT=4'hE;
// @43:242
  CFG2 \un1_serialnumber_1_iv_RNO[0]  (
	.A(un1_address_2),
	.B(DMMainPorts_0_RamBusDataOut[0]),
	.Y(DataOut_m[0])
);
defparam \un1_serialnumber_1_iv_RNO[0] .INIT=4'h8;
// @43:242
  CFG2 \un1_serialnumber_0_iv_RNO[4]  (
	.A(Uart3RxFifoData[4]),
	.B(un1_address_1),
	.Y(Uart3RxFifoData_m[4])
);
defparam \un1_serialnumber_0_iv_RNO[4] .INIT=4'h8;
// @43:242
  CFG2 \un1_serialnumber_1_iv_RNO[9]  (
	.A(un1_address_5),
	.B(Uart3RxFifoCount[1]),
	.Y(Uart3RxFifoCount_m[1])
);
defparam \un1_serialnumber_1_iv_RNO[9] .INIT=4'h8;
// @43:242
  CFG2 un1_address_5_0_a2_RNINNAB (
	.A(un1_address_5),
	.B(Uart3RxFifoCount[4]),
	.Y(Uart3RxFifoCount_m[4])
);
defparam un1_address_5_0_a2_RNINNAB.INIT=4'h8;
// @43:242
  CFG2 un1_address_5_0_a2_RNISSAB (
	.A(un1_address_5),
	.B(Uart3RxFifoCount[9]),
	.Y(Uart3RxFifoCount_m[9])
);
defparam un1_address_5_0_a2_RNISSAB.INIT=4'h8;
// @43:242
  CFG2 \un1_serialnumber_0_iv_RNO[29]  (
	.A(un1_address_6),
	.B(Uart3ClkDivider[5]),
	.Y(Uart3ClkDivider_i_m[5])
);
defparam \un1_serialnumber_0_iv_RNO[29] .INIT=4'h8;
// @43:242
  CFG2 \un1_serialnumber_1_iv_0_a2[28]  (
	.A(un1_address_2),
	.B(NN_4),
	.Y(N_35)
);
defparam \un1_serialnumber_1_iv_0_a2[28] .INIT=4'h8;
// @43:242
  CFG2 \un1_serialnumber_1_iv_0_a2[25]  (
	.A(un1_address_2),
	.B(nHVEn1_i_Z),
	.Y(N_33)
);
defparam \un1_serialnumber_1_iv_0_a2[25] .INIT=4'h8;
// @43:242
  CFG3 ReadAck_RNO (
	.A(ReadReq),
	.B(RegisterSpaceReadAck),
	.C(LastReadReq_Z),
	.Y(N_51_i)
);
defparam ReadAck_RNO.INIT=8'hE0;
// @43:242
  CFG3 WriteAck_RNO (
	.A(WriteReq),
	.B(RegisterSpaceWriteAck),
	.C(LastWriteReq_Z),
	.Y(N_25_i)
);
defparam WriteAck_RNO.INIT=8'hE0;
// @43:242
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_1_sqmuxa),
	.B(Uart3FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_50_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @43:242
  CFG3 WriteUart3_5_iv_i (
	.A(WriteUart3_0_sqmuxa),
	.B(WriteUart3_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(WriteUart3_5_iv_i_Z)
);
defparam WriteUart3_5_iv_i.INIT=8'h0E;
// @43:242
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(un1_address_2),
	.B(Uart3RxFifoData[2]),
	.C(DMMainPorts_0_RamBusDataOut[2]),
	.D(un1_address_1),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'hECA0;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_0[2]  (
	.A(un1_address_4_Z),
	.B(Uart3TxFifoEmpty),
	.C(un1_address_5),
	.D(un1_address_3),
	.Y(un1_serialnumber_1_iv_0_0_Z[2])
);
defparam \un1_serialnumber_1_iv_0_0[2] .INIT=16'hFFEA;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_0[3]  (
	.A(un1_address_5),
	.B(Uart3RxFifoData[3]),
	.C(Uart3TxFifoFull),
	.D(un1_address_1),
	.Y(un1_serialnumber_1_iv_0_0_Z[3])
);
defparam \un1_serialnumber_1_iv_0_0[3] .INIT=16'hECA0;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_0[6]  (
	.A(un1_address_2),
	.B(Uart3RxFifoData[6]),
	.C(NN_2),
	.D(un1_address_1),
	.Y(un1_serialnumber_1_iv_0_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0_0[6] .INIT=16'hECA0;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[18]  (
	.A(un1_address_7_Z),
	.B(DMMainPorts_0_RamBusDataOut[18]),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[18])
);
defparam \un1_serialnumber_1_iv_0[18] .INIT=8'hEA;
// @43:242
  CFG4 \un1_serialnumber_1_iv_2[8]  (
	.A(Uart3RxFifoCount[0]),
	.B(DMMainPorts_0_RamBusDataOut[8]),
	.C(un1_address_5),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_2_Z[8])
);
defparam \un1_serialnumber_1_iv_2[8] .INIT=16'hECA0;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[13]  (
	.A(DMMainPorts_0_RamBusDataOut[13]),
	.B(un1_address_3),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=8'hEC;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[11]  (
	.A(DMMainPorts_0_RamBusDataOut[11]),
	.B(un1_address_3),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=8'hEC;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[16]  (
	.A(DMMainPorts_0_RamBusDataOut[16]),
	.B(un1_address_3),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=8'hEC;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[27]  (
	.A(DMMainPorts_0_RamBusDataOut[27]),
	.B(Uart3ClkDivider[3]),
	.C(un1_address_6),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=16'hEAC0;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[15]  (
	.A(DMMainPorts_0_RamBusDataOut[15]),
	.B(un1_address_3),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0[15] .INIT=8'hEC;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0[10]  (
	.A(DMMainPorts_0_RamBusDataOut[10]),
	.B(un1_address_3),
	.C(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0[10] .INIT=8'hEC;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_0[26]  (
	.A(un1_address_6),
	.B(un1_address_2),
	.C(HVDis2_i_Z),
	.D(Uart3ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0_0[26] .INIT=16'hEAC0;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_0[1]  (
	.A(un1_address_5),
	.B(Uart3RxFifoData[1]),
	.C(Uart3RxFifoFull),
	.D(un1_address_1),
	.Y(un1_serialnumber_1_iv_0_Z[1])
);
defparam \un1_serialnumber_1_iv_0_0[1] .INIT=16'hECA0;
// @43:242
  CFG3 \un1_serialnumber_1_iv_0_0[5]  (
	.A(un1_address_1),
	.B(un1_address_3),
	.C(Uart3RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_0_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0_0[5] .INIT=8'hEC;
// @43:242
  CFG4 \un1_serialnumber_0_iv_1[14]  (
	.A(un1_address_4_Z),
	.B(DMMainPorts_0_RamBusDataOut[14]),
	.C(un1_address_7_Z),
	.D(un1_address_2),
	.Y(un1_serialnumber_0_iv_1_Z[14])
);
defparam \un1_serialnumber_0_iv_1[14] .INIT=16'hFEFA;
// @43:242
  CFG3 \un1_serialnumber_0_iv_0[20]  (
	.A(Ux2SelJmp_i_Z),
	.B(un1_address_2),
	.C(un1_address_7_Z),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=8'hF8;
// @43:242
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(un1_address_6),
	.B(un1_address_2),
	.C(PowernEnHV_i_Z),
	.D(Uart3ClkDivider[0]),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hEAC0;
// @43:242
  CFG3 \un1_serialnumber_1_iv[31]  (
	.A(un1_serialnumber_2[3]),
	.B(Uart3ClkDivider[7]),
	.C(un1_address_6),
	.Y(un1_serialnumber_1_iv_Z[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=8'hEA;
// @43:242
  CFG3 \un1_serialnumber_1_iv[21]  (
	.A(un1_serialnumber_2[3]),
	.B(Uart3RxFifoCount[3]),
	.C(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=8'hEA;
// @43:242
  CFG3 \un1_serialnumber_1_iv[23]  (
	.A(un1_serialnumber_2[3]),
	.B(Uart3RxFifoCount[5]),
	.C(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=8'hEA;
// @43:242
  CFG3 \un1_serialnumber_0_iv[30]  (
	.A(Uart3ClkDivider[6]),
	.B(un1_address_inv_Z),
	.C(un1_address_6),
	.Y(un1_serialnumber_0_iv_Z[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=8'hEC;
// @43:242
  CFG4 un1_rst_1_i_o2 (
	.A(HVDis2_i_1_sqmuxa_1),
	.B(N_52),
	.C(Address[2]),
	.D(N_83),
	.Y(N_55)
);
defparam un1_rst_1_i_o2.INIT=16'hFFA8;
// @43:242
  CFG4 \un1_serialnumber_1_iv_2[0]  (
	.A(un1_address_5),
	.B(un1_serialnumber_2[0]),
	.C(Uart3RxFifoEmpty),
	.D(un1_address_3),
	.Y(un1_serialnumber_1_iv_2_Z[0])
);
defparam \un1_serialnumber_1_iv_2[0] .INIT=16'hFFEC;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0_2[25]  (
	.A(un1_address_7_Z),
	.B(un1_serialnumber_2[3]),
	.C(Uart3ClkDivider[1]),
	.D(un1_address_6),
	.Y(un1_serialnumber_1_iv_0_2_Z[25])
);
defparam \un1_serialnumber_1_iv_0_2[25] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[5]  (
	.A(un1_serialnumber_2[0]),
	.B(un1_serialnumber_1_iv_0_0_Z[5]),
	.C(DMMainPorts_0_RamBusDataOut[5]),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0[5] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_0_iv[29]  (
	.A(DMMainPorts_0_RamBusDataOut[29]),
	.B(un1_address_4_Z),
	.C(un1_address_2),
	.D(Uart3ClkDivider_i_m[5]),
	.Y(un1_serialnumber_0_iv_Z[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=16'hFFEC;
// @43:242
  CFG4 \un1_serialnumber_1_iv[8]  (
	.A(un1_address_3),
	.B(un1_address_6),
	.C(un1_serialnumber_1_iv_2_Z[8]),
	.D(un1_address_7_Z),
	.Y(un1_serialnumber_1_iv_Z[8])
);
defparam \un1_serialnumber_1_iv[8] .INIT=16'hFFFE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[1]  (
	.A(un1_serialnumber_2[3]),
	.B(un1_serialnumber_1_iv_0_Z[1]),
	.C(DMMainPorts_0_RamBusDataOut[1]),
	.D(un1_address_2),
	.Y(un1_serialnumber_1_iv_Z[1])
);
defparam \un1_serialnumber_1_iv[1] .INIT=16'hFEEE;
// @43:242
  CFG3 \un1_serialnumber_1_iv[27]  (
	.A(Uart3RxFifoCount_m[9]),
	.B(un1_serialnumber_2[3]),
	.C(un1_serialnumber_1_iv_0_Z[27]),
	.Y(un1_serialnumber_1_iv_Z[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=8'hFE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_1_iv_0_Z[26]),
	.B(un1_serialnumber_2[10]),
	.C(Uart3RxFifoCount[8]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(un1_address_3),
	.B(un1_serialnumber_1_iv_1_Z[19]),
	.C(un1_address_inv_Z),
	.D(un1_address_4_Z),
	.Y(un1_serialnumber_1_iv_Z[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_0_Z[16]),
	.B(un1_serialnumber_2[3]),
	.C(Uart3RxFifoCount[8]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1_iv_0_Z[15]),
	.B(un1_serialnumber_2[3]),
	.C(Uart3RxFifoCount[7]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_0_Z[13]),
	.B(un1_serialnumber_2[10]),
	.C(Uart3RxFifoCount[5]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[12]  (
	.A(un1_address_2),
	.B(DMMainPorts_0_RamBusDataOut[12]),
	.C(un1_serialnumber_2[0]),
	.D(Uart3RxFifoCount_m[4]),
	.Y(un1_serialnumber_1_iv_Z[12])
);
defparam \un1_serialnumber_1_iv[12] .INIT=16'hFFF8;
// @43:242
  CFG4 \un1_serialnumber_1_iv[11]  (
	.A(un1_serialnumber_1_iv_0_Z[11]),
	.B(un1_serialnumber_2[0]),
	.C(Uart3RxFifoCount[3]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1_iv_0_Z[10]),
	.B(un1_serialnumber_2[10]),
	.C(Uart3RxFifoCount[2]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hFEEE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[9]  (
	.A(un1_address_2),
	.B(DMMainPorts_0_RamBusDataOut[9]),
	.C(un1_serialnumber_2[0]),
	.D(Uart3RxFifoCount_m[1]),
	.Y(un1_serialnumber_1_iv_Z[9])
);
defparam \un1_serialnumber_1_iv[9] .INIT=16'hFFF8;
// @43:242
  CFG3 \un1_serialnumber_0_iv[14]  (
	.A(un1_serialnumber_0_iv_1_Z[14]),
	.B(Uart3RxFifoCount[6]),
	.C(un1_address_5),
	.Y(un1_serialnumber_0_iv_Z[14])
);
defparam \un1_serialnumber_0_iv[14] .INIT=8'hEA;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[28]  (
	.A(Uart3ClkDivider[4]),
	.B(un1_address_6),
	.C(N_35),
	.D(un1_serialnumber_2[3]),
	.Y(un1_serialnumber_1_iv_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=16'hFFF8;
// @43:242
  CFG3 \un1_serialnumber_0_iv[20]  (
	.A(un1_serialnumber_0_iv_0_Z[20]),
	.B(Uart3RxFifoCount[2]),
	.C(un1_address_5),
	.Y(un1_serialnumber_0_iv_Z[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=8'hEA;
// @43:242
  CFG3 \un1_serialnumber_0_iv[24]  (
	.A(un1_serialnumber_0_iv_0_Z[24]),
	.B(Uart3RxFifoCount[6]),
	.C(un1_address_5),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=8'hEA;
// @43:242
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(DMMainPorts_0_RamBusDataOut[17]),
	.B(un1_address_3),
	.C(un1_address_2),
	.D(Uart3RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_Z[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFFEC;
// @43:242
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(DMMainPorts_0_RamBusDataOut[4]),
	.B(un1_address_4_Z),
	.C(un1_address_2),
	.D(Uart3RxFifoData_m[4]),
	.Y(un1_serialnumber_0_iv_Z[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFEC;
// @43:163
  CFG4 ReadUart3_1_sqmuxa_0_a3 (
	.A(RamAddress_6),
	.B(Address[5]),
	.C(un1_rst_1_i_a3_3_Z),
	.D(un1_rst_1_i_a3_4_Z),
	.Y(N_76)
);
defparam ReadUart3_1_sqmuxa_0_a3.INIT=16'h8000;
// @43:242
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(Uart3RxFifoCount[7]),
	.B(un1_address_5),
	.C(N_33),
	.D(un1_serialnumber_1_iv_0_2_Z[25]),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hFFF8;
// @43:242
  CFG3 \un1_serialnumber_1_iv[2]  (
	.A(un1_serialnumber_1_iv_1_Z[2]),
	.B(un1_serialnumber_1_iv_0_0_Z[2]),
	.C(un1_serialnumber_2[0]),
	.Y(un1_serialnumber_1_iv_Z[2])
);
defparam \un1_serialnumber_1_iv[2] .INIT=8'hFE;
// @43:242
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_address_1),
	.B(DataOut_m[0]),
	.C(Uart3RxFifoData[0]),
	.D(un1_serialnumber_1_iv_2_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFEC;
// @43:242
  CFG4 \un1_serialnumber_1_iv[18]  (
	.A(un1_serialnumber_1[3]),
	.B(un1_serialnumber_1_iv_0_Z[18]),
	.C(Uart3RxFifoCount[0]),
	.D(un1_address_5),
	.Y(un1_serialnumber_1_iv_Z[18])
);
defparam \un1_serialnumber_1_iv[18] .INIT=16'hFEEE;
// @43:163
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(Address[2]),
	.B(LastReadReq_Z),
	.C(N_76),
	.D(N_52),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h0020;
// @43:396
  CFG4 HVDis2_i_1_sqmuxa_0_a2 (
	.A(un1_rst_1_i_a3_4_Z),
	.B(un1_rst_1_i_a3_3_Z),
	.C(HVDis2_i_1_sqmuxa_0_a2_2_Z),
	.D(WriteReq),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a2.INIT=16'h8000;
// @43:242
  CFG4 un1_rst_1_i_a2 (
	.A(N_55),
	.B(un1_rst_1_i_a2_1_Z),
	.C(un1_rst_1_i_a3_3_Z),
	.D(un1_rst_1_i_a3_4_Z),
	.Y(un1_rst_1_i_a2_Z)
);
defparam un1_rst_1_i_a2.INIT=16'h8000;
// @43:164
  CFG2 Uart3ClkDivider_i_1_sqmuxa_0_a3 (
	.A(N_76),
	.B(LastWriteReq_Z),
	.Y(N_77)
);
defparam Uart3ClkDivider_i_1_sqmuxa_0_a3.INIT=4'h2;
// @43:164
  CFG4 Uart3ClkDivider_i_1_sqmuxa_0_a2 (
	.A(Address[2]),
	.B(N_52),
	.C(WriteReq),
	.D(N_77),
	.Y(Uart3ClkDivider_i_1_sqmuxa)
);
defparam Uart3ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h1000;
// @43:164
  CFG4 Uart3FifoReset_1_sqmuxa_0_a2 (
	.A(Address[2]),
	.B(N_77),
	.C(Address[3]),
	.D(Address[4]),
	.Y(Uart3FifoReset_1_sqmuxa)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2.INIT=16'h0400;
// @43:396
  CFG3 Uart3TxFifoData_0_sqmuxa_0_a2 (
	.A(shot_i),
	.B(WriteReq),
	.C(WriteUart3_0_sqmuxa),
	.Y(Uart3TxFifoData_0_sqmuxa)
);
defparam Uart3TxFifoData_0_sqmuxa_0_a2.INIT=8'h40;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [6:0] ClkDiv_Z;
wire [6:6] ClkDiv_s_Z;
wire [5:0] ClkDiv_s;
wire [5:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [5:1] ClkDiv_cry_Y_0;
wire [6:6] ClkDiv_s_FCO;
wire [6:6] ClkDiv_s_Y;
wire clko_i_Z ;
wire VCC ;
wire GND ;
wire N_20_i ;
wire clkdiv16_cry_0 ;
wire clkdiv16_cry_0_S ;
wire clkdiv16_cry_0_Y ;
wire clkdiv16_cry_1 ;
wire clkdiv16_cry_1_S ;
wire clkdiv16_cry_1_Y ;
wire clkdiv16_cry_2 ;
wire clkdiv16_cry_2_S ;
wire clkdiv16_cry_2_Y ;
wire clkdiv16_cry_3 ;
wire clkdiv16_cry_3_S ;
wire clkdiv16_cry_3_Y ;
wire clkdiv16_cry_4 ;
wire clkdiv16_cry_4_S ;
wire clkdiv16_cry_4_Y ;
wire clkdiv16_cry_5 ;
wire clkdiv16_cry_5_S ;
wire clkdiv16_cry_5_Y ;
wire clkdiv16_cry_6 ;
wire clkdiv16_cry_6_S ;
wire clkdiv16_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv16_cry_7_S ;
wire clkdiv16_cry_7_Y ;
wire ClkDiv_s_78_FCO ;
wire ClkDiv_s_78_S ;
wire ClkDiv_s_78_Y ;
  CLKINT clko_i_RNI79L5 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_0  (
	.FCO(clkdiv16_cry_0),
	.S(clkdiv16_cry_0_S),
	.Y(clkdiv16_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv16_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_1  (
	.FCO(clkdiv16_cry_1),
	.S(clkdiv16_cry_1_S),
	.Y(clkdiv16_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv16_cry_0)
);
defparam \op_lt.op_lt.clkdiv16_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_2  (
	.FCO(clkdiv16_cry_2),
	.S(clkdiv16_cry_2_S),
	.Y(clkdiv16_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv16_cry_1)
);
defparam \op_lt.op_lt.clkdiv16_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_3  (
	.FCO(clkdiv16_cry_3),
	.S(clkdiv16_cry_3_S),
	.Y(clkdiv16_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv16_cry_2)
);
defparam \op_lt.op_lt.clkdiv16_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_4  (
	.FCO(clkdiv16_cry_4),
	.S(clkdiv16_cry_4_S),
	.Y(clkdiv16_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv16_cry_3)
);
defparam \op_lt.op_lt.clkdiv16_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_5  (
	.FCO(clkdiv16_cry_5),
	.S(clkdiv16_cry_5_S),
	.Y(clkdiv16_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv16_cry_4)
);
defparam \op_lt.op_lt.clkdiv16_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_6  (
	.FCO(clkdiv16_cry_6),
	.S(clkdiv16_cry_6_S),
	.Y(clkdiv16_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv16_cry_5)
);
defparam \op_lt.op_lt.clkdiv16_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv16_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv16_cry_7_S),
	.Y(clkdiv16_cry_7_Y),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clkdiv16_cry_6)
);
defparam \op_lt.op_lt.clkdiv16_cry_7 .INIT=20'h65500;
// @34:57
  ARI1 ClkDiv_s_78 (
	.FCO(ClkDiv_s_78_FCO),
	.S(ClkDiv_s_78_S),
	.Y(ClkDiv_s_78_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_78.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_78_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[6]  (
	.FCO(ClkDiv_s_FCO[6]),
	.S(ClkDiv_s_Z[6]),
	.Y(ClkDiv_s_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_s[6] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  CFG2 clko_i_RNO (
	.A(ClkDiv_lcry),
	.B(UartClk3),
	.Y(N_20_i)
);
defparam clko_i_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1 (
  UartClk3,
  shot_i_arst_i,
  UartTxClk3
)
;
input UartClk3 ;
input shot_i_arst_i ;
output UartTxClk3 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire UartTxClk3 ;
wire [2:1] ClkDiv_Z;
wire [2:1] ClkDiv_RNO_Z;
wire div_i_Z ;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_19_i ;
wire GND ;
  CLKINT div_i_RNID38D (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_19_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(ClkDiv_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(ClkDiv_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  CFG4 div_i_RNO (
	.A(CO0),
	.B(UartTxClk3),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(N_19_i)
);
defparam div_i_RNO.INIT=16'h6CCC;
// @35:67
  CFG2 \ClkDiv_RNO[1]  (
	.A(CO0),
	.B(ClkDiv_Z[1]),
	.Y(ClkDiv_RNO_Z[1])
);
defparam \ClkDiv_RNO[1] .INIT=4'h6;
// @35:67
  CFG3 \ClkDiv_RNO[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0),
	.Y(ClkDiv_RNO_Z[2])
);
defparam \ClkDiv_RNO[2] .INIT=8'h6A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1 */

module IBufP3Ports (
  Rxd3_i,
  RX3_c,
  FCCC_C0_0_GL0
)
;
output Rxd3_i ;
input RX3_c ;
input FCCC_C0_0_GL0 ;
wire Rxd3_i ;
wire RX3_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_Z ;
wire VCC ;
wire Temp1_Z ;
wire GND ;
// @30:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RX3_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:48
  SLE O (
	.Q(Rxd3_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0 (
  Rxd_i,
  Rxd3_i,
  UartClk3
)
;
output Rxd_i ;
input Rxd3_i ;
input UartClk3 ;
wire Rxd_i ;
wire Rxd3_i ;
wire UartClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Rxd3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module UartRxRaw (
  RxData,
  Rxd_i,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire CO0 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @31:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @31:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @31:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @31:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @31:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @31:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @31:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @31:84
  CFG4 \bitpos_RNIA25O1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIA25O1[3] .INIT=16'h0020;
// @31:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @31:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @31:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @31:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @31:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @31:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @31:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @31:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @31:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @31:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @31:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @31:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @31:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @31:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @31:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @31:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @31:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @31:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @31:107
  CFG3 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=8'h80;
// @31:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @31:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @31:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @31:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @31:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @31:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @31:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @31:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw */

module UartRxExtClk (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3,
  Rxd3_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
input Rxd3_i ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire Rxd3_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @39:79
  IBufP2Ports_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3)
);
// @39:88
  UartRxRaw Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk */

module IBufP2Ports_2 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_2 */

module fifo_8_10_0 (
  DMMainPorts_0_RamBusDataOut_m_29,
  DMMainPorts_0_RamBusDataOut_m_27,
  DMMainPorts_0_RamBusDataOut_m_18,
  DMMainPorts_0_RamBusDataOut_m_17,
  DMMainPorts_0_RamBusDataOut_m_16,
  DMMainPorts_0_RamBusDataOut_m_15,
  DMMainPorts_0_RamBusDataOut_m_14,
  DMMainPorts_0_RamBusDataOut_m_13,
  DMMainPorts_0_RamBusDataOut_m_12,
  DMMainPorts_0_RamBusDataOut_m_11,
  DMMainPorts_0_RamBusDataOut_m_10,
  DMMainPorts_0_RamBusDataOut_m_9,
  DMMainPorts_0_RamBusDataOut_m_8,
  DMMainPorts_0_RamBusDataOut_m_5,
  DMMainPorts_0_RamBusDataOut_m_4,
  DMMainPorts_0_RamBusDataOut_m_2,
  DMMainPorts_0_RamBusDataOut_m_1,
  DMMainPorts_0_RamBusDataOut_m_0,
  DMMainPorts_0_RamBusDataOut_29,
  DMMainPorts_0_RamBusDataOut_27,
  DMMainPorts_0_RamBusDataOut_18,
  DMMainPorts_0_RamBusDataOut_17,
  DMMainPorts_0_RamBusDataOut_16,
  DMMainPorts_0_RamBusDataOut_15,
  DMMainPorts_0_RamBusDataOut_14,
  DMMainPorts_0_RamBusDataOut_13,
  DMMainPorts_0_RamBusDataOut_12,
  DMMainPorts_0_RamBusDataOut_11,
  DMMainPorts_0_RamBusDataOut_10,
  DMMainPorts_0_RamBusDataOut_9,
  DMMainPorts_0_RamBusDataOut_8,
  DMMainPorts_0_RamBusDataOut_5,
  DMMainPorts_0_RamBusDataOut_4,
  DMMainPorts_0_RamBusDataOut_2,
  DMMainPorts_0_RamBusDataOut_1,
  DMMainPorts_0_RamBusDataOut_0,
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  DMMainPorts_0_RamBusAck_i_m_i_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
output DMMainPorts_0_RamBusDataOut_m_29 ;
output DMMainPorts_0_RamBusDataOut_m_27 ;
output DMMainPorts_0_RamBusDataOut_m_18 ;
output DMMainPorts_0_RamBusDataOut_m_17 ;
output DMMainPorts_0_RamBusDataOut_m_16 ;
output DMMainPorts_0_RamBusDataOut_m_15 ;
output DMMainPorts_0_RamBusDataOut_m_14 ;
output DMMainPorts_0_RamBusDataOut_m_13 ;
output DMMainPorts_0_RamBusDataOut_m_12 ;
output DMMainPorts_0_RamBusDataOut_m_11 ;
output DMMainPorts_0_RamBusDataOut_m_10 ;
output DMMainPorts_0_RamBusDataOut_m_9 ;
output DMMainPorts_0_RamBusDataOut_m_8 ;
output DMMainPorts_0_RamBusDataOut_m_5 ;
output DMMainPorts_0_RamBusDataOut_m_4 ;
output DMMainPorts_0_RamBusDataOut_m_2 ;
output DMMainPorts_0_RamBusDataOut_m_1 ;
output DMMainPorts_0_RamBusDataOut_m_0 ;
input DMMainPorts_0_RamBusDataOut_29 ;
input DMMainPorts_0_RamBusDataOut_27 ;
input DMMainPorts_0_RamBusDataOut_18 ;
input DMMainPorts_0_RamBusDataOut_17 ;
input DMMainPorts_0_RamBusDataOut_16 ;
input DMMainPorts_0_RamBusDataOut_15 ;
input DMMainPorts_0_RamBusDataOut_14 ;
input DMMainPorts_0_RamBusDataOut_13 ;
input DMMainPorts_0_RamBusDataOut_12 ;
input DMMainPorts_0_RamBusDataOut_11 ;
input DMMainPorts_0_RamBusDataOut_10 ;
input DMMainPorts_0_RamBusDataOut_9 ;
input DMMainPorts_0_RamBusDataOut_8 ;
input DMMainPorts_0_RamBusDataOut_5 ;
input DMMainPorts_0_RamBusDataOut_4 ;
input DMMainPorts_0_RamBusDataOut_2 ;
input DMMainPorts_0_RamBusDataOut_1 ;
input DMMainPorts_0_RamBusDataOut_0 ;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
output DMMainPorts_0_RamBusAck_i_m_i_1z ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire DMMainPorts_0_RamBusDataOut_m_29 ;
wire DMMainPorts_0_RamBusDataOut_m_27 ;
wire DMMainPorts_0_RamBusDataOut_m_18 ;
wire DMMainPorts_0_RamBusDataOut_m_17 ;
wire DMMainPorts_0_RamBusDataOut_m_16 ;
wire DMMainPorts_0_RamBusDataOut_m_15 ;
wire DMMainPorts_0_RamBusDataOut_m_14 ;
wire DMMainPorts_0_RamBusDataOut_m_13 ;
wire DMMainPorts_0_RamBusDataOut_m_12 ;
wire DMMainPorts_0_RamBusDataOut_m_11 ;
wire DMMainPorts_0_RamBusDataOut_m_10 ;
wire DMMainPorts_0_RamBusDataOut_m_9 ;
wire DMMainPorts_0_RamBusDataOut_m_8 ;
wire DMMainPorts_0_RamBusDataOut_m_5 ;
wire DMMainPorts_0_RamBusDataOut_m_4 ;
wire DMMainPorts_0_RamBusDataOut_m_2 ;
wire DMMainPorts_0_RamBusDataOut_m_1 ;
wire DMMainPorts_0_RamBusDataOut_m_0 ;
wire DMMainPorts_0_RamBusDataOut_29 ;
wire DMMainPorts_0_RamBusDataOut_27 ;
wire DMMainPorts_0_RamBusDataOut_18 ;
wire DMMainPorts_0_RamBusDataOut_17 ;
wire DMMainPorts_0_RamBusDataOut_16 ;
wire DMMainPorts_0_RamBusDataOut_15 ;
wire DMMainPorts_0_RamBusDataOut_14 ;
wire DMMainPorts_0_RamBusDataOut_13 ;
wire DMMainPorts_0_RamBusDataOut_12 ;
wire DMMainPorts_0_RamBusDataOut_11 ;
wire DMMainPorts_0_RamBusDataOut_10 ;
wire DMMainPorts_0_RamBusDataOut_9 ;
wire DMMainPorts_0_RamBusDataOut_8 ;
wire DMMainPorts_0_RamBusDataOut_5 ;
wire DMMainPorts_0_RamBusDataOut_4 ;
wire DMMainPorts_0_RamBusDataOut_2 ;
wire DMMainPorts_0_RamBusDataOut_1 ;
wire DMMainPorts_0_RamBusDataOut_0 ;
wire DMMainPorts_0_RamBusAck_i_m_i_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIF58O_Y;
wire [1:1] counter_r_RNI20T41_Y;
wire [2:2] counter_r_RNIMRHH1_Y;
wire [3:3] counter_r_RNIBO6U1_Y;
wire [4:4] counter_r_RNI1MRA2_Y;
wire [5:5] counter_r_RNIOKGN2_Y;
wire [6:6] counter_r_RNIGK543_Y;
wire [7:7] counter_r_RNI9LQG3_Y;
wire [8:8] counter_r_RNI3NFT3_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIUP4A4_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_write_Z ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNITBJB_S ;
wire empty_r_RNITBJB_Y ;
wire raddr_r_s_81_FCO ;
wire raddr_r_s_81_S ;
wire raddr_r_s_81_Y ;
wire waddr_r_s_82_FCO ;
wire waddr_r_s_82_S ;
wire waddr_r_s_82_Y ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_10 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:59
  ARI1 empty_r_RNITBJB (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNITBJB_S),
	.Y(empty_r_RNITBJB_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNITBJB.INIT=20'h4DD00;
// @32:59
  ARI1 \counter_r_RNIF58O[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIF58O_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIF58O[0] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNI20T41[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI20T41_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI20T41[1] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIMRHH1[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIMRHH1_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIMRHH1[2] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIBO6U1[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIBO6U1_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIBO6U1[3] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNI1MRA2[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI1MRA2_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI1MRA2[4] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIOKGN2[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIOKGN2_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIOKGN2[5] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIGK543[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIGK543_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIGK543[6] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNI9LQG3[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI9LQG3_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI9LQG3[7] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNI3NFT3[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI3NFT3_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI3NFT3[8] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @32:59
  ARI1 \counter_r_RNIUP4A4[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUP4A4_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUP4A4[9] .INIT=20'h5DD22;
// @32:68
  ARI1 raddr_r_s_81 (
	.FCO(raddr_r_s_81_FCO),
	.S(raddr_r_s_81_S),
	.Y(raddr_r_s_81_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_81.INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_81_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @32:68
  ARI1 waddr_r_s_82 (
	.FCO(waddr_r_s_82_FCO),
	.S(waddr_r_s_82_S),
	.Y(waddr_r_s_82_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_82.INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_82_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @32:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIB2HM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam ram_ram_0_0_RNIB2HM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIA1HM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam ram_ram_0_0_RNIA1HM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI90HM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam ram_ram_0_0_RNI90HM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8VGM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam ram_ram_0_0_RNI8VGM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI7UGM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam ram_ram_0_0_RNI7UGM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI6TGM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam ram_ram_0_0_RNI6TGM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI5SGM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam ram_ram_0_0_RNI5SGM.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI4RGM (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam ram_ram_0_0_RNI4RGM.INIT=8'hD8;
// @32:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[29]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_29),
	.Y(DMMainPorts_0_RamBusDataOut_m_29)
);
defparam \DMMainPorts_0_RamBusDataOut_m[29] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[27]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_27),
	.Y(DMMainPorts_0_RamBusDataOut_m_27)
);
defparam \DMMainPorts_0_RamBusDataOut_m[27] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[18]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_18),
	.Y(DMMainPorts_0_RamBusDataOut_m_18)
);
defparam \DMMainPorts_0_RamBusDataOut_m[18] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[17]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_17),
	.Y(DMMainPorts_0_RamBusDataOut_m_17)
);
defparam \DMMainPorts_0_RamBusDataOut_m[17] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[16]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_16),
	.Y(DMMainPorts_0_RamBusDataOut_m_16)
);
defparam \DMMainPorts_0_RamBusDataOut_m[16] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[15]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_15),
	.Y(DMMainPorts_0_RamBusDataOut_m_15)
);
defparam \DMMainPorts_0_RamBusDataOut_m[15] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[14]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_14),
	.Y(DMMainPorts_0_RamBusDataOut_m_14)
);
defparam \DMMainPorts_0_RamBusDataOut_m[14] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[13]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_13),
	.Y(DMMainPorts_0_RamBusDataOut_m_13)
);
defparam \DMMainPorts_0_RamBusDataOut_m[13] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[12]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_12),
	.Y(DMMainPorts_0_RamBusDataOut_m_12)
);
defparam \DMMainPorts_0_RamBusDataOut_m[12] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[11]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_11),
	.Y(DMMainPorts_0_RamBusDataOut_m_11)
);
defparam \DMMainPorts_0_RamBusDataOut_m[11] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[10]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_10),
	.Y(DMMainPorts_0_RamBusDataOut_m_10)
);
defparam \DMMainPorts_0_RamBusDataOut_m[10] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[9]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_9),
	.Y(DMMainPorts_0_RamBusDataOut_m_9)
);
defparam \DMMainPorts_0_RamBusDataOut_m[9] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[8]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_8),
	.Y(DMMainPorts_0_RamBusDataOut_m_8)
);
defparam \DMMainPorts_0_RamBusDataOut_m[8] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[5]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_5),
	.Y(DMMainPorts_0_RamBusDataOut_m_5)
);
defparam \DMMainPorts_0_RamBusDataOut_m[5] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[4]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_4),
	.Y(DMMainPorts_0_RamBusDataOut_m_4)
);
defparam \DMMainPorts_0_RamBusDataOut_m[4] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[2]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_2),
	.Y(DMMainPorts_0_RamBusDataOut_m_2)
);
defparam \DMMainPorts_0_RamBusDataOut_m[2] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[1]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_1),
	.Y(DMMainPorts_0_RamBusDataOut_m_1)
);
defparam \DMMainPorts_0_RamBusDataOut_m[1] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[0]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_0),
	.Y(DMMainPorts_0_RamBusDataOut_m_0)
);
defparam \DMMainPorts_0_RamBusDataOut_m[0] .INIT=4'h8;
// @32:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @32:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @32:60
  CFG2 do_write (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @32:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @32:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[1]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @11:216
  CFG3 DMMainPorts_0_RamBusAck_i_m_i (
	.A(RegisterSpaceReadAck),
	.B(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.C(RegisterSpaceWriteAck),
	.Y(DMMainPorts_0_RamBusAck_i_m_i_1z)
);
defparam DMMainPorts_0_RamBusAck_i_m_i.INIT=8'hFB;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_10)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @32:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(do_read_Z),
	.C(counter_r_Z[0]),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4F00;
// @32:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_5),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(N_10),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  DMMainPorts_0_RamBusDataOut_29,
  DMMainPorts_0_RamBusDataOut_27,
  DMMainPorts_0_RamBusDataOut_18,
  DMMainPorts_0_RamBusDataOut_17,
  DMMainPorts_0_RamBusDataOut_16,
  DMMainPorts_0_RamBusDataOut_15,
  DMMainPorts_0_RamBusDataOut_14,
  DMMainPorts_0_RamBusDataOut_13,
  DMMainPorts_0_RamBusDataOut_12,
  DMMainPorts_0_RamBusDataOut_11,
  DMMainPorts_0_RamBusDataOut_10,
  DMMainPorts_0_RamBusDataOut_9,
  DMMainPorts_0_RamBusDataOut_8,
  DMMainPorts_0_RamBusDataOut_5,
  DMMainPorts_0_RamBusDataOut_4,
  DMMainPorts_0_RamBusDataOut_2,
  DMMainPorts_0_RamBusDataOut_1,
  DMMainPorts_0_RamBusDataOut_0,
  DMMainPorts_0_RamBusDataOut_m_29,
  DMMainPorts_0_RamBusDataOut_m_27,
  DMMainPorts_0_RamBusDataOut_m_18,
  DMMainPorts_0_RamBusDataOut_m_17,
  DMMainPorts_0_RamBusDataOut_m_16,
  DMMainPorts_0_RamBusDataOut_m_15,
  DMMainPorts_0_RamBusDataOut_m_14,
  DMMainPorts_0_RamBusDataOut_m_13,
  DMMainPorts_0_RamBusDataOut_m_12,
  DMMainPorts_0_RamBusDataOut_m_11,
  DMMainPorts_0_RamBusDataOut_m_10,
  DMMainPorts_0_RamBusDataOut_m_9,
  DMMainPorts_0_RamBusDataOut_m_8,
  DMMainPorts_0_RamBusDataOut_m_5,
  DMMainPorts_0_RamBusDataOut_m_4,
  DMMainPorts_0_RamBusDataOut_m_2,
  DMMainPorts_0_RamBusDataOut_m_1,
  DMMainPorts_0_RamBusDataOut_m_0,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  Uart3FifoReset_i_data_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  DMMainPorts_0_RamBusAck_i_m_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
input DMMainPorts_0_RamBusDataOut_29 ;
input DMMainPorts_0_RamBusDataOut_27 ;
input DMMainPorts_0_RamBusDataOut_18 ;
input DMMainPorts_0_RamBusDataOut_17 ;
input DMMainPorts_0_RamBusDataOut_16 ;
input DMMainPorts_0_RamBusDataOut_15 ;
input DMMainPorts_0_RamBusDataOut_14 ;
input DMMainPorts_0_RamBusDataOut_13 ;
input DMMainPorts_0_RamBusDataOut_12 ;
input DMMainPorts_0_RamBusDataOut_11 ;
input DMMainPorts_0_RamBusDataOut_10 ;
input DMMainPorts_0_RamBusDataOut_9 ;
input DMMainPorts_0_RamBusDataOut_8 ;
input DMMainPorts_0_RamBusDataOut_5 ;
input DMMainPorts_0_RamBusDataOut_4 ;
input DMMainPorts_0_RamBusDataOut_2 ;
input DMMainPorts_0_RamBusDataOut_1 ;
input DMMainPorts_0_RamBusDataOut_0 ;
output DMMainPorts_0_RamBusDataOut_m_29 ;
output DMMainPorts_0_RamBusDataOut_m_27 ;
output DMMainPorts_0_RamBusDataOut_m_18 ;
output DMMainPorts_0_RamBusDataOut_m_17 ;
output DMMainPorts_0_RamBusDataOut_m_16 ;
output DMMainPorts_0_RamBusDataOut_m_15 ;
output DMMainPorts_0_RamBusDataOut_m_14 ;
output DMMainPorts_0_RamBusDataOut_m_13 ;
output DMMainPorts_0_RamBusDataOut_m_12 ;
output DMMainPorts_0_RamBusDataOut_m_11 ;
output DMMainPorts_0_RamBusDataOut_m_10 ;
output DMMainPorts_0_RamBusDataOut_m_9 ;
output DMMainPorts_0_RamBusDataOut_m_8 ;
output DMMainPorts_0_RamBusDataOut_m_5 ;
output DMMainPorts_0_RamBusDataOut_m_4 ;
output DMMainPorts_0_RamBusDataOut_m_2 ;
output DMMainPorts_0_RamBusDataOut_m_1 ;
output DMMainPorts_0_RamBusDataOut_m_0 ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input Uart3FifoReset_i_data_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
output DMMainPorts_0_RamBusAck_i_m_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire DMMainPorts_0_RamBusDataOut_29 ;
wire DMMainPorts_0_RamBusDataOut_27 ;
wire DMMainPorts_0_RamBusDataOut_18 ;
wire DMMainPorts_0_RamBusDataOut_17 ;
wire DMMainPorts_0_RamBusDataOut_16 ;
wire DMMainPorts_0_RamBusDataOut_15 ;
wire DMMainPorts_0_RamBusDataOut_14 ;
wire DMMainPorts_0_RamBusDataOut_13 ;
wire DMMainPorts_0_RamBusDataOut_12 ;
wire DMMainPorts_0_RamBusDataOut_11 ;
wire DMMainPorts_0_RamBusDataOut_10 ;
wire DMMainPorts_0_RamBusDataOut_9 ;
wire DMMainPorts_0_RamBusDataOut_8 ;
wire DMMainPorts_0_RamBusDataOut_5 ;
wire DMMainPorts_0_RamBusDataOut_4 ;
wire DMMainPorts_0_RamBusDataOut_2 ;
wire DMMainPorts_0_RamBusDataOut_1 ;
wire DMMainPorts_0_RamBusDataOut_0 ;
wire DMMainPorts_0_RamBusDataOut_m_29 ;
wire DMMainPorts_0_RamBusDataOut_m_27 ;
wire DMMainPorts_0_RamBusDataOut_m_18 ;
wire DMMainPorts_0_RamBusDataOut_m_17 ;
wire DMMainPorts_0_RamBusDataOut_m_16 ;
wire DMMainPorts_0_RamBusDataOut_m_15 ;
wire DMMainPorts_0_RamBusDataOut_m_14 ;
wire DMMainPorts_0_RamBusDataOut_m_13 ;
wire DMMainPorts_0_RamBusDataOut_m_12 ;
wire DMMainPorts_0_RamBusDataOut_m_11 ;
wire DMMainPorts_0_RamBusDataOut_m_10 ;
wire DMMainPorts_0_RamBusDataOut_m_9 ;
wire DMMainPorts_0_RamBusDataOut_m_8 ;
wire DMMainPorts_0_RamBusDataOut_m_5 ;
wire DMMainPorts_0_RamBusDataOut_m_4 ;
wire DMMainPorts_0_RamBusDataOut_m_2 ;
wire DMMainPorts_0_RamBusDataOut_m_1 ;
wire DMMainPorts_0_RamBusDataOut_m_0 ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3FifoReset_i_data_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @40:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.DMMainPorts_0_RamBusDataOut_m_29(DMMainPorts_0_RamBusDataOut_m_29),
	.DMMainPorts_0_RamBusDataOut_m_27(DMMainPorts_0_RamBusDataOut_m_27),
	.DMMainPorts_0_RamBusDataOut_m_18(DMMainPorts_0_RamBusDataOut_m_18),
	.DMMainPorts_0_RamBusDataOut_m_17(DMMainPorts_0_RamBusDataOut_m_17),
	.DMMainPorts_0_RamBusDataOut_m_16(DMMainPorts_0_RamBusDataOut_m_16),
	.DMMainPorts_0_RamBusDataOut_m_15(DMMainPorts_0_RamBusDataOut_m_15),
	.DMMainPorts_0_RamBusDataOut_m_14(DMMainPorts_0_RamBusDataOut_m_14),
	.DMMainPorts_0_RamBusDataOut_m_13(DMMainPorts_0_RamBusDataOut_m_13),
	.DMMainPorts_0_RamBusDataOut_m_12(DMMainPorts_0_RamBusDataOut_m_12),
	.DMMainPorts_0_RamBusDataOut_m_11(DMMainPorts_0_RamBusDataOut_m_11),
	.DMMainPorts_0_RamBusDataOut_m_10(DMMainPorts_0_RamBusDataOut_m_10),
	.DMMainPorts_0_RamBusDataOut_m_9(DMMainPorts_0_RamBusDataOut_m_9),
	.DMMainPorts_0_RamBusDataOut_m_8(DMMainPorts_0_RamBusDataOut_m_8),
	.DMMainPorts_0_RamBusDataOut_m_5(DMMainPorts_0_RamBusDataOut_m_5),
	.DMMainPorts_0_RamBusDataOut_m_4(DMMainPorts_0_RamBusDataOut_m_4),
	.DMMainPorts_0_RamBusDataOut_m_2(DMMainPorts_0_RamBusDataOut_m_2),
	.DMMainPorts_0_RamBusDataOut_m_1(DMMainPorts_0_RamBusDataOut_m_1),
	.DMMainPorts_0_RamBusDataOut_m_0(DMMainPorts_0_RamBusDataOut_m_0),
	.DMMainPorts_0_RamBusDataOut_29(DMMainPorts_0_RamBusDataOut_29),
	.DMMainPorts_0_RamBusDataOut_27(DMMainPorts_0_RamBusDataOut_27),
	.DMMainPorts_0_RamBusDataOut_18(DMMainPorts_0_RamBusDataOut_18),
	.DMMainPorts_0_RamBusDataOut_17(DMMainPorts_0_RamBusDataOut_17),
	.DMMainPorts_0_RamBusDataOut_16(DMMainPorts_0_RamBusDataOut_16),
	.DMMainPorts_0_RamBusDataOut_15(DMMainPorts_0_RamBusDataOut_15),
	.DMMainPorts_0_RamBusDataOut_14(DMMainPorts_0_RamBusDataOut_14),
	.DMMainPorts_0_RamBusDataOut_13(DMMainPorts_0_RamBusDataOut_13),
	.DMMainPorts_0_RamBusDataOut_12(DMMainPorts_0_RamBusDataOut_12),
	.DMMainPorts_0_RamBusDataOut_11(DMMainPorts_0_RamBusDataOut_11),
	.DMMainPorts_0_RamBusDataOut_10(DMMainPorts_0_RamBusDataOut_10),
	.DMMainPorts_0_RamBusDataOut_9(DMMainPorts_0_RamBusDataOut_9),
	.DMMainPorts_0_RamBusDataOut_8(DMMainPorts_0_RamBusDataOut_8),
	.DMMainPorts_0_RamBusDataOut_5(DMMainPorts_0_RamBusDataOut_5),
	.DMMainPorts_0_RamBusDataOut_4(DMMainPorts_0_RamBusDataOut_4),
	.DMMainPorts_0_RamBusDataOut_2(DMMainPorts_0_RamBusDataOut_2),
	.DMMainPorts_0_RamBusDataOut_1(DMMainPorts_0_RamBusDataOut_1),
	.DMMainPorts_0_RamBusDataOut_0(DMMainPorts_0_RamBusDataOut_0),
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.DMMainPorts_0_RamBusAck_i_m_i_1z(DMMainPorts_0_RamBusAck_i_m_i),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10 (
  DMMainPorts_0_RamBusDataOut_m_29,
  DMMainPorts_0_RamBusDataOut_m_27,
  DMMainPorts_0_RamBusDataOut_m_18,
  DMMainPorts_0_RamBusDataOut_m_17,
  DMMainPorts_0_RamBusDataOut_m_16,
  DMMainPorts_0_RamBusDataOut_m_15,
  DMMainPorts_0_RamBusDataOut_m_14,
  DMMainPorts_0_RamBusDataOut_m_13,
  DMMainPorts_0_RamBusDataOut_m_12,
  DMMainPorts_0_RamBusDataOut_m_11,
  DMMainPorts_0_RamBusDataOut_m_10,
  DMMainPorts_0_RamBusDataOut_m_9,
  DMMainPorts_0_RamBusDataOut_m_8,
  DMMainPorts_0_RamBusDataOut_m_5,
  DMMainPorts_0_RamBusDataOut_m_4,
  DMMainPorts_0_RamBusDataOut_m_2,
  DMMainPorts_0_RamBusDataOut_m_1,
  DMMainPorts_0_RamBusDataOut_m_0,
  DMMainPorts_0_RamBusDataOut_29,
  DMMainPorts_0_RamBusDataOut_27,
  DMMainPorts_0_RamBusDataOut_18,
  DMMainPorts_0_RamBusDataOut_17,
  DMMainPorts_0_RamBusDataOut_16,
  DMMainPorts_0_RamBusDataOut_15,
  DMMainPorts_0_RamBusDataOut_14,
  DMMainPorts_0_RamBusDataOut_13,
  DMMainPorts_0_RamBusDataOut_12,
  DMMainPorts_0_RamBusDataOut_11,
  DMMainPorts_0_RamBusDataOut_10,
  DMMainPorts_0_RamBusDataOut_9,
  DMMainPorts_0_RamBusDataOut_8,
  DMMainPorts_0_RamBusDataOut_5,
  DMMainPorts_0_RamBusDataOut_4,
  DMMainPorts_0_RamBusDataOut_2,
  DMMainPorts_0_RamBusDataOut_1,
  DMMainPorts_0_RamBusDataOut_0,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  DMMainPorts_0_RamBusAck_i_m_i,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd3_i,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output DMMainPorts_0_RamBusDataOut_m_29 ;
output DMMainPorts_0_RamBusDataOut_m_27 ;
output DMMainPorts_0_RamBusDataOut_m_18 ;
output DMMainPorts_0_RamBusDataOut_m_17 ;
output DMMainPorts_0_RamBusDataOut_m_16 ;
output DMMainPorts_0_RamBusDataOut_m_15 ;
output DMMainPorts_0_RamBusDataOut_m_14 ;
output DMMainPorts_0_RamBusDataOut_m_13 ;
output DMMainPorts_0_RamBusDataOut_m_12 ;
output DMMainPorts_0_RamBusDataOut_m_11 ;
output DMMainPorts_0_RamBusDataOut_m_10 ;
output DMMainPorts_0_RamBusDataOut_m_9 ;
output DMMainPorts_0_RamBusDataOut_m_8 ;
output DMMainPorts_0_RamBusDataOut_m_5 ;
output DMMainPorts_0_RamBusDataOut_m_4 ;
output DMMainPorts_0_RamBusDataOut_m_2 ;
output DMMainPorts_0_RamBusDataOut_m_1 ;
output DMMainPorts_0_RamBusDataOut_m_0 ;
input DMMainPorts_0_RamBusDataOut_29 ;
input DMMainPorts_0_RamBusDataOut_27 ;
input DMMainPorts_0_RamBusDataOut_18 ;
input DMMainPorts_0_RamBusDataOut_17 ;
input DMMainPorts_0_RamBusDataOut_16 ;
input DMMainPorts_0_RamBusDataOut_15 ;
input DMMainPorts_0_RamBusDataOut_14 ;
input DMMainPorts_0_RamBusDataOut_13 ;
input DMMainPorts_0_RamBusDataOut_12 ;
input DMMainPorts_0_RamBusDataOut_11 ;
input DMMainPorts_0_RamBusDataOut_10 ;
input DMMainPorts_0_RamBusDataOut_9 ;
input DMMainPorts_0_RamBusDataOut_8 ;
input DMMainPorts_0_RamBusDataOut_5 ;
input DMMainPorts_0_RamBusDataOut_4 ;
input DMMainPorts_0_RamBusDataOut_2 ;
input DMMainPorts_0_RamBusDataOut_1 ;
input DMMainPorts_0_RamBusDataOut_0 ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
output DMMainPorts_0_RamBusAck_i_m_i ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd3_i ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire DMMainPorts_0_RamBusDataOut_m_29 ;
wire DMMainPorts_0_RamBusDataOut_m_27 ;
wire DMMainPorts_0_RamBusDataOut_m_18 ;
wire DMMainPorts_0_RamBusDataOut_m_17 ;
wire DMMainPorts_0_RamBusDataOut_m_16 ;
wire DMMainPorts_0_RamBusDataOut_m_15 ;
wire DMMainPorts_0_RamBusDataOut_m_14 ;
wire DMMainPorts_0_RamBusDataOut_m_13 ;
wire DMMainPorts_0_RamBusDataOut_m_12 ;
wire DMMainPorts_0_RamBusDataOut_m_11 ;
wire DMMainPorts_0_RamBusDataOut_m_10 ;
wire DMMainPorts_0_RamBusDataOut_m_9 ;
wire DMMainPorts_0_RamBusDataOut_m_8 ;
wire DMMainPorts_0_RamBusDataOut_m_5 ;
wire DMMainPorts_0_RamBusDataOut_m_4 ;
wire DMMainPorts_0_RamBusDataOut_m_2 ;
wire DMMainPorts_0_RamBusDataOut_m_1 ;
wire DMMainPorts_0_RamBusDataOut_m_0 ;
wire DMMainPorts_0_RamBusDataOut_29 ;
wire DMMainPorts_0_RamBusDataOut_27 ;
wire DMMainPorts_0_RamBusDataOut_18 ;
wire DMMainPorts_0_RamBusDataOut_17 ;
wire DMMainPorts_0_RamBusDataOut_16 ;
wire DMMainPorts_0_RamBusDataOut_15 ;
wire DMMainPorts_0_RamBusDataOut_14 ;
wire DMMainPorts_0_RamBusDataOut_13 ;
wire DMMainPorts_0_RamBusDataOut_12 ;
wire DMMainPorts_0_RamBusDataOut_11 ;
wire DMMainPorts_0_RamBusDataOut_10 ;
wire DMMainPorts_0_RamBusDataOut_9 ;
wire DMMainPorts_0_RamBusDataOut_8 ;
wire DMMainPorts_0_RamBusDataOut_5 ;
wire DMMainPorts_0_RamBusDataOut_4 ;
wire DMMainPorts_0_RamBusDataOut_2 ;
wire DMMainPorts_0_RamBusDataOut_1 ;
wire DMMainPorts_0_RamBusDataOut_0 ;
wire ReadUart3 ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd3_i ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @41:133
  UartRxExtClk Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3),
	.Rxd3_i(Rxd3_i)
);
// @41:147
  IBufP2Ports_2 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.DMMainPorts_0_RamBusDataOut_29(DMMainPorts_0_RamBusDataOut_29),
	.DMMainPorts_0_RamBusDataOut_27(DMMainPorts_0_RamBusDataOut_27),
	.DMMainPorts_0_RamBusDataOut_18(DMMainPorts_0_RamBusDataOut_18),
	.DMMainPorts_0_RamBusDataOut_17(DMMainPorts_0_RamBusDataOut_17),
	.DMMainPorts_0_RamBusDataOut_16(DMMainPorts_0_RamBusDataOut_16),
	.DMMainPorts_0_RamBusDataOut_15(DMMainPorts_0_RamBusDataOut_15),
	.DMMainPorts_0_RamBusDataOut_14(DMMainPorts_0_RamBusDataOut_14),
	.DMMainPorts_0_RamBusDataOut_13(DMMainPorts_0_RamBusDataOut_13),
	.DMMainPorts_0_RamBusDataOut_12(DMMainPorts_0_RamBusDataOut_12),
	.DMMainPorts_0_RamBusDataOut_11(DMMainPorts_0_RamBusDataOut_11),
	.DMMainPorts_0_RamBusDataOut_10(DMMainPorts_0_RamBusDataOut_10),
	.DMMainPorts_0_RamBusDataOut_9(DMMainPorts_0_RamBusDataOut_9),
	.DMMainPorts_0_RamBusDataOut_8(DMMainPorts_0_RamBusDataOut_8),
	.DMMainPorts_0_RamBusDataOut_5(DMMainPorts_0_RamBusDataOut_5),
	.DMMainPorts_0_RamBusDataOut_4(DMMainPorts_0_RamBusDataOut_4),
	.DMMainPorts_0_RamBusDataOut_2(DMMainPorts_0_RamBusDataOut_2),
	.DMMainPorts_0_RamBusDataOut_1(DMMainPorts_0_RamBusDataOut_1),
	.DMMainPorts_0_RamBusDataOut_0(DMMainPorts_0_RamBusDataOut_0),
	.DMMainPorts_0_RamBusDataOut_m_29(DMMainPorts_0_RamBusDataOut_m_29),
	.DMMainPorts_0_RamBusDataOut_m_27(DMMainPorts_0_RamBusDataOut_m_27),
	.DMMainPorts_0_RamBusDataOut_m_18(DMMainPorts_0_RamBusDataOut_m_18),
	.DMMainPorts_0_RamBusDataOut_m_17(DMMainPorts_0_RamBusDataOut_m_17),
	.DMMainPorts_0_RamBusDataOut_m_16(DMMainPorts_0_RamBusDataOut_m_16),
	.DMMainPorts_0_RamBusDataOut_m_15(DMMainPorts_0_RamBusDataOut_m_15),
	.DMMainPorts_0_RamBusDataOut_m_14(DMMainPorts_0_RamBusDataOut_m_14),
	.DMMainPorts_0_RamBusDataOut_m_13(DMMainPorts_0_RamBusDataOut_m_13),
	.DMMainPorts_0_RamBusDataOut_m_12(DMMainPorts_0_RamBusDataOut_m_12),
	.DMMainPorts_0_RamBusDataOut_m_11(DMMainPorts_0_RamBusDataOut_m_11),
	.DMMainPorts_0_RamBusDataOut_m_10(DMMainPorts_0_RamBusDataOut_m_10),
	.DMMainPorts_0_RamBusDataOut_m_9(DMMainPorts_0_RamBusDataOut_m_9),
	.DMMainPorts_0_RamBusDataOut_m_8(DMMainPorts_0_RamBusDataOut_m_8),
	.DMMainPorts_0_RamBusDataOut_m_5(DMMainPorts_0_RamBusDataOut_m_5),
	.DMMainPorts_0_RamBusDataOut_m_4(DMMainPorts_0_RamBusDataOut_m_4),
	.DMMainPorts_0_RamBusDataOut_m_2(DMMainPorts_0_RamBusDataOut_m_2),
	.DMMainPorts_0_RamBusDataOut_m_1(DMMainPorts_0_RamBusDataOut_m_1),
	.DMMainPorts_0_RamBusDataOut_m_0(DMMainPorts_0_RamBusDataOut_m_0),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.DMMainPorts_0_RamBusAck_i_m_i(DMMainPorts_0_RamBusAck_i_m_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  Tx3_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output Tx3_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire Tx3_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @33:59
  SLE TxD (
	.Q(Tx3_c),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @33:97
  CFG4 txd20_RNIQGEE1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIQGEE1.INIT=16'hC400;
// @33:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @33:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @33:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @33:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @33:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @33:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @33:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @33:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @33:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @33:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @33:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @33:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @33:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx */

module IBufP2Ports_3 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @29:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_10_1 (
  Uart3TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] Uart3TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIL3DL1_Y;
wire [1:1] counter_r_RNIIRFK2_Y;
wire [2:2] counter_r_RNIGKIJ3_Y;
wire [3:3] counter_r_RNIFELI4_Y;
wire [4:4] counter_r_RNIF9OH5_Y;
wire [5:5] counter_r_RNIG5RG6_Y;
wire [6:6] counter_r_RNII2UF7_Y;
wire [7:7] counter_r_RNIL01F8_Y;
wire [8:8] counter_r_RNIPV3E9_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUV6DA_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire do_write_Z ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIPCAM_S ;
wire empty_r_RNIPCAM_Y ;
wire raddr_r_s_79_FCO ;
wire raddr_r_s_79_S ;
wire raddr_r_s_79_Y ;
wire waddr_r_s_80_FCO ;
wire waddr_r_s_80_S ;
wire waddr_r_s_80_Y ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_8 ;
wire N_82 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(do_write_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:59
  ARI1 empty_r_RNIPCAM (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIPCAM_S),
	.Y(empty_r_RNIPCAM_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIPCAM.INIT=20'h4DD00;
// @32:59
  ARI1 \counter_r_RNIL3DL1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIL3DL1_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIL3DL1[0] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIIRFK2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIRFK2_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIRFK2[1] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIGKIJ3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIGKIJ3_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIGKIJ3[2] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIFELI4[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIFELI4_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIFELI4[3] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIF9OH5[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIF9OH5_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIF9OH5[4] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIG5RG6[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIG5RG6_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIG5RG6[5] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNII2UF7[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNII2UF7_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNII2UF7[6] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIL01F8[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIL01F8_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIL01F8[7] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNIPV3E9[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIPV3E9_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIPV3E9[8] .INIT=20'h5DD22;
// @32:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @32:59
  ARI1 \counter_r_RNIUV6DA[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUV6DA_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUV6DA[9] .INIT=20'h5DD22;
// @32:68
  ARI1 raddr_r_s_79 (
	.FCO(raddr_r_s_79_FCO),
	.S(raddr_r_s_79_S),
	.Y(raddr_r_s_79_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_79.INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_79_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @32:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @32:68
  ARI1 waddr_r_s_80 (
	.FCO(waddr_r_s_80_FCO),
	.S(waddr_r_s_80_S),
	.Y(waddr_r_s_80_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_80.INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_80_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @32:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @32:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart3TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIL7RU[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNIL7RU[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIK6RU[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIK6RU[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIJ5RU[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIJ5RU[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNII4RU[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNII4RU[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIH3RU[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNIH3RU[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIG2RU[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNIG2RU[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIF1RU[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNIF1RU[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIE0RU[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNIE0RU[0] .INIT=8'hD8;
// @32:68
  CFG3 full_r_RNIRRE11 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(empty_r_RNIPCAM_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIRRE11.INIT=8'h2D;
// @32:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @32:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @32:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @32:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[3]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @32:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @32:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(un16_counter_r_0_a2_7),
	.C(empty_r_RNIPCAM_Y),
	.D(do_write_Z),
	.Y(N_82)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @32:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIPCAM_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @32:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_5),
	.B(un16_counter_r_0_a2_0_7),
	.C(un16_counter_r_0_a2_0_6),
	.D(N_82),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1 */

module gated_fifo_8_10_1 (
  OutgoingTxByte,
  Uart3TxFifoData,
  DMMainPorts_0_RamBusDataOut_m_0,
  DMMainPorts_0_RamBusDataOut_m_1,
  DMMainPorts_0_RamBusDataOut_m_2,
  DMMainPorts_0_RamBusDataOut_m_3,
  DMMainPorts_0_RamBusDataOut_m_4,
  DMMainPorts_0_RamBusDataOut_m_5,
  DMMainPorts_0_RamBusDataOut_m_6,
  DMMainPorts_0_RamBusDataOut_m_7,
  DMMainPorts_0_RamBusDataOut_m_11,
  DMMainPorts_0_RamBusDataOut_m_12,
  DMMainPorts_0_RamBusDataOut_0,
  DMMainPorts_0_RamBusDataOut_1,
  DMMainPorts_0_RamBusDataOut_2,
  DMMainPorts_0_RamBusDataOut_3,
  DMMainPorts_0_RamBusDataOut_4,
  DMMainPorts_0_RamBusDataOut_5,
  DMMainPorts_0_RamBusDataOut_6,
  DMMainPorts_0_RamBusDataOut_7,
  DMMainPorts_0_RamBusDataOut_11,
  DMMainPorts_0_RamBusDataOut_12,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart3TxFifoData ;
output DMMainPorts_0_RamBusDataOut_m_0 ;
output DMMainPorts_0_RamBusDataOut_m_1 ;
output DMMainPorts_0_RamBusDataOut_m_2 ;
output DMMainPorts_0_RamBusDataOut_m_3 ;
output DMMainPorts_0_RamBusDataOut_m_4 ;
output DMMainPorts_0_RamBusDataOut_m_5 ;
output DMMainPorts_0_RamBusDataOut_m_6 ;
output DMMainPorts_0_RamBusDataOut_m_7 ;
output DMMainPorts_0_RamBusDataOut_m_11 ;
output DMMainPorts_0_RamBusDataOut_m_12 ;
input DMMainPorts_0_RamBusDataOut_0 ;
input DMMainPorts_0_RamBusDataOut_1 ;
input DMMainPorts_0_RamBusDataOut_2 ;
input DMMainPorts_0_RamBusDataOut_3 ;
input DMMainPorts_0_RamBusDataOut_4 ;
input DMMainPorts_0_RamBusDataOut_5 ;
input DMMainPorts_0_RamBusDataOut_6 ;
input DMMainPorts_0_RamBusDataOut_7 ;
input DMMainPorts_0_RamBusDataOut_11 ;
input DMMainPorts_0_RamBusDataOut_12 ;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire DMMainPorts_0_RamBusDataOut_m_0 ;
wire DMMainPorts_0_RamBusDataOut_m_1 ;
wire DMMainPorts_0_RamBusDataOut_m_2 ;
wire DMMainPorts_0_RamBusDataOut_m_3 ;
wire DMMainPorts_0_RamBusDataOut_m_4 ;
wire DMMainPorts_0_RamBusDataOut_m_5 ;
wire DMMainPorts_0_RamBusDataOut_m_6 ;
wire DMMainPorts_0_RamBusDataOut_m_7 ;
wire DMMainPorts_0_RamBusDataOut_m_11 ;
wire DMMainPorts_0_RamBusDataOut_m_12 ;
wire DMMainPorts_0_RamBusDataOut_0 ;
wire DMMainPorts_0_RamBusDataOut_1 ;
wire DMMainPorts_0_RamBusDataOut_2 ;
wire DMMainPorts_0_RamBusDataOut_3 ;
wire DMMainPorts_0_RamBusDataOut_4 ;
wire DMMainPorts_0_RamBusDataOut_5 ;
wire DMMainPorts_0_RamBusDataOut_6 ;
wire DMMainPorts_0_RamBusDataOut_7 ;
wire DMMainPorts_0_RamBusDataOut_11 ;
wire DMMainPorts_0_RamBusDataOut_12 ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @40:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[19]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_0),
	.Y(DMMainPorts_0_RamBusDataOut_m_0)
);
defparam \DMMainPorts_0_RamBusDataOut_m[19] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[20]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_1),
	.Y(DMMainPorts_0_RamBusDataOut_m_1)
);
defparam \DMMainPorts_0_RamBusDataOut_m[20] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[21]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_2),
	.Y(DMMainPorts_0_RamBusDataOut_m_2)
);
defparam \DMMainPorts_0_RamBusDataOut_m[21] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[22]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_3),
	.Y(DMMainPorts_0_RamBusDataOut_m_3)
);
defparam \DMMainPorts_0_RamBusDataOut_m[22] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[23]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_4),
	.Y(DMMainPorts_0_RamBusDataOut_m_4)
);
defparam \DMMainPorts_0_RamBusDataOut_m[23] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[24]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_5),
	.Y(DMMainPorts_0_RamBusDataOut_m_5)
);
defparam \DMMainPorts_0_RamBusDataOut_m[24] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[25]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_6),
	.Y(DMMainPorts_0_RamBusDataOut_m_6)
);
defparam \DMMainPorts_0_RamBusDataOut_m[25] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[26]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_7),
	.Y(DMMainPorts_0_RamBusDataOut_m_7)
);
defparam \DMMainPorts_0_RamBusDataOut_m[26] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[30]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_11),
	.Y(DMMainPorts_0_RamBusDataOut_m_11)
);
defparam \DMMainPorts_0_RamBusDataOut_m[30] .INIT=4'h8;
// @14:89
  CFG2 \DMMainPorts_0_RamBusDataOut_m[31]  (
	.A(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_0_RamBusDataOut_12),
	.Y(DMMainPorts_0_RamBusDataOut_m_12)
);
defparam \DMMainPorts_0_RamBusDataOut_m[31] .INIT=4'h8;
// @40:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @40:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @40:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1 fifo_i (
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1 */

module UartTxFifoExtClk_10 (
  DMMainPorts_0_RamBusDataOut_0,
  DMMainPorts_0_RamBusDataOut_1,
  DMMainPorts_0_RamBusDataOut_2,
  DMMainPorts_0_RamBusDataOut_3,
  DMMainPorts_0_RamBusDataOut_4,
  DMMainPorts_0_RamBusDataOut_5,
  DMMainPorts_0_RamBusDataOut_6,
  DMMainPorts_0_RamBusDataOut_7,
  DMMainPorts_0_RamBusDataOut_11,
  DMMainPorts_0_RamBusDataOut_12,
  DMMainPorts_0_RamBusDataOut_m_0,
  DMMainPorts_0_RamBusDataOut_m_1,
  DMMainPorts_0_RamBusDataOut_m_2,
  DMMainPorts_0_RamBusDataOut_m_3,
  DMMainPorts_0_RamBusDataOut_m_4,
  DMMainPorts_0_RamBusDataOut_m_5,
  DMMainPorts_0_RamBusDataOut_m_6,
  DMMainPorts_0_RamBusDataOut_m_7,
  DMMainPorts_0_RamBusDataOut_m_11,
  DMMainPorts_0_RamBusDataOut_m_12,
  Uart3TxFifoData,
  WriteUart3,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  Uart3TxFifoFull,
  Tx3_c,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input DMMainPorts_0_RamBusDataOut_0 ;
input DMMainPorts_0_RamBusDataOut_1 ;
input DMMainPorts_0_RamBusDataOut_2 ;
input DMMainPorts_0_RamBusDataOut_3 ;
input DMMainPorts_0_RamBusDataOut_4 ;
input DMMainPorts_0_RamBusDataOut_5 ;
input DMMainPorts_0_RamBusDataOut_6 ;
input DMMainPorts_0_RamBusDataOut_7 ;
input DMMainPorts_0_RamBusDataOut_11 ;
input DMMainPorts_0_RamBusDataOut_12 ;
output DMMainPorts_0_RamBusDataOut_m_0 ;
output DMMainPorts_0_RamBusDataOut_m_1 ;
output DMMainPorts_0_RamBusDataOut_m_2 ;
output DMMainPorts_0_RamBusDataOut_m_3 ;
output DMMainPorts_0_RamBusDataOut_m_4 ;
output DMMainPorts_0_RamBusDataOut_m_5 ;
output DMMainPorts_0_RamBusDataOut_m_6 ;
output DMMainPorts_0_RamBusDataOut_m_7 ;
output DMMainPorts_0_RamBusDataOut_m_11 ;
output DMMainPorts_0_RamBusDataOut_m_12 ;
input [7:0] Uart3TxFifoData ;
input WriteUart3 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
output Uart3TxFifoFull ;
output Tx3_c ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire DMMainPorts_0_RamBusDataOut_0 ;
wire DMMainPorts_0_RamBusDataOut_1 ;
wire DMMainPorts_0_RamBusDataOut_2 ;
wire DMMainPorts_0_RamBusDataOut_3 ;
wire DMMainPorts_0_RamBusDataOut_4 ;
wire DMMainPorts_0_RamBusDataOut_5 ;
wire DMMainPorts_0_RamBusDataOut_6 ;
wire DMMainPorts_0_RamBusDataOut_7 ;
wire DMMainPorts_0_RamBusDataOut_11 ;
wire DMMainPorts_0_RamBusDataOut_12 ;
wire DMMainPorts_0_RamBusDataOut_m_0 ;
wire DMMainPorts_0_RamBusDataOut_m_1 ;
wire DMMainPorts_0_RamBusDataOut_m_2 ;
wire DMMainPorts_0_RamBusDataOut_m_3 ;
wire DMMainPorts_0_RamBusDataOut_m_4 ;
wire DMMainPorts_0_RamBusDataOut_m_5 ;
wire DMMainPorts_0_RamBusDataOut_m_6 ;
wire DMMainPorts_0_RamBusDataOut_m_7 ;
wire DMMainPorts_0_RamBusDataOut_m_11 ;
wire DMMainPorts_0_RamBusDataOut_m_12 ;
wire WriteUart3 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire Uart3TxFifoFull ;
wire Tx3_c ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_90 ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire un1_readstrobe12_i_0_Z ;
wire ReadStrobe_Z ;
wire N_70_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @42:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_90),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_90),
	.EN(un1_readstrobe12_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_70_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_Z)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @42:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @42:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @42:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_90)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @42:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_70_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @42:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @42:170
  UartTx UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Tx3_c(Tx3_c)
);
// @42:182
  IBufP2Ports_3 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.DMMainPorts_0_RamBusDataOut_m_0(DMMainPorts_0_RamBusDataOut_m_0),
	.DMMainPorts_0_RamBusDataOut_m_1(DMMainPorts_0_RamBusDataOut_m_1),
	.DMMainPorts_0_RamBusDataOut_m_2(DMMainPorts_0_RamBusDataOut_m_2),
	.DMMainPorts_0_RamBusDataOut_m_3(DMMainPorts_0_RamBusDataOut_m_3),
	.DMMainPorts_0_RamBusDataOut_m_4(DMMainPorts_0_RamBusDataOut_m_4),
	.DMMainPorts_0_RamBusDataOut_m_5(DMMainPorts_0_RamBusDataOut_m_5),
	.DMMainPorts_0_RamBusDataOut_m_6(DMMainPorts_0_RamBusDataOut_m_6),
	.DMMainPorts_0_RamBusDataOut_m_7(DMMainPorts_0_RamBusDataOut_m_7),
	.DMMainPorts_0_RamBusDataOut_m_11(DMMainPorts_0_RamBusDataOut_m_11),
	.DMMainPorts_0_RamBusDataOut_m_12(DMMainPorts_0_RamBusDataOut_m_12),
	.DMMainPorts_0_RamBusDataOut_0(DMMainPorts_0_RamBusDataOut_0),
	.DMMainPorts_0_RamBusDataOut_1(DMMainPorts_0_RamBusDataOut_1),
	.DMMainPorts_0_RamBusDataOut_2(DMMainPorts_0_RamBusDataOut_2),
	.DMMainPorts_0_RamBusDataOut_3(DMMainPorts_0_RamBusDataOut_3),
	.DMMainPorts_0_RamBusDataOut_4(DMMainPorts_0_RamBusDataOut_4),
	.DMMainPorts_0_RamBusDataOut_5(DMMainPorts_0_RamBusDataOut_5),
	.DMMainPorts_0_RamBusDataOut_6(DMMainPorts_0_RamBusDataOut_6),
	.DMMainPorts_0_RamBusDataOut_7(DMMainPorts_0_RamBusDataOut_7),
	.DMMainPorts_0_RamBusDataOut_11(DMMainPorts_0_RamBusDataOut_11),
	.DMMainPorts_0_RamBusDataOut_12(DMMainPorts_0_RamBusDataOut_12),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10 */

module DMMainPorts (
  DMMainPorts_0_RamBusDataOut_m,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31,
  AMBA_SLAVE_0_PADDRS_net_0,
  TP_c,
  Tx3_c,
  DMMainPorts_0_RamBusAck_i_m_i,
  RX3_c,
  Oe3_c,
  N_15_i,
  N_17_i,
  N_44_i,
  N_45_i,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES,
  Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_0_RamBusDataOut_m ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
input [13:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [1:0] TP_c ;
output Tx3_c ;
output DMMainPorts_0_RamBusAck_i_m_i ;
input RX3_c ;
output Oe3_c ;
output N_15_i ;
output N_17_i ;
output N_44_i ;
output N_45_i ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
input Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31 ;
wire Tx3_c ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire RX3_c ;
wire Oe3_c ;
wire N_15_i ;
wire N_17_i ;
wire N_44_i ;
wire N_45_i ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire [1:0] DacWriteNextState_Z;
wire [0:0] DacWriteNextState_i;
wire [0:0] DacWriteNextState_ns_i;
wire [0:0] DacWriteNextState_ns;
wire [13:0] RamAddress;
wire [5:2] Address;
wire [31:0] RamDataIn;
wire [7:0] Uart3RxFifoData;
wire [9:0] Uart3RxFifoCount;
wire [7:0] Uart3TxFifoData;
wire [31:0] DMMainPorts_0_RamBusDataOut;
wire [7:0] Uart3ClkDivider;
wire VCC ;
wire shot_i_arst_i ;
wire GND ;
wire MasterReset_i ;
wire un11_registerspacewritereq ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire WriteReq ;
wire ReadReq ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire shot_i ;
wire N_676 ;
wire N_677 ;
wire N_678 ;
wire N_679 ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire WriteUart3 ;
wire ReadUart3 ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Uart3FifoReset_i_arst_i ;
wire Uart3FifoReset_i_data_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire Rxd3_i ;
  CFG1 \StateOut_RNO[0]  (
	.A(DacWriteNextState_Z[0]),
	.Y(DacWriteNextState_i[0])
);
defparam \StateOut_RNO[0] .INIT=2'h1;
// @45:925
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:925
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:925
  SLE \StateOut[1]  (
	.Q(TP_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:925
  SLE \StateOut[0]  (
	.Q(TP_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_i[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:925
  CFG2 \DacWriteNextState_ns_0_a2_i[0]  (
	.A(DacWriteNextState_Z[0]),
	.B(DacWriteNextState_Z[1]),
	.Y(DacWriteNextState_ns_i[0])
);
defparam \DacWriteNextState_ns_0_a2_i[0] .INIT=4'hE;
// @45:925
  CFG2 \DacWriteNextState_ns_0_a2[0]  (
	.A(DacWriteNextState_Z[0]),
	.B(DacWriteNextState_Z[1]),
	.Y(DacWriteNextState_ns[0])
);
defparam \DacWriteNextState_ns_0_a2[0] .INIT=4'h1;
// @45:551
  CFG4 un11_registerspacewritereqlto13 (
	.A(RamAddress[13]),
	.B(RamAddress[12]),
	.C(RamAddress[11]),
	.D(RamAddress[10]),
	.Y(un11_registerspacewritereq)
);
defparam un11_registerspacewritereqlto13.INIT=16'h0001;
// @45:551
  CFG3 un3_registerspacewritereq_0_a2 (
	.A(RamBusCE_i),
	.B(un11_registerspacewritereq),
	.C(RamBusWrnRd_i),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq_0_a2.INIT=8'h80;
// @45:553
  CFG3 un3_registerspacereadreq_0_a2 (
	.A(RamBusCE_i),
	.B(un11_registerspacewritereq),
	.C(RamBusWrnRd_i),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq_0_a2.INIT=8'h08;
// @45:506
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:524
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:525
  IBufP2Ports_1 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports \GenRamAddrBus.7.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.RamAddress_0(RamAddress[7]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_0 \GenRamAddrBus.13.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.RamAddress_0(RamAddress[13]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_1 \GenRamAddrBus.9.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.RamAddress_0(RamAddress[9]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_2 \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.RamAddress_0(RamAddress[0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_3 \GenRamAddrBus.8.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.RamAddress_0(RamAddress[8]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_4 \GenRamAddrBus.12.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.RamAddress_0(RamAddress[12]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_5 \GenRamAddrBus.11.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[11]),
	.RamAddress_0(RamAddress[11]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_6 \GenRamAddrBus.5.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.Address_0(Address[5]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_7 \GenRamAddrBus.1.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.RamAddress_0(RamAddress[1]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_8 \GenRamAddrBus.6.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.RamAddress_0(RamAddress[6]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_9 \GenRamAddrBus.2.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.Address_0(Address[2]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_10 \GenRamAddrBus.3.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.Address_0(Address[3]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_11 \GenRamAddrBus.10.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[10]),
	.RamAddress_0(RamAddress[10]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:529
  IBufP1Ports_12 \GenRamAddrBus.4.IBUF_RamAddr_i  (
	.AMBA_SLAVE_0_PADDRS_net_0_0(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.Address_0(Address[4]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_13 \GenRamDataBus.0.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0),
	.RamDataIn_0(RamDataIn[0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_14 \GenRamDataBus.7.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7),
	.RamDataIn_0(RamDataIn[7]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_15 \GenRamDataBus.1.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1),
	.RamDataIn_0(RamDataIn[1]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_16 \GenRamDataBus.4.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4),
	.RamDataIn_0(RamDataIn[4]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_17 \GenRamDataBus.5.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5),
	.RamDataIn_0(RamDataIn[5]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_18 \GenRamDataBus.6.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6),
	.RamDataIn_0(RamDataIn[6]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_19 \GenRamDataBus.20.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20),
	.RamDataIn_0(RamDataIn[20]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_21 \GenRamDataBus.24.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_22 \GenRamDataBus.25.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_23 \GenRamDataBus.19.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19),
	.RamDataIn_0(RamDataIn[19]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_24 \GenRamDataBus.26.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_25 \GenRamDataBus.27.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27),
	.RamDataIn_0(RamDataIn[27]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_26 \GenRamDataBus.28.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28),
	.RamDataIn_0(RamDataIn[28]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_27 \GenRamDataBus.29.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29),
	.RamDataIn_0(RamDataIn[29]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_28 \GenRamDataBus.30.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30),
	.RamDataIn_0(RamDataIn[30]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_29 \GenRamDataBus.2.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2),
	.RamDataIn_0(RamDataIn[2]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_30 \GenRamDataBus.3.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3),
	.RamDataIn_0(RamDataIn[3]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:539
  IBufP1Ports_31 \GenRamDataBus.31.IBUF_RamData_i  (
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31),
	.RamDataIn_0(RamDataIn[31]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:559
  RegisterSpacePorts_14 RegisterSpace (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_7(RamAddress[7]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_10(RamAddress[10]),
	.Address(Address[5:2]),
	.RamDataIn_31(RamDataIn[31]),
	.RamDataIn_30(RamDataIn[30]),
	.RamDataIn_29(RamDataIn[29]),
	.RamDataIn_28(RamDataIn[28]),
	.RamDataIn_27(RamDataIn[27]),
	.RamDataIn_26(RamDataIn[26]),
	.RamDataIn_25(RamDataIn[25]),
	.RamDataIn_24(RamDataIn[24]),
	.RamDataIn_19(RamDataIn[19]),
	.RamDataIn_20(RamDataIn[20]),
	.RamDataIn_1(RamDataIn[1]),
	.RamDataIn_0(RamDataIn[0]),
	.RamDataIn_7(RamDataIn[7]),
	.RamDataIn_6(RamDataIn[6]),
	.RamDataIn_5(RamDataIn[5]),
	.RamDataIn_4(RamDataIn[4]),
	.RamDataIn_3(RamDataIn[3]),
	.RamDataIn_2(RamDataIn[2]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.DMMainPorts_0_RamBusDataOut({DMMainPorts_0_RamBusDataOut[31:29], N_679, DMMainPorts_0_RamBusDataOut[27:8], N_678, N_677, DMMainPorts_0_RamBusDataOut[5:4], N_676, DMMainPorts_0_RamBusDataOut[2:0]}),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.N_45_i(N_45_i),
	.N_44_i(N_44_i),
	.N_17_i(N_17_i),
	.N_15_i(N_15_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.shot_i(shot_i),
	.Oe3_c(Oe3_c),
	.WriteUart3_1z(WriteUart3),
	.ReadUart3_1z(ReadUart3),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MasterReset_i(MasterReset_i),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @45:641
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @45:654
  ClockDividerPorts_work_dmmainports_dmmain_0layer1 Uart3TxBitClockDiv (
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk3(UartTxClk3)
);
// @45:667
  IBufP3Ports IBufRxd3 (
	.Rxd3_i(Rxd3_i),
	.RX3_c(RX3_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @45:671
  UartRxFifoExtClk_10 RS433_Rx3 (
	.DMMainPorts_0_RamBusDataOut_m_29(DMMainPorts_0_RamBusDataOut_m[29]),
	.DMMainPorts_0_RamBusDataOut_m_27(DMMainPorts_0_RamBusDataOut_m[27]),
	.DMMainPorts_0_RamBusDataOut_m_18(DMMainPorts_0_RamBusDataOut_m[18]),
	.DMMainPorts_0_RamBusDataOut_m_17(DMMainPorts_0_RamBusDataOut_m[17]),
	.DMMainPorts_0_RamBusDataOut_m_16(DMMainPorts_0_RamBusDataOut_m[16]),
	.DMMainPorts_0_RamBusDataOut_m_15(DMMainPorts_0_RamBusDataOut_m[15]),
	.DMMainPorts_0_RamBusDataOut_m_14(DMMainPorts_0_RamBusDataOut_m[14]),
	.DMMainPorts_0_RamBusDataOut_m_13(DMMainPorts_0_RamBusDataOut_m[13]),
	.DMMainPorts_0_RamBusDataOut_m_12(DMMainPorts_0_RamBusDataOut_m[12]),
	.DMMainPorts_0_RamBusDataOut_m_11(DMMainPorts_0_RamBusDataOut_m[11]),
	.DMMainPorts_0_RamBusDataOut_m_10(DMMainPorts_0_RamBusDataOut_m[10]),
	.DMMainPorts_0_RamBusDataOut_m_9(DMMainPorts_0_RamBusDataOut_m[9]),
	.DMMainPorts_0_RamBusDataOut_m_8(DMMainPorts_0_RamBusDataOut_m[8]),
	.DMMainPorts_0_RamBusDataOut_m_5(DMMainPorts_0_RamBusDataOut_m[5]),
	.DMMainPorts_0_RamBusDataOut_m_4(DMMainPorts_0_RamBusDataOut_m[4]),
	.DMMainPorts_0_RamBusDataOut_m_2(DMMainPorts_0_RamBusDataOut_m[2]),
	.DMMainPorts_0_RamBusDataOut_m_1(DMMainPorts_0_RamBusDataOut_m[1]),
	.DMMainPorts_0_RamBusDataOut_m_0(DMMainPorts_0_RamBusDataOut_m[0]),
	.DMMainPorts_0_RamBusDataOut_29(DMMainPorts_0_RamBusDataOut[29]),
	.DMMainPorts_0_RamBusDataOut_27(DMMainPorts_0_RamBusDataOut[27]),
	.DMMainPorts_0_RamBusDataOut_18(DMMainPorts_0_RamBusDataOut[18]),
	.DMMainPorts_0_RamBusDataOut_17(DMMainPorts_0_RamBusDataOut[17]),
	.DMMainPorts_0_RamBusDataOut_16(DMMainPorts_0_RamBusDataOut[16]),
	.DMMainPorts_0_RamBusDataOut_15(DMMainPorts_0_RamBusDataOut[15]),
	.DMMainPorts_0_RamBusDataOut_14(DMMainPorts_0_RamBusDataOut[14]),
	.DMMainPorts_0_RamBusDataOut_13(DMMainPorts_0_RamBusDataOut[13]),
	.DMMainPorts_0_RamBusDataOut_12(DMMainPorts_0_RamBusDataOut[12]),
	.DMMainPorts_0_RamBusDataOut_11(DMMainPorts_0_RamBusDataOut[11]),
	.DMMainPorts_0_RamBusDataOut_10(DMMainPorts_0_RamBusDataOut[10]),
	.DMMainPorts_0_RamBusDataOut_9(DMMainPorts_0_RamBusDataOut[9]),
	.DMMainPorts_0_RamBusDataOut_8(DMMainPorts_0_RamBusDataOut[8]),
	.DMMainPorts_0_RamBusDataOut_5(DMMainPorts_0_RamBusDataOut[5]),
	.DMMainPorts_0_RamBusDataOut_4(DMMainPorts_0_RamBusDataOut[4]),
	.DMMainPorts_0_RamBusDataOut_2(DMMainPorts_0_RamBusDataOut[2]),
	.DMMainPorts_0_RamBusDataOut_1(DMMainPorts_0_RamBusDataOut[1]),
	.DMMainPorts_0_RamBusDataOut_0(DMMainPorts_0_RamBusDataOut[0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.DMMainPorts_0_RamBusAck_i_m_i(DMMainPorts_0_RamBusAck_i_m_i),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd3_i(Rxd3_i),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @45:690
  UartTxFifoExtClk_10 RS433_Tx3 (
	.DMMainPorts_0_RamBusDataOut_0(DMMainPorts_0_RamBusDataOut[19]),
	.DMMainPorts_0_RamBusDataOut_1(DMMainPorts_0_RamBusDataOut[20]),
	.DMMainPorts_0_RamBusDataOut_2(DMMainPorts_0_RamBusDataOut[21]),
	.DMMainPorts_0_RamBusDataOut_3(DMMainPorts_0_RamBusDataOut[22]),
	.DMMainPorts_0_RamBusDataOut_4(DMMainPorts_0_RamBusDataOut[23]),
	.DMMainPorts_0_RamBusDataOut_5(DMMainPorts_0_RamBusDataOut[24]),
	.DMMainPorts_0_RamBusDataOut_6(DMMainPorts_0_RamBusDataOut[25]),
	.DMMainPorts_0_RamBusDataOut_7(DMMainPorts_0_RamBusDataOut[26]),
	.DMMainPorts_0_RamBusDataOut_11(DMMainPorts_0_RamBusDataOut[30]),
	.DMMainPorts_0_RamBusDataOut_12(DMMainPorts_0_RamBusDataOut[31]),
	.DMMainPorts_0_RamBusDataOut_m_0(DMMainPorts_0_RamBusDataOut_m[19]),
	.DMMainPorts_0_RamBusDataOut_m_1(DMMainPorts_0_RamBusDataOut_m[20]),
	.DMMainPorts_0_RamBusDataOut_m_2(DMMainPorts_0_RamBusDataOut_m[21]),
	.DMMainPorts_0_RamBusDataOut_m_3(DMMainPorts_0_RamBusDataOut_m[22]),
	.DMMainPorts_0_RamBusDataOut_m_4(DMMainPorts_0_RamBusDataOut_m[23]),
	.DMMainPorts_0_RamBusDataOut_m_5(DMMainPorts_0_RamBusDataOut_m[24]),
	.DMMainPorts_0_RamBusDataOut_m_6(DMMainPorts_0_RamBusDataOut_m[25]),
	.DMMainPorts_0_RamBusDataOut_m_7(DMMainPorts_0_RamBusDataOut_m[26]),
	.DMMainPorts_0_RamBusDataOut_m_11(DMMainPorts_0_RamBusDataOut_m[30]),
	.DMMainPorts_0_RamBusDataOut_m_12(DMMainPorts_0_RamBusDataOut_m[31]),
	.Uart3TxFifoData(Uart3TxFifoData[7:0]),
	.WriteUart3(WriteUart3),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Tx3_c(Tx3_c),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module Ux2FPGA (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  RX3,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe3,
  SckADCs,
  TP,
  Tx3,
  Ux2Jmp,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input RX3 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe3 ;
output SckADCs ;
output [7:0] TP ;
output Tx3 ;
output Ux2Jmp ;
output nCsA ;
output nCsB ;
output nCsC ;
output nCsD ;
output nCsE ;
output nCsF ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire RX3 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe3 ;
wire SckADCs ;
wire Tx3 ;
wire Ux2Jmp ;
wire nCsA ;
wire nCsB ;
wire nCsC ;
wire nCsD ;
wire nCsE ;
wire nCsF ;
wire [13:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [31:0] Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS;
wire [31:0] DMMainPorts_0_RamBusDataOut_m;
wire [1:0] TP_c;
wire GND ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES ;
wire VCC ;
wire Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0 ;
wire RX3_c ;
wire Oe3_c ;
wire Tx3_c ;
wire N_45_i ;
wire N_44_i ;
wire N_17_i ;
wire N_15_i ;
wire DMMainPorts_0_RamBusAck_i_m_i ;
wire N_672 ;
wire N_673 ;
wire N_674 ;
wire N_675 ;
wire N_680 ;
wire N_681 ;
wire N_682 ;
wire N_683 ;
// @18:53
  INBUF RX3_ibuf (
	.Y(RX3_c),
	.PAD(RX3)
);
// @18:57
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(GND)
);
// @18:58
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(GND)
);
// @18:59
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(GND)
);
// @18:60
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(GND)
);
// @18:61
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(GND)
);
// @18:62
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(GND)
);
// @18:63
  OUTBUF Oe3_obuf (
	.PAD(Oe3),
	.D(Oe3_c)
);
// @18:64
  OUTBUF SckADCs_obuf (
	.PAD(SckADCs),
	.D(VCC)
);
// @18:65
  OUTBUF \TP_obuf[0]  (
	.PAD(TP[0]),
	.D(TP_c[0])
);
// @18:65
  OUTBUF \TP_obuf[1]  (
	.PAD(TP[1]),
	.D(TP_c[1])
);
// @18:65
  OUTBUF \TP_obuf[2]  (
	.PAD(TP[2]),
	.D(GND)
);
// @18:65
  OUTBUF \TP_obuf[3]  (
	.PAD(TP[3]),
	.D(GND)
);
// @18:65
  OUTBUF \TP_obuf[4]  (
	.PAD(TP[4]),
	.D(GND)
);
// @18:65
  OUTBUF \TP_obuf[5]  (
	.PAD(TP[5]),
	.D(GND)
);
// @18:65
  OUTBUF \TP_obuf[6]  (
	.PAD(TP[6]),
	.D(GND)
);
// @18:65
  OUTBUF \TP_obuf[7]  (
	.PAD(TP[7]),
	.D(GND)
);
// @18:66
  OUTBUF Tx3_obuf (
	.PAD(Tx3),
	.D(Tx3_c)
);
// @18:67
  TRIBUFF Ux2Jmp_obuft (
	.PAD(Ux2Jmp),
	.D(GND),
	.E(GND)
);
// @18:68
  OUTBUF nCsA_obuf (
	.PAD(nCsA),
	.D(GND)
);
// @18:69
  OUTBUF nCsB_obuf (
	.PAD(nCsB),
	.D(GND)
);
// @18:70
  OUTBUF nCsC_obuf (
	.PAD(nCsC),
	.D(GND)
);
// @18:71
  OUTBUF nCsD_obuf (
	.PAD(nCsD),
	.D(GND)
);
// @18:72
  OUTBUF nCsE_obuf (
	.PAD(nCsE),
	.D(GND)
);
// @18:73
  OUTBUF nCsF_obuf (
	.PAD(nCsF),
	.D(GND)
);
// @18:232
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:242
  Ux2FPGA_sb Ux2FPGA_sb_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[13:0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[1]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[2]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[3]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[4]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[5]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[6]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[7]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[19]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[20]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[24]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[25]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[26]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[27]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[28]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[29]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[30]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[31]),
	.DMMainPorts_0_RamBusDataOut_m({DMMainPorts_0_RamBusDataOut_m[31:29], N_675, DMMainPorts_0_RamBusDataOut_m[27:8], N_674, N_673, DMMainPorts_0_RamBusDataOut_m[5:4], N_672, DMMainPorts_0_RamBusDataOut_m[2:0]}),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.N_45_i(N_45_i),
	.N_44_i(N_44_i),
	.N_17_i(N_17_i),
	.N_15_i(N_15_i),
	.DMMainPorts_0_RamBusAck_i_m_i(DMMainPorts_0_RamBusAck_i_m_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:183
  DMMainPorts DMMainPorts_0 (
	.DMMainPorts_0_RamBusDataOut_m({DMMainPorts_0_RamBusDataOut_m[31:29], N_683, DMMainPorts_0_RamBusDataOut_m[27:8], N_682, N_681, DMMainPorts_0_RamBusDataOut_m[5:4], N_680, DMMainPorts_0_RamBusDataOut_m[2:0]}),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[0]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_7(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[7]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_1(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[1]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_4(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[4]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_5(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[5]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_6(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[6]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_20(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[20]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_24(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[24]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_25(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[25]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_19(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[19]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_26(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[26]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_27(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[27]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_28(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[28]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_29(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[29]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_30(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[30]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_2(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[2]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_3(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[3]),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS_31(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[31]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[13:0]),
	.TP_c(TP_c[1:0]),
	.Tx3_c(Tx3_c),
	.DMMainPorts_0_RamBusAck_i_m_i(DMMainPorts_0_RamBusAck_i_m_i),
	.RX3_c(RX3_c),
	.Oe3_c(Oe3_c),
	.N_15_i(N_15_i),
	.N_17_i(N_17_i),
	.N_44_i(N_44_i),
	.N_45_i(N_45_i),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES(Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES),
	.Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0(Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ux2FPGA */

