# End time: 21:04:47 on Apr 29,2021, Elapsed time: 0:00:53
# Errors: 1, Warnings: 1
#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/Adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture rtl of Adder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# ** Warning: ../SourceCode/ArithUnit.vhd(44): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none TBArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbArithUnit
# -- Compiling architecture behavioural of TbArithUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:04:48 on Apr 29,2021
# -- Loading package STANDARD
# -- Compiling configuration FuncAUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity ArithUnit
# End time: 21:04:48 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -gui work.FuncAUSim -t 100ps
# vsim -gui work.FuncAUSim -t 100ps 
# Start time: 21:04:48 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.funcausim
# Loading work.tbarithunit(behavioural)
# Loading work.arithunit(rtl)
# Loading work.adder(rtl)
# transcript off
#----------------------------------------------------------------------------------------------------------
# Simulation Run
#----------------------------------------------------------------------------------------------------------
# restart -f
# run 1220 ns
# ** Note: Using TestVectors from file ArithUnit01.tvs
#    Time: 15 ns  Iteration: 0  Instance: /tbarithunit
# ** Note: Simulation Completed
#    Time: 1215 ns  Iteration: 0  Instance: /tbarithunit
# transcript off
