

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Fri Feb 14 10:39:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dct_1d_Pipeline_DCT_Outer_Loop_fu_133  |dct_1d_Pipeline_DCT_Outer_Loop  |       16|       16|  0.160 us|  0.160 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     676|    238|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     87|    -|
|Register         |        -|    -|     138|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     814|    325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_Pipeline_DCT_Outer_Loop_fu_133  |dct_1d_Pipeline_DCT_Outer_Loop  |        0|   8|  676|  238|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                |        0|   8|  676|  238|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |src_address0_local  |  25|          5|    6|         30|
    |src_address1_local  |  25|          5|    6|         30|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  87|         17|   13|         67|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |grp_dct_1d_Pipeline_DCT_Outer_Loop_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |src_load_1_reg_308                                      |  16|   0|   16|          0|
    |src_load_2_reg_323                                      |  16|   0|   16|          0|
    |src_load_3_reg_328                                      |  16|   0|   16|          0|
    |src_load_4_reg_343                                      |  16|   0|   16|          0|
    |src_load_5_reg_348                                      |  16|   0|   16|          0|
    |src_load_6_reg_358                                      |  16|   0|   16|          0|
    |src_load_7_reg_363                                      |  16|   0|   16|          0|
    |src_load_reg_303                                        |  16|   0|   16|          0|
    |tmp_reg_353                                             |   3|   0|    6|          3|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 138|   0|  141|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|src_address0  |  out|    6|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|   16|   ap_memory|           src|         array|
|src_address1  |  out|    6|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|   16|   ap_memory|           src|         array|
|src_offset    |   in|    3|     ap_none|    src_offset|        scalar|
|dst_address0  |  out|    6|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_offset    |   in|    3|     ap_none|    dst_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

