<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
  <meta name="generator" content=
  "HTML Tidy for HTML5 for Cygwin version 5.6.0">
  <meta http-equiv="content-type" content=
  "text/html; charset=utf-8">
  <!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-6NE1TKLNT4"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-6NE1TKLNT4');
</script>

  <script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-1773664-2']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
  </script>
<title>Next-Gen Computer Architecture, Smruti R. Sarangi</title>
</head>
<body>
  <strong style="color: #6E1617; font-size: x-large;">Next-Gen Computer Architecture: Till the End of Silicon</strong><br>
  <br>
  <table width="833" cellspacing="2" cellpadding="2" border="1">
    <tbody>
      <tr>
        <td width="170" valign="top"><p><strong>Version 1.0 of the book Publisher: McGrawHill</strong><br>
        </p>
          <p><img moz-do-not-send="true" src=
        "images/cover-small.jpg" alt="cover" width="170" height=
        "237"><br>
    </p></td>
        <td width="107" valign="top"><p><strong>Buy version 1.0</strong></p>
          <p><br>
          1. <a moz-do-not-send="true" href=
        "https://www.amazon.in/Advanced-Computer-Architecture-Smruti-Sarangi/dp/9390727499/ref=sr_1_2?dchild=1&amp;keywords=smruti+sarangi&amp;qid=1627099024&amp;sr=8-2">
          Amazon India</a>&nbsp;<br>
          2. <a moz-do-not-send="true" href=
        "https://www.flipkart.com/advanced-computer-architecture/p/itm19087d3fd69b1?pid=9789390727490&amp;lid=LSTBOK9789390727490ENXXVW&amp;marketplace=FLIPKART&amp;q=smruti+sarangi&amp;store=search.flipkart.com&amp;srno=s_1_2&amp;otracker=search&amp;otracker1=search&amp;fm=SEARCH&amp;iid=ca996891-bbfc-4ca8-ae9a-78afd207c2f8.9789390727490.SEARCH&amp;ppt=hp&amp;ppn=homepage&amp;ssid=e662hrfs7iawvqio1627099052220&amp;qH=5733a7cb9a08f0b2">
          Flipkart India<br>
            </a> 3. McGrawHill Express library<br>
(<a moz-do-not-send="true" href=
        "https://www.expresslibrary.mheducation.com/product/advanced-computer-architecture50173384">e-book</a>)&nbsp;<br>
          
          <br>
          <a href= "#cite"> <font color="#009900"><b>  Cite the book </b></font> </a> <br>        
          <br>
        </p></td>
		  <td width="194"><p><b>Version 2.0. <br>
	      Publisher: WhiteFalcon&nbsp;</b></p>
		    <p>&nbsp;</p>
		    <p>
		      
		      <a href=""> <img src="images/new-cover-small.jpg" alt="Cover of version 2" width="194" height="247" border="0"></a></p>		    </p>
		  </td>
	    <td width="326" valign="top"><p><b><font color="#660000">Download the <a href="nextgen-comp-arch.pdf">pdf</a> of version 2.0 of the book for free (<a href="https://creativecommons.org/licenses/by-nd/4.0/">CC-BY-ND 4.0 license</a>).</font></b></p>
        <p><span style="color: #C92326"><b><font color="#3333FF">New name</font></b></span><b><font color="#3333FF">: Next-Gen Computer Architecture: Till the End of S</font></b><b><font color="#3333FF">ilicon</font> <br> [The print version and the e-book are available worldwide via Amazon. <a href="https://www.amazon.in/dp/8119510143">Amazon India</a>, <a href="https://www.amazon.com/dp/8119510143">Amazon US </a>,...]</b></p>
        <p><a href="nextgen-comp-arch.pdf"><img src="images/downloadbook.png" alt="" width="300" height="213" border="0"/> </a></p></td>
      </tr>
    </tbody>
  </table>
  <h3><a href="../files/advbook/toc.pdf">Table of
contents</a><br></h3>
  <table width="607" height="103" cellspacing="2" cellpadding="2"
  border="1">
    <tbody>
      <tr>
        <td valign="top"><a href=
        "https://groups.google.com/g/advcomparchbook"><img src=
        "images/groups.png" alt="groups" moz-do-not-send="true"
        width="113" height="88" border="0"></a><br></td>
        <td valign="top">Join the <a href=
        "https://groups.google.com/g/advcomparchbook"
        moz-do-not-send="true">Google group</a> for discussing
        concepts, sharing doubts, and for getting tips from other
        computer architecture enthusiasts.</td>
        <td valign="top"><img src="images/bg02.jpg" alt="bar"
        width="4" height="91"><br></td>
        <td valign="top"><a href=
        "https://forms.gle/r69unFnh8HSUG2p58"><img src=
        "images/feedback.png" alt="feedback" moz-do-not-send="true"
        width="137" height="91" border="0"></a><br></td>
      </tr>
    </tbody>
  </table>
  <table width="606" height="125" cellspacing="2" cellpadding="2"
  border="1">
    <tbody>
      <tr>
        <td valign="middle">
          <h3><font color="#000099">First part of this two-book
          series<br>
          Basic Computer Architecture<br></font></h3>
        </td>
        <td valign="top"><a href=
        "../archbooksoft.html"><img moz-do-not-send="true"
        src="../images/mediumwhitefalconcover.png" alt="old book"
        width="121" height="128" border="0"></a></td>
      </tr>
    </tbody>
  </table>
<h2> Chapters</h2>
<table width="687" height="244" cellspacing="2" cellpadding="2"
  border="1">
  <tbody>
      <tr>
        <td valign="top"><a  
		onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);"
		href="chapters/intro.pdf">
        Chapter 1: Introduction</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/noc.pdf">
        Chapter 8: The On-Chip Network<br></a></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" 
							  href="chapters/ooo-pipelines.pdf">
        Chapter 2: Out-of-order Pipelines</a><br></td>
        <td valign="top"><a moz-do-not-send="true"
        onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);"		
							  href="chapters/multiprocessors.pdf">
        Chapter 9: Multicore Systems</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/fetch-decode.pdf">
        Chapter 3: The Fetch and Decode Stages</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/main-memory.pdf">
        Chapter 10: Main Memory</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/issue-execute-commit.pdf">
        Chapter 4: The Issue, Execute, and Commit
        Stages</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/power-temperature.pdf">
        Chapter 11: Power and Temperature</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/advanced-pipelines.pdf">
        Chapter 5: Alternative Approaches to Issue and
        Commit</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/reliability.pdf">
        Chapter 12: Reliability</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/gpus.pdf">
        Chapter 6: Graphics Processors</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/secure-archs.pdf">
        Chapter 13: Secure Processor Architectures</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/caches.pdf">
        Chapter 7: Caches</a><br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/ml-archs.pdf">
        Chapter 14: Architectures for ML Learning</a><br></td>
      </tr>
      <tr>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/appendices.pdf">
        Appendices: ISA, Tejas simulator, Intel, AMD,<br>
        and Qualcomm processors</a>, Slides on CXL (see below)<br></td>
        <td valign="top"><a moz-do-not-send="true" onclick="_gaq.push(['_trackEvent',
                              'Downloads', 'books', 'advbook']);" href=
        "chapters/bibliography.pdf">
        Bibliography</a><br></td>
      </tr>
    </tbody>
  </table>&nbsp;<br>
  <br>
  <h2>Slides and YouTube Videos (<a href="https://creativecommons.org/licenses/by/4.0/"> CC-BY 4.0 license </a>)</h2><br>
  <table width="737" height="841" cellspacing="2" cellpadding="2"
  border="1">
    <tbody>
      <tr>
        <td width="250" valign="top"><b>Slides</b><b><br></b></td>
        <td width="467" valign="top"><b>YouTube Videos (click the&nbsp;</b>
        <b><a href="https://youtu.be/N5T7nEY2xUg"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a></b> <b>link)</b></td>
      </tr>
      <tr>
        <td valign="top"><a moz-do-not-send="true" href=
        "../files/advbook/Chapter_1_intro.pptx">Chapter 1:
        Introduction</a><br></td>
        <td valign="top">1. Introduction <a href=
        "https://youtu.be/Vq149w01DBA"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a></td>
      </tr>
      <tr>
        <td width="250" valign="top" bgcolor="#FFFFFF"><a href=
        "../files/advbook/Chapter_2_ooo.pptx" moz-do-not-send=
        "true">Chapter 2: Out-of-order pipelines</a><br></td>
        <td valign="top" bgcolor="#FFFFFF">1. Summary of in-order
        pipelining <a href="https://youtu.be/N5T7nEY2xUg"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a><br>
        2. Motivation for out-of-order pipelining <a href=
        "https://youtu.be/9Vdd6OUjEPs"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a><br>
        3. Register renaming and precise exceptions&nbsp; <a href=
        "https://youtu.be/H0EFrtfeLwQ"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a><br></td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_3_fetch-decode.pptx">Chatper 3:
        The fetch and decode stages</a><br></td>
        <td valign="top">1. Fetch logic. <a href=
        "https://youtu.be/i93Bzm3Kn50"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a><br>
        2. Branch prediction <a href=
        "https://youtu.be/vJbQtWp5jsQ"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a><br>
        3. Decode stage <a href=
        "https://youtu.be/wo75h1_zQgE"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a><br>
        <br>
        Notes on operating systems: [<a href=
        "files/osnotes.pdf">pdf</a>]<br></td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_4_issue_commit.pptx">Chapter 4:
        Issue, execute, commit</a><br></td>
        <td valign="top">1. Instruction renaming <a href=
        "https://youtu.be/DdEI0VWMeVE"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a><br>
        2. Wakeup, select, and broadcast <a href=
        "https://youtu.be/UyUceTpZgqc"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        3. Load store queue <a href=
        "https://youtu.be/rRkaJeaKXik"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        4. Instruction commit <a href=
        "https://youtu.be/6Cgtw8PpjPo"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br></td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_5-alternative-approaches.pptx">Chapter
        5: Alternative approaches to issue and commit</a><br></td>
        <td valign="top">1. Aggressive speculation <a href=
        "https://youtu.be/doBCdbOPYS8"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        2. Replay schemes <a href=
        "https://youtu.be/0eX2glBZFzE"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a>&nbsp;<br>
        3. Compiler based techniques <a href=
        "https://youtu.be/G47Y3qrtR-Y"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a>&nbsp;<br>
        4. VLIW and EPIC processors <a href=
        "https://youtu.be/nwEhnLQMJ0Q"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a></td>
      </tr>
      <tr>
        <td valign="top"><a href=
        "../files/advbook/Chapter_6-gpus.pptx">Chapter 6: Graphics
        Processors</a><br></td>
        <td valign="top">1. Traditional graphics pipeline <a href=
        "https://youtu.be/aBuFoEEgA1Y"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        2. The CUDA programming language <a href=
        "https://youtu.be/Tw4AoqwsbqU"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        3. Design of GPGPUs <a href=
        "https://youtu.be/2fIwBDTWPzE"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a></td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_7-caches.pptx">Chapter 7:
        Caches</a><br></td>
        <td valign="top">1. Overview of caches <b><a href=
        "https://youtu.be/sag_NG3Wp1k"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a>&nbsp;</b><br>
        2. Cache optimizations and virtual memory <a href=
        "https://youtu.be/we6_luWjkCs"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a>&nbsp;<br>
        3. SRAM and CAM arrays <a href=
        "https://youtu.be/dAKOSj3HI-I"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a>&nbsp;<br>
        4. Cacti tool, Elmore delay <a href=
        "https://youtu.be/Y9gcr3PLXGw"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        5. Advanced cache optimizations <b><a href=
        "https://youtu.be/nfBGV_NKleY"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a>&nbsp;</b><br>
        6. Trace caches, instruction, and data prefetching <a href=
        "https://youtu.be/QwxZZdlNp2Y"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a></td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_8-noc.pptx">Chapter 8:
        NoC</a><br></td>
        <td valign="top"><p>1. Network topologies and basic concepts <a href="https://youtu.be/ZUJB5Xu3VRQ"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a><a href="https://youtu.be/ZUJB5Xu3VRQ">
        </a> <br /> 
			2. Flow control and flit/packet level switching <a href="https://youtu.be/pvh9qzXNosU"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a> <br />
			3. Routing Algorithms and 5-Stage Router Pipeline <a href="https://youtu.be/y74y_KVujdA"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a> <br />
			4. Arbiters and Allocators, Pipeline Optimization <a href="https://youtu.be/m-Yj8uNkdvQ"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a> <br />
			5. Non-Uniform Caches, Synthetic Traffic <a href="https://youtu.be/BGIbKaIW7k0"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a></p>  </td>
      </tr>
      <tr>
        <td width="250" valign="top"><a href=
        "../files/advbook/Chapter_9-multicore-systems.pptx">Chapter
        9: Multicore Systems</a><br></td>
        <td valign="top">1. Parallel programming and hardware
        threads <a href="https://youtu.be/rTjt7oghY64"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a><br>
        2. Theoretical foundations <a href=
        "https://youtu.be/vdVzpZWF8Pk"><b><img alt="YouTube link"
        src="images/youtube.png" width="28" height="16" border=
        "0"></b></a><br>
        3. Sequential consistency, PLSC, and coherence <a href=
        "https://youtu.be/-XoyoA4xUhE"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a>&nbsp;<br>
        4. Execution witnesses, access graphs, causal graphs
        <b><a href="https://youtu.be/qH1FX9rnpHM"><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></a></b><br>
        5. Cache coherence: snoopy and directory protocols <a href=
        "https://youtu.be/4WLSYe4JjWI"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a>&nbsp;<br>
        6. Advanced directory protocols and atomic operations&nbsp;
        <a href="https://youtu.be/jPf_jnLhMyQ"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        7. Memory models and data races <a href=
        "https://youtu.be/wMWBUufVUiM"><b><img src=
        "images/youtube.png" alt="YouTube link" width="28" height=
        "16" border="0"></b></a>&nbsp;<br>
        8. Methods to detect races <a href=
        "https://youtu.be/L3SYObGH2Do"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a><br>
        9. Transactional memory <a href=
        "https://youtu.be/-ueUOPT6k_s"><b><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></b></a></td>
      </tr>
      <tr>
        <td valign="top"><a href="../files/advbook/Chapter_10_main_memory.pptx">Chapter 10: Main Memory</a></td>
        <td valign="top"><p>1. DRAM devices and arrays <b><a href="https://youtu.be/3rpLiMEtD6Y"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
        2. Synchronous and asynchronous transfer protocols <b><a href="https://youtu.be/RtBgGqv80ik"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
        3. DDR4 states and timing        <a href="https://youtu.be/_vDPP67wKx4"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a> <br>
        4. Flash and FeRAMs  <a href="https://youtu.be/lwz7HGxNnfU"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a> <br>
        5. MRAMs, PCM, ReRAMs and the Roofline model <a href="https://youtu.be/owoh5ywd2to"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a> 
      </p></td>
      </tr>
      <tr>
        <td valign="top"><a href="../files/advbook/Chapter_11-power-and-temp.pptx">Chapter 11: Power and Temperature</a></td>
        <td valign="top"><p>1. Dynamic and leakage power <b><a href="https://youtu.be/q0WWvEQqGqc"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
          2. Temperature modeling <b><a href="https://youtu.be/nfjLCEEF_Hg"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
          3. Methods to manage power and temperature 
        <b><a href="https://youtu.be/Fpsqksjhj7Y"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b></p></td>
      </tr>
      <tr>
        <td valign="top"><a href="../files/advbook/Chapter_12_reliability.pptx">Chapter 12: Reliability</a></td>
        <td valign="top">1. Soft errors and inductive noise <b><a href="https://youtu.be/pdxsPncWoGY"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
          2. Non-determinism and design faults <b><a href="https://youtu.be/TDN2pPDl_uk"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b><br>
          3. Process variation, ageing and hard errorrs <b><a href="https://youtu.be/xb79K4m4xOk"><img src=
        "images/youtube.png" alt="YouTube link" moz-do-not-send=
        "true" width="28" height="16" border="0"></a></b></td>
      </tr>
      <tr>
        <td valign="top"><a moz-do-not-send="true" href=
        "../files/advbook/Chapter_13_secure_processor_archs.pptx">Chapter
        13: Secure Architectures</a><br></td>
        <td valign="top">
          <p>1. Cryptographic fundamentals and encryption <a href=
          "https://youtu.be/dqYwEWOLWF0"><b><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></b></a><br>
          2. Hashing and secure processors <a href=
          "https://youtu.be/NnEbHmxM4yk"><b><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></b></a><br>
          3. Side channel attacks and oblivious RAM        <b><a href="https://youtu.be/fjC3CIGWQeU"><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></a></b><br>
          <br></p>
        </td>
      </tr>
      <tr>
        <td valign="top"><a moz-do-not-send="true" href=
        "../files/advbook/Chapter_14-ML.pptx">Chapter 14:
        Architectures for ML</a><br></td>
        <td valign="top"><p>1. Basic ML Concepts <b><a href="https://youtu.be/fGvAS-nZcf8"><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></a></b> <br/>
			2. Mathematical representation of CNN computations, stationarity <b><a href="https://youtu.be/NpLPPWCbp_o"><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></a></b><br>
			3. Hardware architectures for 1D/2D convolution 
        <b><a href="https://youtu.be/SRppzt2W8RE"><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></a></b><br>
        4. Optimizations and memory systems 
        <b><a href="https://youtu.be/m3_I3BIZa9Y"><img src=
          "images/youtube.png" alt="YouTube link" moz-do-not-send=
          "true" width="28" height="16" border="0"></a></b></p></td>
      </tr>
      <tr>
        <td valign="top"><a href="../files/advbook/CXL.pptx">CXL</a></td>
        <td valign="top">&lt;the videos will be uploaded soon&gt;</td>
      </tr>
    </tbody>
  </table><br>
  <h2>Software</h2>
  <p><a href="../tejasweb/index.html">Tejas
  Architecture Simulator</a> --&nbsp; Can be used to simulate the
  behaviour of simple and complex multicore<br>
  processors including their pipelines, memory hierarchies, and
  NOCs. The simulator can also run in parallel,<br>
  simulate GPUs, and simulate energy consumption. The latest
  version supports the ARM and RISC-V<br>
  ISAs. Written by the <a href=
  "../research.html">SRISHTI</a>
  group</p>
  <h2 id="cite">Cite the book</h2>
	@book{nextgenarch, <br>
	author = {Smruti R. Sarangi}, <br>
	title = {Next-Gen Computer Architecture}, <br>
	date  = {October 2023}, <br>
	edition = {1st edition}, <br>
	publisher={White Falcon}, <br>
	isbn={8119510143}
}
</body>
</html>
