0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/full_adder.v,1553645862,verilog,,C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/rca.v,,full_adder,,,,,,,,
C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/rca.v,1553647737,verilog,,C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/test.v,,rca,,,,,,,,
C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/test.v,1553647809,verilog,,,C:/Users/vibho/xilinx_projects/project_3_evaluation/project_3_evaluation.srcs/sources_1/new/rca.v,test,,,,,,,,
