--------------- Build Started: 02/01/2016 11:20:38 Project: USB_UART01, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\mrowiecn\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\MyDocs\Documents\CE4950\USB_UART01\USB_UART01.cydsn\USB_UART01.cyprj -d CY8C5868AXI-LP035 -s D:\MyDocs\Documents\CE4950\USB_UART01\USB_UART01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
Warning: sta.M0019: USB_UART01_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_2 ) to clock ( Clock_2 ). (File=D:\MyDocs\Documents\CE4950\USB_UART01\USB_UART01.cydsn\USB_UART01_timing.html)
Warning: sta.M0019: USB_UART01_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock ) to clock ( Clock ). (File=D:\MyDocs\Documents\CE4950\USB_UART01\USB_UART01.cydsn\USB_UART01_timing.html)
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 02/01/2016 11:20:50 ---------------
