#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001aff3b1cf60 .scope module, "branch_prediction_unit" "branch_prediction_unit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "branch_pc";
    .port_info 5 /INPUT 1 "branch_resolved";
    .port_info 6 /INPUT 1 "branch_taken_actual";
    .port_info 7 /INPUT 32 "branch_target_actual";
    .port_info 8 /OUTPUT 1 "prediction";
    .port_info 9 /OUTPUT 32 "predicted_target";
    .port_info 10 /OUTPUT 1 "is_branch_instruction";
    .port_info 11 /OUTPUT 1 "is_jump_instruction";
    .port_info 12 /OUTPUT 1 "misprediction";
o000001aff3c64ea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aff3c5bc50_0 .net "branch_pc", 31 0, o000001aff3c64ea8;  0 drivers
o000001aff3c64ed8 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3c5bcf0_0 .net "branch_resolved", 0 0, o000001aff3c64ed8;  0 drivers
o000001aff3c64f08 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3c5bd90_0 .net "branch_taken_actual", 0 0, o000001aff3c64f08;  0 drivers
o000001aff3c64f38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aff3c5b430_0 .net "branch_target_actual", 31 0, o000001aff3c64f38;  0 drivers
o000001aff3c64f68 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3c5a7b0_0 .net "clk", 0 0, o000001aff3c64f68;  0 drivers
o000001aff3c64f98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aff3c5a3f0_0 .net "instruction", 31 0, o000001aff3c64f98;  0 drivers
v000001aff3c5b930_0 .var "is_branch_instruction", 0 0;
v000001aff3c5acb0_0 .var "is_jump_instruction", 0 0;
v000001aff3c5b9d0_0 .var "misprediction", 0 0;
o000001aff3c65058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001aff3c5c010_0 .net "pc", 31 0, o000001aff3c65058;  0 drivers
v000001aff3c5a350_0 .var "predicted_target", 31 0;
v000001aff3c5c0b0_0 .var "prediction", 0 0;
o000001aff3c650e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3c5b7f0_0 .net "rst", 0 0, o000001aff3c650e8;  0 drivers
E_000001aff3c16fc0 .event anyedge, v000001aff3c5c010_0;
S_000001aff3c64680 .scope module, "top_riscv" "top_riscv" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /OUTPUT 32 "alu_result";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "store_enable";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "beq";
    .port_info 9 /OUTPUT 1 "bneq";
    .port_info 10 /OUTPUT 32 "current_pc";
    .port_info 11 /OUTPUT 1 "blt";
    .port_info 12 /OUTPUT 1 "bgeq";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 32 "alu_branch_result";
    .port_info 15 /OUTPUT 32 "debug_signature";
    .port_info 16 /OUTPUT 32 "debug_reg_r1";
    .port_info 17 /OUTPUT 32 "debug_reg_r2";
    .port_info 18 /OUTPUT 32 "debug_reg_r9";
    .port_info 19 /OUTPUT 32 "debug_reg_r10";
    .port_info 20 /OUTPUT 32 "debug_mem_addr_16";
    .port_info 21 /OUTPUT 32 "debug_cycle_counter";
L_000001aff3c26280 .functor BUFZ 32, v000001aff3cdfa60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c26980 .functor OR 1, v000001aff3c5ac10_0, v000001aff3c5b070_0, C4<0>, C4<0>;
L_000001aff3c271d0 .functor OR 1, L_000001aff3c26980, v000001aff3c5afd0_0, C4<0>, C4<0>;
L_000001aff3c26c90 .functor BUFZ 32, L_000001aff3c27a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c26f30 .functor BUFZ 32, L_000001aff3ce63b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c27710 .functor BUFZ 32, v000001aff3cbe040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c27390 .functor BUFZ 1, v000001aff3cca0a0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3c27240 .functor BUFZ 1, v000001aff3be53c0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3c272b0 .functor BUFZ 32, L_000001aff3c27a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c26360 .functor BUFZ 1, v000001aff3c5b6b0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3c27320 .functor BUFZ 32, v000001aff3cbe040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c27400 .functor AND 1, L_000001aff3d453a0, v000001aff3cc24c0_0, C4<1>, C4<1>;
L_000001aff3c274e0 .functor AND 1, L_000001aff3d453a0, v000001aff3cc1fc0_0, C4<1>, C4<1>;
L_000001aff3c27470 .functor AND 1, L_000001aff3d453a0, v000001aff3cc17a0_0, C4<1>, C4<1>;
L_000001aff3c276a0 .functor AND 1, L_000001aff3d453a0, v000001aff3cc29c0_0, C4<1>, C4<1>;
L_000001aff3c25c60 .functor AND 1, L_000001aff3d453a0, v000001aff3cc21a0_0, C4<1>, C4<1>;
v000001aff3cc4c50_1 .array/port v000001aff3cc4c50, 1;
L_000001aff3c26130 .functor BUFZ 32, v000001aff3cc4c50_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cc4c50_2 .array/port v000001aff3cc4c50, 2;
L_000001aff3c27860 .functor BUFZ 32, v000001aff3cc4c50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cc4c50_9 .array/port v000001aff3cc4c50, 9;
L_000001aff3c27b70 .functor BUFZ 32, v000001aff3cc4c50_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cc4c50_10 .array/port v000001aff3cc4c50, 10;
L_000001aff3c278d0 .functor BUFZ 32, v000001aff3cc4c50_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c279b0 .functor BUFZ 32, L_000001aff3ce46f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cdf920_0 .net *"_ivl_5", 0 0, L_000001aff3c26980;  1 drivers
v000001aff3cdeca0_0 .net "alu_branch_result", 31 0, L_000001aff3c27320;  1 drivers
v000001aff3ce0280_0 .net "alu_result", 31 0, L_000001aff3c27710;  1 drivers
v000001aff3cdea20_0 .net "beq", 0 0, L_000001aff3c27400;  1 drivers
v000001aff3cdf2e0_0 .net "bgeq", 0 0, L_000001aff3c276a0;  1 drivers
v000001aff3cdfb00_0 .net "blt", 0 0, L_000001aff3c27470;  1 drivers
v000001aff3cde340_0 .net "bneq", 0 0, L_000001aff3c274e0;  1 drivers
o000001aff3c65508 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3ce0320_0 .net "clk", 0 0, o000001aff3c65508;  0 drivers
v000001aff3cdff60_0 .net "control_transfer", 0 0, L_000001aff3c271d0;  1 drivers
v000001aff3cdee80_0 .net "current_pc", 31 0, L_000001aff3c272b0;  1 drivers
v000001aff3cdfa60_0 .var "cycle_counter", 31 0;
v000001aff3cdeac0_0 .net "debug_cycle_counter", 31 0, L_000001aff3c26280;  1 drivers
v000001aff3cdec00_0 .net "debug_mem_addr_16", 31 0, L_000001aff3c279b0;  1 drivers
v000001aff3cdf600_0 .net "debug_mem_internal", 31 0, L_000001aff3ce46f0;  1 drivers
v000001aff3cdf380_0 .net "debug_r10_internal", 31 0, v000001aff3cc4c50_10;  1 drivers
v000001aff3cdeb60_0 .net "debug_r1_internal", 31 0, v000001aff3cc4c50_1;  1 drivers
v000001aff3cdfec0_0 .net "debug_r2_internal", 31 0, v000001aff3cc4c50_2;  1 drivers
v000001aff3cdef20_0 .net "debug_r9_internal", 31 0, v000001aff3cc4c50_9;  1 drivers
v000001aff3cde660_0 .net "debug_reg_r1", 31 0, L_000001aff3c26130;  1 drivers
v000001aff3cdefc0_0 .net "debug_reg_r10", 31 0, L_000001aff3c278d0;  1 drivers
v000001aff3ce0640_0 .net "debug_reg_r2", 31 0, L_000001aff3c27860;  1 drivers
v000001aff3cdfba0_0 .net "debug_reg_r9", 31 0, L_000001aff3c27b70;  1 drivers
L_000001aff3ce9fe8 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v000001aff3cdfd80_0 .net "debug_signature", 31 0, L_000001aff3ce9fe8;  1 drivers
v000001aff3cdf060_0 .net "ex_alu_result", 31 0, v000001aff3cbe040_0;  1 drivers
v000001aff3ce03c0_0 .net "ex_branch_resolved", 0 0, L_000001aff3d45720;  1 drivers
v000001aff3cde980_0 .net "ex_branch_taken", 0 0, L_000001aff3d453a0;  1 drivers
v000001aff3cdfc40_0 .net "ex_branch_target", 31 0, L_000001aff3ce7490;  1 drivers
v000001aff3cdf9c0_0 .net "ex_mem_alu_result", 31 0, v000001aff3c5aa30_0;  1 drivers
v000001aff3cde0c0_0 .net "ex_mem_branch_resolved", 0 0, v000001aff3c5ab70_0;  1 drivers
v000001aff3cdf420_0 .net "ex_mem_branch_taken", 0 0, v000001aff3c5ac10_0;  1 drivers
v000001aff3cdf4c0_0 .net "ex_mem_branch_target", 31 0, v000001aff3c5ad50_0;  1 drivers
v000001aff3ce0000_0 .net "ex_mem_is_unsigned", 0 0, v000001aff3c5af30_0;  1 drivers
v000001aff3cde700_0 .net "ex_mem_jalr", 0 0, v000001aff3c5afd0_0;  1 drivers
v000001aff3cdf880_0 .net "ex_mem_jump", 0 0, v000001aff3c5b070_0;  1 drivers
v000001aff3cdf7e0_0 .net "ex_mem_lb", 0 0, v000001aff3c5a490_0;  1 drivers
v000001aff3ce0460_0 .net "ex_mem_lui_control", 0 0, v000001aff3c5a530_0;  1 drivers
v000001aff3ce0500_0 .net "ex_mem_lui_imm", 31 0, v000001aff3c5b2f0_0;  1 drivers
v000001aff3ce06e0_0 .net "ex_mem_mem_size", 1 0, v000001aff3c5b250_0;  1 drivers
v000001aff3cde7a0_0 .net "ex_mem_mem_to_reg", 0 0, v000001aff3c5b6b0_0;  1 drivers
v000001aff3cdfce0_0 .net "ex_mem_pc_plus_4", 31 0, v000001aff3c5b750_0;  1 drivers
v000001aff3cdfe20_0 .net "ex_mem_rd", 4 0, v000001aff3be5820_0;  1 drivers
v000001aff3cdf100_0 .net "ex_mem_reg_write", 0 0, v000001aff3be5fa0_0;  1 drivers
v000001aff3ce0780_0 .net "ex_mem_store_enable", 0 0, v000001aff3be53c0_0;  1 drivers
v000001aff3ce00a0_0 .net "ex_mem_write_data", 31 0, v000001aff3c29d70_0;  1 drivers
v000001aff3ce0140_0 .net "ex_pc_plus_4", 31 0, L_000001aff3b88740;  1 drivers
v000001aff3cde020_0 .net "ex_rd", 4 0, L_000001aff3b55240;  1 drivers
v000001aff3cdf6a0_0 .net "ex_write_data", 31 0, L_000001aff3ce91f0;  1 drivers
v000001aff3cdf1a0_0 .net "id_alu_control", 5 0, v000001aff3cc1200_0;  1 drivers
v000001aff3cde160_0 .net "id_alu_src", 0 0, v000001aff3cc1340_0;  1 drivers
v000001aff3ce05a0_0 .net "id_beq_control", 0 0, v000001aff3cc13e0_0;  1 drivers
v000001aff3cde200_0 .net "id_bgeq_control", 0 0, v000001aff3cc1700_0;  1 drivers
v000001aff3cdf560_0 .net "id_blt_control", 0 0, v000001aff3cc3490_0;  1 drivers
v000001aff3cde840_0 .net "id_bneq_control", 0 0, v000001aff3cc3850_0;  1 drivers
v000001aff3cde2a0_0 .net "id_ex_alu_control", 5 0, v000001aff3cbf3d0_0;  1 drivers
v000001aff3cde3e0_0 .net "id_ex_alu_src", 0 0, v000001aff3cbfb50_0;  1 drivers
v000001aff3cde480_0 .net "id_ex_beq_control", 0 0, v000001aff3cc24c0_0;  1 drivers
v000001aff3cdf240_0 .net "id_ex_bgeq_control", 0 0, v000001aff3cc29c0_0;  1 drivers
v000001aff3cde520_0 .net "id_ex_blt_control", 0 0, v000001aff3cc17a0_0;  1 drivers
v000001aff3cde5c0_0 .net "id_ex_bneq_control", 0 0, v000001aff3cc1fc0_0;  1 drivers
v000001aff3cde8e0_0 .net "id_ex_flush", 0 0, v000001aff3cc4250_0;  1 drivers
v000001aff3cdf740_0 .net "id_ex_immediate", 31 0, v000001aff3cc1ca0_0;  1 drivers
v000001aff3ce17c0_0 .net "id_ex_is_unsigned", 0 0, v000001aff3cc2e20_0;  1 drivers
v000001aff3ce1860_0 .net "id_ex_jalr", 0 0, v000001aff3cc1c00_0;  1 drivers
v000001aff3ce0f00_0 .net "id_ex_jump", 0 0, v000001aff3cc21a0_0;  1 drivers
v000001aff3ce1540_0 .net "id_ex_lb", 0 0, v000001aff3cc1020_0;  1 drivers
v000001aff3ce1d60_0 .net "id_ex_lui_control", 0 0, v000001aff3cc2560_0;  1 drivers
v000001aff3ce1ae0_0 .net "id_ex_mem_size", 1 0, v000001aff3cc27e0_0;  1 drivers
v000001aff3ce0fa0_0 .net "id_ex_mem_to_reg", 0 0, v000001aff3cc1ac0_0;  1 drivers
v000001aff3ce1040_0 .net "id_ex_pc", 31 0, v000001aff3cc1d40_0;  1 drivers
v000001aff3ce0b40_0 .net "id_ex_pc_plus_4", 31 0, v000001aff3cc2b00_0;  1 drivers
v000001aff3ce12c0_0 .net "id_ex_rd", 4 0, v000001aff3cc2600_0;  1 drivers
v000001aff3ce1720_0 .net "id_ex_read_data1", 31 0, v000001aff3cc1b60_0;  1 drivers
v000001aff3ce0dc0_0 .net "id_ex_read_data2", 31 0, v000001aff3cc2100_0;  1 drivers
v000001aff3ce1b80_0 .net "id_ex_reg_write", 0 0, v000001aff3cc2880_0;  1 drivers
v000001aff3ce1680_0 .net "id_ex_rs1", 4 0, v000001aff3cc2420_0;  1 drivers
v000001aff3ce1900_0 .net "id_ex_rs2", 4 0, v000001aff3cc2740_0;  1 drivers
v000001aff3ce0d20_0 .net "id_ex_shamt", 4 0, v000001aff3cc2ba0_0;  1 drivers
v000001aff3ce0e60_0 .net "id_ex_store_enable", 0 0, v000001aff3cc2d80_0;  1 drivers
v000001aff3ce1220_0 .net "id_is_unsigned", 0 0, v000001aff3cc4930_0;  1 drivers
v000001aff3ce10e0_0 .net "id_jalr", 0 0, v000001aff3cc3f30_0;  1 drivers
v000001aff3ce15e0_0 .net "id_jump", 0 0, v000001aff3cc3210_0;  1 drivers
v000001aff3ce1c20_0 .net "id_lui_control", 0 0, v000001aff3cc42f0_0;  1 drivers
v000001aff3ce1180_0 .net "id_mem_size", 1 0, v000001aff3cc47f0_0;  1 drivers
v000001aff3ce0aa0_0 .net "id_mem_to_reg", 0 0, v000001aff3cc3710_0;  1 drivers
v000001aff3ce14a0_0 .net "id_read_data1", 31 0, L_000001aff3ce4b50;  1 drivers
v000001aff3ce1cc0_0 .net "id_read_data2", 31 0, L_000001aff3ce59b0;  1 drivers
v000001aff3ce19a0_0 .net "id_reg_write", 0 0, v000001aff3cc3fd0_0;  1 drivers
v000001aff3ce0c80_0 .net "id_selected_immediate", 31 0, L_000001aff3ce8610;  1 drivers
v000001aff3ce1400_0 .net "id_store_enable", 0 0, v000001aff3cc4070_0;  1 drivers
v000001aff3ce1a40_0 .net "if_id_flush", 0 0, v000001aff3cc41b0_0;  1 drivers
v000001aff3ce1e00_0 .net "if_id_instruction", 31 0, v000001aff3ccbb80_0;  1 drivers
v000001aff3ce1ea0_0 .net "if_id_pc", 31 0, v000001aff3ccbcc0_0;  1 drivers
v000001aff3ce1360_0 .net "if_id_pc_plus_4", 31 0, v000001aff3ccc580_0;  1 drivers
v000001aff3ce0820_0 .net "if_instruction", 31 0, L_000001aff3ce63b0;  1 drivers
v000001aff3ce08c0_0 .net "if_pc", 31 0, L_000001aff3c27a90;  1 drivers
v000001aff3ce0960_0 .net "if_pc_plus_4", 31 0, L_000001aff3c27b00;  1 drivers
v000001aff3ce0a00_0 .net "instruction_out", 31 0, L_000001aff3c26f30;  1 drivers
v000001aff3ce0be0_0 .net "jump", 0 0, L_000001aff3c25c60;  1 drivers
v000001aff3ce5c30_0 .net "mem_alu_result", 31 0, L_000001aff3d45410;  1 drivers
v000001aff3ce69f0_0 .net "mem_branch_taken", 0 0, L_000001aff3d45480;  1 drivers
v000001aff3ce5cd0_0 .net "mem_branch_target", 31 0, L_000001aff3d44840;  1 drivers
v000001aff3ce4d30_0 .net "mem_data", 31 0, L_000001aff3ce36b0;  1 drivers
v000001aff3ce5230_0 .net "mem_jalr", 0 0, L_000001aff3d44760;  1 drivers
v000001aff3ce5b90_0 .net "mem_jump", 0 0, L_000001aff3d44f40;  1 drivers
v000001aff3ce6b30_0 .net "mem_lui_control", 0 0, L_000001aff3d45d40;  1 drivers
v000001aff3ce64f0_0 .net "mem_lui_imm", 31 0, L_000001aff3d44b50;  1 drivers
v000001aff3ce5410_0 .net "mem_mem_to_reg", 0 0, L_000001aff3d459c0;  1 drivers
v000001aff3ce6e50_0 .net "mem_pc_plus_4", 31 0, L_000001aff3d45870;  1 drivers
v000001aff3ce5a50_0 .net "mem_rd", 4 0, L_000001aff3d45800;  1 drivers
v000001aff3ce6d10_0 .net "mem_reg_write", 0 0, L_000001aff3d45950;  1 drivers
v000001aff3ce4f10_0 .net "mem_to_reg", 0 0, L_000001aff3c26360;  1 drivers
v000001aff3ce5870_0 .net "mem_wb_alu_result", 31 0, v000001aff3ccafa0_0;  1 drivers
v000001aff3ce54b0_0 .net "mem_wb_jalr", 0 0, v000001aff3cca500_0;  1 drivers
v000001aff3ce6ef0_0 .net "mem_wb_jump", 0 0, v000001aff3ccab40_0;  1 drivers
v000001aff3ce5550_0 .net "mem_wb_lui_control", 0 0, v000001aff3cc9100_0;  1 drivers
v000001aff3ce6a90_0 .net "mem_wb_lui_imm", 31 0, v000001aff3cc8fc0_0;  1 drivers
v000001aff3ce68b0_0 .net "mem_wb_mem_data", 31 0, v000001aff3ccaaa0_0;  1 drivers
v000001aff3ce5ff0_0 .net "mem_wb_mem_to_reg", 0 0, v000001aff3cca5a0_0;  1 drivers
v000001aff3ce5f50_0 .net "mem_wb_pc_plus_4", 31 0, v000001aff3cca3c0_0;  1 drivers
v000001aff3ce4dd0_0 .net "mem_wb_rd", 4 0, v000001aff3cca460_0;  1 drivers
v000001aff3ce6270_0 .net "mem_wb_reg_write", 0 0, v000001aff3cca0a0_0;  1 drivers
v000001aff3ce4a10_0 .net "pc", 31 0, L_000001aff3c26c90;  1 drivers
v000001aff3ce6590_0 .net "reg_write", 0 0, L_000001aff3c27390;  1 drivers
o000001aff3c65958 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3ce55f0_0 .net "rst", 0 0, o000001aff3c65958;  0 drivers
v000001aff3ce4c90_0 .net "stall_if_id", 0 0, v000001aff3cc3030_0;  1 drivers
v000001aff3ce5730_0 .net "stall_pc", 0 0, v000001aff3cc3a30_0;  1 drivers
v000001aff3ce6090_0 .net "store_enable", 0 0, L_000001aff3c27240;  1 drivers
v000001aff3ce6f90_0 .net "wb_write_data", 31 0, L_000001aff3ce3750;  1 drivers
L_000001aff3ce86b0 .part v000001aff3ccbb80_0, 15, 5;
L_000001aff3ce87f0 .part v000001aff3ccbb80_0, 20, 5;
L_000001aff3ce7cb0 .part v000001aff3ccbb80_0, 7, 5;
L_000001aff3ce7710 .part v000001aff3ccbb80_0, 20, 5;
S_000001aff3c64810 .scope module, "EX_MEM_reg" "ex_mem_register" 3 408, 4 1 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "store_enable_in";
    .port_info 5 /INPUT 1 "lb_in";
    .port_info 6 /INPUT 1 "lui_control_in";
    .port_info 7 /INPUT 1 "jump_in";
    .port_info 8 /INPUT 1 "jalr_in";
    .port_info 9 /INPUT 1 "is_unsigned_in";
    .port_info 10 /INPUT 2 "mem_size_in";
    .port_info 11 /INPUT 32 "alu_result_in";
    .port_info 12 /INPUT 32 "write_data_in";
    .port_info 13 /INPUT 32 "pc_plus_4_in";
    .port_info 14 /INPUT 32 "lui_imm_in";
    .port_info 15 /INPUT 5 "rd_in";
    .port_info 16 /INPUT 1 "branch_resolved_in";
    .port_info 17 /INPUT 1 "branch_taken_in";
    .port_info 18 /INPUT 32 "branch_target_in";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg_out";
    .port_info 21 /OUTPUT 1 "store_enable_out";
    .port_info 22 /OUTPUT 1 "lb_out";
    .port_info 23 /OUTPUT 1 "lui_control_out";
    .port_info 24 /OUTPUT 1 "jump_out";
    .port_info 25 /OUTPUT 1 "jalr_out";
    .port_info 26 /OUTPUT 1 "is_unsigned_out";
    .port_info 27 /OUTPUT 2 "mem_size_out";
    .port_info 28 /OUTPUT 32 "alu_result_out";
    .port_info 29 /OUTPUT 32 "write_data_out";
    .port_info 30 /OUTPUT 32 "pc_plus_4_out";
    .port_info 31 /OUTPUT 32 "lui_imm_out";
    .port_info 32 /OUTPUT 5 "rd_out";
    .port_info 33 /OUTPUT 1 "branch_resolved_out";
    .port_info 34 /OUTPUT 1 "branch_taken_out";
    .port_info 35 /OUTPUT 32 "branch_target_out";
v000001aff3c5ae90_0 .net "alu_result_in", 31 0, v000001aff3cbe040_0;  alias, 1 drivers
v000001aff3c5aa30_0 .var "alu_result_out", 31 0;
v000001aff3c5bed0_0 .net "branch_resolved_in", 0 0, L_000001aff3d45720;  alias, 1 drivers
v000001aff3c5ab70_0 .var "branch_resolved_out", 0 0;
v000001aff3c5be30_0 .net "branch_taken_in", 0 0, L_000001aff3d453a0;  alias, 1 drivers
v000001aff3c5ac10_0 .var "branch_taken_out", 0 0;
v000001aff3c5c150_0 .net "branch_target_in", 31 0, L_000001aff3ce7490;  alias, 1 drivers
v000001aff3c5ad50_0 .var "branch_target_out", 31 0;
v000001aff3c5adf0_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3c5b610_0 .net "is_unsigned_in", 0 0, v000001aff3cc2e20_0;  alias, 1 drivers
v000001aff3c5af30_0 .var "is_unsigned_out", 0 0;
v000001aff3c5a2b0_0 .net "jalr_in", 0 0, v000001aff3cc1c00_0;  alias, 1 drivers
v000001aff3c5afd0_0 .var "jalr_out", 0 0;
v000001aff3c5ba70_0 .net "jump_in", 0 0, v000001aff3cc21a0_0;  alias, 1 drivers
v000001aff3c5b070_0 .var "jump_out", 0 0;
v000001aff3c5b110_0 .net "lb_in", 0 0, v000001aff3cc1020_0;  alias, 1 drivers
v000001aff3c5a490_0 .var "lb_out", 0 0;
v000001aff3c5b4d0_0 .net "lui_control_in", 0 0, v000001aff3cc2560_0;  alias, 1 drivers
v000001aff3c5a530_0 .var "lui_control_out", 0 0;
v000001aff3c5a5d0_0 .net "lui_imm_in", 31 0, v000001aff3cc1ca0_0;  alias, 1 drivers
v000001aff3c5b2f0_0 .var "lui_imm_out", 31 0;
v000001aff3c5b890_0 .net "mem_size_in", 1 0, v000001aff3cc27e0_0;  alias, 1 drivers
v000001aff3c5b250_0 .var "mem_size_out", 1 0;
v000001aff3c5b390_0 .net "mem_to_reg_in", 0 0, v000001aff3cc1ac0_0;  alias, 1 drivers
v000001aff3c5b6b0_0 .var "mem_to_reg_out", 0 0;
v000001aff3c5a670_0 .net "pc_plus_4_in", 31 0, L_000001aff3b88740;  alias, 1 drivers
v000001aff3c5b750_0 .var "pc_plus_4_out", 31 0;
v000001aff3be5c80_0 .net "rd_in", 4 0, L_000001aff3b55240;  alias, 1 drivers
v000001aff3be5820_0 .var "rd_out", 4 0;
v000001aff3be5d20_0 .net "reg_write_in", 0 0, v000001aff3cc2880_0;  alias, 1 drivers
v000001aff3be5fa0_0 .var "reg_write_out", 0 0;
v000001aff3be5e60_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3be5280_0 .net "store_enable_in", 0 0, v000001aff3cc2d80_0;  alias, 1 drivers
v000001aff3be53c0_0 .var "store_enable_out", 0 0;
v000001aff3c29af0_0 .net "write_data_in", 31 0, L_000001aff3ce91f0;  alias, 1 drivers
v000001aff3c29d70_0 .var "write_data_out", 31 0;
E_000001aff3c17280 .event posedge, v000001aff3c5adf0_0;
S_000001aff3b740d0 .scope module, "EX_stage" "ex_stage" 3 362, 5 1 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "read_data1_in";
    .port_info 3 /INPUT 32 "read_data2_in";
    .port_info 4 /INPUT 32 "immediate_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "pc_plus_4_in";
    .port_info 7 /INPUT 5 "rs1_in";
    .port_info 8 /INPUT 5 "rs2_in";
    .port_info 9 /INPUT 5 "rd_in";
    .port_info 10 /INPUT 5 "shamt_in";
    .port_info 11 /INPUT 6 "alu_control_in";
    .port_info 12 /INPUT 1 "alu_src_in";
    .port_info 13 /INPUT 1 "beq_control_in";
    .port_info 14 /INPUT 1 "bneq_control_in";
    .port_info 15 /INPUT 1 "bgeq_control_in";
    .port_info 16 /INPUT 1 "blt_control_in";
    .port_info 17 /INPUT 1 "jump_in";
    .port_info 18 /INPUT 1 "jalr_in";
    .port_info 19 /INPUT 32 "ex_mem_alu_result";
    .port_info 20 /INPUT 32 "mem_wb_result";
    .port_info 21 /INPUT 5 "ex_mem_rd";
    .port_info 22 /INPUT 5 "mem_wb_rd";
    .port_info 23 /INPUT 1 "ex_mem_reg_write";
    .port_info 24 /INPUT 1 "mem_wb_reg_write";
    .port_info 25 /OUTPUT 32 "alu_result_out";
    .port_info 26 /OUTPUT 32 "write_data_out";
    .port_info 27 /OUTPUT 32 "pc_plus_4_out";
    .port_info 28 /OUTPUT 5 "rd_out";
    .port_info 29 /OUTPUT 1 "branch_resolved";
    .port_info 30 /OUTPUT 1 "branch_taken_out";
    .port_info 31 /OUTPUT 32 "branch_target_out";
L_000001aff3b88740 .functor BUFZ 32, v000001aff3cc2b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3b55240 .functor BUFZ 5, v000001aff3cc2600_0, C4<00000>, C4<00000>, C4<00000>;
L_000001aff3d447d0 .functor OR 1, v000001aff3cc24c0_0, v000001aff3cc1fc0_0, C4<0>, C4<0>;
L_000001aff3d44df0 .functor OR 1, L_000001aff3d447d0, v000001aff3cc17a0_0, C4<0>, C4<0>;
L_000001aff3d45100 .functor OR 1, L_000001aff3d44df0, v000001aff3cc29c0_0, C4<0>, C4<0>;
L_000001aff3d45170 .functor OR 1, L_000001aff3d45100, v000001aff3cc21a0_0, C4<0>, C4<0>;
L_000001aff3d45720 .functor OR 1, L_000001aff3d45170, v000001aff3cc1c00_0, C4<0>, C4<0>;
L_000001aff3d45790 .functor OR 1, v000001aff3cc24c0_0, v000001aff3cc1fc0_0, C4<0>, C4<0>;
L_000001aff3d45330 .functor OR 1, L_000001aff3d45790, v000001aff3cc17a0_0, C4<0>, C4<0>;
L_000001aff3d44c30 .functor OR 1, L_000001aff3d45330, v000001aff3cc29c0_0, C4<0>, C4<0>;
L_000001aff3d45c60 .functor AND 1, L_000001aff3d44c30, L_000001aff3ce73f0, C4<1>, C4<1>;
L_000001aff3d44680 .functor OR 1, L_000001aff3d45c60, v000001aff3cc21a0_0, C4<0>, C4<0>;
L_000001aff3d453a0 .functor OR 1, L_000001aff3d44680, v000001aff3cc1c00_0, C4<0>, C4<0>;
L_000001aff3d46130 .functor AND 1, L_000001aff3d44c30, L_000001aff3ce73f0, C4<1>, C4<1>;
v000001aff3cbecc0_0 .net *"_ivl_10", 0 0, L_000001aff3ce7350;  1 drivers
L_000001aff3cea9c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aff3cbd820_0 .net/2u *"_ivl_12", 1 0, L_000001aff3cea9c0;  1 drivers
v000001aff3cbd3c0_0 .net *"_ivl_14", 0 0, L_000001aff3ce9010;  1 drivers
v000001aff3cbd000_0 .net *"_ivl_16", 31 0, L_000001aff3ce9790;  1 drivers
v000001aff3cbd460_0 .net *"_ivl_18", 31 0, L_000001aff3ce90b0;  1 drivers
v000001aff3cbd0a0_0 .net *"_ivl_23", 0 0, L_000001aff3d447d0;  1 drivers
v000001aff3cbd5a0_0 .net *"_ivl_25", 0 0, L_000001aff3d44df0;  1 drivers
v000001aff3cbd640_0 .net *"_ivl_27", 0 0, L_000001aff3d45100;  1 drivers
v000001aff3cbda00_0 .net *"_ivl_29", 0 0, L_000001aff3d45170;  1 drivers
v000001aff3cbdb40_0 .net *"_ivl_33", 0 0, L_000001aff3d45790;  1 drivers
v000001aff3cbdbe0_0 .net *"_ivl_35", 0 0, L_000001aff3d45330;  1 drivers
L_000001aff3ceaa08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cbdc80_0 .net/2u *"_ivl_38", 31 0, L_000001aff3ceaa08;  1 drivers
L_000001aff3cea930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cbddc0_0 .net/2u *"_ivl_4", 1 0, L_000001aff3cea930;  1 drivers
v000001aff3cbfc90_0 .net *"_ivl_43", 0 0, L_000001aff3d45c60;  1 drivers
v000001aff3cbf6f0_0 .net *"_ivl_45", 0 0, L_000001aff3d44680;  1 drivers
v000001aff3cbf510_0 .net *"_ivl_48", 31 0, L_000001aff3ce9290;  1 drivers
v000001aff3cbf0b0_0 .net *"_ivl_51", 0 0, L_000001aff3d46130;  1 drivers
v000001aff3cc0190_0 .net *"_ivl_52", 31 0, L_000001aff3ce9650;  1 drivers
v000001aff3cbfe70_0 .net *"_ivl_54", 31 0, L_000001aff3ce9330;  1 drivers
v000001aff3cc0d70_0 .net *"_ivl_56", 31 0, L_000001aff3ce93d0;  1 drivers
v000001aff3cc0910_0 .net *"_ivl_6", 0 0, L_000001aff3ce8070;  1 drivers
L_000001aff3cea978 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aff3cc0230_0 .net/2u *"_ivl_8", 1 0, L_000001aff3cea978;  1 drivers
v000001aff3cbf1f0_0 .net "alu_control_in", 5 0, v000001aff3cbf3d0_0;  alias, 1 drivers
v000001aff3cbf650_0 .net "alu_result_out", 31 0, v000001aff3cbe040_0;  alias, 1 drivers
v000001aff3cbff10_0 .net "alu_src_in", 0 0, v000001aff3cbfb50_0;  alias, 1 drivers
v000001aff3cc0370_0 .net "beq_control_in", 0 0, v000001aff3cc24c0_0;  alias, 1 drivers
v000001aff3cbf010_0 .net "bgeq_control_in", 0 0, v000001aff3cc29c0_0;  alias, 1 drivers
v000001aff3cbffb0_0 .net "blt_control_in", 0 0, v000001aff3cc17a0_0;  alias, 1 drivers
v000001aff3cc0050_0 .net "bneq_control_in", 0 0, v000001aff3cc1fc0_0;  alias, 1 drivers
v000001aff3cc07d0_0 .net "branch_condition_met", 0 0, L_000001aff3ce73f0;  1 drivers
v000001aff3cc00f0_0 .net "branch_resolved", 0 0, L_000001aff3d45720;  alias, 1 drivers
v000001aff3cc0550_0 .net "branch_taken_out", 0 0, L_000001aff3d453a0;  alias, 1 drivers
v000001aff3cc09b0_0 .net "branch_target_out", 31 0, L_000001aff3ce7490;  alias, 1 drivers
v000001aff3cc0af0_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cbf5b0_0 .net "ex_mem_alu_result", 31 0, v000001aff3c5aa30_0;  alias, 1 drivers
v000001aff3cbf790_0 .net "ex_mem_rd", 4 0, v000001aff3be5820_0;  alias, 1 drivers
v000001aff3cbf470_0 .net "ex_mem_reg_write", 0 0, v000001aff3be5fa0_0;  alias, 1 drivers
v000001aff3cbf830_0 .net "forward_a", 1 0, v000001aff3cbd780_0;  1 drivers
v000001aff3cc0e10_0 .net "forward_b", 1 0, v000001aff3cbe860_0;  1 drivers
v000001aff3cc0410_0 .net "immediate_in", 31 0, v000001aff3cc1ca0_0;  alias, 1 drivers
v000001aff3cbef70_0 .net "is_branch", 0 0, L_000001aff3d44c30;  1 drivers
v000001aff3cbfab0_0 .net "jalr_in", 0 0, v000001aff3cc1c00_0;  alias, 1 drivers
v000001aff3cc0b90_0 .net "jump_in", 0 0, v000001aff3cc21a0_0;  alias, 1 drivers
v000001aff3cbf8d0_0 .net "mem_wb_rd", 4 0, v000001aff3cca460_0;  alias, 1 drivers
v000001aff3cc0c30_0 .net "mem_wb_reg_write", 0 0, v000001aff3cca0a0_0;  alias, 1 drivers
v000001aff3cc02d0_0 .net "mem_wb_result", 31 0, L_000001aff3ce3750;  alias, 1 drivers
v000001aff3cbf150_0 .net "pc_in", 31 0, v000001aff3cc1d40_0;  alias, 1 drivers
v000001aff3cbfd30_0 .net "pc_plus_4_in", 31 0, v000001aff3cc2b00_0;  alias, 1 drivers
v000001aff3cc0870_0 .net "pc_plus_4_out", 31 0, L_000001aff3b88740;  alias, 1 drivers
v000001aff3cbf290_0 .net "rd_in", 4 0, v000001aff3cc2600_0;  alias, 1 drivers
v000001aff3cc04b0_0 .net "rd_out", 4 0, L_000001aff3b55240;  alias, 1 drivers
v000001aff3cbf330_0 .net "read_data1_in", 31 0, v000001aff3cc1b60_0;  alias, 1 drivers
v000001aff3cc05f0_0 .net "read_data2_in", 31 0, v000001aff3cc2100_0;  alias, 1 drivers
v000001aff3cbfdd0_0 .net "rs1_in", 4 0, v000001aff3cc2420_0;  alias, 1 drivers
v000001aff3cc0690_0 .net "rs2_in", 4 0, v000001aff3cc2740_0;  alias, 1 drivers
v000001aff3cc0a50_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cbf970_0 .net "shamt_in", 4 0, v000001aff3cc2ba0_0;  alias, 1 drivers
v000001aff3cc0730_0 .net "write_data_out", 31 0, L_000001aff3ce91f0;  alias, 1 drivers
L_000001aff3ce8070 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea930;
L_000001aff3ce7350 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea978;
L_000001aff3ce9010 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea9c0;
L_000001aff3ce9790 .functor MUXZ 32, v000001aff3cc2100_0, v000001aff3c5aa30_0, L_000001aff3ce9010, C4<>;
L_000001aff3ce90b0 .functor MUXZ 32, L_000001aff3ce9790, L_000001aff3ce3750, L_000001aff3ce7350, C4<>;
L_000001aff3ce91f0 .functor MUXZ 32, L_000001aff3ce90b0, v000001aff3cc2100_0, L_000001aff3ce8070, C4<>;
L_000001aff3ce73f0 .cmp/ne 32, v000001aff3cbe040_0, L_000001aff3ceaa08;
L_000001aff3ce9290 .arith/sum 32, v000001aff3cc1d40_0, v000001aff3cc1ca0_0;
L_000001aff3ce9650 .arith/sum 32, v000001aff3cc1d40_0, v000001aff3cc1ca0_0;
L_000001aff3ce9330 .functor MUXZ 32, v000001aff3cc2b00_0, L_000001aff3ce9650, L_000001aff3d46130, C4<>;
L_000001aff3ce93d0 .functor MUXZ 32, L_000001aff3ce9330, L_000001aff3ce9290, v000001aff3cc21a0_0, C4<>;
L_000001aff3ce7490 .functor MUXZ 32, L_000001aff3ce93d0, v000001aff3cbe040_0, v000001aff3cc1c00_0, C4<>;
S_000001aff3b32610 .scope module, "alu" "pipelined_alu" 5 71, 6 127 0, S_000001aff3b740d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1_in";
    .port_info 1 /INPUT 32 "read_data2_in";
    .port_info 2 /INPUT 32 "ex_mem_alu_result_in";
    .port_info 3 /INPUT 32 "mem_wb_result_in";
    .port_info 4 /INPUT 2 "forwardA";
    .port_info 5 /INPUT 2 "forwardB";
    .port_info 6 /INPUT 6 "alu_control";
    .port_info 7 /INPUT 32 "imm_val_r";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 1 "alu_src";
    .port_info 10 /OUTPUT 32 "result";
L_000001aff3cea780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3bfc900_0 .net/2u *"_ivl_0", 1 0, L_000001aff3cea780;  1 drivers
v000001aff3cbd6e0_0 .net *"_ivl_10", 0 0, L_000001aff3ce89d0;  1 drivers
v000001aff3cbde60_0 .net *"_ivl_12", 31 0, L_000001aff3ce8a70;  1 drivers
v000001aff3cbcf60_0 .net *"_ivl_14", 31 0, L_000001aff3ce96f0;  1 drivers
L_000001aff3cea858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cbe0e0_0 .net/2u *"_ivl_18", 1 0, L_000001aff3cea858;  1 drivers
v000001aff3cbe220_0 .net *"_ivl_2", 0 0, L_000001aff3ce7df0;  1 drivers
v000001aff3cbe9a0_0 .net *"_ivl_20", 0 0, L_000001aff3ce7030;  1 drivers
L_000001aff3cea8a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aff3cbdf00_0 .net/2u *"_ivl_22", 1 0, L_000001aff3cea8a0;  1 drivers
v000001aff3cbed60_0 .net *"_ivl_24", 0 0, L_000001aff3ce8b10;  1 drivers
L_000001aff3cea8e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aff3cbdaa0_0 .net/2u *"_ivl_26", 1 0, L_000001aff3cea8e8;  1 drivers
v000001aff3cbe540_0 .net *"_ivl_28", 0 0, L_000001aff3ce8f70;  1 drivers
v000001aff3cbe4a0_0 .net *"_ivl_30", 31 0, L_000001aff3ce7f30;  1 drivers
v000001aff3cbe400_0 .net *"_ivl_32", 31 0, L_000001aff3ce7850;  1 drivers
L_000001aff3cea7c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aff3cbd140_0 .net/2u *"_ivl_4", 1 0, L_000001aff3cea7c8;  1 drivers
v000001aff3cbd960_0 .net *"_ivl_6", 0 0, L_000001aff3ce8930;  1 drivers
L_000001aff3cea810 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aff3cbe5e0_0 .net/2u *"_ivl_8", 1 0, L_000001aff3cea810;  1 drivers
v000001aff3cbe900_0 .net "alu_control", 5 0, v000001aff3cbf3d0_0;  alias, 1 drivers
v000001aff3cbdfa0_0 .net "alu_src", 0 0, v000001aff3cbfb50_0;  alias, 1 drivers
v000001aff3cbea40_0 .net "ex_mem_alu_result_in", 31 0, v000001aff3c5aa30_0;  alias, 1 drivers
v000001aff3cbe2c0_0 .net "final_src2", 31 0, L_000001aff3ce7fd0;  1 drivers
v000001aff3cbd8c0_0 .net "forwardA", 1 0, v000001aff3cbd780_0;  alias, 1 drivers
v000001aff3cbd500_0 .net "forwardB", 1 0, v000001aff3cbe860_0;  alias, 1 drivers
v000001aff3cbd320_0 .net "forwarded_src1", 31 0, L_000001aff3ce7e90;  1 drivers
v000001aff3cbe360_0 .net "forwarded_src2_reg", 31 0, L_000001aff3ce8110;  1 drivers
v000001aff3cbdd20_0 .net "imm_val_r", 31 0, v000001aff3cc1ca0_0;  alias, 1 drivers
v000001aff3cbd1e0_0 .net "mem_wb_result_in", 31 0, L_000001aff3ce3750;  alias, 1 drivers
v000001aff3cbe680_0 .net "read_data1_in", 31 0, v000001aff3cc1b60_0;  alias, 1 drivers
v000001aff3cbe180_0 .net "read_data2_in", 31 0, v000001aff3cc2100_0;  alias, 1 drivers
v000001aff3cbe040_0 .var "result", 31 0;
v000001aff3cbe720_0 .net "shamt", 4 0, v000001aff3cc2ba0_0;  alias, 1 drivers
E_000001aff3c17340/0 .event anyedge, v000001aff3cbe900_0, v000001aff3cbd320_0, v000001aff3cbe2c0_0, v000001aff3c5ae90_0;
E_000001aff3c17340/1 .event anyedge, v000001aff3c5a5d0_0, v000001aff3cbe720_0, v000001aff3cbe360_0;
E_000001aff3c17340 .event/or E_000001aff3c17340/0, E_000001aff3c17340/1;
L_000001aff3ce7df0 .cmp/eq 2, v000001aff3cbd780_0, L_000001aff3cea780;
L_000001aff3ce8930 .cmp/eq 2, v000001aff3cbd780_0, L_000001aff3cea7c8;
L_000001aff3ce89d0 .cmp/eq 2, v000001aff3cbd780_0, L_000001aff3cea810;
L_000001aff3ce8a70 .functor MUXZ 32, v000001aff3cc1b60_0, v000001aff3c5aa30_0, L_000001aff3ce89d0, C4<>;
L_000001aff3ce96f0 .functor MUXZ 32, L_000001aff3ce8a70, L_000001aff3ce3750, L_000001aff3ce8930, C4<>;
L_000001aff3ce7e90 .functor MUXZ 32, L_000001aff3ce96f0, v000001aff3cc1b60_0, L_000001aff3ce7df0, C4<>;
L_000001aff3ce7030 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea858;
L_000001aff3ce8b10 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea8a0;
L_000001aff3ce8f70 .cmp/eq 2, v000001aff3cbe860_0, L_000001aff3cea8e8;
L_000001aff3ce7f30 .functor MUXZ 32, v000001aff3cc2100_0, v000001aff3c5aa30_0, L_000001aff3ce8f70, C4<>;
L_000001aff3ce7850 .functor MUXZ 32, L_000001aff3ce7f30, L_000001aff3ce3750, L_000001aff3ce8b10, C4<>;
L_000001aff3ce8110 .functor MUXZ 32, L_000001aff3ce7850, v000001aff3cc2100_0, L_000001aff3ce7030, C4<>;
L_000001aff3ce7fd0 .functor MUXZ 32, L_000001aff3ce8110, v000001aff3cc1ca0_0, v000001aff3cbfb50_0, C4<>;
S_000001aff3b327a0 .scope module, "fu" "forwarding_unit" 5 56, 7 2 0, S_000001aff3b740d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_mem_reg_write";
    .port_info 1 /INPUT 1 "mem_wb_reg_write";
    .port_info 2 /INPUT 5 "id_ex_rs1";
    .port_info 3 /INPUT 5 "id_ex_rs2";
    .port_info 4 /INPUT 5 "ex_mem_rd";
    .port_info 5 /INPUT 5 "mem_wb_rd";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v000001aff3cbe7c0_0 .net "ex_mem_rd", 4 0, v000001aff3be5820_0;  alias, 1 drivers
v000001aff3cbd280_0 .net "ex_mem_reg_write", 0 0, v000001aff3be5fa0_0;  alias, 1 drivers
v000001aff3cbd780_0 .var "forwardA", 1 0;
v000001aff3cbe860_0 .var "forwardB", 1 0;
v000001aff3cbeae0_0 .net "id_ex_rs1", 4 0, v000001aff3cc2420_0;  alias, 1 drivers
v000001aff3cbeb80_0 .net "id_ex_rs2", 4 0, v000001aff3cc2740_0;  alias, 1 drivers
v000001aff3cbec20_0 .net "mem_wb_rd", 4 0, v000001aff3cca460_0;  alias, 1 drivers
v000001aff3cbee00_0 .net "mem_wb_reg_write", 0 0, v000001aff3cca0a0_0;  alias, 1 drivers
E_000001aff3c17980/0 .event anyedge, v000001aff3be5fa0_0, v000001aff3be5820_0, v000001aff3cbeae0_0, v000001aff3cbee00_0;
E_000001aff3c17980/1 .event anyedge, v000001aff3cbec20_0, v000001aff3cbeb80_0;
E_000001aff3c17980 .event/or E_000001aff3c17980/0, E_000001aff3c17980/1;
E_000001aff3c17c00/0 .event anyedge, v000001aff3cbeae0_0, v000001aff3cbeb80_0, v000001aff3be5820_0, v000001aff3cbec20_0;
E_000001aff3c17c00/1 .event anyedge, v000001aff3be5fa0_0, v000001aff3cbee00_0;
E_000001aff3c17c00 .event/or E_000001aff3c17c00/0, E_000001aff3c17c00/1;
S_000001aff3afcc20 .scope module, "ID_EX_reg" "id_ex_register" 3 299, 8 2 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_to_reg_in";
    .port_info 5 /INPUT 6 "alu_control_in";
    .port_info 6 /INPUT 1 "store_enable_in";
    .port_info 7 /INPUT 1 "beq_control_in";
    .port_info 8 /INPUT 1 "bneq_control_in";
    .port_info 9 /INPUT 1 "bgeq_control_in";
    .port_info 10 /INPUT 1 "blt_control_in";
    .port_info 11 /INPUT 1 "jump_in";
    .port_info 12 /INPUT 1 "jalr_in";
    .port_info 13 /INPUT 1 "lui_control_in";
    .port_info 14 /INPUT 1 "lb_in";
    .port_info 15 /INPUT 1 "is_unsigned_in";
    .port_info 16 /INPUT 2 "mem_size_in";
    .port_info 17 /INPUT 1 "alu_src_in";
    .port_info 18 /INPUT 32 "pc_in";
    .port_info 19 /INPUT 32 "pc_plus_4_in";
    .port_info 20 /INPUT 32 "read_data1_in";
    .port_info 21 /INPUT 32 "read_data2_in";
    .port_info 22 /INPUT 32 "immediate_in";
    .port_info 23 /INPUT 5 "rs1_in";
    .port_info 24 /INPUT 5 "rs2_in";
    .port_info 25 /INPUT 5 "rd_in";
    .port_info 26 /INPUT 5 "shamt_in";
    .port_info 27 /OUTPUT 1 "reg_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 6 "alu_control_out";
    .port_info 30 /OUTPUT 1 "store_enable_out";
    .port_info 31 /OUTPUT 1 "beq_control_out";
    .port_info 32 /OUTPUT 1 "bneq_control_out";
    .port_info 33 /OUTPUT 1 "bgeq_control_out";
    .port_info 34 /OUTPUT 1 "blt_control_out";
    .port_info 35 /OUTPUT 1 "jump_out";
    .port_info 36 /OUTPUT 1 "jalr_out";
    .port_info 37 /OUTPUT 1 "lui_control_out";
    .port_info 38 /OUTPUT 1 "lb_out";
    .port_info 39 /OUTPUT 1 "is_unsigned_out";
    .port_info 40 /OUTPUT 2 "mem_size_out";
    .port_info 41 /OUTPUT 1 "alu_src_out";
    .port_info 42 /OUTPUT 32 "pc_out";
    .port_info 43 /OUTPUT 32 "pc_plus_4_out";
    .port_info 44 /OUTPUT 32 "read_data1_out";
    .port_info 45 /OUTPUT 32 "read_data2_out";
    .port_info 46 /OUTPUT 32 "immediate_out";
    .port_info 47 /OUTPUT 5 "rs1_out";
    .port_info 48 /OUTPUT 5 "rs2_out";
    .port_info 49 /OUTPUT 5 "rd_out";
    .port_info 50 /OUTPUT 5 "shamt_out";
v000001aff3cc0cd0_0 .net "alu_control_in", 5 0, v000001aff3cc1200_0;  alias, 1 drivers
v000001aff3cbf3d0_0 .var "alu_control_out", 5 0;
v000001aff3cbfa10_0 .net "alu_src_in", 0 0, v000001aff3cc1340_0;  alias, 1 drivers
v000001aff3cbfb50_0 .var "alu_src_out", 0 0;
v000001aff3cbfbf0_0 .net "beq_control_in", 0 0, v000001aff3cc13e0_0;  alias, 1 drivers
v000001aff3cc24c0_0 .var "beq_control_out", 0 0;
v000001aff3cc10c0_0 .net "bgeq_control_in", 0 0, v000001aff3cc1700_0;  alias, 1 drivers
v000001aff3cc29c0_0 .var "bgeq_control_out", 0 0;
v000001aff3cc18e0_0 .net "blt_control_in", 0 0, v000001aff3cc3490_0;  alias, 1 drivers
v000001aff3cc17a0_0 .var "blt_control_out", 0 0;
v000001aff3cc1de0_0 .net "bneq_control_in", 0 0, v000001aff3cc3850_0;  alias, 1 drivers
v000001aff3cc1fc0_0 .var "bneq_control_out", 0 0;
v000001aff3cc1980_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cc1f20_0 .net "flush", 0 0, v000001aff3cc4250_0;  alias, 1 drivers
v000001aff3cc1480_0 .net "immediate_in", 31 0, L_000001aff3ce8610;  alias, 1 drivers
v000001aff3cc1ca0_0 .var "immediate_out", 31 0;
v000001aff3cc0f80_0 .net "is_unsigned_in", 0 0, v000001aff3cc4930_0;  alias, 1 drivers
v000001aff3cc2e20_0 .var "is_unsigned_out", 0 0;
v000001aff3cc2a60_0 .net "jalr_in", 0 0, v000001aff3cc3f30_0;  alias, 1 drivers
v000001aff3cc1c00_0 .var "jalr_out", 0 0;
v000001aff3cc2240_0 .net "jump_in", 0 0, v000001aff3cc3210_0;  alias, 1 drivers
v000001aff3cc21a0_0 .var "jump_out", 0 0;
v000001aff3cc1840_0 .net "lb_in", 0 0, v000001aff3cc3710_0;  alias, 1 drivers
v000001aff3cc1020_0 .var "lb_out", 0 0;
v000001aff3cc12a0_0 .net "lui_control_in", 0 0, v000001aff3cc42f0_0;  alias, 1 drivers
v000001aff3cc2560_0 .var "lui_control_out", 0 0;
v000001aff3cc2060_0 .net "mem_size_in", 1 0, v000001aff3cc47f0_0;  alias, 1 drivers
v000001aff3cc27e0_0 .var "mem_size_out", 1 0;
v000001aff3cc1160_0 .net "mem_to_reg_in", 0 0, v000001aff3cc3710_0;  alias, 1 drivers
v000001aff3cc1ac0_0 .var "mem_to_reg_out", 0 0;
v000001aff3cc2c40_0 .net "pc_in", 31 0, v000001aff3ccbcc0_0;  alias, 1 drivers
v000001aff3cc1d40_0 .var "pc_out", 31 0;
v000001aff3cc1520_0 .net "pc_plus_4_in", 31 0, v000001aff3ccc580_0;  alias, 1 drivers
v000001aff3cc2b00_0 .var "pc_plus_4_out", 31 0;
v000001aff3cc1e80_0 .net "rd_in", 4 0, L_000001aff3ce7cb0;  1 drivers
v000001aff3cc2600_0 .var "rd_out", 4 0;
v000001aff3cc1a20_0 .net "read_data1_in", 31 0, L_000001aff3ce4b50;  alias, 1 drivers
v000001aff3cc1b60_0 .var "read_data1_out", 31 0;
v000001aff3cc22e0_0 .net "read_data2_in", 31 0, L_000001aff3ce59b0;  alias, 1 drivers
v000001aff3cc2100_0 .var "read_data2_out", 31 0;
v000001aff3cc2380_0 .net "reg_write_in", 0 0, v000001aff3cc3fd0_0;  alias, 1 drivers
v000001aff3cc2880_0 .var "reg_write_out", 0 0;
v000001aff3cc26a0_0 .net "rs1_in", 4 0, L_000001aff3ce86b0;  1 drivers
v000001aff3cc2420_0 .var "rs1_out", 4 0;
v000001aff3cc15c0_0 .net "rs2_in", 4 0, L_000001aff3ce87f0;  1 drivers
v000001aff3cc2740_0 .var "rs2_out", 4 0;
v000001aff3cc2920_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cc1660_0 .net "shamt_in", 4 0, L_000001aff3ce7710;  1 drivers
v000001aff3cc2ba0_0 .var "shamt_out", 4 0;
v000001aff3cc2ce0_0 .net "store_enable_in", 0 0, v000001aff3cc4070_0;  alias, 1 drivers
v000001aff3cc2d80_0 .var "store_enable_out", 0 0;
S_000001aff3b33aa0 .scope module, "ID_stage" "instruction_decode" 3 241, 9 2 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 32 "pc_plus_4_in";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 5 "write_reg_num";
    .port_info 8 /INPUT 5 "id_ex_rd";
    .port_info 9 /INPUT 1 "id_ex_mem_read";
    .port_info 10 /INPUT 5 "ex_mem_rd";
    .port_info 11 /INPUT 1 "ex_mem_mem_read";
    .port_info 12 /INPUT 1 "ex_mem_branch_resolved";
    .port_info 13 /INPUT 1 "ex_mem_branch_taken_actual";
    .port_info 14 /INPUT 32 "ex_mem_branch_target_actual";
    .port_info 15 /OUTPUT 32 "read_data1";
    .port_info 16 /OUTPUT 32 "read_data2";
    .port_info 17 /OUTPUT 6 "alu_control";
    .port_info 18 /OUTPUT 1 "alu_src";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_to_reg";
    .port_info 21 /OUTPUT 1 "bneq_control";
    .port_info 22 /OUTPUT 1 "beq_control";
    .port_info 23 /OUTPUT 1 "bgeq_control";
    .port_info 24 /OUTPUT 1 "blt_control";
    .port_info 25 /OUTPUT 1 "jump";
    .port_info 26 /OUTPUT 1 "store_enable";
    .port_info 27 /OUTPUT 1 "lui_control";
    .port_info 28 /OUTPUT 1 "is_unsigned";
    .port_info 29 /OUTPUT 1 "jalr";
    .port_info 30 /OUTPUT 2 "mem_size";
    .port_info 31 /OUTPUT 32 "selected_immediate";
    .port_info 32 /OUTPUT 1 "branch_prediction";
    .port_info 33 /OUTPUT 32 "predicted_target";
    .port_info 34 /OUTPUT 1 "is_branch_instruction";
    .port_info 35 /OUTPUT 1 "is_jump_instruction";
    .port_info 36 /OUTPUT 1 "stall_pc";
    .port_info 37 /OUTPUT 1 "stall_if_id";
    .port_info 38 /OUTPUT 1 "if_id_flush";
    .port_info 39 /OUTPUT 1 "id_ex_flush";
    .port_info 40 /OUTPUT 32 "debug_r1";
    .port_info 41 /OUTPUT 32 "debug_r2";
    .port_info 42 /OUTPUT 32 "debug_r9";
    .port_info 43 /OUTPUT 32 "debug_r10";
L_000001aff3b872b0 .functor BUFZ 32, v000001aff3ccc580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cc5870_0 .net *"_ivl_100", 0 0, L_000001aff3ce7d50;  1 drivers
L_000001aff3cea6a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001aff3cc5c30_0 .net/2u *"_ivl_102", 6 0, L_000001aff3cea6a8;  1 drivers
v000001aff3cc64f0_0 .net *"_ivl_104", 0 0, L_000001aff3ce7b70;  1 drivers
L_000001aff3cea6f0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001aff3cc6450_0 .net/2u *"_ivl_106", 6 0, L_000001aff3cea6f0;  1 drivers
v000001aff3cc69f0_0 .net *"_ivl_108", 0 0, L_000001aff3ce8430;  1 drivers
L_000001aff3cea738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc5730_0 .net/2u *"_ivl_110", 31 0, L_000001aff3cea738;  1 drivers
v000001aff3cc6950_0 .net *"_ivl_112", 31 0, L_000001aff3ce8e30;  1 drivers
v000001aff3cc6a90_0 .net *"_ivl_114", 31 0, L_000001aff3ce70d0;  1 drivers
v000001aff3cc5b90_0 .net *"_ivl_116", 31 0, L_000001aff3ce95b0;  1 drivers
v000001aff3cc55f0_0 .net *"_ivl_118", 31 0, L_000001aff3ce8cf0;  1 drivers
v000001aff3cc54b0_0 .net *"_ivl_120", 31 0, L_000001aff3ce9510;  1 drivers
v000001aff3cc5230_0 .net *"_ivl_122", 31 0, L_000001aff3ce8750;  1 drivers
v000001aff3cc63b0_0 .net *"_ivl_27", 0 0, L_000001aff3ce6810;  1 drivers
v000001aff3cc50f0_0 .net *"_ivl_28", 19 0, L_000001aff3ce5190;  1 drivers
v000001aff3cc6590_0 .net *"_ivl_31", 11 0, L_000001aff3ce4bf0;  1 drivers
v000001aff3cc75d0_0 .net *"_ivl_35", 0 0, L_000001aff3ce6db0;  1 drivers
v000001aff3cc61d0_0 .net *"_ivl_36", 18 0, L_000001aff3ce5050;  1 drivers
v000001aff3cc5cd0_0 .net *"_ivl_39", 0 0, L_000001aff3ce50f0;  1 drivers
v000001aff3cc5ff0_0 .net *"_ivl_41", 0 0, L_000001aff3ce9470;  1 drivers
v000001aff3cc5d70_0 .net *"_ivl_43", 5 0, L_000001aff3ce8c50;  1 drivers
v000001aff3cc4fb0_0 .net *"_ivl_45", 3 0, L_000001aff3ce8bb0;  1 drivers
L_000001aff3cea468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aff3cc7670_0 .net/2u *"_ivl_46", 0 0, L_000001aff3cea468;  1 drivers
v000001aff3cc7030_0 .net *"_ivl_51", 19 0, L_000001aff3ce7210;  1 drivers
L_000001aff3cea4b0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc6810_0 .net/2u *"_ivl_52", 11 0, L_000001aff3cea4b0;  1 drivers
v000001aff3cc5a50_0 .net *"_ivl_57", 0 0, L_000001aff3ce7a30;  1 drivers
v000001aff3cc5050_0 .net *"_ivl_58", 10 0, L_000001aff3ce9150;  1 drivers
v000001aff3cc5690_0 .net *"_ivl_61", 0 0, L_000001aff3ce78f0;  1 drivers
v000001aff3cc6270_0 .net *"_ivl_63", 7 0, L_000001aff3ce7990;  1 drivers
v000001aff3cc6c70_0 .net *"_ivl_65", 0 0, L_000001aff3ce81b0;  1 drivers
v000001aff3cc7490_0 .net *"_ivl_67", 9 0, L_000001aff3ce8890;  1 drivers
L_000001aff3cea4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aff3cc5190_0 .net/2u *"_ivl_68", 0 0, L_000001aff3cea4f8;  1 drivers
v000001aff3cc7530_0 .net *"_ivl_73", 0 0, L_000001aff3ce77b0;  1 drivers
v000001aff3cc57d0_0 .net *"_ivl_74", 19 0, L_000001aff3ce8570;  1 drivers
v000001aff3cc7170_0 .net *"_ivl_77", 6 0, L_000001aff3ce84d0;  1 drivers
v000001aff3cc6090_0 .net *"_ivl_79", 4 0, L_000001aff3ce72b0;  1 drivers
L_000001aff3cea540 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001aff3cc52d0_0 .net/2u *"_ivl_82", 6 0, L_000001aff3cea540;  1 drivers
v000001aff3cc7710_0 .net *"_ivl_84", 0 0, L_000001aff3ce7ad0;  1 drivers
L_000001aff3cea588 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001aff3cc5af0_0 .net/2u *"_ivl_86", 6 0, L_000001aff3cea588;  1 drivers
v000001aff3cc5910_0 .net *"_ivl_88", 0 0, L_000001aff3ce7170;  1 drivers
L_000001aff3cea5d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001aff3cc6630_0 .net/2u *"_ivl_90", 6 0, L_000001aff3cea5d0;  1 drivers
v000001aff3cc66d0_0 .net *"_ivl_92", 0 0, L_000001aff3ce7c10;  1 drivers
L_000001aff3cea618 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001aff3cc59b0_0 .net/2u *"_ivl_94", 6 0, L_000001aff3cea618;  1 drivers
v000001aff3cc6bd0_0 .net *"_ivl_96", 0 0, L_000001aff3ce8390;  1 drivers
L_000001aff3cea660 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001aff3cc5370_0 .net/2u *"_ivl_98", 6 0, L_000001aff3cea660;  1 drivers
v000001aff3cc5eb0_0 .net "alu_control", 5 0, v000001aff3cc1200_0;  alias, 1 drivers
v000001aff3cc5f50_0 .net "alu_src", 0 0, v000001aff3cc1340_0;  alias, 1 drivers
v000001aff3cc6130_0 .net "beq_control", 0 0, v000001aff3cc13e0_0;  alias, 1 drivers
v000001aff3cc6f90_0 .net "bgeq_control", 0 0, v000001aff3cc1700_0;  alias, 1 drivers
v000001aff3cc5410_0 .net "blt_control", 0 0, v000001aff3cc3490_0;  alias, 1 drivers
v000001aff3cc5550_0 .net "bneq_control", 0 0, v000001aff3cc3850_0;  alias, 1 drivers
L_000001aff3cea390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aff3cc68b0_0 .net "branch_prediction", 0 0, L_000001aff3cea390;  1 drivers
v000001aff3cc6d10_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cc6b30_0 .net "debug_r1", 31 0, v000001aff3cc4c50_1;  alias, 1 drivers
v000001aff3cc7210_0 .net "debug_r10", 31 0, v000001aff3cc4c50_10;  alias, 1 drivers
v000001aff3cc6ef0_0 .net "debug_r2", 31 0, v000001aff3cc4c50_2;  alias, 1 drivers
v000001aff3cc6db0_0 .net "debug_r9", 31 0, v000001aff3cc4c50_9;  alias, 1 drivers
o000001aff3c68808 .functor BUFZ 1, C4<z>; HiZ drive
v000001aff3cc6e50_0 .net "ex_mem_branch_resolved", 0 0, o000001aff3c68808;  0 drivers
v000001aff3cc70d0_0 .net "ex_mem_branch_taken_actual", 0 0, v000001aff3c5ac10_0;  alias, 1 drivers
v000001aff3cc72b0_0 .net "ex_mem_branch_target_actual", 31 0, v000001aff3c5ad50_0;  alias, 1 drivers
v000001aff3cc7350_0 .net "ex_mem_mem_read", 0 0, v000001aff3c5b6b0_0;  alias, 1 drivers
v000001aff3cc73f0_0 .net "ex_mem_rd", 4 0, v000001aff3be5820_0;  alias, 1 drivers
v000001aff3cc84d0_0 .net "id_ex_flush", 0 0, v000001aff3cc4250_0;  alias, 1 drivers
v000001aff3cc8b10_0 .net "id_ex_mem_read", 0 0, v000001aff3cc1020_0;  alias, 1 drivers
v000001aff3cc8d90_0 .net "id_ex_rd", 4 0, v000001aff3cc2600_0;  alias, 1 drivers
v000001aff3cc77b0_0 .net "if_id_flush", 0 0, v000001aff3cc41b0_0;  alias, 1 drivers
v000001aff3cc8e30_0 .net "imm_val_branch", 31 0, L_000001aff3ce8d90;  1 drivers
v000001aff3cc87f0_0 .net "imm_val_i", 31 0, L_000001aff3ce6950;  1 drivers
v000001aff3cc8610_0 .net "imm_val_jump", 31 0, L_000001aff3ce8ed0;  1 drivers
v000001aff3cc7df0_0 .net "imm_val_lui", 31 0, L_000001aff3ce82f0;  1 drivers
v000001aff3cc7850_0 .net "imm_val_store", 31 0, L_000001aff3ce8250;  1 drivers
v000001aff3cc7fd0_0 .net "instruction_in", 31 0, v000001aff3ccbb80_0;  alias, 1 drivers
L_000001aff3cea3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aff3cc7cb0_0 .net "is_branch_instruction", 0 0, L_000001aff3cea3d8;  1 drivers
L_000001aff3cea420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aff3cc7d50_0 .net "is_jump_instruction", 0 0, L_000001aff3cea420;  1 drivers
v000001aff3cc8bb0_0 .net "is_unsigned", 0 0, v000001aff3cc4930_0;  alias, 1 drivers
v000001aff3cc78f0_0 .net "jalr", 0 0, v000001aff3cc3f30_0;  alias, 1 drivers
v000001aff3cc7990_0 .net "jump", 0 0, v000001aff3cc3210_0;  alias, 1 drivers
v000001aff3cc7f30_0 .net "lui_control", 0 0, v000001aff3cc42f0_0;  alias, 1 drivers
v000001aff3cc8c50_0 .net "mem_size", 1 0, v000001aff3cc47f0_0;  alias, 1 drivers
v000001aff3cc82f0_0 .net "mem_to_reg", 0 0, v000001aff3cc3710_0;  alias, 1 drivers
v000001aff3cc7c10_0 .net "opcode", 6 0, L_000001aff3ce6130;  1 drivers
v000001aff3cc8070_0 .net "pc_in", 31 0, v000001aff3ccbcc0_0;  alias, 1 drivers
v000001aff3cc8570_0 .net "pc_plus_4_in", 31 0, v000001aff3ccc580_0;  alias, 1 drivers
v000001aff3cc8110_0 .net "predicted_target", 31 0, L_000001aff3b872b0;  1 drivers
v000001aff3cc86b0_0 .net "rd", 4 0, L_000001aff3ce4e70;  1 drivers
v000001aff3cc8750_0 .net "read_data1", 31 0, L_000001aff3ce4b50;  alias, 1 drivers
v000001aff3cc8890_0 .net "read_data2", 31 0, L_000001aff3ce59b0;  alias, 1 drivers
v000001aff3cc8930_0 .net "reg_write", 0 0, v000001aff3cca0a0_0;  alias, 1 drivers
v000001aff3cc8cf0_0 .net "reg_write_out", 0 0, v000001aff3cc3fd0_0;  alias, 1 drivers
v000001aff3cc7a30_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cc7ad0_0 .net "selected_immediate", 31 0, L_000001aff3ce8610;  alias, 1 drivers
v000001aff3cc81b0_0 .net "stall_if_id", 0 0, v000001aff3cc3030_0;  alias, 1 drivers
v000001aff3cc7b70_0 .net "stall_pc", 0 0, v000001aff3cc3a30_0;  alias, 1 drivers
v000001aff3cc8250_0 .net "store_enable", 0 0, v000001aff3cc4070_0;  alias, 1 drivers
v000001aff3cc89d0_0 .net "write_data", 31 0, L_000001aff3ce3750;  alias, 1 drivers
v000001aff3cc8430_0 .net "write_reg_num", 4 0, v000001aff3cca460_0;  alias, 1 drivers
L_000001aff3ce6130 .part v000001aff3ccbb80_0, 0, 7;
L_000001aff3ce4e70 .part v000001aff3ccbb80_0, 7, 5;
L_000001aff3ce6310 .part v000001aff3ccbb80_0, 15, 5;
L_000001aff3ce6770 .part v000001aff3ccbb80_0, 20, 5;
L_000001aff3ce5d70 .part v000001aff3ccbb80_0, 25, 7;
L_000001aff3ce5eb0 .part v000001aff3ccbb80_0, 12, 3;
L_000001aff3ce6450 .part v000001aff3ccbb80_0, 0, 7;
L_000001aff3ce4970 .part v000001aff3ccbb80_0, 15, 5;
L_000001aff3ce6630 .part v000001aff3ccbb80_0, 20, 5;
L_000001aff3ce6810 .part v000001aff3ccbb80_0, 31, 1;
LS_000001aff3ce5190_0_0 .concat [ 1 1 1 1], L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810;
LS_000001aff3ce5190_0_4 .concat [ 1 1 1 1], L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810;
LS_000001aff3ce5190_0_8 .concat [ 1 1 1 1], L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810;
LS_000001aff3ce5190_0_12 .concat [ 1 1 1 1], L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810;
LS_000001aff3ce5190_0_16 .concat [ 1 1 1 1], L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810, L_000001aff3ce6810;
LS_000001aff3ce5190_1_0 .concat [ 4 4 4 4], LS_000001aff3ce5190_0_0, LS_000001aff3ce5190_0_4, LS_000001aff3ce5190_0_8, LS_000001aff3ce5190_0_12;
LS_000001aff3ce5190_1_4 .concat [ 4 0 0 0], LS_000001aff3ce5190_0_16;
L_000001aff3ce5190 .concat [ 16 4 0 0], LS_000001aff3ce5190_1_0, LS_000001aff3ce5190_1_4;
L_000001aff3ce4bf0 .part v000001aff3ccbb80_0, 20, 12;
L_000001aff3ce6950 .concat [ 12 20 0 0], L_000001aff3ce4bf0, L_000001aff3ce5190;
L_000001aff3ce6db0 .part v000001aff3ccbb80_0, 31, 1;
LS_000001aff3ce5050_0_0 .concat [ 1 1 1 1], L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0;
LS_000001aff3ce5050_0_4 .concat [ 1 1 1 1], L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0;
LS_000001aff3ce5050_0_8 .concat [ 1 1 1 1], L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0;
LS_000001aff3ce5050_0_12 .concat [ 1 1 1 1], L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0;
LS_000001aff3ce5050_0_16 .concat [ 1 1 1 0], L_000001aff3ce6db0, L_000001aff3ce6db0, L_000001aff3ce6db0;
LS_000001aff3ce5050_1_0 .concat [ 4 4 4 4], LS_000001aff3ce5050_0_0, LS_000001aff3ce5050_0_4, LS_000001aff3ce5050_0_8, LS_000001aff3ce5050_0_12;
LS_000001aff3ce5050_1_4 .concat [ 3 0 0 0], LS_000001aff3ce5050_0_16;
L_000001aff3ce5050 .concat [ 16 3 0 0], LS_000001aff3ce5050_1_0, LS_000001aff3ce5050_1_4;
L_000001aff3ce50f0 .part v000001aff3ccbb80_0, 31, 1;
L_000001aff3ce9470 .part v000001aff3ccbb80_0, 7, 1;
L_000001aff3ce8c50 .part v000001aff3ccbb80_0, 25, 6;
L_000001aff3ce8bb0 .part v000001aff3ccbb80_0, 8, 4;
LS_000001aff3ce8d90_0_0 .concat [ 1 4 6 1], L_000001aff3cea468, L_000001aff3ce8bb0, L_000001aff3ce8c50, L_000001aff3ce9470;
LS_000001aff3ce8d90_0_4 .concat [ 1 19 0 0], L_000001aff3ce50f0, L_000001aff3ce5050;
L_000001aff3ce8d90 .concat [ 12 20 0 0], LS_000001aff3ce8d90_0_0, LS_000001aff3ce8d90_0_4;
L_000001aff3ce7210 .part v000001aff3ccbb80_0, 12, 20;
L_000001aff3ce82f0 .concat [ 12 20 0 0], L_000001aff3cea4b0, L_000001aff3ce7210;
L_000001aff3ce7a30 .part v000001aff3ccbb80_0, 31, 1;
LS_000001aff3ce9150_0_0 .concat [ 1 1 1 1], L_000001aff3ce7a30, L_000001aff3ce7a30, L_000001aff3ce7a30, L_000001aff3ce7a30;
LS_000001aff3ce9150_0_4 .concat [ 1 1 1 1], L_000001aff3ce7a30, L_000001aff3ce7a30, L_000001aff3ce7a30, L_000001aff3ce7a30;
LS_000001aff3ce9150_0_8 .concat [ 1 1 1 0], L_000001aff3ce7a30, L_000001aff3ce7a30, L_000001aff3ce7a30;
L_000001aff3ce9150 .concat [ 4 4 3 0], LS_000001aff3ce9150_0_0, LS_000001aff3ce9150_0_4, LS_000001aff3ce9150_0_8;
L_000001aff3ce78f0 .part v000001aff3ccbb80_0, 31, 1;
L_000001aff3ce7990 .part v000001aff3ccbb80_0, 12, 8;
L_000001aff3ce81b0 .part v000001aff3ccbb80_0, 20, 1;
L_000001aff3ce8890 .part v000001aff3ccbb80_0, 21, 10;
LS_000001aff3ce8ed0_0_0 .concat [ 1 10 1 8], L_000001aff3cea4f8, L_000001aff3ce8890, L_000001aff3ce81b0, L_000001aff3ce7990;
LS_000001aff3ce8ed0_0_4 .concat [ 1 11 0 0], L_000001aff3ce78f0, L_000001aff3ce9150;
L_000001aff3ce8ed0 .concat [ 20 12 0 0], LS_000001aff3ce8ed0_0_0, LS_000001aff3ce8ed0_0_4;
L_000001aff3ce77b0 .part v000001aff3ccbb80_0, 31, 1;
LS_000001aff3ce8570_0_0 .concat [ 1 1 1 1], L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0;
LS_000001aff3ce8570_0_4 .concat [ 1 1 1 1], L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0;
LS_000001aff3ce8570_0_8 .concat [ 1 1 1 1], L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0;
LS_000001aff3ce8570_0_12 .concat [ 1 1 1 1], L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0;
LS_000001aff3ce8570_0_16 .concat [ 1 1 1 1], L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0, L_000001aff3ce77b0;
LS_000001aff3ce8570_1_0 .concat [ 4 4 4 4], LS_000001aff3ce8570_0_0, LS_000001aff3ce8570_0_4, LS_000001aff3ce8570_0_8, LS_000001aff3ce8570_0_12;
LS_000001aff3ce8570_1_4 .concat [ 4 0 0 0], LS_000001aff3ce8570_0_16;
L_000001aff3ce8570 .concat [ 16 4 0 0], LS_000001aff3ce8570_1_0, LS_000001aff3ce8570_1_4;
L_000001aff3ce84d0 .part v000001aff3ccbb80_0, 25, 7;
L_000001aff3ce72b0 .part v000001aff3ccbb80_0, 7, 5;
L_000001aff3ce8250 .concat [ 5 7 20 0], L_000001aff3ce72b0, L_000001aff3ce84d0, L_000001aff3ce8570;
L_000001aff3ce7ad0 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea540;
L_000001aff3ce7170 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea588;
L_000001aff3ce7c10 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea5d0;
L_000001aff3ce8390 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea618;
L_000001aff3ce7d50 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea660;
L_000001aff3ce7b70 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea6a8;
L_000001aff3ce8430 .cmp/eq 7, L_000001aff3ce6130, L_000001aff3cea6f0;
L_000001aff3ce8e30 .functor MUXZ 32, L_000001aff3cea738, L_000001aff3ce6950, L_000001aff3ce8430, C4<>;
L_000001aff3ce70d0 .functor MUXZ 32, L_000001aff3ce8e30, L_000001aff3ce8ed0, L_000001aff3ce7b70, C4<>;
L_000001aff3ce95b0 .functor MUXZ 32, L_000001aff3ce70d0, L_000001aff3ce82f0, L_000001aff3ce7d50, C4<>;
L_000001aff3ce8cf0 .functor MUXZ 32, L_000001aff3ce95b0, L_000001aff3ce8d90, L_000001aff3ce8390, C4<>;
L_000001aff3ce9510 .functor MUXZ 32, L_000001aff3ce8cf0, L_000001aff3ce8250, L_000001aff3ce7c10, C4<>;
L_000001aff3ce8750 .functor MUXZ 32, L_000001aff3ce9510, L_000001aff3ce6950, L_000001aff3ce7170, C4<>;
L_000001aff3ce8610 .functor MUXZ 32, L_000001aff3ce8750, L_000001aff3ce6950, L_000001aff3ce7ad0, C4<>;
S_000001aff3b08870 .scope module, "cu" "control_unit" 9 86, 10 2 0, S_000001aff3b33aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 6 "alu_control";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "bneq_control";
    .port_info 8 /OUTPUT 1 "beq_control";
    .port_info 9 /OUTPUT 1 "bgeq_control";
    .port_info 10 /OUTPUT 1 "blt_control";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "store_enable";
    .port_info 13 /OUTPUT 1 "lui_control";
    .port_info 14 /OUTPUT 1 "is_unsigned";
    .port_info 15 /OUTPUT 1 "jalr";
    .port_info 16 /OUTPUT 2 "mem_size";
v000001aff3cc1200_0 .var "alu_control", 5 0;
v000001aff3cc1340_0 .var "alu_src", 0 0;
v000001aff3cc13e0_0 .var "beq_control", 0 0;
v000001aff3cc1700_0 .var "bgeq_control", 0 0;
v000001aff3cc3490_0 .var "blt_control", 0 0;
v000001aff3cc3850_0 .var "bneq_control", 0 0;
v000001aff3cc3e90_0 .net "funct3", 2 0, L_000001aff3ce5eb0;  1 drivers
v000001aff3cc4d90_0 .net "funct7", 6 0, L_000001aff3ce5d70;  1 drivers
v000001aff3cc4930_0 .var "is_unsigned", 0 0;
v000001aff3cc3f30_0 .var "jalr", 0 0;
v000001aff3cc3210_0 .var "jump", 0 0;
v000001aff3cc42f0_0 .var "lui_control", 0 0;
v000001aff3cc47f0_0 .var "mem_size", 1 0;
v000001aff3cc3710_0 .var "mem_to_reg", 0 0;
v000001aff3cc37b0_0 .net "opcode", 6 0, L_000001aff3ce6450;  1 drivers
v000001aff3cc3fd0_0 .var "reg_write", 0 0;
v000001aff3cc4070_0 .var "store_enable", 0 0;
E_000001aff3c184c0 .event anyedge, v000001aff3cc37b0_0, v000001aff3cc3e90_0, v000001aff3cc4d90_0;
S_000001aff3b08a00 .scope module, "hdu" "hazard_detection_unit" 9 113, 11 63 0, S_000001aff3b33aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 5 "id_ex_rd";
    .port_info 3 /INPUT 1 "id_ex_mem_read";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 1 "branch_taken_actual";
    .port_info 6 /INPUT 32 "branch_target_actual";
    .port_info 7 /INPUT 32 "pc_plus_4";
    .port_info 8 /OUTPUT 1 "stall_pc";
    .port_info 9 /OUTPUT 1 "stall_if_id";
    .port_info 10 /OUTPUT 1 "if_id_flush";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_000001aff3b87320 .functor AND 1, o000001aff3c68808, v000001aff3c5ac10_0, C4<1>, C4<1>;
v000001aff3cc4390_0 .net "branch_resolved", 0 0, o000001aff3c68808;  alias, 0 drivers
v000001aff3cc2f90_0 .net "branch_taken_actual", 0 0, v000001aff3c5ac10_0;  alias, 1 drivers
v000001aff3cc4110_0 .net "branch_target_actual", 31 0, v000001aff3c5ad50_0;  alias, 1 drivers
v000001aff3cc4250_0 .var "id_ex_flush", 0 0;
v000001aff3cc49d0_0 .net "id_ex_mem_read", 0 0, v000001aff3cc1020_0;  alias, 1 drivers
v000001aff3cc35d0_0 .net "id_ex_rd", 4 0, v000001aff3cc2600_0;  alias, 1 drivers
v000001aff3cc46b0_0 .net "id_rs1", 4 0, L_000001aff3ce4970;  1 drivers
v000001aff3cc3d50_0 .net "id_rs2", 4 0, L_000001aff3ce6630;  1 drivers
v000001aff3cc41b0_0 .var "if_id_flush", 0 0;
v000001aff3cc38f0_0 .net "misprediction", 0 0, L_000001aff3b87320;  1 drivers
v000001aff3cc4430_0 .net "pc_plus_4", 31 0, v000001aff3ccc580_0;  alias, 1 drivers
v000001aff3cc3030_0 .var "stall_if_id", 0 0;
v000001aff3cc3a30_0 .var "stall_pc", 0 0;
E_000001aff3c19080/0 .event anyedge, v000001aff3c5b110_0, v000001aff3cbf290_0, v000001aff3cc46b0_0, v000001aff3cc3d50_0;
E_000001aff3c19080/1 .event anyedge, v000001aff3cc38f0_0;
E_000001aff3c19080 .event/or E_000001aff3c19080/0, E_000001aff3c19080/1;
S_000001aff3b11080 .scope module, "rfu" "register_file" 9 69, 12 2 0, S_000001aff3b33aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /INPUT 5 "write_reg_num1";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
    .port_info 11 /OUTPUT 32 "debug_r9";
    .port_info 12 /OUTPUT 32 "debug_r10";
L_000001aff3cea1e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc4570_0 .net/2u *"_ivl_0", 4 0, L_000001aff3cea1e0;  1 drivers
L_000001aff3cea270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cc33f0_0 .net *"_ivl_11", 1 0, L_000001aff3cea270;  1 drivers
L_000001aff3cea2b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc44d0_0 .net/2u *"_ivl_14", 4 0, L_000001aff3cea2b8;  1 drivers
v000001aff3cc3990_0 .net *"_ivl_16", 0 0, L_000001aff3ce4830;  1 drivers
L_000001aff3cea300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc4610_0 .net/2u *"_ivl_18", 31 0, L_000001aff3cea300;  1 drivers
v000001aff3cc3c10_0 .net *"_ivl_2", 0 0, L_000001aff3ce61d0;  1 drivers
v000001aff3cc3670_0 .net *"_ivl_20", 31 0, L_000001aff3ce4fb0;  1 drivers
v000001aff3cc3cb0_0 .net *"_ivl_22", 6 0, L_000001aff3ce5e10;  1 drivers
L_000001aff3cea348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cc3530_0 .net *"_ivl_25", 1 0, L_000001aff3cea348;  1 drivers
L_000001aff3cea228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc4750_0 .net/2u *"_ivl_4", 31 0, L_000001aff3cea228;  1 drivers
v000001aff3cc32b0_0 .net *"_ivl_6", 31 0, L_000001aff3ce6c70;  1 drivers
v000001aff3cc3ad0_0 .net *"_ivl_8", 6 0, L_000001aff3ce5370;  1 drivers
v000001aff3cc3170_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cc4e30_0 .net "debug_r1", 31 0, v000001aff3cc4c50_1;  alias, 1 drivers
v000001aff3cc4890_0 .net "debug_r10", 31 0, v000001aff3cc4c50_10;  alias, 1 drivers
v000001aff3cc3b70_0 .net "debug_r2", 31 0, v000001aff3cc4c50_2;  alias, 1 drivers
v000001aff3cc4a70_0 .net "debug_r9", 31 0, v000001aff3cc4c50_9;  alias, 1 drivers
v000001aff3cc3350_0 .var/i "i", 31 0;
v000001aff3cc4b10_0 .net "read_data1", 31 0, L_000001aff3ce4b50;  alias, 1 drivers
v000001aff3cc30d0_0 .net "read_data2", 31 0, L_000001aff3ce59b0;  alias, 1 drivers
v000001aff3cc3df0_0 .net "read_reg_num1", 4 0, L_000001aff3ce6310;  1 drivers
v000001aff3cc4bb0_0 .net "read_reg_num2", 4 0, L_000001aff3ce6770;  1 drivers
v000001aff3cc4c50 .array "reg_mem", 0 31, 31 0;
v000001aff3cc4cf0_0 .net "reg_write", 0 0, v000001aff3cca0a0_0;  alias, 1 drivers
v000001aff3cc5e10_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cc6310_0 .net "write_data", 31 0, L_000001aff3ce3750;  alias, 1 drivers
v000001aff3cc6770_0 .net "write_reg_num1", 4 0, v000001aff3cca460_0;  alias, 1 drivers
L_000001aff3ce61d0 .cmp/eq 5, L_000001aff3ce6310, L_000001aff3cea1e0;
L_000001aff3ce6c70 .array/port v000001aff3cc4c50, L_000001aff3ce5370;
L_000001aff3ce5370 .concat [ 5 2 0 0], L_000001aff3ce6310, L_000001aff3cea270;
L_000001aff3ce4b50 .functor MUXZ 32, L_000001aff3ce6c70, L_000001aff3cea228, L_000001aff3ce61d0, C4<>;
L_000001aff3ce4830 .cmp/eq 5, L_000001aff3ce6770, L_000001aff3cea2b8;
L_000001aff3ce4fb0 .array/port v000001aff3cc4c50, L_000001aff3ce5e10;
L_000001aff3ce5e10 .concat [ 5 2 0 0], L_000001aff3ce6770, L_000001aff3cea348;
L_000001aff3ce59b0 .functor MUXZ 32, L_000001aff3ce4fb0, L_000001aff3cea300, L_000001aff3ce4830, C4<>;
S_000001aff3b11210 .scope module, "IF_ID_reg" "if_id_register" 3 227, 13 2 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "instruction_in";
    .port_info 6 /INPUT 32 "pc_plus_4_in";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
    .port_info 9 /OUTPUT 32 "pc_plus_4_out";
v000001aff3cc8390_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cc7e90_0 .net "flush", 0 0, v000001aff3cc41b0_0;  alias, 1 drivers
v000001aff3cc8a70_0 .net "instruction_in", 31 0, L_000001aff3ce63b0;  alias, 1 drivers
v000001aff3ccbb80_0 .var "instruction_out", 31 0;
v000001aff3ccc620_0 .net "pc_in", 31 0, L_000001aff3c27a90;  alias, 1 drivers
v000001aff3ccbcc0_0 .var "pc_out", 31 0;
v000001aff3ccb900_0 .net "pc_plus_4_in", 31 0, L_000001aff3c27b00;  alias, 1 drivers
v000001aff3ccc580_0 .var "pc_plus_4_out", 31 0;
v000001aff3ccc080_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3ccbc20_0 .net "stall", 0 0, v000001aff3cc3030_0;  alias, 1 drivers
S_000001aff3b86440 .scope module, "IF_stage" "instruction_fetch" 3 213, 14 1 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall_pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "jump_taken";
    .port_info 5 /INPUT 1 "jalr_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
    .port_info 9 /OUTPUT 32 "pc_plus_4_out";
L_000001aff3cea150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001aff3c27940 .functor OR 1, L_000001aff3c271d0, L_000001aff3cea150, C4<0>, C4<0>;
L_000001aff3cea198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001aff3c27a20 .functor OR 1, L_000001aff3c27940, L_000001aff3cea198, C4<0>, C4<0>;
L_000001aff3c27a90 .functor BUFZ 32, v000001aff3ccc8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3c27b00 .functor BUFZ 32, L_000001aff3ce5910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3cea030 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aff3ccc1c0_0 .net/2u *"_ivl_0", 31 0, L_000001aff3cea030;  1 drivers
v000001aff3ccc300_0 .net *"_ivl_5", 0 0, L_000001aff3c27940;  1 drivers
v000001aff3ccb860_0 .net *"_ivl_7", 0 0, L_000001aff3c27a20;  1 drivers
v000001aff3ccb9a0_0 .net "branch_taken", 0 0, L_000001aff3c271d0;  alias, 1 drivers
v000001aff3ccc440_0 .net "branch_target", 31 0, v000001aff3c5ad50_0;  alias, 1 drivers
v000001aff3ccbae0_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cccc60_0 .net "instruction_out", 31 0, L_000001aff3ce63b0;  alias, 1 drivers
v000001aff3ccc760_0 .net "jalr_taken", 0 0, L_000001aff3cea198;  1 drivers
v000001aff3ccc4e0_0 .net "jump_taken", 0 0, L_000001aff3cea150;  1 drivers
v000001aff3ccc800_0 .net "next_pc", 31 0, L_000001aff3ce5690;  1 drivers
v000001aff3ccc8a0_0 .var "pc", 31 0;
v000001aff3ccc940_0 .net "pc_out", 31 0, L_000001aff3c27a90;  alias, 1 drivers
v000001aff3ccc9e0_0 .net "pc_plus_4", 31 0, L_000001aff3ce5910;  1 drivers
v000001aff3ccca80_0 .net "pc_plus_4_out", 31 0, L_000001aff3c27b00;  alias, 1 drivers
v000001aff3cca6e0_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cca320_0 .net "stall_pc", 0 0, v000001aff3cc3a30_0;  alias, 1 drivers
L_000001aff3ce5910 .arith/sum 32, v000001aff3ccc8a0_0, L_000001aff3cea030;
L_000001aff3ce5690 .functor MUXZ 32, L_000001aff3ce5910, v000001aff3c5ad50_0, L_000001aff3c27a20, C4<>;
S_000001aff3b865d0 .scope module, "imem" "instruction_memory" 14 50, 15 1 0, S_000001aff3b86440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction_code";
v000001aff3cccd00_0 .net *"_ivl_0", 7 0, L_000001aff3ce57d0;  1 drivers
v000001aff3ccba40_0 .net *"_ivl_10", 31 0, L_000001aff3ce48d0;  1 drivers
v000001aff3ccbd60_0 .net *"_ivl_12", 7 0, L_000001aff3ce4ab0;  1 drivers
L_000001aff3cea108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aff3cccbc0_0 .net/2u *"_ivl_14", 31 0, L_000001aff3cea108;  1 drivers
v000001aff3cccb20_0 .net *"_ivl_16", 31 0, L_000001aff3ce66d0;  1 drivers
v000001aff3cccda0_0 .net *"_ivl_18", 7 0, L_000001aff3ce6bd0;  1 drivers
L_000001aff3cea078 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001aff3ccc260_0 .net/2u *"_ivl_2", 31 0, L_000001aff3cea078;  1 drivers
v000001aff3ccce40_0 .net *"_ivl_4", 31 0, L_000001aff3ce5af0;  1 drivers
v000001aff3ccc3a0_0 .net *"_ivl_6", 7 0, L_000001aff3ce52d0;  1 drivers
L_000001aff3cea0c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001aff3ccbea0_0 .net/2u *"_ivl_8", 31 0, L_000001aff3cea0c0;  1 drivers
v000001aff3ccb7c0_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3ccbf40_0 .var/i "i", 31 0;
v000001aff3ccbe00_0 .net "instruction_code", 31 0, L_000001aff3ce63b0;  alias, 1 drivers
v000001aff3ccc120 .array "memory", 0 255, 7 0;
v000001aff3ccc6c0_0 .net "pc", 31 0, v000001aff3ccc8a0_0;  1 drivers
v000001aff3ccbfe0_0 .net "reset", 0 0, o000001aff3c65958;  alias, 0 drivers
L_000001aff3ce57d0 .array/port v000001aff3ccc120, L_000001aff3ce5af0;
L_000001aff3ce5af0 .arith/sum 32, v000001aff3ccc8a0_0, L_000001aff3cea078;
L_000001aff3ce52d0 .array/port v000001aff3ccc120, L_000001aff3ce48d0;
L_000001aff3ce48d0 .arith/sum 32, v000001aff3ccc8a0_0, L_000001aff3cea0c0;
L_000001aff3ce4ab0 .array/port v000001aff3ccc120, L_000001aff3ce66d0;
L_000001aff3ce66d0 .arith/sum 32, v000001aff3ccc8a0_0, L_000001aff3cea108;
L_000001aff3ce6bd0 .array/port v000001aff3ccc120, v000001aff3ccc8a0_0;
L_000001aff3ce63b0 .concat [ 8 8 8 8], L_000001aff3ce6bd0, L_000001aff3ce4ab0, L_000001aff3ce52d0, L_000001aff3ce57d0;
S_000001aff3aee6f0 .scope module, "MEM_WB_reg" "mem_wb_register" 3 504, 16 2 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "lui_control_in";
    .port_info 5 /INPUT 1 "jump_in";
    .port_info 6 /INPUT 1 "jalr_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "mem_data_in";
    .port_info 9 /INPUT 32 "pc_plus_4_in";
    .port_info 10 /INPUT 32 "lui_imm_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 1 "lui_control_out";
    .port_info 15 /OUTPUT 1 "jump_out";
    .port_info 16 /OUTPUT 1 "jalr_out";
    .port_info 17 /OUTPUT 32 "alu_result_out";
    .port_info 18 /OUTPUT 32 "mem_data_out";
    .port_info 19 /OUTPUT 32 "pc_plus_4_out";
    .port_info 20 /OUTPUT 32 "lui_imm_out";
    .port_info 21 /OUTPUT 5 "rd_out";
v000001aff3ccb040_0 .net "alu_result_in", 31 0, L_000001aff3d45410;  alias, 1 drivers
v000001aff3ccafa0_0 .var "alu_result_out", 31 0;
v000001aff3ccaa00_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cc9740_0 .net "jalr_in", 0 0, L_000001aff3d44760;  alias, 1 drivers
v000001aff3cca500_0 .var "jalr_out", 0 0;
v000001aff3cc9240_0 .net "jump_in", 0 0, L_000001aff3d44f40;  alias, 1 drivers
v000001aff3ccab40_0 .var "jump_out", 0 0;
v000001aff3cc9ba0_0 .net "lui_control_in", 0 0, L_000001aff3d45d40;  alias, 1 drivers
v000001aff3cc9100_0 .var "lui_control_out", 0 0;
v000001aff3ccb400_0 .net "lui_imm_in", 31 0, L_000001aff3d44b50;  alias, 1 drivers
v000001aff3cc8fc0_0 .var "lui_imm_out", 31 0;
v000001aff3cc99c0_0 .net "mem_data_in", 31 0, L_000001aff3ce36b0;  alias, 1 drivers
v000001aff3ccaaa0_0 .var "mem_data_out", 31 0;
v000001aff3ccac80_0 .net "mem_to_reg_in", 0 0, L_000001aff3d459c0;  alias, 1 drivers
v000001aff3cca5a0_0 .var "mem_to_reg_out", 0 0;
v000001aff3ccabe0_0 .net "pc_plus_4_in", 31 0, L_000001aff3d45870;  alias, 1 drivers
v000001aff3cca3c0_0 .var "pc_plus_4_out", 31 0;
v000001aff3ccb4a0_0 .net "rd_in", 4 0, L_000001aff3d45800;  alias, 1 drivers
v000001aff3cca460_0 .var "rd_out", 4 0;
v000001aff3ccad20_0 .net "reg_write_in", 0 0, L_000001aff3d45950;  alias, 1 drivers
v000001aff3cca0a0_0 .var "reg_write_out", 0 0;
v000001aff3cc9060_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
S_000001aff3aee880 .scope module, "MEM_stage" "mem_stage" 3 460, 17 1 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 1 "store_enable_in";
    .port_info 5 /INPUT 1 "lui_control_in";
    .port_info 6 /INPUT 1 "jump_in";
    .port_info 7 /INPUT 1 "jalr_in";
    .port_info 8 /INPUT 1 "is_unsigned_in";
    .port_info 9 /INPUT 2 "mem_size_in";
    .port_info 10 /INPUT 32 "alu_result_in";
    .port_info 11 /INPUT 32 "write_data_in";
    .port_info 12 /INPUT 32 "pc_plus_4_in";
    .port_info 13 /INPUT 32 "lui_imm_in";
    .port_info 14 /INPUT 5 "rd_in";
    .port_info 15 /INPUT 1 "branch_taken_in";
    .port_info 16 /INPUT 32 "branch_target_in";
    .port_info 17 /OUTPUT 1 "reg_write_out";
    .port_info 18 /OUTPUT 1 "mem_to_reg_out";
    .port_info 19 /OUTPUT 1 "lui_control_out";
    .port_info 20 /OUTPUT 1 "jump_out";
    .port_info 21 /OUTPUT 1 "jalr_out";
    .port_info 22 /OUTPUT 32 "alu_result_out";
    .port_info 23 /OUTPUT 32 "mem_data_out";
    .port_info 24 /OUTPUT 32 "pc_plus_4_out";
    .port_info 25 /OUTPUT 32 "lui_imm_out";
    .port_info 26 /OUTPUT 5 "rd_out";
    .port_info 27 /OUTPUT 1 "branch_taken_out";
    .port_info 28 /OUTPUT 32 "branch_target_out";
    .port_info 29 /OUTPUT 32 "debug_mem_addr_16";
L_000001aff3d45950 .functor BUFZ 1, v000001aff3be5fa0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d459c0 .functor BUFZ 1, v000001aff3c5b6b0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d45d40 .functor BUFZ 1, v000001aff3c5a530_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d44f40 .functor BUFZ 1, v000001aff3c5b070_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d44760 .functor BUFZ 1, v000001aff3c5afd0_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d45410 .functor BUFZ 32, v000001aff3c5aa30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3d45870 .functor BUFZ 32, v000001aff3c5b750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3d44b50 .functor BUFZ 32, v000001aff3c5b2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aff3d45800 .functor BUFZ 5, v000001aff3be5820_0, C4<00000>, C4<00000>, C4<00000>;
L_000001aff3d45480 .functor BUFZ 1, v000001aff3c5ac10_0, C4<0>, C4<0>, C4<0>;
L_000001aff3d44840 .functor BUFZ 32, v000001aff3c5ad50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aff3cd0db0_0 .net "alu_result_in", 31 0, v000001aff3c5aa30_0;  alias, 1 drivers
v000001aff3cd1cb0_0 .net "alu_result_out", 31 0, L_000001aff3d45410;  alias, 1 drivers
v000001aff3cd1e90_0 .net "branch_taken_in", 0 0, v000001aff3c5ac10_0;  alias, 1 drivers
v000001aff3cd24d0_0 .net "branch_taken_out", 0 0, L_000001aff3d45480;  alias, 1 drivers
v000001aff3cd1df0_0 .net "branch_target_in", 31 0, v000001aff3c5ad50_0;  alias, 1 drivers
v000001aff3cd1710_0 .net "branch_target_out", 31 0, L_000001aff3d44840;  alias, 1 drivers
v000001aff3cd0d10_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cd2070_0 .net "debug_mem_addr_16", 31 0, L_000001aff3ce46f0;  alias, 1 drivers
v000001aff3cd0e50_0 .net "is_unsigned_in", 0 0, v000001aff3c5af30_0;  alias, 1 drivers
v000001aff3cd1350_0 .net "jalr_in", 0 0, v000001aff3c5afd0_0;  alias, 1 drivers
v000001aff3cd0590_0 .net "jalr_out", 0 0, L_000001aff3d44760;  alias, 1 drivers
v000001aff3cd0f90_0 .net "jump_in", 0 0, v000001aff3c5b070_0;  alias, 1 drivers
v000001aff3cd0bd0_0 .net "jump_out", 0 0, L_000001aff3d44f40;  alias, 1 drivers
v000001aff3cd1f30_0 .net "lui_control_in", 0 0, v000001aff3c5a530_0;  alias, 1 drivers
v000001aff3cd09f0_0 .net "lui_control_out", 0 0, L_000001aff3d45d40;  alias, 1 drivers
v000001aff3cd2250_0 .net "lui_imm_in", 31 0, v000001aff3c5b2f0_0;  alias, 1 drivers
v000001aff3cd0130_0 .net "lui_imm_out", 31 0, L_000001aff3d44b50;  alias, 1 drivers
v000001aff3cd0c70_0 .net "mem_data_out", 31 0, L_000001aff3ce36b0;  alias, 1 drivers
v000001aff3cd1170_0 .net "mem_size_in", 1 0, v000001aff3c5b250_0;  alias, 1 drivers
v000001aff3cd22f0_0 .net "mem_to_reg_in", 0 0, v000001aff3c5b6b0_0;  alias, 1 drivers
v000001aff3cd1fd0_0 .net "mem_to_reg_out", 0 0, L_000001aff3d459c0;  alias, 1 drivers
v000001aff3cd0450_0 .net "pc_plus_4_in", 31 0, v000001aff3c5b750_0;  alias, 1 drivers
v000001aff3cd2390_0 .net "pc_plus_4_out", 31 0, L_000001aff3d45870;  alias, 1 drivers
v000001aff3cd0810_0 .net "rd_in", 4 0, v000001aff3be5820_0;  alias, 1 drivers
v000001aff3cd1530_0 .net "rd_out", 4 0, L_000001aff3d45800;  alias, 1 drivers
v000001aff3cd0270_0 .net "reg_write_in", 0 0, v000001aff3be5fa0_0;  alias, 1 drivers
v000001aff3cd2430_0 .net "reg_write_out", 0 0, L_000001aff3d45950;  alias, 1 drivers
v000001aff3cd0b30_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cd1030_0 .net "store_enable_in", 0 0, v000001aff3be53c0_0;  alias, 1 drivers
v000001aff3cd01d0_0 .net "write_data_in", 31 0, v000001aff3c29d70_0;  alias, 1 drivers
S_000001aff3ccdab0 .scope module, "dmu" "data_memory" 17 49, 18 1 0, S_000001aff3aee880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "read_addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "is_unsigned";
    .port_info 6 /INPUT 32 "write_addr";
    .port_info 7 /INPUT 2 "mem_size";
    .port_info 8 /OUTPUT 32 "read_data";
    .port_info 9 /OUTPUT 32 "debug_mem_addr_16";
L_000001aff3ceac00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001aff3d45cd0 .functor XNOR 1, L_000001aff3ce3bb0, L_000001aff3ceac00, C4<0>, C4<0>;
L_000001aff3d45b80 .functor AND 1, L_000001aff3ce4150, L_000001aff3d45cd0, C4<1>, C4<1>;
L_000001aff3d45640 .functor AND 1, L_000001aff3ce3430, L_000001aff3ce23f0, C4<1>, C4<1>;
L_000001aff3ceaa50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cca280_0 .net/2u *"_ivl_0", 1 0, L_000001aff3ceaa50;  1 drivers
v000001aff3cc97e0_0 .net *"_ivl_10", 11 0, L_000001aff3ce9970;  1 drivers
v000001aff3ccaf00_0 .net *"_ivl_100", 11 0, L_000001aff3ce3c50;  1 drivers
L_000001aff3ceae40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cc92e0_0 .net *"_ivl_103", 1 0, L_000001aff3ceae40;  1 drivers
v000001aff3cca140_0 .net *"_ivl_104", 31 0, L_000001aff3ce3570;  1 drivers
v000001aff3cc9880_0 .net *"_ivl_106", 31 0, L_000001aff3ce2670;  1 drivers
L_000001aff3ceae88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001aff3cc91a0_0 .net/2u *"_ivl_108", 1 0, L_000001aff3ceae88;  1 drivers
v000001aff3cca780_0 .net *"_ivl_110", 0 0, L_000001aff3ce3430;  1 drivers
v000001aff3cca000_0 .net *"_ivl_113", 1 0, L_000001aff3ce4290;  1 drivers
L_000001aff3ceaed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3ccadc0_0 .net/2u *"_ivl_114", 1 0, L_000001aff3ceaed0;  1 drivers
v000001aff3cc9c40_0 .net *"_ivl_116", 0 0, L_000001aff3ce23f0;  1 drivers
v000001aff3cc9ce0_0 .net *"_ivl_119", 0 0, L_000001aff3d45640;  1 drivers
v000001aff3cc9d80_0 .net *"_ivl_120", 7 0, L_000001aff3ce2210;  1 drivers
v000001aff3cc9920_0 .net *"_ivl_123", 9 0, L_000001aff3ce3cf0;  1 drivers
v000001aff3cca640_0 .net *"_ivl_124", 31 0, L_000001aff3ce2df0;  1 drivers
L_000001aff3ceaf18 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3ccb5e0_0 .net *"_ivl_127", 21 0, L_000001aff3ceaf18;  1 drivers
L_000001aff3ceaf60 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001aff3ccb0e0_0 .net/2u *"_ivl_128", 31 0, L_000001aff3ceaf60;  1 drivers
L_000001aff3ceaae0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cc9ec0_0 .net *"_ivl_13", 1 0, L_000001aff3ceaae0;  1 drivers
v000001aff3cca8c0_0 .net *"_ivl_130", 31 0, L_000001aff3ce2e90;  1 drivers
v000001aff3ccae60_0 .net *"_ivl_132", 7 0, L_000001aff3ce2f30;  1 drivers
v000001aff3cca960_0 .net *"_ivl_135", 9 0, L_000001aff3ce2350;  1 drivers
v000001aff3ccb180_0 .net *"_ivl_136", 31 0, L_000001aff3ce4330;  1 drivers
L_000001aff3ceafa8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cca820_0 .net *"_ivl_139", 21 0, L_000001aff3ceafa8;  1 drivers
v000001aff3cc9600_0 .net *"_ivl_14", 31 0, L_000001aff3ce9d30;  1 drivers
L_000001aff3ceaff0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001aff3ccb220_0 .net/2u *"_ivl_140", 31 0, L_000001aff3ceaff0;  1 drivers
v000001aff3ccb2c0_0 .net *"_ivl_142", 31 0, L_000001aff3ce2ad0;  1 drivers
v000001aff3cc9380_0 .net *"_ivl_144", 7 0, L_000001aff3ce3390;  1 drivers
v000001aff3cc9a60_0 .net *"_ivl_147", 9 0, L_000001aff3ce32f0;  1 drivers
v000001aff3cc9e20_0 .net *"_ivl_148", 31 0, L_000001aff3ce2fd0;  1 drivers
L_000001aff3ceb038 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc9b00_0 .net *"_ivl_151", 21 0, L_000001aff3ceb038;  1 drivers
L_000001aff3ceb080 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aff3ccb720_0 .net/2u *"_ivl_152", 31 0, L_000001aff3ceb080;  1 drivers
v000001aff3ccb360_0 .net *"_ivl_154", 31 0, L_000001aff3ce2b70;  1 drivers
v000001aff3cc9420_0 .net *"_ivl_156", 7 0, L_000001aff3ce27b0;  1 drivers
v000001aff3ccb540_0 .net *"_ivl_159", 9 0, L_000001aff3ce3070;  1 drivers
v000001aff3cc9f60_0 .net *"_ivl_16", 7 0, L_000001aff3ce9ab0;  1 drivers
v000001aff3ccb680_0 .net *"_ivl_160", 11 0, L_000001aff3ce3930;  1 drivers
L_000001aff3ceb0c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cca1e0_0 .net *"_ivl_163", 1 0, L_000001aff3ceb0c8;  1 drivers
v000001aff3cc94c0_0 .net *"_ivl_164", 31 0, L_000001aff3ce34d0;  1 drivers
L_000001aff3ceb110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cc9560_0 .net/2u *"_ivl_166", 31 0, L_000001aff3ceb110;  1 drivers
v000001aff3cc96a0_0 .net *"_ivl_168", 31 0, L_000001aff3ce4650;  1 drivers
v000001aff3cd3830_0 .net *"_ivl_170", 31 0, L_000001aff3ce3d90;  1 drivers
v000001aff3cd3790_0 .net *"_ivl_19", 9 0, L_000001aff3ce9a10;  1 drivers
v000001aff3cd2ed0_0 .net *"_ivl_2", 0 0, L_000001aff3ce7670;  1 drivers
v000001aff3cd38d0_0 .net *"_ivl_20", 11 0, L_000001aff3ce9b50;  1 drivers
L_000001aff3ceab28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3ab0_0 .net *"_ivl_23", 1 0, L_000001aff3ceab28;  1 drivers
v000001aff3cd2f70_0 .net *"_ivl_25", 0 0, L_000001aff3ce9c90;  1 drivers
v000001aff3cd3330_0 .net *"_ivl_26", 23 0, L_000001aff3ce98d0;  1 drivers
v000001aff3cd35b0_0 .net *"_ivl_28", 7 0, L_000001aff3ce9e70;  1 drivers
v000001aff3cd2e30_0 .net *"_ivl_31", 9 0, L_000001aff3ce9bf0;  1 drivers
v000001aff3cd2bb0_0 .net *"_ivl_32", 11 0, L_000001aff3ce9dd0;  1 drivers
L_000001aff3ceab70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3b50_0 .net *"_ivl_35", 1 0, L_000001aff3ceab70;  1 drivers
v000001aff3cd27f0_0 .net *"_ivl_36", 31 0, L_000001aff3ce9f10;  1 drivers
v000001aff3cd3bf0_0 .net *"_ivl_38", 31 0, L_000001aff3ce9830;  1 drivers
L_000001aff3ceaa98 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3c90_0 .net/2u *"_ivl_4", 23 0, L_000001aff3ceaa98;  1 drivers
L_000001aff3ceabb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3650_0 .net/2u *"_ivl_40", 1 0, L_000001aff3ceabb8;  1 drivers
v000001aff3cd2c50_0 .net *"_ivl_42", 0 0, L_000001aff3ce4150;  1 drivers
v000001aff3cd3970_0 .net *"_ivl_45", 0 0, L_000001aff3ce3bb0;  1 drivers
v000001aff3cd36f0_0 .net/2u *"_ivl_46", 0 0, L_000001aff3ceac00;  1 drivers
v000001aff3cd3010_0 .net *"_ivl_48", 0 0, L_000001aff3d45cd0;  1 drivers
v000001aff3cd3150_0 .net *"_ivl_51", 0 0, L_000001aff3d45b80;  1 drivers
L_000001aff3ceac48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3d30_0 .net/2u *"_ivl_52", 15 0, L_000001aff3ceac48;  1 drivers
v000001aff3cd30b0_0 .net *"_ivl_54", 7 0, L_000001aff3ce2cb0;  1 drivers
v000001aff3cd33d0_0 .net *"_ivl_57", 9 0, L_000001aff3ce2d50;  1 drivers
v000001aff3cd3a10_0 .net *"_ivl_58", 11 0, L_000001aff3ce4510;  1 drivers
v000001aff3cd2d90_0 .net *"_ivl_6", 7 0, L_000001aff3ce7530;  1 drivers
L_000001aff3ceac90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3dd0_0 .net *"_ivl_61", 1 0, L_000001aff3ceac90;  1 drivers
v000001aff3cd29d0_0 .net *"_ivl_62", 23 0, L_000001aff3ce37f0;  1 drivers
v000001aff3cd3290_0 .net *"_ivl_64", 31 0, L_000001aff3ce2710;  1 drivers
L_000001aff3ceacd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cd31f0_0 .net *"_ivl_67", 7 0, L_000001aff3ceacd8;  1 drivers
v000001aff3cd2cf0_0 .net *"_ivl_68", 7 0, L_000001aff3ce20d0;  1 drivers
v000001aff3cd3470_0 .net *"_ivl_71", 9 0, L_000001aff3ce28f0;  1 drivers
v000001aff3cd3510_0 .net *"_ivl_72", 31 0, L_000001aff3ce2990;  1 drivers
L_000001aff3cead20 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cd3e70_0 .net *"_ivl_75", 21 0, L_000001aff3cead20;  1 drivers
L_000001aff3cead68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aff3cd2890_0 .net/2u *"_ivl_76", 31 0, L_000001aff3cead68;  1 drivers
v000001aff3cd2930_0 .net *"_ivl_78", 31 0, L_000001aff3ce3ed0;  1 drivers
v000001aff3cd2a70_0 .net *"_ivl_81", 0 0, L_000001aff3ce41f0;  1 drivers
v000001aff3cd2b10_0 .net *"_ivl_82", 15 0, L_000001aff3ce2850;  1 drivers
v000001aff3cd2610_0 .net *"_ivl_84", 7 0, L_000001aff3ce3890;  1 drivers
v000001aff3cd1b70_0 .net *"_ivl_87", 9 0, L_000001aff3ce2c10;  1 drivers
v000001aff3cd1d50_0 .net *"_ivl_88", 31 0, L_000001aff3ce31b0;  1 drivers
v000001aff3cd0ef0_0 .net *"_ivl_9", 9 0, L_000001aff3ce75d0;  1 drivers
L_000001aff3ceadb0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3cd18f0_0 .net *"_ivl_91", 21 0, L_000001aff3ceadb0;  1 drivers
L_000001aff3ceadf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aff3cd1c10_0 .net/2u *"_ivl_92", 31 0, L_000001aff3ceadf8;  1 drivers
v000001aff3cd1990_0 .net *"_ivl_94", 31 0, L_000001aff3ce2a30;  1 drivers
v000001aff3cd21b0_0 .net *"_ivl_96", 7 0, L_000001aff3ce2170;  1 drivers
v000001aff3cd13f0_0 .net *"_ivl_99", 9 0, L_000001aff3ce3610;  1 drivers
v000001aff3cd0630_0 .net "clk", 0 0, o000001aff3c65508;  alias, 0 drivers
v000001aff3cd1670_0 .net "debug_mem_addr_16", 31 0, L_000001aff3ce46f0;  alias, 1 drivers
v000001aff3cd17b0_0 .var/i "i", 31 0;
v000001aff3cd26b0_0 .net "is_unsigned", 0 0, v000001aff3c5af30_0;  alias, 1 drivers
v000001aff3cd0090_0 .net "mem_size", 1 0, v000001aff3c5b250_0;  alias, 1 drivers
v000001aff3cd0770 .array "memory", 0 1023, 7 0;
v000001aff3cd0a90_0 .net "read_addr", 31 0, v000001aff3c5aa30_0;  alias, 1 drivers
v000001aff3cd2750_0 .net "read_data", 31 0, L_000001aff3ce36b0;  alias, 1 drivers
v000001aff3cd1a30_0 .net "rst", 0 0, o000001aff3c65958;  alias, 0 drivers
v000001aff3cd0310_0 .net "write_addr", 31 0, v000001aff3c5aa30_0;  alias, 1 drivers
v000001aff3cd1ad0_0 .net "write_data", 31 0, v000001aff3c29d70_0;  alias, 1 drivers
v000001aff3cd2110_0 .net "write_enable", 0 0, v000001aff3be53c0_0;  alias, 1 drivers
L_000001aff3ce7670 .cmp/eq 2, v000001aff3c5b250_0, L_000001aff3ceaa50;
L_000001aff3ce7530 .array/port v000001aff3cd0770, L_000001aff3ce9970;
L_000001aff3ce75d0 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce9970 .concat [ 10 2 0 0], L_000001aff3ce75d0, L_000001aff3ceaae0;
L_000001aff3ce9d30 .concat [ 8 24 0 0], L_000001aff3ce7530, L_000001aff3ceaa98;
L_000001aff3ce9ab0 .array/port v000001aff3cd0770, L_000001aff3ce9b50;
L_000001aff3ce9a10 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce9b50 .concat [ 10 2 0 0], L_000001aff3ce9a10, L_000001aff3ceab28;
L_000001aff3ce9c90 .part L_000001aff3ce9ab0, 7, 1;
LS_000001aff3ce98d0_0_0 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_0_4 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_0_8 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_0_12 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_0_16 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_0_20 .concat [ 1 1 1 1], L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90, L_000001aff3ce9c90;
LS_000001aff3ce98d0_1_0 .concat [ 4 4 4 4], LS_000001aff3ce98d0_0_0, LS_000001aff3ce98d0_0_4, LS_000001aff3ce98d0_0_8, LS_000001aff3ce98d0_0_12;
LS_000001aff3ce98d0_1_4 .concat [ 4 4 0 0], LS_000001aff3ce98d0_0_16, LS_000001aff3ce98d0_0_20;
L_000001aff3ce98d0 .concat [ 16 8 0 0], LS_000001aff3ce98d0_1_0, LS_000001aff3ce98d0_1_4;
L_000001aff3ce9e70 .array/port v000001aff3cd0770, L_000001aff3ce9dd0;
L_000001aff3ce9bf0 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce9dd0 .concat [ 10 2 0 0], L_000001aff3ce9bf0, L_000001aff3ceab70;
L_000001aff3ce9f10 .concat [ 8 24 0 0], L_000001aff3ce9e70, L_000001aff3ce98d0;
L_000001aff3ce9830 .functor MUXZ 32, L_000001aff3ce9f10, L_000001aff3ce9d30, v000001aff3c5af30_0, C4<>;
L_000001aff3ce4150 .cmp/eq 2, v000001aff3c5b250_0, L_000001aff3ceabb8;
L_000001aff3ce3bb0 .part v000001aff3c5aa30_0, 0, 1;
L_000001aff3ce2cb0 .array/port v000001aff3cd0770, L_000001aff3ce4510;
L_000001aff3ce2d50 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce4510 .concat [ 10 2 0 0], L_000001aff3ce2d50, L_000001aff3ceac90;
L_000001aff3ce37f0 .concat [ 8 16 0 0], L_000001aff3ce2cb0, L_000001aff3ceac48;
L_000001aff3ce2710 .concat [ 24 8 0 0], L_000001aff3ce37f0, L_000001aff3ceacd8;
L_000001aff3ce20d0 .array/port v000001aff3cd0770, L_000001aff3ce3ed0;
L_000001aff3ce28f0 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce2990 .concat [ 10 22 0 0], L_000001aff3ce28f0, L_000001aff3cead20;
L_000001aff3ce3ed0 .arith/sum 32, L_000001aff3ce2990, L_000001aff3cead68;
L_000001aff3ce41f0 .part L_000001aff3ce20d0, 7, 1;
LS_000001aff3ce2850_0_0 .concat [ 1 1 1 1], L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0;
LS_000001aff3ce2850_0_4 .concat [ 1 1 1 1], L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0;
LS_000001aff3ce2850_0_8 .concat [ 1 1 1 1], L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0;
LS_000001aff3ce2850_0_12 .concat [ 1 1 1 1], L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0, L_000001aff3ce41f0;
L_000001aff3ce2850 .concat [ 4 4 4 4], LS_000001aff3ce2850_0_0, LS_000001aff3ce2850_0_4, LS_000001aff3ce2850_0_8, LS_000001aff3ce2850_0_12;
L_000001aff3ce3890 .array/port v000001aff3cd0770, L_000001aff3ce2a30;
L_000001aff3ce2c10 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce31b0 .concat [ 10 22 0 0], L_000001aff3ce2c10, L_000001aff3ceadb0;
L_000001aff3ce2a30 .arith/sum 32, L_000001aff3ce31b0, L_000001aff3ceadf8;
L_000001aff3ce2170 .array/port v000001aff3cd0770, L_000001aff3ce3c50;
L_000001aff3ce3610 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce3c50 .concat [ 10 2 0 0], L_000001aff3ce3610, L_000001aff3ceae40;
L_000001aff3ce3570 .concat [ 8 8 16 0], L_000001aff3ce2170, L_000001aff3ce3890, L_000001aff3ce2850;
L_000001aff3ce2670 .functor MUXZ 32, L_000001aff3ce3570, L_000001aff3ce2710, v000001aff3c5af30_0, C4<>;
L_000001aff3ce3430 .cmp/eq 2, v000001aff3c5b250_0, L_000001aff3ceae88;
L_000001aff3ce4290 .part v000001aff3c5aa30_0, 0, 2;
L_000001aff3ce23f0 .cmp/eq 2, L_000001aff3ce4290, L_000001aff3ceaed0;
L_000001aff3ce2210 .array/port v000001aff3cd0770, L_000001aff3ce2e90;
L_000001aff3ce3cf0 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce2df0 .concat [ 10 22 0 0], L_000001aff3ce3cf0, L_000001aff3ceaf18;
L_000001aff3ce2e90 .arith/sum 32, L_000001aff3ce2df0, L_000001aff3ceaf60;
L_000001aff3ce2f30 .array/port v000001aff3cd0770, L_000001aff3ce2ad0;
L_000001aff3ce2350 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce4330 .concat [ 10 22 0 0], L_000001aff3ce2350, L_000001aff3ceafa8;
L_000001aff3ce2ad0 .arith/sum 32, L_000001aff3ce4330, L_000001aff3ceaff0;
L_000001aff3ce3390 .array/port v000001aff3cd0770, L_000001aff3ce2b70;
L_000001aff3ce32f0 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce2fd0 .concat [ 10 22 0 0], L_000001aff3ce32f0, L_000001aff3ceb038;
L_000001aff3ce2b70 .arith/sum 32, L_000001aff3ce2fd0, L_000001aff3ceb080;
L_000001aff3ce27b0 .array/port v000001aff3cd0770, L_000001aff3ce3930;
L_000001aff3ce3070 .part v000001aff3c5aa30_0, 0, 10;
L_000001aff3ce3930 .concat [ 10 2 0 0], L_000001aff3ce3070, L_000001aff3ceb0c8;
L_000001aff3ce34d0 .concat [ 8 8 8 8], L_000001aff3ce27b0, L_000001aff3ce3390, L_000001aff3ce2f30, L_000001aff3ce2210;
L_000001aff3ce4650 .functor MUXZ 32, L_000001aff3ceb110, L_000001aff3ce34d0, L_000001aff3d45640, C4<>;
L_000001aff3ce3d90 .functor MUXZ 32, L_000001aff3ce4650, L_000001aff3ce2670, L_000001aff3d45b80, C4<>;
L_000001aff3ce36b0 .functor MUXZ 32, L_000001aff3ce3d90, L_000001aff3ce9830, L_000001aff3ce7670, C4<>;
v000001aff3cd0770_16 .array/port v000001aff3cd0770, 16;
v000001aff3cd0770_17 .array/port v000001aff3cd0770, 17;
v000001aff3cd0770_18 .array/port v000001aff3cd0770, 18;
v000001aff3cd0770_19 .array/port v000001aff3cd0770, 19;
L_000001aff3ce46f0 .concat [ 8 8 8 8], v000001aff3cd0770_16, v000001aff3cd0770_17, v000001aff3cd0770_18, v000001aff3cd0770_19;
S_000001aff3ccd470 .scope module, "WB_stage" "write_back" 3 538, 19 1 0, S_000001aff3c64680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_in";
    .port_info 1 /INPUT 1 "mem_to_reg_in";
    .port_info 2 /INPUT 1 "lui_control_in";
    .port_info 3 /INPUT 1 "jump_in";
    .port_info 4 /INPUT 1 "jalr_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "mem_data_in";
    .port_info 7 /INPUT 32 "pc_plus_4_in";
    .port_info 8 /INPUT 32 "lui_imm_in";
    .port_info 9 /INPUT 5 "rd_register";
    .port_info 10 /OUTPUT 32 "write_data";
L_000001aff3d45db0 .functor OR 1, v000001aff3ccab40_0, v000001aff3cca500_0, C4<0>, C4<0>;
v000001aff3cd10d0_0 .net *"_ivl_1", 0 0, L_000001aff3d45db0;  1 drivers
v000001aff3cd06d0_0 .net *"_ivl_2", 31 0, L_000001aff3ce2490;  1 drivers
v000001aff3cd2570_0 .net *"_ivl_4", 31 0, L_000001aff3ce43d0;  1 drivers
v000001aff3cd04f0_0 .net *"_ivl_6", 31 0, L_000001aff3ce3250;  1 drivers
L_000001aff3ceb158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aff3ccfff0_0 .net/2u *"_ivl_8", 31 0, L_000001aff3ceb158;  1 drivers
v000001aff3cd03b0_0 .net "alu_result_in", 31 0, v000001aff3ccafa0_0;  alias, 1 drivers
v000001aff3cd15d0_0 .net "jalr_in", 0 0, v000001aff3cca500_0;  alias, 1 drivers
v000001aff3cd08b0_0 .net "jump_in", 0 0, v000001aff3ccab40_0;  alias, 1 drivers
v000001aff3cd1210_0 .net "lui_control_in", 0 0, v000001aff3cc9100_0;  alias, 1 drivers
v000001aff3cd0950_0 .net "lui_imm_in", 31 0, v000001aff3cc8fc0_0;  alias, 1 drivers
v000001aff3cd12b0_0 .net "mem_data_in", 31 0, v000001aff3ccaaa0_0;  alias, 1 drivers
v000001aff3cd1490_0 .net "mem_to_reg_in", 0 0, v000001aff3cca5a0_0;  alias, 1 drivers
v000001aff3cd1850_0 .net "pc_plus_4_in", 31 0, v000001aff3cca3c0_0;  alias, 1 drivers
o000001aff3c793f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aff3cded40_0 .net "rd_register", 4 0, o000001aff3c793f8;  0 drivers
v000001aff3ce01e0_0 .net "reg_write_in", 0 0, v000001aff3cca0a0_0;  alias, 1 drivers
v000001aff3cdede0_0 .net "write_data", 31 0, L_000001aff3ce3750;  alias, 1 drivers
L_000001aff3ce2490 .functor MUXZ 32, v000001aff3ccafa0_0, v000001aff3cc8fc0_0, v000001aff3cc9100_0, C4<>;
L_000001aff3ce43d0 .functor MUXZ 32, L_000001aff3ce2490, v000001aff3cca3c0_0, L_000001aff3d45db0, C4<>;
L_000001aff3ce3250 .functor MUXZ 32, L_000001aff3ce43d0, v000001aff3ccaaa0_0, v000001aff3cca5a0_0, C4<>;
L_000001aff3ce3750 .functor MUXZ 32, L_000001aff3ceb158, L_000001aff3ce3250, v000001aff3cca0a0_0, C4<>;
    .scope S_000001aff3b1cf60;
T_0 ;
    %wait E_000001aff3c16fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3c5c0b0_0, 0, 1;
    %load/vec4 v000001aff3c5c010_0;
    %addi 4, 0, 32;
    %store/vec4 v000001aff3c5a350_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3c5b930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3c5acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3c5b9d0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aff3b865d0;
T_1 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3ccbfe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aff3ccbf40_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001aff3ccbf40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001aff3ccbf40_0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aff3ccbf40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 103, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v000001aff3ccbf40_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001aff3ccbf40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 3, 0, 32;
    %cmpi/s 256, 0, 32;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aff3ccc120, 4, 0;
    %pushi/vec4 19, 0, 8;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001aff3ccc120, 4, 0;
T_1.6 ;
    %load/vec4 v000001aff3ccbf40_0;
    %addi 4, 0, 32;
    %store/vec4 v000001aff3ccbf40_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aff3b86440;
T_2 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cca6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 14 34 "$display", "PC_DEBUG: old_pc=%h, pc_plus_4=%h, next_pc=%h, branch_taken=%b, jump_taken=%b, jalr_taken=%b, branch_target=%h, stall_pc=%b", v000001aff3ccc8a0_0, v000001aff3ccc9e0_0, v000001aff3ccc800_0, v000001aff3ccb9a0_0, v000001aff3ccc4e0_0, v000001aff3ccc760_0, v000001aff3ccc440_0, v000001aff3cca320_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001aff3b86440;
T_3 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cca6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccc8a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001aff3cca320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001aff3ccc800_0;
    %assign/vec4 v000001aff3ccc8a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aff3b86440;
T_4 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3ccc940_0;
    %cmpi/u 40, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.2, 5;
    %load/vec4 v000001aff3ccc940_0;
    %cmpi/u 48, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 14 65 "$display", "FETCH DEBUG: PC=%h, instruction=%h, branch_taken=%b", v000001aff3ccc940_0, v000001aff3cccc60_0, v000001aff3ccb9a0_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aff3b11210;
T_5 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3ccc080_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v000001aff3cc7e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccbcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccbb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccc580_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001aff3ccbc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v000001aff3ccc620_0;
    %assign/vec4 v000001aff3ccbcc0_0, 0;
    %load/vec4 v000001aff3cc8a70_0;
    %assign/vec4 v000001aff3ccbb80_0, 0;
    %load/vec4 v000001aff3ccb900_0;
    %assign/vec4 v000001aff3ccc580_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001aff3b11080;
T_6 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cc5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aff3cc3350_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001aff3cc3350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aff3cc3350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cc4c50, 0, 4;
    %load/vec4 v000001aff3cc3350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aff3cc3350_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001aff3cc4cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001aff3cc6770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001aff3cc6310_0;
    %load/vec4 v000001aff3cc6770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cc4c50, 0, 4;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cc4c50, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aff3b11080;
T_7 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cc4cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001aff3cc6770_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 12 45 "$display", "REG DEBUG: Writing to r10: data=%h", v000001aff3cc6310_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001aff3b08870;
T_8 ;
    %wait E_000001aff3c184c0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc13e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc1700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc42f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %load/vec4 v000001aff3cc37b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %load/vec4 v000001aff3cc3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.10 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.21 ;
T_8.20 ;
    %jmp T_8.18;
T_8.11 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.23 ;
    %jmp T_8.18;
T_8.12 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.25, 4;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.25 ;
    %jmp T_8.18;
T_8.13 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.27, 4;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
T_8.27 ;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.29, 4;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.29 ;
    %jmp T_8.18;
T_8.15 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.31, 4;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.32;
T_8.31 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_8.33, 4;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.33 ;
T_8.32 ;
    %jmp T_8.18;
T_8.16 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.35, 4;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.35 ;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.37, 4;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.37 ;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %load/vec4 v000001aff3cc3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %jmp T_8.47;
T_8.39 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.47;
T_8.40 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.48, 4;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.48 ;
    %jmp T_8.47;
T_8.41 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.47;
T_8.42 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.47;
T_8.43 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.47;
T_8.44 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_8.50, 4;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.51;
T_8.50 ;
    %load/vec4 v000001aff3cc4d90_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_8.52, 4;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
T_8.52 ;
T_8.51 ;
    %jmp T_8.47;
T_8.45 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.47;
T_8.46 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.47;
T_8.47 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %load/vec4 v000001aff3cc3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %jmp T_8.59;
T_8.54 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.59;
T_8.55 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.59;
T_8.56 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.59;
T_8.57 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.59;
T_8.58 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.59;
T_8.59 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %load/vec4 v000001aff3cc3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.62, 6;
    %jmp T_8.63;
T_8.60 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %jmp T_8.63;
T_8.61 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %jmp T_8.63;
T_8.62 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aff3cc47f0_0, 0, 2;
    %jmp T_8.63;
T_8.63 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001aff3cc3e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.66, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.67, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.69, 6;
    %jmp T_8.70;
T_8.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc13e0_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.70;
T_8.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3850_0, 0, 1;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.70;
T_8.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3490_0, 0, 1;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.70;
T_8.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1700_0, 0, 1;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.70;
T_8.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3490_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.70;
T_8.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1700_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4930_0, 0, 1;
    %jmp T_8.70;
T_8.70 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc42f0_0, 0, 1;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001aff3cc3e90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.71, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3f30_0, 0, 1;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
T_8.71 ;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3210_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001aff3cc1200_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc1340_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001aff3b08a00;
T_9 ;
    %wait E_000001aff3c19080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc41b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aff3cc4250_0, 0, 1;
    %load/vec4 v000001aff3cc49d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000001aff3cc35d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001aff3cc35d0_0;
    %load/vec4 v000001aff3cc46b0_0;
    %cmp/e;
    %jmp/1 T_9.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001aff3cc35d0_0;
    %load/vec4 v000001aff3cc3d50_0;
    %cmp/e;
    %flag_or 4, 8;
T_9.5;
    %jmp/0xz  T_9.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc3030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4250_0, 0, 1;
T_9.3 ;
T_9.0 ;
    %load/vec4 v000001aff3cc38f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc41b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aff3cc4250_0, 0, 1;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001aff3b33aa0;
T_10 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cc8070_0;
    %cmpi/e 44, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 9 150 "$display", "DECODE DEBUG: PC=0x2C, opcode=%b, rd=%d, jump=%b, instruction=%h", v000001aff3cc7c10_0, v000001aff3cc86b0_0, v000001aff3cc7990_0, v000001aff3cc7fd0_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001aff3afcc20;
T_11 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cc2920_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v000001aff3cc1f20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc1ac0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001aff3cbf3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc24c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc1fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc29c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc1c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc2560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc1020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc2e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001aff3cc27e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc1d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc2b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc1b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc2100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc1ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3cc2420_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3cc2740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3cc2600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3cc2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cbfb50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001aff3cc2380_0;
    %assign/vec4 v000001aff3cc2880_0, 0;
    %load/vec4 v000001aff3cc1160_0;
    %assign/vec4 v000001aff3cc1ac0_0, 0;
    %load/vec4 v000001aff3cc0cd0_0;
    %assign/vec4 v000001aff3cbf3d0_0, 0;
    %load/vec4 v000001aff3cc2ce0_0;
    %assign/vec4 v000001aff3cc2d80_0, 0;
    %load/vec4 v000001aff3cbfbf0_0;
    %assign/vec4 v000001aff3cc24c0_0, 0;
    %load/vec4 v000001aff3cc1de0_0;
    %assign/vec4 v000001aff3cc1fc0_0, 0;
    %load/vec4 v000001aff3cc10c0_0;
    %assign/vec4 v000001aff3cc29c0_0, 0;
    %load/vec4 v000001aff3cc18e0_0;
    %assign/vec4 v000001aff3cc17a0_0, 0;
    %load/vec4 v000001aff3cc2240_0;
    %assign/vec4 v000001aff3cc21a0_0, 0;
    %load/vec4 v000001aff3cc2a60_0;
    %assign/vec4 v000001aff3cc1c00_0, 0;
    %load/vec4 v000001aff3cc12a0_0;
    %assign/vec4 v000001aff3cc2560_0, 0;
    %load/vec4 v000001aff3cc1840_0;
    %assign/vec4 v000001aff3cc1020_0, 0;
    %load/vec4 v000001aff3cc0f80_0;
    %assign/vec4 v000001aff3cc2e20_0, 0;
    %load/vec4 v000001aff3cc2060_0;
    %assign/vec4 v000001aff3cc27e0_0, 0;
    %load/vec4 v000001aff3cc2c40_0;
    %assign/vec4 v000001aff3cc1d40_0, 0;
    %load/vec4 v000001aff3cc1520_0;
    %assign/vec4 v000001aff3cc2b00_0, 0;
    %load/vec4 v000001aff3cc1a20_0;
    %assign/vec4 v000001aff3cc1b60_0, 0;
    %load/vec4 v000001aff3cc22e0_0;
    %assign/vec4 v000001aff3cc2100_0, 0;
    %load/vec4 v000001aff3cc1480_0;
    %assign/vec4 v000001aff3cc1ca0_0, 0;
    %load/vec4 v000001aff3cc26a0_0;
    %assign/vec4 v000001aff3cc2420_0, 0;
    %load/vec4 v000001aff3cc15c0_0;
    %assign/vec4 v000001aff3cc2740_0, 0;
    %load/vec4 v000001aff3cc1e80_0;
    %assign/vec4 v000001aff3cc2600_0, 0;
    %load/vec4 v000001aff3cc1660_0;
    %assign/vec4 v000001aff3cc2ba0_0, 0;
    %load/vec4 v000001aff3cbfa10_0;
    %assign/vec4 v000001aff3cbfb50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001aff3b327a0;
T_12 ;
    %wait E_000001aff3c17c00;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cbe860_0, 0, 2;
    %vpi_call 7 19 "$display", "FORWARD DEBUG: rs1=%d rs2=%d ex_mem_rd=%d mem_wb_rd=%d ex_mem_wr=%b mem_wb_wr=%b", v000001aff3cbeae0_0, v000001aff3cbeb80_0, v000001aff3cbe7c0_0, v000001aff3cbec20_0, v000001aff3cbd280_0, v000001aff3cbee00_0 {0 0 0};
    %load/vec4 v000001aff3cbd280_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v000001aff3cbe7c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000001aff3cbe7c0_0;
    %load/vec4 v000001aff3cbeae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
    %vpi_call 7 25 "$display", "FORWARD A: EX->EX forwarding for rs1=%d", v000001aff3cbeae0_0 {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001aff3cbee00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v000001aff3cbec20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000001aff3cbec20_0;
    %load/vec4 v000001aff3cbeae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
    %vpi_call 7 29 "$display", "FORWARD A: MEM->EX forwarding for rs1=%d", v000001aff3cbeae0_0 {0 0 0};
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001aff3b327a0;
T_13 ;
    %wait E_000001aff3c17980;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aff3cbe860_0, 0, 2;
    %load/vec4 v000001aff3cbd280_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v000001aff3cbe7c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000001aff3cbe7c0_0;
    %load/vec4 v000001aff3cbeae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001aff3cbee00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v000001aff3cbec20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000001aff3cbec20_0;
    %load/vec4 v000001aff3cbeae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cbd780_0, 0, 2;
T_13.4 ;
T_13.1 ;
    %load/vec4 v000001aff3cbd280_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.11, 10;
    %load/vec4 v000001aff3cbe7c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v000001aff3cbe7c0_0;
    %load/vec4 v000001aff3cbeb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aff3cbe860_0, 0, 2;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000001aff3cbee00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.15, 10;
    %load/vec4 v000001aff3cbec20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v000001aff3cbec20_0;
    %load/vec4 v000001aff3cbeb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aff3cbe860_0, 0, 2;
T_13.12 ;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001aff3b32610;
T_14 ;
    %wait E_000001aff3c17340;
    %load/vec4 v000001aff3cbe900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.0 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %vpi_call 6 182 "$display", "ALU ADD: %h + %h = %h", v000001aff3cbd320_0, v000001aff3cbe2c0_0, v000001aff3cbe040_0 {0 0 0};
    %jmp T_14.36;
T_14.1 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %sub;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %vpi_call 6 186 "$display", "ALU SUB: %h - %h = %h", v000001aff3cbd320_0, v000001aff3cbe2c0_0, v000001aff3cbe040_0 {0 0 0};
    %jmp T_14.36;
T_14.2 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.3 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.38, 8;
T_14.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.38, 8;
 ; End of false expr.
    %blend;
T_14.38;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.4 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.40, 8;
T_14.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.40, 8;
 ; End of false expr.
    %blend;
T_14.40;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.5 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %xor;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.6 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.7 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.8 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %or;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.9 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %and;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.10 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.11 ;
    %load/vec4 v000001aff3cbd320_0;
    %ix/getv 4, v000001aff3cbe720_0;
    %shiftl 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.12 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.42, 8;
T_14.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.42, 8;
 ; End of false expr.
    %blend;
T_14.42;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.13 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.43, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.44, 8;
T_14.43 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.44, 8;
 ; End of false expr.
    %blend;
T_14.44;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.14 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %xor;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.15 ;
    %load/vec4 v000001aff3cbd320_0;
    %ix/getv 4, v000001aff3cbe720_0;
    %shiftr 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.16 ;
    %load/vec4 v000001aff3cbd320_0;
    %ix/getv 4, v000001aff3cbe720_0;
    %shiftr/s 4;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.17 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %or;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.18 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %and;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.19 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.20 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.21 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.22 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.23 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe2c0_0;
    %mul;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %vpi_call 6 219 "$display", "ALU MUL: %h * %h = %h", v000001aff3cbd320_0, v000001aff3cbe2c0_0, v000001aff3cbe040_0 {0 0 0};
    %jmp T_14.36;
T_14.24 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.25 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.26 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe360_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_14.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.46, 8;
T_14.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.46, 8;
 ; End of false expr.
    %blend;
T_14.46;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.27 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe360_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_14.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.48, 8;
T_14.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.48, 8;
 ; End of false expr.
    %blend;
T_14.48;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.28 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.50, 8;
T_14.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.50, 8;
 ; End of false expr.
    %blend;
T_14.50;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.29 ;
    %load/vec4 v000001aff3cbe360_0;
    %load/vec4 v000001aff3cbd320_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.52, 8;
T_14.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.52, 8;
 ; End of false expr.
    %blend;
T_14.52;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.30 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbe360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.54, 8;
T_14.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.54, 8;
 ; End of false expr.
    %blend;
T_14.54;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.31 ;
    %load/vec4 v000001aff3cbe360_0;
    %load/vec4 v000001aff3cbd320_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.55, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.56, 8;
T_14.55 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.56, 8;
 ; End of false expr.
    %blend;
T_14.56;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.32 ;
    %load/vec4 v000001aff3cbdd20_0;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.33 ;
    %load/vec4 v000001aff3cbdd20_0;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.34 ;
    %load/vec4 v000001aff3cbd320_0;
    %load/vec4 v000001aff3cbdd20_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000001aff3cbe040_0, 0, 32;
    %jmp T_14.36;
T_14.36 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001aff3b740d0;
T_15 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cbef70_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.3, 8;
    %load/vec4 v000001aff3cc0b90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.3;
    %jmp/1 T_15.2, 8;
    %load/vec4 v000001aff3cbfab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 5 90 "$display", "BRANCH DEBUG: PC=%h, imm=%h, target=%h, condition=%b", v000001aff3cbf150_0, v000001aff3cc0410_0, v000001aff3cc09b0_0, v000001aff3cc07d0_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001aff3c64810;
T_16 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3be5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3be5fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3be53c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5a530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5b070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5afd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5af30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001aff3c5b250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3c5aa30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3c29d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3c5b750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3c5b2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3be5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5ab70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3c5ac10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3c5ad50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001aff3be5d20_0;
    %assign/vec4 v000001aff3be5fa0_0, 0;
    %load/vec4 v000001aff3c5b390_0;
    %assign/vec4 v000001aff3c5b6b0_0, 0;
    %load/vec4 v000001aff3be5280_0;
    %assign/vec4 v000001aff3be53c0_0, 0;
    %load/vec4 v000001aff3c5b110_0;
    %assign/vec4 v000001aff3c5a490_0, 0;
    %load/vec4 v000001aff3c5b4d0_0;
    %assign/vec4 v000001aff3c5a530_0, 0;
    %load/vec4 v000001aff3c5ba70_0;
    %assign/vec4 v000001aff3c5b070_0, 0;
    %load/vec4 v000001aff3c5a2b0_0;
    %assign/vec4 v000001aff3c5afd0_0, 0;
    %load/vec4 v000001aff3c5b610_0;
    %assign/vec4 v000001aff3c5af30_0, 0;
    %load/vec4 v000001aff3c5b890_0;
    %assign/vec4 v000001aff3c5b250_0, 0;
    %load/vec4 v000001aff3c5ae90_0;
    %assign/vec4 v000001aff3c5aa30_0, 0;
    %load/vec4 v000001aff3c29af0_0;
    %assign/vec4 v000001aff3c29d70_0, 0;
    %load/vec4 v000001aff3c5a670_0;
    %assign/vec4 v000001aff3c5b750_0, 0;
    %load/vec4 v000001aff3c5a5d0_0;
    %assign/vec4 v000001aff3c5b2f0_0, 0;
    %load/vec4 v000001aff3be5c80_0;
    %assign/vec4 v000001aff3be5820_0, 0;
    %load/vec4 v000001aff3c5bed0_0;
    %assign/vec4 v000001aff3c5ab70_0, 0;
    %load/vec4 v000001aff3c5be30_0;
    %assign/vec4 v000001aff3c5ac10_0, 0;
    %load/vec4 v000001aff3c5c150_0;
    %assign/vec4 v000001aff3c5ad50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001aff3ccdab0;
T_17 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cd1a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aff3cd17b0_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001aff3cd17b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001aff3cd17b0_0;
    %store/vec4a v000001aff3cd0770, 4, 0;
    %load/vec4 v000001aff3cd17b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aff3cd17b0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001aff3cd2110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001aff3cd0090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
T_17.10 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
    %load/vec4 v000001aff3cd1ad0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001aff3cd0310_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aff3cd0770, 0, 4;
T_17.12 ;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001aff3aee6f0;
T_18 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3cc9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cca0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cca5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cc9100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3ccab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aff3cca500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccafa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3ccaaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cca3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cc8fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001aff3cca460_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001aff3ccad20_0;
    %assign/vec4 v000001aff3cca0a0_0, 0;
    %load/vec4 v000001aff3ccac80_0;
    %assign/vec4 v000001aff3cca5a0_0, 0;
    %load/vec4 v000001aff3cc9ba0_0;
    %assign/vec4 v000001aff3cc9100_0, 0;
    %load/vec4 v000001aff3cc9240_0;
    %assign/vec4 v000001aff3ccab40_0, 0;
    %load/vec4 v000001aff3cc9740_0;
    %assign/vec4 v000001aff3cca500_0, 0;
    %load/vec4 v000001aff3ccb040_0;
    %assign/vec4 v000001aff3ccafa0_0, 0;
    %load/vec4 v000001aff3cc99c0_0;
    %assign/vec4 v000001aff3ccaaa0_0, 0;
    %load/vec4 v000001aff3ccabe0_0;
    %assign/vec4 v000001aff3cca3c0_0, 0;
    %load/vec4 v000001aff3ccb400_0;
    %assign/vec4 v000001aff3cc8fc0_0, 0;
    %load/vec4 v000001aff3ccb4a0_0;
    %assign/vec4 v000001aff3cca460_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001aff3c64680;
T_19 ;
    %wait E_000001aff3c17280;
    %load/vec4 v000001aff3ce55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aff3cdfa60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001aff3cdfa60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aff3cdfa60_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001aff3c64680;
T_20 ;
    %wait E_000001aff3c17280;
    %vpi_call 3 45 "$display", "TOP DUT >>> internal cycle = %0d", v000001aff3cdfa60_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "processor_final.srcs/sources_1/new/src/dynamic_branch_predictor/two_bit_saturating_counter.v";
    "processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v";
    "processor_final.srcs/sources_1/new/src/pipeline_registers/ex_mem_registers.v";
    "processor_final.srcs/sources_1/new/src/stages/ex_stage.v";
    "processor_final.srcs/sources_1/new/src/alu/alu.v";
    "processor_final.srcs/sources_1/new/src/forwarding_unit/forwarding_unit.v";
    "processor_final.srcs/sources_1/new/src/pipeline_registers/id_ex_register.v";
    "processor_final.srcs/sources_1/new/src/stages/id_stage.v";
    "processor_final.srcs/sources_1/new/src/control_unit/control_unit.v";
    "processor_final.srcs/sources_1/new/src/hazard_detection/hazard_detection_unit.v";
    "processor_final.srcs/sources_1/new/src/register_file/rfu.v";
    "processor_final.srcs/sources_1/new/src/pipeline_registers/if_id_registers.v";
    "processor_final.srcs/sources_1/new/src/stages/if_stage.v";
    "processor_final.srcs/sources_1/new/src/instruction_memory/imu.v";
    "processor_final.srcs/sources_1/new/src/pipeline_registers/mem_wb_registers.v";
    "processor_final.srcs/sources_1/new/src/stages/dmu_stage.v";
    "processor_final.srcs/sources_1/new/src/data_memory_unit/dmu.v";
    "processor_final.srcs/sources_1/new/src/stages/write_back.v";
