#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 22 18:36:27 2025
# Process ID: 10304
# Current directory: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18116 D:\ICIC 2025 Unisoc-3\Xilinx_ZYNQ7020_ML_KEM\Project\Xilinx ZYNQ7020 ML-KEM.xpr
# Log file: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/vivado.log
# Journal file: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project\vivado.jou
# Running On: Devin, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.xpr}
set_property SOURCE_SET sources_1 [get_filesets {{Simulation Testbench}}]
add_files -fileset {Simulation Testbench} -norecurse {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg3_BitsToBytes.v}}
close [ open {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v} w ]
add_files {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v}}
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
set_property SOURCE_SET sources_1 [get_filesets {{Simulation Testbench}}]
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new}
close [ open {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new/tb_and_gate.v} w ]
add_files -fileset {Simulation Testbench} {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new/tb_and_gate.v}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_and_gate [get_filesets {{Simulation Testbench}}]
set_property top_lib xil_defaultlib [get_filesets {{Simulation Testbench}}]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets {{Simulation Testbench}} ]
launch_simulation -simset [get_filesets {{Simulation Testbench}} ]
