// Seed: 2106620836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_6[-1'b0] = 1;
  logic [7:0] id_13;
  assign id_13[-1]   = 1 == {-1, 1 != 1'h0, "" ~^ 1 - (1 + id_5)} || id_10 || id_1[1'b0];
  assign module_0[1] = id_8;
  final $clog2(44);
  ;
  assign id_11 = id_3;
  assign id_9  = id_10;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_10,
      id_9,
      id_5,
      id_2,
      id_5,
      id_10,
      id_1,
      id_1,
      id_9,
      id_1
  );
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_7 = id_2[id_6==1'b0] ? id_3 : id_1;
  wire id_11;
endmodule
