Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/Print_Manager.vhd" into library work
Parsing entity <Print_Manager>.
Parsing architecture <Behavioral> of entity <print_manager>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/lcd_controller.vhd" into library work
Parsing entity <lcd_controller>.
Parsing architecture <controller> of entity <lcd_controller>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/EDGE_DETECTOR.vhd" into library work
Parsing entity <EDGE_DETECTOR>.
Parsing architecture <rtl> of entity <edge_detector>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/DEBOUNCE.vhd" into library work
Parsing entity <DEBOUNCE>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/PrintMan-Test.vhd" into library work
Parsing entity <MAIN>.
Parsing architecture <Behavioral> of entity <main>.
WARNING:HDLCompiler:946 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/PrintMan-Test.vhd" Line 103: Actual for formal port line2_buffer is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MAIN> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/PrintMan-Test.vhd" Line 52: Using initial value "01" for current_state since it is never assigned

Elaborating entity <DEBOUNCE> (architecture <logic>) with generics from library <work>.

Elaborating entity <EDGE_DETECTOR> (architecture <rtl>) from library <work>.

Elaborating entity <Print_Manager> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/Print_Manager.vhd" Line 24: Assignment to char_timer ignored, since the identifier is never used

Elaborating entity <lcd_controller> (architecture <controller>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MAIN>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/PrintMan-Test.vhd".
INFO:Xst:3210 - "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/PrintMan-Test.vhd" line 83: Output port <char_index> of the instance <print> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MAIN> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/DEBOUNCE.vhd".
        clk_freq = 20000000
        stable_time = 20
    Found 2-bit register for signal <flipflops>.
    Found 1-bit register for signal <result>.
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_5_o_add_1_OUT> created at line 59.
    Found 19-bit comparator greater for signal <count[18]_PWR_5_o_LessThan_1_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <EDGE_DETECTOR>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/EDGE_DETECTOR.vhd".
    Found 1-bit register for signal <r1_input>.
    Found 1-bit register for signal <r0_input>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <EDGE_DETECTOR> synthesized.

Synthesizing Unit <Print_Manager>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/Print_Manager.vhd".
    Found 5-bit register for signal <char_index_internal>.
    Found 240-bit register for signal <internal_message_buffer>.
    Found 25-bit register for signal <key_timer>.
    Found 8-bit register for signal <last_char>.
    Found 8-bit adder for signal <last_char[7]_GND_7_o_add_35_OUT> created at line 90.
    Found 9-bit adder for signal <n0620> created at line 102.
    Found 5-bit adder for signal <char_index_internal[4]_GND_7_o_add_595_OUT> created at line 111.
    Found 25-bit adder for signal <key_timer[24]_GND_7_o_add_596_OUT> created at line 115.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_47_OUT<4:0>> created at line 101.
    Found 8-bit comparator lessequal for signal <n0002> created at line 38
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_3_o> created at line 38
    Found 8-bit comparator lessequal for signal <n0007> created at line 46
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_7_o> created at line 46
    Found 8-bit comparator lessequal for signal <n0012> created at line 54
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_11_o> created at line 54
    Found 8-bit comparator lessequal for signal <n0017> created at line 62
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_15_o> created at line 62
    Found 8-bit comparator lessequal for signal <n0026> created at line 73
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_27_o> created at line 73
    Found 8-bit comparator lessequal for signal <n0031> created at line 81
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_31_o> created at line 81
    Found 8-bit comparator lessequal for signal <n0036> created at line 89
    Found 8-bit comparator greater for signal <last_char[7]_GND_7_o_LessThan_35_o> created at line 89
    Found 25-bit comparator greater for signal <n0323> created at line 108
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred 494 Multiplexer(s).
Unit <Print_Manager> synthesized.

Synthesizing Unit <lcd_controller>.
    Related source file is "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Playground/PrintMan-Test/lcd_controller.vhd".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 5-bit register for signal <ptr>.
    Found 1-bit register for signal <line>.
    Found 31-bit register for signal <clk_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | power_up                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit adder for signal <clk_count[30]_GND_10_o_add_5_OUT> created at line 85.
    Found 8-bit adder for signal <ptr[4]_GND_10_o_add_64_OUT> created at line 162.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_100_OUT<4:0>> created at line 217.
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_1_o> created at line 72
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_7_o> created at line 86
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_8_o> created at line 93
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_9_o> created at line 97
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_10_o> created at line 108
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_11_o> created at line 112
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_12_o> created at line 116
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_13_o> created at line 120
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_14_o> created at line 127
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_90_o> created at line 192
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_91_o> created at line 193
    Found 31-bit comparator greater for signal <clk_count[30]_GND_10_o_LessThan_92_o> created at line 195
    Found 31-bit comparator lessequal for signal <clk_count[30]_GND_10_o_LessThan_93_o> created at line 197
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 19-bit adder                                          : 2
 25-bit adder                                          : 1
 31-bit adder                                          : 1
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 28
 1-bit register                                        : 17
 19-bit register                                       : 2
 2-bit register                                        : 2
 240-bit register                                      : 1
 25-bit register                                       : 1
 31-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 30
 19-bit comparator greater                             : 2
 25-bit comparator greater                             : 1
 31-bit comparator greater                             : 12
 31-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 529
 1-bit 2-to-1 multiplexer                              : 490
 25-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 14
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 23
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DEBOUNCE>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DEBOUNCE> synthesized (advanced).

Synthesizing (advanced) Unit <Print_Manager>.
The following registers are absorbed into counter <key_timer>: 1 register on signal <key_timer>.
The following registers are absorbed into counter <char_index_internal>: 1 register on signal <char_index_internal>.
Unit <Print_Manager> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_controller>.
The following registers are absorbed into counter <ptr>: 1 register on signal <ptr>.
Unit <lcd_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 31-bit adder                                          : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 5
 19-bit up counter                                     : 2
 25-bit up counter                                     : 1
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 1
# Registers                                            : 308
 Flip-Flops                                            : 308
# Comparators                                          : 30
 19-bit comparator greater                             : 2
 25-bit comparator greater                             : 1
 31-bit comparator greater                             : 12
 31-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 7
 8-bit comparator lessequal                            : 7
# Multiplexers                                         : 527
 1-bit 2-to-1 multiplexer                              : 490
 31-bit 2-to-1 multiplexer                             : 14
 8-bit 2-to-1 multiplexer                              : 23
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lcd_controller/FSM_0> on signal <state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 power_up      | 000
 initialize    | 001
 reset         | 010
 line1         | 011
 line2         | 100
 update_cursor | 101
 send          | 110
---------------------------

Optimizing unit <MAIN> ...

Optimizing unit <DEBOUNCE> ...

Optimizing unit <Print_Manager> ...
WARNING:Xst:1710 - FF/Latch <last_char_7> (without init value) has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_239> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_231> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_223> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_215> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_207> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_199> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_191> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_183> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_175> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_167> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_159> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_151> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_143> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_135> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_127> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_119> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_111> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_103> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_95> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_87> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_79> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_71> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_63> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_55> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_47> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_39> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_31> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_23> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_15> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <internal_message_buffer_7> has a constant value of 0 in block <Print_Manager>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lcd_controller> ...
WARNING:Xst:1293 - FF/Latch <lcd_controller/clk_count_30> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_29> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_28> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_27> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_26> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_25> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_24> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_23> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_22> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_21> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <lcd_controller/clk_count_20> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <print/last_char_6> in Unit <MAIN> is the opposite to the following FF/Latch, which will be removed : <print/last_char_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 15.
FlipFlop lcd_controller/ptr_1 has been replicated 1 time(s)
FlipFlop lcd_controller/ptr_2 has been replicated 1 time(s)
FlipFlop lcd_controller/ptr_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 344
 Flip-Flops                                            : 344

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MAIN.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 940
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 55
#      LUT2                        : 64
#      LUT3                        : 44
#      LUT4                        : 43
#      LUT5                        : 320
#      LUT6                        : 147
#      MUXCY                       : 161
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 344
#      FD                          : 31
#      FDC                         : 235
#      FDCE                        : 9
#      FDE                         : 29
#      FDPE                        : 2
#      FDRE                        : 38
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 7
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             344  out of  11440     3%  
 Number of Slice LUTs:                  681  out of   5720    11%  
    Number used as Logic:               681  out of   5720    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    697
   Number with an unused Flip Flop:     353  out of    697    50%  
   Number with an unused LUT:            16  out of    697     2%  
   Number of fully used LUT-FF pairs:   328  out of    697    47%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    102    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 344   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.312ns (Maximum Frequency: 136.768MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 5.647ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.312ns (frequency: 136.768MHz)
  Total number of paths / destination ports: 141587 / 699
-------------------------------------------------------------------------
Delay:               7.312ns (Levels of Logic = 19)
  Source:            lcd_controller/clk_count_7 (FF)
  Destination:       lcd_controller/clk_count_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lcd_controller/clk_count_7 to lcd_controller/clk_count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.883  lcd_controller/clk_count_7 (lcd_controller/clk_count_7)
     LUT1:I0->O            1   0.205   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<7>_rt (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<7>_rt)
     MUXCY:S->O            1   0.172   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<7> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<8> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<9> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<10> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<11> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<12> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<13> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<14> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<15> (lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_cy<15>)
     XORCY:CI->O          17   0.180   1.372  lcd_controller/Madd_clk_count[30]_GND_10_o_add_5_OUT_xor<16> (lcd_controller/clk_count[30]_GND_10_o_add_5_OUT<16>)
     LUT5:I0->O            1   0.203   0.000  lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_lut<2> (lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<2> (lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<3> (lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<4> (lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<4>)
     MUXCY:CI->O           5   0.213   1.059  lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<5> (lcd_controller/Mcompar_clk_count[30]_GND_10_o_LessThan_14_o_cy<5>)
     LUT6:I1->O            2   0.203   0.617  lcd_controller/Mmux_state[2]_X_8_o_wide_mux_107_OUT1022 (lcd_controller/Mmux_state[2]_X_8_o_wide_mux_107_OUT1022)
     LUT6:I5->O           11   0.205   0.883  lcd_controller/Mmux_state[2]_X_8_o_wide_mux_107_OUT1023 (lcd_controller/Mmux_state[2]_X_8_o_wide_mux_107_OUT102)
     LUT2:I1->O            1   0.205   0.000  lcd_controller/Mmux_state[2]_X_8_o_wide_mux_107_OUT101 (lcd_controller/state[2]_X_8_o_wide_mux_107_OUT<13>)
     FDE:D                     0.102          lcd_controller/clk_count_13
    ----------------------------------------
    Total                      7.312ns (2.497ns logic, 4.815ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 18
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 4)
  Source:            sw0 (PAD)
  Destination:       print/last_char_0 (FF)
  Destination Clock: clk rising

  Data Path: sw0 to print/last_char_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.883  sw0_IBUF (sw0_IBUF)
     LUT6:I5->O            1   0.205   0.000  print/GND_7_o_last_char[7]_mux_600_OUT<0>3_G (N68)
     MUXF7:I1->O           1   0.140   0.944  print/GND_7_o_last_char[7]_mux_600_OUT<0>3 (print/GND_7_o_last_char[7]_mux_600_OUT<0>3)
     LUT6:I0->O            1   0.203   0.000  print/GND_7_o_last_char[7]_mux_600_OUT<0>9 (print/GND_7_o_last_char[7]_mux_600_OUT<0>)
     FDPE:D                    0.102          print/last_char_0
    ----------------------------------------
    Total                      3.699ns (1.872ns logic, 1.827ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.647ns (Levels of Logic = 2)
  Source:            print/last_char_6 (FF)
  Destination:       mn<5> (PAD)
  Source Clock:      clk rising

  Data Path: print/last_char_6 to mn<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            95   0.447   1.844  print/last_char_6 (print/last_char_6)
     INV:I->O              1   0.206   0.579  mn<6>_inv1_INV_0 (mn_5_OBUF)
     OBUF:I->O                 2.571          mn_5_OBUF (mn<5>)
    ----------------------------------------
    Total                      5.647ns (3.224ns logic, 2.423ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            btn<6> (PAD)
  Destination:       led<7> (PAD)

  Data Path: btn<6> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  btn_6_IBUF (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.312|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.50 secs
 
--> 


Total memory usage is 382316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    2 (   0 filtered)

