Time resolution is 1 ps

TESTING STORES:
Data stored:          0 at 0000000000
Data stored:          1 at 0000000100
Data stored:          2 at 0000001000
Data stored:          3 at 0000001100
Data stored:          4 at 0000010000
Data stored:          5 at 0000010100
Data stored:          6 at 0000011000
Data stored:          7 at 0000011100
Data stored:          8 at 0000100000
Data stored:          9 at 0000100100

TESTING LOADS:
Data loaded:          0 from 0000000000
DEBUG DATA:          x from 0000000000
Data loaded:          1 from 0000000100
DEBUG DATA:          x from 0000000100
Data loaded:          2 from 0000001000
DEBUG DATA:          x from 0000001000
Data loaded:          3 from 0000001100
DEBUG DATA:          x from 0000001100
Data loaded:          4 from 0000010000
DEBUG DATA:          x from 0000010000
Data loaded:          5 from 0000010100
DEBUG DATA:          x from 0000010100
Data loaded:          6 from 0000011000
DEBUG DATA:          x from 0000011000
Data loaded:          7 from 0000011100
DEBUG DATA:          x from 0000011100
Data loaded:          8 from 0000100000
DEBUG DATA:          x from 0000100000
Data loaded:          9 from 0000100100
DEBUG DATA:          x from 0000100100

TESTING DEBUG DATA:
DEBUG DATA:          0 from 0000000000
DEBUG DATA:          4 from 0000000100
DEBUG DATA:          8 from 0000001000
DEBUG DATA:          0 from 0000001100
DEBUG DATA:          0 from 0000010000
DEBUG DATA:          0 from 0000010100
DEBUG DATA:          0 from 0000011000
DEBUG DATA:          0 from 0000011100
DEBUG DATA:          0 from 0000100000
DEBUG DATA:          0 from 0000100100
TEST2
DEBUG DATA:          0 from 0000000010
TESTS PASSED!
$stop called at time : 640 ns : File "/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Ejercicios_Verilog/sources/PIPELINE_Test/PIPELINE/sims/Mod_MEM/MEM_tb.v" Line 116
