#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 12 23:23:45 2025
# Process ID         : 441877
# Current directory  : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl
# Command line       : vivado -mode tcl -source build.tcl
# Log file           : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.log
# Journal file       : /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/vivado.jou
# Running On         : hyperion
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor
# CPU Frequency      : 5288.262 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 32670 MB
# Swap memory        : 35203 MB
# Total Virtual      : 67874 MB
# Available Virtual  : 40762 MB
#-----------------------------------------------------------
source build.tcl
# set_part        xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog    ../src/SOC.v
# read_xdc        ../src/Extern/NexusA7.xdc
# synth_design             -top SOC
Command: synth_design -top SOC
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 449780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2102.371 ; gain = 439.797 ; free physical = 2430 ; free virtual = 38136
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Clockworks' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:41]
INFO: [Synth 8-9937] previous definition of design element 'Clockworks' is here [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:41]
WARNING: [Synth 8-6901] identifier 'rs1' is used before its declaration [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:54]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:15]
INFO: [Synth 8-6157] synthesizing module 'Processor' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:9]
INFO: [Synth 8-3876] $readmem data file '../bin/out.hex' is read successfully [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Memory.v:9]
INFO: [Synth 8-6157] synthesizing module 'SSegDisplay' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/SSegDisplay.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SSegDisplay' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/SSegDisplay.v:9]
INFO: [Synth 8-6157] synthesizing module 'LedDim' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/LedDim.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LedDim' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/LedDim.v:9]
INFO: [Synth 8-6157] synthesizing module 'corescore_emitter_uart' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/emitterUart.v:1]
	Parameter clk_freq_hz bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'corescore_emitter_uart' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/emitterUart.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clockworks' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Clockworks' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
INFO: [Synth 8-6157] synthesizing module 'Clockworks__parameterized0' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
	Parameter SLOW bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clockworks__parameterized0' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/Clockworks.v:9]
WARNING: [Synth 8-7071] port 'resetn' of module 'Clockworks' is unconnected for instance 'SSEG_CW' [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:120]
WARNING: [Synth 8-7023] instance 'SSEG_CW' of module 'Clockworks' has 4 connections declared, but only 3 given [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:120]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/SOC.v:15]
WARNING: [Synth 8-7137] Register RegisterFile_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register instr_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:25]
WARNING: [Synth 8-7137] Register rs1_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:54]
WARNING: [Synth 8-7137] Register rs2_reg in module Processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Processor.v:67]
WARNING: [Synth 8-4767] Trying to implement RAM 'RegisterFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "RegisterFile_reg" dissolved into registers
WARNING: [Synth 8-7129] Port i_rst in module corescore_emitter_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[16] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[1] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port memAddr[0] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXD in module SOC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2184.309 ; gain = 521.734 ; free physical = 2547 ; free virtual = 38235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2196.184 ; gain = 533.609 ; free physical = 2535 ; free virtual = 38223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2196.184 ; gain = 533.609 ; free physical = 2535 ; free virtual = 38223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.184 ; gain = 0.000 ; free physical = 2526 ; free virtual = 38214
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/NexusA7.xdc]
Finished Parsing XDC File [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/NexusA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/NexusA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SOC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SOC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.953 ; gain = 0.000 ; free physical = 2417 ; free virtual = 38115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.988 ; gain = 0.000 ; free physical = 2415 ; free virtual = 38113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.988 ; gain = 662.414 ; free physical = 2569 ; free virtual = 38206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.957 ; gain = 670.383 ; free physical = 2569 ; free virtual = 38206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.957 ; gain = 670.383 ; free physical = 2568 ; free virtual = 38205
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             FETCH_INSTR |                             0010 |                               00
              WAIT_INSTR |                             1000 |                               01
                 EXECUTE |                             0100 |                               10
               WAIT_DATA |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Processor'
WARNING: [Synth 8-6841] Block RAM (MEM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.957 ; gain = 670.383 ; free physical = 2551 ; free virtual = 38189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	  17 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RXD in module SOC is either unconnected or has no load
WARNING: [Synth 8-6841] Block RAM (RAM/MEM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2336.957 ; gain = 674.383 ; free physical = 2301 ; free virtual = 37946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SOC         | RAM/MEM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2394.957 ; gain = 732.383 ; free physical = 2172 ; free virtual = 37833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2529.332 ; gain = 866.758 ; free physical = 1918 ; free virtual = 37583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SOC         | RAM/MEM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM/MEM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2537.340 ; gain = 874.766 ; free physical = 1889 ; free virtual = 37553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2613.152 ; gain = 950.578 ; free physical = 1813 ; free virtual = 37478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2613.152 ; gain = 950.578 ; free physical = 1813 ; free virtual = 37478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2613.152 ; gain = 950.578 ; free physical = 1809 ; free virtual = 37474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2613.152 ; gain = 950.578 ; free physical = 1809 ; free virtual = 37474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2616.121 ; gain = 953.547 ; free physical = 1826 ; free virtual = 37492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2616.121 ; gain = 953.547 ; free physical = 1827 ; free virtual = 37492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    51|
|3     |LUT1     |     8|
|4     |LUT2     |    58|
|5     |LUT3     |   124|
|6     |LUT4     |   158|
|7     |LUT5     |   226|
|8     |LUT6     |   904|
|9     |MUXF7    |   260|
|10    |RAMB36E1 |    16|
|26    |FDCE     |    34|
|27    |FDPE     |     1|
|28    |FDRE     |  1197|
|29    |FDSE     |     5|
|30    |IBUF     |     2|
|31    |OBUF     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2616.121 ; gain = 953.547 ; free physical = 1827 ; free virtual = 37493
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.121 ; gain = 824.742 ; free physical = 1826 ; free virtual = 37491
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2616.129 ; gain = 953.547 ; free physical = 1826 ; free virtual = 37491
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2616.129 ; gain = 0.000 ; free physical = 1979 ; free virtual = 37644
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SOC' is not ideal for floorplanning, since the cellview 'Processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/NexusA7.xdc]
Finished Parsing XDC File [/home/jkachele/Programing/FPGA/Risc-V-FPGA/src/Extern/NexusA7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.148 ; gain = 0.000 ; free physical = 1957 ; free virtual = 37623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c4961b4e
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2672.184 ; gain = 1166.758 ; free physical = 1943 ; free virtual = 37608
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2208.098; main = 2059.401; forked = 328.770
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3570.527; main = 2672.152; forked = 957.371
# write_checkpoint         -force ./reports/post_synth
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1935 ; free virtual = 37601
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1935 ; free virtual = 37601
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1934 ; free virtual = 37600
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1934 ; free virtual = 37600
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1934 ; free virtual = 37600
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1934 ; free virtual = 37600
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2704.164 ; gain = 0.000 ; free physical = 1934 ; free virtual = 37600
INFO: [Common 17-1381] The checkpoint '/home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/reports/post_synth.dcp' has been generated.
# report_timing_summary    -file ./reports/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power             -file ./reports/post_synth_power.rpt
Command: report_power -file ./reports/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_clock_interaction -delay_type min_max -file ./reports/post_synth_clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_high_fanout_nets  -fanout_greater_than 200 -max_nets 50 -file ./reports/post_synth_high_fanout_nets.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2985.996 ; gain = 0.000 ; free physical = 2182 ; free virtual = 37822

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 282fbb784

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.996 ; gain = 0.000 ; free physical = 2181 ; free virtual = 37821

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 282fbb784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2111 ; free virtual = 37706

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 282fbb784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2110 ; free virtual = 37705
Phase 1 Initialization | Checksum: 282fbb784

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2111 ; free virtual = 37705

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 282fbb784

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2114 ; free virtual = 37708

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 282fbb784

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2114 ; free virtual = 37708
Phase 2 Timer Update And Timing Data Collection | Checksum: 282fbb784

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2114 ; free virtual = 37708

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27922213d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2114 ; free virtual = 37708
Retarget | Checksum: 27922213d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f26bba94

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2117 ; free virtual = 37712
Constant propagation | Checksum: 1f26bba94
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2116 ; free virtual = 37710
Phase 5 Sweep | Checksum: 1ee4010dc

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2113 ; free virtual = 37707
Sweep | Checksum: 1ee4010dc
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ee4010dc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2122 ; free virtual = 37716
BUFG optimization | Checksum: 1ee4010dc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ee4010dc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2122 ; free virtual = 37716
Shift Register Optimization | Checksum: 1ee4010dc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e5e36ba7

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2124 ; free virtual = 37718
Post Processing Netlist | Checksum: 1e5e36ba7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 241b1a37d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2129 ; free virtual = 37723

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2128 ; free virtual = 37722
Phase 9.2 Verifying Netlist Connectivity | Checksum: 241b1a37d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2128 ; free virtual = 37722
Phase 9 Finalization | Checksum: 241b1a37d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2129 ; free virtual = 37723
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 241b1a37d

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3192.434 ; gain = 0.000 ; free physical = 2128 ; free virtual = 37722

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 241b1a37d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2074 ; free virtual = 37599
Ending Power Optimization Task | Checksum: 241b1a37d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.488 ; gain = 176.055 ; free physical = 2072 ; free virtual = 37598

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 241b1a37d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2072 ; free virtual = 37598

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2072 ; free virtual = 37598
Ending Netlist Obfuscation Task | Checksum: 241b1a37d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2072 ; free virtual = 37598
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2037 ; free virtual = 37563
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 193979bf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2036 ; free virtual = 37562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2036 ; free virtual = 37562

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 166937239

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2024 ; free virtual = 37550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d7da6d82

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1998 ; free virtual = 37524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d7da6d82

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1998 ; free virtual = 37524
Phase 1 Placer Initialization | Checksum: 1d7da6d82

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1997 ; free virtual = 37523

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bce277e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37516

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d906bfb4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1992 ; free virtual = 37518

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d906bfb4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1992 ; free virtual = 37518

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 288018fad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37591

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 25a9d744b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2133 ; free virtual = 37587

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 61 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 1 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2108 ; free virtual = 37561

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             19  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             19  |                    20  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2394fcfe0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2105 ; free virtual = 37558
Phase 2.5 Global Place Phase2 | Checksum: 1d0822efd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2086 ; free virtual = 37540
Phase 2 Global Placement | Checksum: 1d0822efd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2090 ; free virtual = 37543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1baacf425

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2088 ; free virtual = 37542

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2289b61bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2084 ; free virtual = 37537

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a89a09a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2083 ; free virtual = 37536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1619a01fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2082 ; free virtual = 37536

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26dfc02c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2043 ; free virtual = 37496

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26ed105b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2041 ; free virtual = 37495

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 277ff6759

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2041 ; free virtual = 37494
Phase 3 Detail Placement | Checksum: 277ff6759

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2040 ; free virtual = 37494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22ed54102

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-7.908 |
Phase 1 Physical Synthesis Initialization | Checksum: 194bdc2c3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2021 ; free virtual = 37474
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28c413871

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2021 ; free virtual = 37475
Phase 4.1.1.1 BUFG Insertion | Checksum: 22ed54102

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2022 ; free virtual = 37475

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2f60b9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37455

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37455
Phase 4.1 Post Commit Optimization | Checksum: 2f60b9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2003 ; free virtual = 37456

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f60b9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2004 ; free virtual = 37457

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f60b9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37456
Phase 4.3 Placer Reporting | Checksum: 2f60b9183

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37456

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37455

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37455
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b1beb541

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2002 ; free virtual = 37455
Ending Placer Task | Checksum: 1c9d252a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2001 ; free virtual = 37455
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37444
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint         -force ./reports/post_place
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37443
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37445
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37445
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1990 ; free virtual = 37445
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1989 ; free virtual = 37445
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1989 ; free virtual = 37445
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1989 ; free virtual = 37445
INFO: [Common 17-1381] The checkpoint '/home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/reports/post_place.dcp' has been generated.
# report_timing_summary    -file ./reports/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c657242b ConstDB: 0 ShapeSum: 51a8cee8 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 2fab675 | NumContArr: d4695fbb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25cb60b6a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1803 ; free virtual = 37259

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25cb60b6a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1805 ; free virtual = 37261

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25cb60b6a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1805 ; free virtual = 37261
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20a77c98d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1820 ; free virtual = 37276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.766  | TNS=0.000  | WHS=-0.072 | THS=-0.897 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2452cac91

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1816 ; free virtual = 37272

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000391696 %
  Global Horizontal Routing Utilization  = 0.00106564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2434
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2433
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1756aae64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1811 ; free virtual = 37267

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1756aae64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1811 ; free virtual = 37267

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fdb5bea5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1805 ; free virtual = 37261
Phase 4 Initial Routing | Checksum: 1fdb5bea5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 1805 ; free virtual = 37261

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 851
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.583  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 251c26ad4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2140 ; free virtual = 37525
Phase 5 Rip-up And Reroute | Checksum: 251c26ad4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2140 ; free virtual = 37525

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29f8ba83b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 29f8ba83b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37524

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 29f8ba83b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37524
Phase 6 Delay and Skew Optimization | Checksum: 29f8ba83b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2139 ; free virtual = 37524

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2861eb93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2139 ; free virtual = 37524
Phase 7 Post Hold Fix | Checksum: 2861eb93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2139 ; free virtual = 37524

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.702485 %
  Global Horizontal Routing Utilization  = 1.00412 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2861eb93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2139 ; free virtual = 37525

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2861eb93f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2140 ; free virtual = 37525

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 256bd8c7f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2137 ; free virtual = 37522

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 256bd8c7f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2140 ; free virtual = 37525

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.688  | TNS=0.000  | WHS=0.176  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 256bd8c7f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2140 ; free virtual = 37525
Total Elapsed time in route_design: 14 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e0abc477

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37523
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e0abc477

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2138 ; free virtual = 37523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2135 ; free virtual = 37521
# write_checkpoint         -force ./reports/post_route
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2135 ; free virtual = 37521
Wrote PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2130 ; free virtual = 37518
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2130 ; free virtual = 37518
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2130 ; free virtual = 37519
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2130 ; free virtual = 37519
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2129 ; free virtual = 37519
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3368.488 ; gain = 0.000 ; free physical = 2130 ; free virtual = 37519
INFO: [Common 17-1381] The checkpoint '/home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/reports/post_route.dcp' has been generated.
# report_timing_summary    -file ./reports/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing            -sort_by group -max_paths 100 -path_type summary -file ./reports/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file ./reports/clock_util.rpt
# report_utilization       -file ./reports/post_route_util.rpt
# report_power             -file ./reports/post_route_power.rpt
Command: report_power -file ./reports/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc               -file ./reports/post_imp_drc.rpt
Command: report_drc -file ./reports/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jkachele/Programing/FPGA/Risc-V-FPGA/tcl/reports/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force -bin_file ../bin/SOC.bit
Command: write_bitstream -force -bin_file ../bin/SOC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ../bin/SOC.bit...
Writing bitstream ../bin/SOC.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3535.824 ; gain = 167.336 ; free physical = 1825 ; free virtual = 37128
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 23:25:04 2025...
