---
title: scaled_quant_gemm on FlyDSL — SOTA card
kind: sota_card
operator: scaled_quant_gemm
backend: flydsl
gens: [gfx942, gfx950]
dtypes: [fp8_e4m3_fnuz, int8, fp4_e2m1]
regimes: [prefill, decode]
status: sota
updated: 2026-06-09
sources:
  - ROCm/aiter@a6bb4993:aiter/ops/flydsl/kernels/preshuffle_gemm.py
  - ROCm/aiter@a6bb4993:aiter/ops/flydsl/gemm_tune/flydsl_gemm_a8w8_bpreshuffle_common.py
  - ROCm/aiter@a6bb4993:aiter/ops/flydsl/test_flydsl_moe_a4w4.py
  - ROCm/aiter@a6bb4993:aiter/ops/flydsl/gemm_kernels.py
  - https://rocm.blogs.amd.com/artificial-intelligence/kimi-k2.5-optimize/README.html
---

# scaled_quant_gemm × FlyDSL

## TL;DR
The **scaled** (dequant-fused) GEMM path is where FlyDSL is SOTA: a separate `preshuffle_gemm` kernel family
consumes quantized A/W (**fp8 / int8 / int4 / fp4**) plus dequant scales and produces bf16/fp16. The dense
hgemm path explicitly **rejects scales** — scaling lives here. On **CDNA4 (gfx950)** the fp4 path uses the
block-scaled `mfma_scale_f32_16x16x128_f8f6f4` MXFP MFMA; on gfx942 it runs the fp8/int8 preshuffle kernel.
This is the family Kimi-K2.5 used for MoE GEMM (vendor: up to +162% throughput).

## SOTA implementation
A8W8 (fp8/int8) and W4 (MXFP4) share one compiler, `compile_preshuffle_gemm_a8`; `compile_preshuffle_gemm_w4`
just delegates with `in_dtype="fp4"` and is **gfx950-only**. From
`/sgl-workspace/aiter/aiter/ops/flydsl/kernels/preshuffle_gemm.py` (`ROCm/aiter@a6bb4993`):

```python
def compile_preshuffle_gemm_w4(*, N, K, tile_m, tile_n, tile_k,
                               a_dtype="fp4", b_dtype="fp4", out_dtype="bf16",
                               lds_stage=2, ...):
    """MXFP4 preshuffle GEMM — delegates to compile_preshuffle_gemm_a8 with fp4 config."""
    if a_dtype == "fp8":
        raise NotImplementedError("fp8-A not yet supported with MXFP4 kernel (op_sel_a overflow)")
    if str(get_hip_arch()) != "gfx950":
        raise RuntimeError(f"FP4 GEMM requires gfx950, got {get_hip_arch()}")
    inner = compile_preshuffle_gemm_a8(N=N, K=K, tile_m=tile_m, tile_n=tile_n, tile_k=tile_k,
                                       in_dtype="fp4", lds_stage=lds_stage, out_dtype=out_dtype, ...)
    return inner
```

Inside `compile_preshuffle_gemm_a8` the block-scaled MFMA is selected on CDNA4 for sub-byte types
(`use_mfma_scale_128 = gpu_arch.startswith("gfx95") and not int8/int4/f16/bf16`), requires `tile_k % 128 == 0`,
and emits `rocdl.mfma_scale_f32_16x16x128_f8f6f4` with `cbsz/blgp = 4` and `pack_M = 2` for fp4. int8 uses
`rocdl.mfma_i32_16x16x32i8`. The driver `flydsl_preshuffle_gemm_a8` (in `gemm_kernels.py`) takes
`XQ, WQ, x_scale, w_scale, Out` and dispatches in_dtype by `XQ.dtype` (fp8 / int8).

| impl | source | gens/dtypes | measured perf | when best |
|---|---|---|---|---|
| A8W8 preshuffle GEMM | `preshuffle_gemm.py::compile_preshuffle_gemm_a8` | gfx942/950; fp8/int8 → bf16/fp16 | no isolated flydsl number; folded into aiter a8w8 bpreshuffle GEMM tune | per-tensor/row fp8/int8 GEMM with preshuffled W |
| W4 / MXFP4 block-scaled GEMM | `preshuffle_gemm.py::compile_preshuffle_gemm_w4` (→ a8 with fp4) | **gfx950 only**; fp4 (per_1x32) → bf16/fp16 | Kimi-K2.5 fused-MoE (FlyDSL, vendor): up to **+162% throughput, −69% TPOT, −65% TTFT** (SGLang+AITER, 2025) | MXFP4 MoE / dense low-bit GEMM |

## Config space / knobs
From `compile_preshuffle_gemm_a8` signature + the tune catalog
`gemm_tune/flydsl_gemm_a8w8_bpreshuffle_common.py`:

| param | range / source | effect | default |
|---|---|---|---|
| `tile_m`/`tile_n`/`tile_k` | base-tile catalog (`_base_tiles_lds2_common`, …); fp4 needs `tile_k=128` or `≥128` | output + K tile | per tune row |
| `in_dtype` | `fp8 \| int8 \| int4 \| fp16 \| bf16 \| fp4` | input quant type | "fp8" |
| `out_dtype` | `fp16 \| bf16` | output type | "fp16" |
| `lds_stage` | `1 \| 2` (fp4 tile_k=128 → must be 2) | ping/pong LDS depth | 2 |
| `use_cshuffle_epilog` | `0 \| 1` | LDS C-shuffle epilogue (see [[operators/gemm_epilogue_fused/backends/flydsl]]) | 0 |
| `use_async_copy` | `0 \| 1` (gfx942 async load = 4B, else 16B) | async A g→LDS | 0 |
| `waves_per_eu` | `0=none, 1..4`; tune sweep `(0,1,2,3,4)` | occupancy hint | None |
| `dsrd_preload`/`dvmem_preload` | `-1` = auto from `_TILE_PRELOAD_TABLE` (gfx950 fp8/int8) | LDS-read / global-load preload | -1 |

The tune module carries per-arch base-tile lists (`kernels_list_942`, `kernels_list_950`), prunes by
estimated LDS (`preshuffle_gemm_estimated_lds_bytes` vs `max_lds_bytes_for_tune()`) and a VGPR-pressure
`waves_per_eu` cap (`_estimate_max_wpe`). Default kernels: gfx942 `(128,128,128,lds2,wpe2)`, gfx950
`(128,256,256,lds2,wpe2)`.

## Numerics / parity
fp32 accumulate. Scales are applied via the MXFP block-scaled MFMA on gfx950 (block size 32 — the scale
layout is `(c_mn1, c_k1, 4, 16)` with `scale_block_size=32`, see [[operators/layout_shuffle/backends/flydsl]]).
`tile_k_bytes` must be divisible by 64; fp4 requires `tile_k=128` (or `k_unroll≥1` for
`mfma_scale_f32_16x16x128`). a4w4 MoE test tolerances: `atol=1.0, rtol=0.05, pass≥95%` per stage, `≥90%`
e2e (`test_flydsl_moe_a4w4.py`, `QuantType.per_1x32`, `fp4x2`).

## Integration (rebind seam)
Two seams: (1) the a8w8 bpreshuffle GEMM tune (`gemm_tune/flydsl_gemm_a8w8_bpreshuffle_common.py` →
`kernelInstance.name` = `flydsl_bpreshuflle_<m>x<n>x<k>_<qa>_<qw>_<dt>_<lds>x<csh>x<async>x<wpe>_default`)
selecting a `solidx`; (2) `flydsl_preshuffle_gemm_a8(XQ,WQ,x_scale,w_scale,Out,...)` exported from
`aiter.ops.flydsl` and lazily compiled via `_get_compile_fn()` (logs `"[FlyDSL] loaded preshuffle GEMM
compiler"`; on absence falls back to CK/CKTile). `is_flydsl_available()` gates all of it.

## Pitfalls & anti-patterns
- **fp4/MXFP4 is gfx950-only** — `compile_preshuffle_gemm_w4` raises on gfx942; fp8-A + MXFP4 is
  `NotImplementedError` (op_sel_a overflow).
- `tile_k_bytes % 64 != 0` raises; fp4 with `tile_k != 128` and `k_unroll < 2` raises.
- Don't route scaled GEMM through `flydsl_hgemm` — it asserts no scale; use the preshuffle family.
- LDS over the arch limit silently drops a tune candidate (the tune prunes by `preshuffle_gemm_estimated_lds_bytes`).

## How to verify
```bash
python -c "from aiter.jit.utils.chip_info import get_gfx; print(get_gfx())"     # fp4 path needs gfx950
pytest -q aiter/ops/flydsl/test_flydsl_moe_a4w4.py                              # a4w4 stage1/stage2/e2e
```

## Alternatives / cross-links
[[operators/scaled_quant_gemm/backends/aiter]] (sota dispatch) · [[operators/scaled_quant_gemm/backends/triton]] ·
[[operators/layout_shuffle/backends/flydsl]] (preshuffle B + scale layouts) ·
[[operators/gemm_epilogue_fused/backends/flydsl]] (C-shuffle epilogue) ·
[[operators/grouped_gemm_moe/backends/aiter]] (FlyDSL MoE GEMM).

## Sources
- On-box: `/sgl-workspace/aiter/aiter/ops/flydsl/kernels/preshuffle_gemm.py`
  (`compile_preshuffle_gemm_a8`, `compile_preshuffle_gemm_w4`, `use_mfma_scale_128` /
  `mfma_scale_f32_16x16x128_f8f6f4`), `gemm_tune/flydsl_gemm_a8w8_bpreshuffle_common.py` (tile catalog,
  `kernelInstance`, LDS/wpe pruning), `gemm_kernels.py` (`flydsl_preshuffle_gemm_a8` driver),
  `test_flydsl_moe_a4w4.py` (tolerances) — `ROCm/aiter@a6bb4993`, flydsl 0.1.5.
- Kimi-K2.5 FlyDSL fused-MoE numbers (vendor): https://rocm.blogs.amd.com/artificial-intelligence/kimi-k2.5-optimize/README.html
