#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 30 16:34:37 2024
# Process ID: 1184
# Current directory: C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20348 C:\2024_CA_LAB\LAB\week07\HW_write_back_address\sim\xsim\HW_write_back_address\HW_write_back_address.xpr
# Log file: C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/src/write_back_address.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/testbench/tb_write_back_address.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/src/write_back_address.v] -no_script -reset -force -quiet
remove_files  C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/src/write_back_address.v
export_ip_user_files -of_objects  [get_files C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/testbench/tb_write_back_address.v] -no_script -reset -force -quiet
remove_files  C:/2024_CA_LAB/LAB/week07/lab_WriteReg_address/testbench/tb_write_back_address.v
add_files -norecurse {C:/2024_CA_LAB/LAB/week07/HW_write_back_address/testbench/tb_write_back_address.v C:/2024_CA_LAB/LAB/week07/HW_write_back_address/src/write_back_address.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_write_back_address' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_write_back_address_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week07/HW_write_back_address/src/write_back_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week07/HW_write_back_address/testbench/tb_write_back_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_write_back_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim'
"xelab -wto e3c1be032a84443190654056502e3d78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_write_back_address_behav xil_defaultlib.tb_write_back_address xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e3c1be032a84443190654056502e3d78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_write_back_address_behav xil_defaultlib.tb_write_back_address xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week07/HW_write_back_address/src/write_back_address.v" Line 1. Module write_back_address doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_back_address
Compiling module xil_defaultlib.tb_write_back_address
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_write_back_address_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim/xsim.dir/tb_write_back_address_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 30 16:35:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_write_back_address_behav -key {Behavioral:sim_1:Functional:tb_write_back_address} -tclbatch {tb_write_back_address.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_write_back_address.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/2024_CA_LAB/LAB/week07/HW_write_back_address/testbench/tb_write_back_address.v" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_write_back_address_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.387 ; gain = 11.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 16:39:55 2024...
