;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB 121, 101
	SUB 121, 101
	JMP @12, #0
	CMP #12, @1
	CMP @128, 106
	SUB 12, @10
	SUB 12, @10
	SUB <0, @0
	SUB <0, @0
	SUB @121, 106
	SUB @121, 106
	SUB 12, @10
	SUB 12, @10
	SUB @128, 106
	JMP -207, @-120
	JMP -207, @-120
	SUB <0, @0
	JMP @82, #200
	SUB <0, @0
	DAT <70, #70
	SUB <20, @12
	DAT <70, #70
	SUB @128, 106
	SLT #70, <70
	SUB 121, 100
	CMP <20, @12
	ADD #270, <1
	DAT <70, #70
	SUB @128, 106
	SUB <-1, <-320
	MOV -8, <-20
	MOV -8, <-20
	MOV -8, <-20
	SLT #70, <70
	JMP @12, #0
	SUB 121, 100
	SLT 100, 0
	CMP -207, <-120
	CMP -207, <-120
	SUB 121, 100
	SPL 0, <402
	DAT #-207, #-121
	SLT 121, 0
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
