
LineFollower.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009e  00800200  00001794  00001828  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001794  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a7  0080029e  0080029e  000018c6  2**0
                  ALLOC
  3 .stab         0000219c  00000000  00000000  000018c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000007e6  00000000  00000000  00003a64  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000424a  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000280  00000000  00000000  00004279  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002128  00000000  00000000  000044f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000e03  00000000  00000000  00006621  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001b16  00000000  00000000  00007424  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000644  00000000  00000000  00008f3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008e5  00000000  00000000  00009580  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001853  00000000  00000000  00009e65  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001e8  00000000  00000000  0000b6b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	f5 c2       	rjmp	.+1514   	; 0x600 <__vector_5>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	74 c0       	rjmp	.+232    	; 0x126 <__vector_15>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	5f c0       	rjmp	.+190    	; 0x124 <__bad_interrupt>
      66:	00 00       	nop
      68:	5d c0       	rjmp	.+186    	; 0x124 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e4 e9       	ldi	r30, 0x94	; 148
      fc:	f7 e1       	ldi	r31, 0x17	; 23
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	ae 39       	cpi	r26, 0x9E	; 158
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	23 e0       	ldi	r18, 0x03	; 3
     110:	ae e9       	ldi	r26, 0x9E	; 158
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	a5 34       	cpi	r26, 0x45	; 69
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	d5 d1       	rcall	.+938    	; 0x4ca <main>
     120:	0c 94 c8 0b 	jmp	0x1790	; 0x1790 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <__vector_15>:
uint16_t ADC_Read(uint8_t channel);


//Service Routine for Timer 2 (used for ultrasonic sensor)
ISR (TIMER2_OVF_vect)
{
     126:	1f 92       	push	r1
     128:	0f 92       	push	r0
     12a:	0f b6       	in	r0, 0x3f	; 63
     12c:	0f 92       	push	r0
     12e:	11 24       	eor	r1, r1
     130:	2f 93       	push	r18
     132:	8f 93       	push	r24
     134:	9f 93       	push	r25
	ultrasonic_timerOVFValue++;
     136:	80 91 b2 02 	lds	r24, 0x02B2
     13a:	90 91 b3 02 	lds	r25, 0x02B3
     13e:	01 96       	adiw	r24, 0x01	; 1
     140:	90 93 b3 02 	sts	0x02B3, r25
     144:	80 93 b2 02 	sts	0x02B2, r24
	//check if Object out of range
	if(ultrasonic_timerOVFValue>1460){
     148:	85 3b       	cpi	r24, 0xB5	; 181
     14a:	95 40       	sbci	r25, 0x05	; 5
     14c:	18 f0       	brcs	.+6      	; 0x154 <__vector_15+0x2e>
		ultrasonic_error = 1;
     14e:	81 e0       	ldi	r24, 0x01	; 1
     150:	80 93 b5 02 	sts	0x02B5, r24
	}
}
     154:	9f 91       	pop	r25
     156:	8f 91       	pop	r24
     158:	2f 91       	pop	r18
     15a:	0f 90       	pop	r0
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	0f 90       	pop	r0
     160:	1f 90       	pop	r1
     162:	18 95       	reti

00000164 <initUSART>:
//--------------------------------------
//Functions


//Initialize USART, may only be used for debugging
void initUSART(){
     164:	cf 92       	push	r12
     166:	ef 92       	push	r14
     168:	0f 93       	push	r16
	USARTInitSTDIO(0);
     16a:	80 e0       	ldi	r24, 0x00	; 0
     16c:	59 d3       	rcall	.+1714   	; 0x820 <USARTInitSTDIO>
	USARTInit(0, 9600, 1, 0, 1, 0);
     16e:	c1 2c       	mov	r12, r1
     170:	ee 24       	eor	r14, r14
     172:	e3 94       	inc	r14
     174:	00 e0       	ldi	r16, 0x00	; 0
     176:	21 e0       	ldi	r18, 0x01	; 1
     178:	40 e8       	ldi	r20, 0x80	; 128
     17a:	55 e2       	ldi	r21, 0x25	; 37
     17c:	60 e0       	ldi	r22, 0x00	; 0
     17e:	70 e0       	ldi	r23, 0x00	; 0
     180:	80 e0       	ldi	r24, 0x00	; 0
     182:	56 d3       	rcall	.+1708   	; 0x830 <USARTInit>
}
     184:	0f 91       	pop	r16
     186:	ef 90       	pop	r14
     188:	cf 90       	pop	r12
     18a:	08 95       	ret

0000018c <initNunchuck>:
//Initialize Nunchuck, uses external function for initialization
void initNunchuck(){
	wiinunchuck_init();	
     18c:	29 c6       	rjmp	.+3154   	; 0xde0 <wiinunchuck_init>
     18e:	08 95       	ret

00000190 <initUltrasonic>:
}
void initUltrasonic(){
	//Init external Interrupt
	EICRB |= (1 << ISC40);												//Any logical change on INT4 triggers interrupt
     190:	ea e6       	ldi	r30, 0x6A	; 106
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	81 60       	ori	r24, 0x01	; 1
     198:	80 83       	st	Z, r24
	EIMSK |= (1 << INT4);												//Enable INT4 = PE4 = Pin2
     19a:	ec 9a       	sbi	0x1d, 4	; 29
	//configure Pins used for ultrasonic sensor
	DDRA |=  (1 << trigger);											//trigger is output
     19c:	08 9a       	sbi	0x01, 0	; 1
	DDRE &=~ (1 << echo);												//echo is input
     19e:	6c 98       	cbi	0x0d, 4	; 13
	ultrasonic_working = 0;												
     1a0:	10 92 a1 02 	sts	0x02A1, r1
     1a4:	10 92 a0 02 	sts	0x02A0, r1
     1a8:	08 95       	ret

000001aa <initIRSensor>:
}
void initIRSensor(){
	//Referenzspannung wählen
	ADMUX = (1<<REFS0) | (1<<REFS1);	//2.56V
     1aa:	80 ec       	ldi	r24, 0xC0	; 192
     1ac:	80 93 7c 00 	sts	0x007C, r24
	//Standard single conversion
	//ADFR=1 damit dauerbetrieb
	
	//Vorteiler wählen, sodass Frequenz zwischen 50kHz-200kHz --> 128 --> 125kHz
	ADCSRA = (1<<ADPS0)| (1<<ADPS1) | (1<<ADPS2);							//AnalogDigitalPreScalser = 128
     1b0:	ea e7       	ldi	r30, 0x7A	; 122
     1b2:	f0 e0       	ldi	r31, 0x00	; 0
     1b4:	87 e0       	ldi	r24, 0x07	; 7
     1b6:	80 83       	st	Z, r24
	
	//ADC aktivieren
	ADCSRA |= (1<<ADEN);
     1b8:	80 81       	ld	r24, Z
     1ba:	80 68       	ori	r24, 0x80	; 128
     1bc:	80 83       	st	Z, r24
	
	ADCSRA |= (1<<ADSC);													// eine ADC-Wandlung 
     1be:	80 81       	ld	r24, Z
     1c0:	80 64       	ori	r24, 0x40	; 64
     1c2:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {}											// auf Abschluss der Konvertierung warten
     1c4:	80 81       	ld	r24, Z
     1c6:	86 fd       	sbrc	r24, 6
     1c8:	fd cf       	rjmp	.-6      	; 0x1c4 <initIRSensor+0x1a>
	
	/* ADCW muss einmal gelesen werden, sonst wird Ergebnis der nächsten
     Wandlung nicht übernommen. */
	(void) ADCW;
     1ca:	80 91 78 00 	lds	r24, 0x0078
     1ce:	90 91 79 00 	lds	r25, 0x0079
     1d2:	08 95       	ret

000001d4 <initMotor>:
}

void initMotor(){
	// initialize timer0 in PWM mode
	TCCR0A |= (1<<WGM00)|(1<<COM0A1);
     1d4:	84 b5       	in	r24, 0x24	; 36
     1d6:	81 68       	ori	r24, 0x81	; 129
     1d8:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS00);
     1da:	85 b5       	in	r24, 0x25	; 37
     1dc:	81 60       	ori	r24, 0x01	; 1
     1de:	85 bd       	out	0x25, r24	; 37
	
	// make sure to make OC0 pin  as output pin
	DDRB |= (1<<PB7);
     1e0:	27 9a       	sbi	0x04, 7	; 4
	
	//set motorIn as output
	DDRA |= (1<<motorIn1)|(1<<motorIn2);
     1e2:	81 b1       	in	r24, 0x01	; 1
     1e4:	84 61       	ori	r24, 0x14	; 20
     1e6:	81 b9       	out	0x01, r24	; 1
	
	OCR0A = 0;																//duty cycle... 0 = 0% = 0V, 255 = 100% = 5V
     1e8:	17 bc       	out	0x27, r1	; 39
     1ea:	08 95       	ret

000001ec <initStepper>:
}
void initStepper(){
	DDRA |= (1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD);					//set Stepper pins as output
     1ec:	81 b1       	in	r24, 0x01	; 1
     1ee:	8a 6a       	ori	r24, 0xAA	; 170
     1f0:	81 b9       	out	0x01, r24	; 1
     1f2:	08 95       	ret

000001f4 <step1>:
}
void step1(){																//first step, sets 2 pins high and 2 low
	PORTA |= (1<<stepB)|(1<<stepC);											//set pins high
     1f4:	82 b1       	in	r24, 0x02	; 2
     1f6:	88 62       	ori	r24, 0x28	; 40
     1f8:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepA)|(1<<stepD));										//set pins low
     1fa:	82 b1       	in	r24, 0x02	; 2
     1fc:	8d 77       	andi	r24, 0x7D	; 125
     1fe:	82 b9       	out	0x02, r24	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     200:	8f e0       	ldi	r24, 0x0F	; 15
     202:	97 e2       	ldi	r25, 0x27	; 39
     204:	01 97       	sbiw	r24, 0x01	; 1
     206:	f1 f7       	brne	.-4      	; 0x204 <step1+0x10>
     208:	00 c0       	rjmp	.+0      	; 0x20a <step1+0x16>
     20a:	00 00       	nop
     20c:	08 95       	ret

0000020e <step2>:
	_delay_us(2500);														//wait until motor has turned
}
void step2(){																//same as step1
	PORTA |= (1<<stepB)|(1<<stepD);
     20e:	82 b1       	in	r24, 0x02	; 2
     210:	88 68       	ori	r24, 0x88	; 136
     212:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepA)|(1<<stepC));
     214:	82 b1       	in	r24, 0x02	; 2
     216:	8d 7d       	andi	r24, 0xDD	; 221
     218:	82 b9       	out	0x02, r24	; 2
     21a:	8f e0       	ldi	r24, 0x0F	; 15
     21c:	97 e2       	ldi	r25, 0x27	; 39
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	f1 f7       	brne	.-4      	; 0x21e <step2+0x10>
     222:	00 c0       	rjmp	.+0      	; 0x224 <step2+0x16>
     224:	00 00       	nop
     226:	08 95       	ret

00000228 <step3>:
	_delay_us(2500);
}
void step3(){																//same as step1
	PORTA |= (1<<stepA)|(1<<stepD);
     228:	82 b1       	in	r24, 0x02	; 2
     22a:	82 68       	ori	r24, 0x82	; 130
     22c:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepB)|(1<<stepC));
     22e:	82 b1       	in	r24, 0x02	; 2
     230:	87 7d       	andi	r24, 0xD7	; 215
     232:	82 b9       	out	0x02, r24	; 2
     234:	8f e0       	ldi	r24, 0x0F	; 15
     236:	97 e2       	ldi	r25, 0x27	; 39
     238:	01 97       	sbiw	r24, 0x01	; 1
     23a:	f1 f7       	brne	.-4      	; 0x238 <step3+0x10>
     23c:	00 c0       	rjmp	.+0      	; 0x23e <step3+0x16>
     23e:	00 00       	nop
     240:	08 95       	ret

00000242 <step4>:
	_delay_us(2500);
}
void step4(){																//same as step1
	PORTA |= (1<<stepA)|(1<<stepC);
     242:	82 b1       	in	r24, 0x02	; 2
     244:	82 62       	ori	r24, 0x22	; 34
     246:	82 b9       	out	0x02, r24	; 2
	PORTA &=~((1<<stepB)|(1<<stepD));
     248:	82 b1       	in	r24, 0x02	; 2
     24a:	87 77       	andi	r24, 0x77	; 119
     24c:	82 b9       	out	0x02, r24	; 2
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	97 e2       	ldi	r25, 0x27	; 39
     252:	01 97       	sbiw	r24, 0x01	; 1
     254:	f1 f7       	brne	.-4      	; 0x252 <step4+0x10>
     256:	00 c0       	rjmp	.+0      	; 0x258 <step4+0x16>
     258:	00 00       	nop
     25a:	08 95       	ret

0000025c <stepLeft>:
	_delay_us(2500);
}
void stepLeft(int cycles){													//does (cycles) steps in left direction
     25c:	0f 93       	push	r16
     25e:	1f 93       	push	r17
     260:	cf 93       	push	r28
     262:	df 93       	push	r29
     264:	8c 01       	movw	r16, r24
	printf("Step Left\n");
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	92 e0       	ldi	r25, 0x02	; 2
     26a:	cb d7       	rcall	.+3990   	; 0x1202 <puts>
	for(int i = 0; i<cycles; i++){											//for debugging
     26c:	10 16       	cp	r1, r16
     26e:	11 06       	cpc	r1, r17
     270:	54 f4       	brge	.+20     	; 0x286 <stepLeft+0x2a>
     272:	c0 e0       	ldi	r28, 0x00	; 0
     274:	d0 e0       	ldi	r29, 0x00	; 0
		step4();															//call steps in reverse order
     276:	e5 df       	rcall	.-54     	; 0x242 <step4>
		step3();
     278:	d7 df       	rcall	.-82     	; 0x228 <step3>
		step2();
     27a:	c9 df       	rcall	.-110    	; 0x20e <step2>
		step1();
     27c:	bb df       	rcall	.-138    	; 0x1f4 <step1>
	PORTA &=~((1<<stepB)|(1<<stepD));
	_delay_us(2500);
}
void stepLeft(int cycles){													//does (cycles) steps in left direction
	printf("Step Left\n");
	for(int i = 0; i<cycles; i++){											//for debugging
     27e:	21 96       	adiw	r28, 0x01	; 1
     280:	c0 17       	cp	r28, r16
     282:	d1 07       	cpc	r29, r17
     284:	c1 f7       	brne	.-16     	; 0x276 <stepLeft+0x1a>
		step4();															//call steps in reverse order
		step3();
		step2();
		step1();
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));					//deactivate stepper motor
     286:	82 b1       	in	r24, 0x02	; 2
     288:	85 75       	andi	r24, 0x55	; 85
     28a:	82 b9       	out	0x02, r24	; 2
}
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	1f 91       	pop	r17
     292:	0f 91       	pop	r16
     294:	08 95       	ret

00000296 <stepRight>:
void stepRight(int cycles){													//does (cycles) steps in right direction
     296:	0f 93       	push	r16
     298:	1f 93       	push	r17
     29a:	cf 93       	push	r28
     29c:	df 93       	push	r29
     29e:	8c 01       	movw	r16, r24
	printf("Step Right\n");
     2a0:	88 e1       	ldi	r24, 0x18	; 24
     2a2:	92 e0       	ldi	r25, 0x02	; 2
     2a4:	ae d7       	rcall	.+3932   	; 0x1202 <puts>
	for(int i = 0; i<cycles; i++){											//for debugging
     2a6:	10 16       	cp	r1, r16
     2a8:	11 06       	cpc	r1, r17
     2aa:	54 f4       	brge	.+20     	; 0x2c0 <stepRight+0x2a>
     2ac:	c0 e0       	ldi	r28, 0x00	; 0
     2ae:	d0 e0       	ldi	r29, 0x00	; 0
		step1();															//call steps in right order
     2b0:	a1 df       	rcall	.-190    	; 0x1f4 <step1>
		step2();
     2b2:	ad df       	rcall	.-166    	; 0x20e <step2>
		step3();
     2b4:	b9 df       	rcall	.-142    	; 0x228 <step3>
		step4();
     2b6:	c5 df       	rcall	.-118    	; 0x242 <step4>
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));					//deactivate stepper motor
}
void stepRight(int cycles){													//does (cycles) steps in right direction
	printf("Step Right\n");
	for(int i = 0; i<cycles; i++){											//for debugging
     2b8:	21 96       	adiw	r28, 0x01	; 1
     2ba:	c0 17       	cp	r28, r16
     2bc:	d1 07       	cpc	r29, r17
     2be:	c1 f7       	brne	.-16     	; 0x2b0 <stepRight+0x1a>
		step1();															//call steps in right order
		step2();
		step3();
		step4();
	}
	PORTA &=~((1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD));
     2c0:	82 b1       	in	r24, 0x02	; 2
     2c2:	85 75       	andi	r24, 0x55	; 85
     2c4:	82 b9       	out	0x02, r24	; 2
}
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	1f 91       	pop	r17
     2cc:	0f 91       	pop	r16
     2ce:	08 95       	ret

000002d0 <nunchuck_getData>:

void nunchuck_getData(){													//gets data of nunchuck and saves its values
	
	wiinunchuck_update();													//Update data
     2d0:	cf d4       	rcall	.+2462   	; 0xc70 <wiinunchuck_update>
	buttonC = wiinunchuck_getbuttonC();										//Save data for usage
     2d2:	88 d4       	rcall	.+2320   	; 0xbe4 <wiinunchuck_getbuttonC>
     2d4:	80 93 b4 02 	sts	0x02B4, r24
	buttonZ = wiinunchuck_getbuttonZ();	
     2d8:	82 d4       	rcall	.+2308   	; 0xbde <wiinunchuck_getbuttonZ>
     2da:	80 93 be 02 	sts	0x02BE, r24
	joyX = wiinunchuck_getjoyX();
     2de:	32 d4       	rcall	.+2148   	; 0xb44 <wiinunchuck_getjoyX>
     2e0:	90 93 b9 02 	sts	0x02B9, r25
     2e4:	80 93 b8 02 	sts	0x02B8, r24
	joyY = wiinunchuck_getjoyY();
     2e8:	51 d4       	rcall	.+2210   	; 0xb8c <wiinunchuck_getjoyY>
     2ea:	90 93 b7 02 	sts	0x02B7, r25
     2ee:	80 93 b6 02 	sts	0x02B6, r24
	angleX = wiinunchuck_getangleX();
     2f2:	7b d4       	rcall	.+2294   	; 0xbea <wiinunchuck_getangleX>
     2f4:	90 93 bb 02 	sts	0x02BB, r25
     2f8:	80 93 ba 02 	sts	0x02BA, r24
	angleY = wiinunchuck_getangleY();
     2fc:	7f d4       	rcall	.+2302   	; 0xbfc <wiinunchuck_getangleY>
     2fe:	90 93 c0 02 	sts	0x02C0, r25
     302:	80 93 bf 02 	sts	0x02BF, r24
	angleZ = wiinunchuck_getangleZ();
     306:	83 d4       	rcall	.+2310   	; 0xc0e <wiinunchuck_getangleZ>
     308:	90 93 bd 02 	sts	0x02BD, r25
     30c:	80 93 bc 02 	sts	0x02BC, r24
     310:	08 95       	ret

00000312 <nunchuckCheckY>:
}
void nunchuckCheckY(){											//checks joystick position and starts acceleration
	if(joyY>=5){												//Joystick Y in positive position
     312:	20 91 b6 02 	lds	r18, 0x02B6
     316:	30 91 b7 02 	lds	r19, 0x02B7
     31a:	25 30       	cpi	r18, 0x05	; 5
     31c:	31 05       	cpc	r19, r1
     31e:	cc f0       	brlt	.+50     	; 0x352 <nunchuckCheckY+0x40>
		OCR0A = joyY*255/joyYMax;								//set duty cycle relative to joystick position
     320:	4f ef       	ldi	r20, 0xFF	; 255
     322:	42 9f       	mul	r20, r18
     324:	c0 01       	movw	r24, r0
     326:	43 9f       	mul	r20, r19
     328:	90 0d       	add	r25, r0
     32a:	11 24       	eor	r1, r1
     32c:	67 e6       	ldi	r22, 0x67	; 103
     32e:	70 e0       	ldi	r23, 0x00	; 0
     330:	f3 d6       	rcall	.+3558   	; 0x1118 <__divmodhi4>
     332:	67 bd       	out	0x27, r22	; 39
		PORTA |= (1<<motorIn1);									//set In1 1 and In2 0 --> Motor turns forward
     334:	12 9a       	sbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     336:	14 98       	cbi	0x02, 4	; 2
		printf("%d\n", OCR0A);
     338:	87 b5       	in	r24, 0x27	; 39
     33a:	1f 92       	push	r1
     33c:	8f 93       	push	r24
     33e:	83 e2       	ldi	r24, 0x23	; 35
     340:	92 e0       	ldi	r25, 0x02	; 2
     342:	9f 93       	push	r25
     344:	8f 93       	push	r24
     346:	4c d7       	rcall	.+3736   	; 0x11e0 <printf>
     348:	0f 90       	pop	r0
     34a:	0f 90       	pop	r0
     34c:	0f 90       	pop	r0
     34e:	0f 90       	pop	r0
     350:	08 95       	ret
		}else if(joyY<=-5){										//Joystick Y in negative position
     352:	2c 3f       	cpi	r18, 0xFC	; 252
     354:	8f ef       	ldi	r24, 0xFF	; 255
     356:	38 07       	cpc	r19, r24
     358:	d4 f4       	brge	.+52     	; 0x38e <nunchuckCheckY+0x7c>
		OCR0A = joyY*(-1)*255/joyYMax/2;						//set duty cycle relative to joystick position and only drive at half speed
     35a:	41 e0       	ldi	r20, 0x01	; 1
     35c:	42 9f       	mul	r20, r18
     35e:	c0 01       	movw	r24, r0
     360:	43 9f       	mul	r20, r19
     362:	90 0d       	add	r25, r0
     364:	92 1b       	sub	r25, r18
     366:	11 24       	eor	r1, r1
     368:	6e ec       	ldi	r22, 0xCE	; 206
     36a:	70 e0       	ldi	r23, 0x00	; 0
     36c:	d5 d6       	rcall	.+3498   	; 0x1118 <__divmodhi4>
     36e:	67 bd       	out	0x27, r22	; 39
		PORTA |= (1<<motorIn2);									//set In2 1 and In1 0 --> Motor turns backwards
     370:	14 9a       	sbi	0x02, 4	; 2
		PORTA &=~ (1 << motorIn1);
     372:	12 98       	cbi	0x02, 2	; 2
		printf("%d\n", OCR0A);
     374:	87 b5       	in	r24, 0x27	; 39
     376:	1f 92       	push	r1
     378:	8f 93       	push	r24
     37a:	83 e2       	ldi	r24, 0x23	; 35
     37c:	92 e0       	ldi	r25, 0x02	; 2
     37e:	9f 93       	push	r25
     380:	8f 93       	push	r24
     382:	2e d7       	rcall	.+3676   	; 0x11e0 <printf>
     384:	0f 90       	pop	r0
     386:	0f 90       	pop	r0
     388:	0f 90       	pop	r0
     38a:	0f 90       	pop	r0
     38c:	08 95       	ret
		}else{													//Joystick Y in 0 position
		OCR0A = 0;												//set all three values 0 --> Motor stops
     38e:	17 bc       	out	0x27, r1	; 39
		PORTA &=~ (1 << motorIn1);
     390:	12 98       	cbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     392:	14 98       	cbi	0x02, 4	; 2
		printf("Stop\n");
     394:	87 e2       	ldi	r24, 0x27	; 39
     396:	92 e0       	ldi	r25, 0x02	; 2
     398:	34 c7       	rjmp	.+3688   	; 0x1202 <puts>

0000039a <nunchuckCheckX>:
	}
}
void nunchuckCheckX(){
	if(joyX>10){												//Joystick position right
     39a:	80 91 b8 02 	lds	r24, 0x02B8
     39e:	90 91 b9 02 	lds	r25, 0x02B9
     3a2:	8b 30       	cpi	r24, 0x0B	; 11
     3a4:	91 05       	cpc	r25, r1
     3a6:	1c f0       	brlt	.+6      	; 0x3ae <nunchuckCheckX+0x14>
		stepRight(1);											//call function for stepper motor
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	74 cf       	rjmp	.-280    	; 0x296 <stepRight>
	}else if(joyX<-10){											//Joystick postion left
     3ae:	86 3f       	cpi	r24, 0xF6	; 246
     3b0:	9f 4f       	sbci	r25, 0xFF	; 255
     3b2:	1c f4       	brge	.+6      	; 0x3ba <nunchuckCheckX+0x20>
		stepLeft(1);											//call function for stepper motor
     3b4:	81 e0       	ldi	r24, 0x01	; 1
     3b6:	90 e0       	ldi	r25, 0x00	; 0
     3b8:	51 cf       	rjmp	.-350    	; 0x25c <stepLeft>
     3ba:	08 95       	ret

000003bc <ADC_Read>:
}

uint16_t ADC_Read( uint8_t channel )
{
	// choose channel
	ADMUX = (ADMUX & ~(0x1F)) | (channel & 0x1F);
     3bc:	ec e7       	ldi	r30, 0x7C	; 124
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	90 81       	ld	r25, Z
     3c2:	8f 71       	andi	r24, 0x1F	; 31
     3c4:	90 7e       	andi	r25, 0xE0	; 224
     3c6:	98 2b       	or	r25, r24
     3c8:	90 83       	st	Z, r25
	ADCSRA |= (1<<ADSC);										// single conversion
     3ca:	ea e7       	ldi	r30, 0x7A	; 122
     3cc:	f0 e0       	ldi	r31, 0x00	; 0
     3ce:	80 81       	ld	r24, Z
     3d0:	80 64       	ori	r24, 0x40	; 64
     3d2:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {								// wait until conversion is finished
     3d4:	80 81       	ld	r24, Z
     3d6:	86 fd       	sbrc	r24, 6
     3d8:	fd cf       	rjmp	.-6      	; 0x3d4 <ADC_Read+0x18>
	}
	return ADCW;												// read ADC and return it
     3da:	20 91 78 00 	lds	r18, 0x0078
     3de:	30 91 79 00 	lds	r19, 0x0079
}
     3e2:	82 2f       	mov	r24, r18
     3e4:	93 2f       	mov	r25, r19
     3e6:	08 95       	ret

000003e8 <ultrasonicCheckDist>:

void ultrasonicCheckDist(){										//should return distance of ultrasonic sensor, but doesnt work atm
	
	
	//Send signal
	if(ultrasonic_working == 0) //Be sure that conversation is finished
     3e8:	80 91 a0 02 	lds	r24, 0x02A0
     3ec:	90 91 a1 02 	lds	r25, 0x02A1
     3f0:	89 2b       	or	r24, r25
     3f2:	e1 f4       	brne	.+56     	; 0x42c <ultrasonicCheckDist+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3f4:	2f ef       	ldi	r18, 0xFF	; 255
     3f6:	80 e7       	ldi	r24, 0x70	; 112
     3f8:	92 e0       	ldi	r25, 0x02	; 2
     3fa:	21 50       	subi	r18, 0x01	; 1
     3fc:	80 40       	sbci	r24, 0x00	; 0
     3fe:	90 40       	sbci	r25, 0x00	; 0
     400:	e1 f7       	brne	.-8      	; 0x3fa <ultrasonicCheckDist+0x12>
     402:	00 c0       	rjmp	.+0      	; 0x404 <ultrasonicCheckDist+0x1c>
     404:	00 00       	nop
	{
		_delay_ms(50);		//Restart HC-SR04
		triggerPort &=~ (1 << trigger);
     406:	10 98       	cbi	0x02, 0	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     408:	25 e0       	ldi	r18, 0x05	; 5
     40a:	2a 95       	dec	r18
     40c:	f1 f7       	brne	.-4      	; 0x40a <ultrasonicCheckDist+0x22>
     40e:	00 00       	nop
		_delay_us(1);
		triggerPort |= (1 << trigger); //Send 10us second pulse
     410:	10 9a       	sbi	0x02, 0	; 2
     412:	85 e3       	ldi	r24, 0x35	; 53
     414:	8a 95       	dec	r24
     416:	f1 f7       	brne	.-4      	; 0x414 <ultrasonicCheckDist+0x2c>
     418:	00 00       	nop
		_delay_us(10);
		triggerPort &=~ (1 << trigger);
     41a:	10 98       	cbi	0x02, 0	; 2
		ultrasonic_working = 1;	//To make sure that it is ready
     41c:	81 e0       	ldi	r24, 0x01	; 1
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	90 93 a1 02 	sts	0x02A1, r25
     424:	80 93 a0 02 	sts	0x02A0, r24
		ultrasonic_error = 0;		//Clean errors
     428:	10 92 b5 02 	sts	0x02B5, r1
	}//end of sending signal
	
	while(!ultrasonic_gotSignal&&(!ultrasonic_error)){
     42c:	20 91 b5 02 	lds	r18, 0x02B5
     430:	80 91 a2 02 	lds	r24, 0x02A2
     434:	90 91 a3 02 	lds	r25, 0x02A3
     438:	89 2b       	or	r24, r25
     43a:	19 f4       	brne	.+6      	; 0x442 <ultrasonicCheckDist+0x5a>
     43c:	22 23       	and	r18, r18
     43e:	c1 f3       	breq	.-16     	; 0x430 <ultrasonicCheckDist+0x48>
     440:	02 c0       	rjmp	.+4      	; 0x446 <ultrasonicCheckDist+0x5e>
		}
					
	if(ultrasonic_error)
     442:	22 23       	and	r18, r18
     444:	19 f0       	breq	.+6      	; 0x44c <ultrasonicCheckDist+0x64>
	{
		printf("\nerror\n");
     446:	8c e2       	ldi	r24, 0x2C	; 44
     448:	92 e0       	ldi	r25, 0x02	; 2
     44a:	db c6       	rjmp	.+3510   	; 0x1202 <puts>
	}else {	//calculate distance
		float distance_ms;
		printf("%i\n", ultrasonic_timerOVFValue);
     44c:	80 91 b3 02 	lds	r24, 0x02B3
     450:	8f 93       	push	r24
     452:	80 91 b2 02 	lds	r24, 0x02B2
     456:	8f 93       	push	r24
     458:	83 e3       	ldi	r24, 0x33	; 51
     45a:	92 e0       	ldi	r25, 0x02	; 2
     45c:	9f 93       	push	r25
     45e:	8f 93       	push	r24
     460:	bf d6       	rcall	.+3454   	; 0x11e0 <printf>
		distance_ms = ultrasonic_timerOVFValue* 0.0159375; // * 255 / 16000000 * 1000 = 0.0159
     462:	60 91 b2 02 	lds	r22, 0x02B2
     466:	70 91 b3 02 	lds	r23, 0x02B3
     46a:	80 e0       	ldi	r24, 0x00	; 0
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	63 d5       	rcall	.+2758   	; 0xf36 <__floatunsisf>
     470:	2c e5       	ldi	r18, 0x5C	; 92
     472:	3f e8       	ldi	r19, 0x8F	; 143
     474:	42 e8       	ldi	r20, 0x82	; 130
     476:	5c e3       	ldi	r21, 0x3C	; 60
     478:	ec d5       	rcall	.+3032   	; 0x1052 <__mulsf3>
		distance_cm = distance_ms * speedOfSound / 10 / 2;// / *100 in cm /1000 in m --> /10, /2 da der Schall die Strecke 2mal zurücklegt
     47a:	23 ee       	ldi	r18, 0xE3	; 227
     47c:	35 eb       	ldi	r19, 0xB5	; 181
     47e:	4b ea       	ldi	r20, 0xAB	; 171
     480:	53 e4       	ldi	r21, 0x43	; 67
     482:	e7 d5       	rcall	.+3022   	; 0x1052 <__mulsf3>
     484:	20 e0       	ldi	r18, 0x00	; 0
     486:	30 e0       	ldi	r19, 0x00	; 0
     488:	40 e2       	ldi	r20, 0x20	; 32
     48a:	51 e4       	ldi	r21, 0x41	; 65
     48c:	c0 d4       	rcall	.+2432   	; 0xe0e <__divsf3>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	30 e0       	ldi	r19, 0x00	; 0
     492:	40 e0       	ldi	r20, 0x00	; 0
     494:	5f e3       	ldi	r21, 0x3F	; 63
     496:	dd d5       	rcall	.+3002   	; 0x1052 <__mulsf3>
     498:	22 d5       	rcall	.+2628   	; 0xede <__fixunssfsi>
     49a:	60 93 9e 02 	sts	0x029E, r22
     49e:	70 93 9f 02 	sts	0x029F, r23
		printf("Errechnete Distanz: %i cm\n",distance_cm);
     4a2:	7f 93       	push	r23
     4a4:	6f 93       	push	r22
     4a6:	87 e3       	ldi	r24, 0x37	; 55
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	9f 93       	push	r25
     4ac:	8f 93       	push	r24
     4ae:	98 d6       	rcall	.+3376   	; 0x11e0 <printf>
		ultrasonic_gotSignal = 0;	//reset
     4b0:	10 92 a3 02 	sts	0x02A3, r1
     4b4:	10 92 a2 02 	sts	0x02A2, r1
     4b8:	8d b7       	in	r24, 0x3d	; 61
     4ba:	9e b7       	in	r25, 0x3e	; 62
     4bc:	08 96       	adiw	r24, 0x08	; 8
     4be:	0f b6       	in	r0, 0x3f	; 63
     4c0:	f8 94       	cli
     4c2:	9e bf       	out	0x3e, r25	; 62
     4c4:	0f be       	out	0x3f, r0	; 63
     4c6:	8d bf       	out	0x3d, r24	; 61
     4c8:	08 95       	ret

000004ca <main>:
}

int main(void)
{
	//call initializations
	sei();
     4ca:	78 94       	sei
	initUSART();
     4cc:	4b de       	rcall	.-874    	; 0x164 <initUSART>
	printf("Starting\n");
     4ce:	82 e5       	ldi	r24, 0x52	; 82
     4d0:	92 e0       	ldi	r25, 0x02	; 2
     4d2:	97 d6       	rcall	.+3374   	; 0x1202 <puts>
	initNunchuck();
     4d4:	5b de       	rcall	.-842    	; 0x18c <initNunchuck>
	initUltrasonic();
     4d6:	5c de       	rcall	.-840    	; 0x190 <initUltrasonic>
	initIRSensor();
     4d8:	68 de       	rcall	.-816    	; 0x1aa <initIRSensor>
	initMotor();
     4da:	7c de       	rcall	.-776    	; 0x1d4 <initMotor>
	initStepper();
     4dc:	87 de       	rcall	.-754    	; 0x1ec <initStepper>
	printf("Initialization complete!\n");
     4de:	8b e5       	ldi	r24, 0x5B	; 91
     4e0:	92 e0       	ldi	r25, 0x02	; 2
     4e2:	8f d6       	rcall	.+3358   	; 0x1202 <puts>
	
    while(1)															//endless loop
    {
		printf("%d\n", ADC_Read(IRLeft));
     4e4:	c3 e2       	ldi	r28, 0x23	; 35
     4e6:	d2 e0       	ldi	r29, 0x02	; 2
					}else if(ADC_Read(IRMid)<IRRefValue)				//IR Mid returns black
						{
							OCR0A = motorSpeedFast;						//set speed fast by changing duty cycle of PWM
					}else          										//No sensor returned black--error condition
					{
						OCR0A = motorSpeedSlow;										//set duty cycle 0 --> motor stops
     4e8:	10 e8       	ldi	r17, 0x80	; 128
					{
						stepRight(1);									//steer right
						OCR0A = motorSpeedSlow;							//set speed slow by changing duty cycle of PWM
					}else if(ADC_Read(IRMid)<IRRefValue)				//IR Mid returns black
						{
							OCR0A = motorSpeedFast;						//set speed fast by changing duty cycle of PWM
     4ea:	0f ef       	ldi	r16, 0xFF	; 255
	initStepper();
	printf("Initialization complete!\n");
	
    while(1)															//endless loop
    {
		printf("%d\n", ADC_Read(IRLeft));
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	66 df       	rcall	.-308    	; 0x3bc <ADC_Read>
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	df 93       	push	r29
     4f6:	cf 93       	push	r28
     4f8:	73 d6       	rcall	.+3302   	; 0x11e0 <printf>
		printf("%d\n", ADC_Read(IRMid));
     4fa:	82 e0       	ldi	r24, 0x02	; 2
     4fc:	5f df       	rcall	.-322    	; 0x3bc <ADC_Read>
     4fe:	9f 93       	push	r25
     500:	8f 93       	push	r24
     502:	df 93       	push	r29
     504:	cf 93       	push	r28
     506:	6c d6       	rcall	.+3288   	; 0x11e0 <printf>
		printf("%d\n", ADC_Read(IRRight));
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	58 df       	rcall	.-336    	; 0x3bc <ADC_Read>
     50c:	9f 93       	push	r25
     50e:	8f 93       	push	r24
     510:	df 93       	push	r29
     512:	cf 93       	push	r28
     514:	65 d6       	rcall	.+3274   	; 0x11e0 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     516:	2f ef       	ldi	r18, 0xFF	; 255
     518:	89 e6       	ldi	r24, 0x69	; 105
     51a:	98 e1       	ldi	r25, 0x18	; 24
     51c:	21 50       	subi	r18, 0x01	; 1
     51e:	80 40       	sbci	r24, 0x00	; 0
     520:	90 40       	sbci	r25, 0x00	; 0
     522:	e1 f7       	brne	.-8      	; 0x51c <main+0x52>
     524:	00 c0       	rjmp	.+0      	; 0x526 <main+0x5c>
     526:	00 00       	nop
		_delay_ms(500);
		if(automatic == 0)												//Check if Automatic Mode not enabled
     528:	8d b7       	in	r24, 0x3d	; 61
     52a:	9e b7       	in	r25, 0x3e	; 62
     52c:	0c 96       	adiw	r24, 0x0c	; 12
     52e:	0f b6       	in	r0, 0x3f	; 63
     530:	f8 94       	cli
     532:	9e bf       	out	0x3e, r25	; 62
     534:	0f be       	out	0x3f, r0	; 63
     536:	8d bf       	out	0x3d, r24	; 61
     538:	80 91 a6 02 	lds	r24, 0x02A6
     53c:	81 11       	cpse	r24, r1
     53e:	14 c0       	rjmp	.+40     	; 0x568 <main+0x9e>
		{
			
			nunchuck_getData();			
     540:	c7 de       	rcall	.-626    	; 0x2d0 <nunchuck_getData>
			if(buttonC)													//When C pressed toggle Automatic Mode
     542:	80 91 b4 02 	lds	r24, 0x02B4
     546:	88 23       	and	r24, r24
     548:	61 f0       	breq	.+24     	; 0x562 <main+0x98>
			{
				automatic = 1;
     54a:	81 e0       	ldi	r24, 0x01	; 1
     54c:	80 93 a6 02 	sts	0x02A6, r24
     550:	9f ef       	ldi	r25, 0xFF	; 255
     552:	29 e6       	ldi	r18, 0x69	; 105
     554:	88 e1       	ldi	r24, 0x18	; 24
     556:	91 50       	subi	r25, 0x01	; 1
     558:	20 40       	sbci	r18, 0x00	; 0
     55a:	80 40       	sbci	r24, 0x00	; 0
     55c:	e1 f7       	brne	.-8      	; 0x556 <main+0x8c>
     55e:	00 c0       	rjmp	.+0      	; 0x560 <main+0x96>
     560:	00 00       	nop
				_delay_ms(500);
			}
			nunchuckCheckY();											//Call function to get joystick values in vertikal direction
     562:	d7 de       	rcall	.-594    	; 0x312 <nunchuckCheckY>
			nunchuckCheckX();											//Call function to get joystick values in horizontal direction
     564:	1a df       	rcall	.-460    	; 0x39a <nunchuckCheckX>
     566:	c2 cf       	rjmp	.-124    	; 0x4ec <main+0x22>
			
			
		}else  															//In Automatic Mode
		{
			printf("Auto mode!\n\n");
     568:	84 e7       	ldi	r24, 0x74	; 116
     56a:	92 e0       	ldi	r25, 0x02	; 2
     56c:	4a d6       	rcall	.+3220   	; 0x1202 <puts>
			if(buttonC){												//toggle automatic mode
     56e:	80 91 b4 02 	lds	r24, 0x02B4
     572:	88 23       	and	r24, r24
     574:	59 f0       	breq	.+22     	; 0x58c <main+0xc2>
				automatic = 0;
     576:	10 92 a6 02 	sts	0x02A6, r1
     57a:	9f ef       	ldi	r25, 0xFF	; 255
     57c:	29 e6       	ldi	r18, 0x69	; 105
     57e:	88 e1       	ldi	r24, 0x18	; 24
     580:	91 50       	subi	r25, 0x01	; 1
     582:	20 40       	sbci	r18, 0x00	; 0
     584:	80 40       	sbci	r24, 0x00	; 0
     586:	e1 f7       	brne	.-8      	; 0x580 <main+0xb6>
     588:	00 c0       	rjmp	.+0      	; 0x58a <main+0xc0>
     58a:	00 00       	nop
				_delay_ms(500);
			}
			ultrasonicCheckDist();							
     58c:	2d df       	rcall	.-422    	; 0x3e8 <ultrasonicCheckDist>
			if(distance_cm<20)											//Check Distance to obstacle
     58e:	80 91 9e 02 	lds	r24, 0x029E
     592:	90 91 9f 02 	lds	r25, 0x029F
     596:	44 97       	sbiw	r24, 0x14	; 20
     598:	28 f4       	brcc	.+10     	; 0x5a4 <main+0xda>
			{															//In Automatic Mode, obstacle in range
				printf("Obstacle in Range\n");							//just for debbuging
     59a:	80 e8       	ldi	r24, 0x80	; 128
     59c:	92 e0       	ldi	r25, 0x02	; 2
     59e:	31 d6       	rcall	.+3170   	; 0x1202 <puts>
				OCR0A = 0;												//stop motor by setting duty cycle to 0		
     5a0:	17 bc       	out	0x27, r1	; 39
     5a2:	a4 cf       	rjmp	.-184    	; 0x4ec <main+0x22>
			}else                       								//In Automatic Mode, no obstacle in range
			{															
				if(ADC_Read(IRLeft)<IRRefValue)							//IR Left returns black
     5a4:	80 e0       	ldi	r24, 0x00	; 0
     5a6:	0a df       	rcall	.-492    	; 0x3bc <ADC_Read>
     5a8:	84 36       	cpi	r24, 0x64	; 100
     5aa:	91 05       	cpc	r25, r1
     5ac:	28 f4       	brcc	.+10     	; 0x5b8 <main+0xee>
				{
					stepLeft(1);										//steer left
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	90 e0       	ldi	r25, 0x00	; 0
     5b2:	54 de       	rcall	.-856    	; 0x25c <stepLeft>
					OCR0A = motorSpeedSlow;								//set speed slow by changing duty cycle of PWM
     5b4:	17 bd       	out	0x27, r17	; 39
     5b6:	9a cf       	rjmp	.-204    	; 0x4ec <main+0x22>
				}else if(ADC_Read(IRRight)<IRRefValue)					//IR Right returns black
     5b8:	81 e0       	ldi	r24, 0x01	; 1
     5ba:	00 df       	rcall	.-512    	; 0x3bc <ADC_Read>
     5bc:	84 36       	cpi	r24, 0x64	; 100
     5be:	91 05       	cpc	r25, r1
     5c0:	28 f4       	brcc	.+10     	; 0x5cc <main+0x102>
					{
						stepRight(1);									//steer right
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	67 de       	rcall	.-818    	; 0x296 <stepRight>
						OCR0A = motorSpeedSlow;							//set speed slow by changing duty cycle of PWM
     5c8:	17 bd       	out	0x27, r17	; 39
     5ca:	90 cf       	rjmp	.-224    	; 0x4ec <main+0x22>
					}else if(ADC_Read(IRMid)<IRRefValue)				//IR Mid returns black
     5cc:	82 e0       	ldi	r24, 0x02	; 2
     5ce:	f6 de       	rcall	.-532    	; 0x3bc <ADC_Read>
     5d0:	84 36       	cpi	r24, 0x64	; 100
     5d2:	91 05       	cpc	r25, r1
     5d4:	10 f4       	brcc	.+4      	; 0x5da <main+0x110>
						{
							OCR0A = motorSpeedFast;						//set speed fast by changing duty cycle of PWM
     5d6:	07 bd       	out	0x27, r16	; 39
     5d8:	89 cf       	rjmp	.-238    	; 0x4ec <main+0x22>
					}else          										//No sensor returned black--error condition
					{
						OCR0A = motorSpeedSlow;										//set duty cycle 0 --> motor stops
     5da:	17 bd       	out	0x27, r17	; 39
     5dc:	87 cf       	rjmp	.-242    	; 0x4ec <main+0x22>

000005de <ultrasonic_init_timer2>:
	}
	
}
void ultrasonic_init_timer2(){							//initialize timer, used for ultrasonic sensor
	//timer 2 is a 8 bit timer --> overflow after 255 ticks
	TCCR2B = (1<<CS20);	//no prescaling
     5de:	81 e0       	ldi	r24, 0x01	; 1
     5e0:	80 93 b1 00 	sts	0x00B1, r24
	TCCR2A = 0;	//normal timer mode
     5e4:	10 92 b0 00 	sts	0x00B0, r1
	//timer counts with F_CPU = 16000000 Hz
	//timer overflow every 255/16000 ms
	//timer overflow after 0.0159375 ms
	//activate timeroverflow (TIMSK = Timer Interrupt Mask Register, TOIE = Timer Overflow Interrupt Enable)
	TIMSK2 = (1<<TOIE2);
     5e8:	80 93 70 00 	sts	0x0070, r24
	
	TCNT2 = 0;											//set timer value 0
     5ec:	10 92 b2 00 	sts	0x00B2, r1
	ultrasonic_timerOVFValue = 0;						//counts with every overflow of timer 2
     5f0:	10 92 b3 02 	sts	0x02B3, r1
     5f4:	10 92 b2 02 	sts	0x02B2, r1
     5f8:	08 95       	ret

000005fa <ultrasonic_stop_timer2>:
}
void ultrasonic_stop_timer2(){							//stops timer2, used for ultrsasonic
	TCCR2B = 0;											//writes zero to CS20,21,22 which stops the counter
     5fa:	10 92 b1 00 	sts	0x00B1, r1
     5fe:	08 95       	ret

00000600 <__vector_5>:
		ultrasonic_error = 1;
	}
}
//Service Routine for Interrupt 4 which is used for ultrasonic sensor (echo)
ISR (INT4_vect)
{
     600:	1f 92       	push	r1
     602:	0f 92       	push	r0
     604:	0f b6       	in	r0, 0x3f	; 63
     606:	0f 92       	push	r0
     608:	11 24       	eor	r1, r1
     60a:	0b b6       	in	r0, 0x3b	; 59
     60c:	0f 92       	push	r0
     60e:	2f 93       	push	r18
     610:	3f 93       	push	r19
     612:	4f 93       	push	r20
     614:	5f 93       	push	r21
     616:	6f 93       	push	r22
     618:	7f 93       	push	r23
     61a:	8f 93       	push	r24
     61c:	9f 93       	push	r25
     61e:	af 93       	push	r26
     620:	bf 93       	push	r27
     622:	ef 93       	push	r30
     624:	ff 93       	push	r31
	if(ultrasonic_working==1)			//check if signal was sent before echo was incoming
     626:	80 91 a0 02 	lds	r24, 0x02A0
     62a:	90 91 a1 02 	lds	r25, 0x02A1
     62e:	01 97       	sbiw	r24, 0x01	; 1
     630:	e9 f4       	brne	.+58     	; 0x66c <__vector_5+0x6c>
	{
		if(ultrasonic_rising_edge==0)	//Check if echo is high
     632:	80 91 a4 02 	lds	r24, 0x02A4
     636:	90 91 a5 02 	lds	r25, 0x02A5
     63a:	89 2b       	or	r24, r25
     63c:	41 f4       	brne	.+16     	; 0x64e <__vector_5+0x4e>
		{
			ultrasonic_init_timer2();	//start timer
     63e:	cf df       	rcall	.-98     	; 0x5de <ultrasonic_init_timer2>
			ultrasonic_rising_edge=1;
     640:	81 e0       	ldi	r24, 0x01	; 1
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	90 93 a5 02 	sts	0x02A5, r25
     648:	80 93 a4 02 	sts	0x02A4, r24
     64c:	0f c0       	rjmp	.+30     	; 0x66c <__vector_5+0x6c>
		}
		else //Check if echo turned low, calculate distance
		{
			ultrasonic_stop_timer2();	//stop timer
     64e:	d5 df       	rcall	.-86     	; 0x5fa <ultrasonic_stop_timer2>
			ultrasonic_rising_edge = 0;			//reset values
     650:	10 92 a5 02 	sts	0x02A5, r1
     654:	10 92 a4 02 	sts	0x02A4, r1
			ultrasonic_working = 0;
     658:	10 92 a1 02 	sts	0x02A1, r1
     65c:	10 92 a0 02 	sts	0x02A0, r1
			ultrasonic_gotSignal = 1;				//confirm success
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	90 93 a3 02 	sts	0x02A3, r25
     668:	80 93 a2 02 	sts	0x02A2, r24
		}
	}
}
     66c:	ff 91       	pop	r31
     66e:	ef 91       	pop	r30
     670:	bf 91       	pop	r27
     672:	af 91       	pop	r26
     674:	9f 91       	pop	r25
     676:	8f 91       	pop	r24
     678:	7f 91       	pop	r23
     67a:	6f 91       	pop	r22
     67c:	5f 91       	pop	r21
     67e:	4f 91       	pop	r20
     680:	3f 91       	pop	r19
     682:	2f 91       	pop	r18
     684:	0f 90       	pop	r0
     686:	0b be       	out	0x3b, r0	; 59
     688:	0f 90       	pop	r0
     68a:	0f be       	out	0x3f, r0	; 63
     68c:	0f 90       	pop	r0
     68e:	1f 90       	pop	r1
     690:	18 95       	reti

00000692 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     692:	10 92 b9 00 	sts	0x00B9, r1
     696:	88 e9       	ldi	r24, 0x98	; 152
     698:	80 93 b8 00 	sts	0x00B8, r24
     69c:	08 95       	ret

0000069e <i2c_start_wait>:
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29
     6a2:	ec eb       	ldi	r30, 0xBC	; 188
     6a4:	f0 e0       	ldi	r31, 0x00	; 0
     6a6:	24 ea       	ldi	r18, 0xA4	; 164
     6a8:	a9 eb       	ldi	r26, 0xB9	; 185
     6aa:	b0 e0       	ldi	r27, 0x00	; 0
     6ac:	cb eb       	ldi	r28, 0xBB	; 187
     6ae:	d0 e0       	ldi	r29, 0x00	; 0
     6b0:	34 e8       	ldi	r19, 0x84	; 132
     6b2:	44 e9       	ldi	r20, 0x94	; 148
     6b4:	20 83       	st	Z, r18
     6b6:	90 81       	ld	r25, Z
     6b8:	99 23       	and	r25, r25
     6ba:	ec f7       	brge	.-6      	; 0x6b6 <i2c_start_wait+0x18>
     6bc:	9c 91       	ld	r25, X
     6be:	98 7f       	andi	r25, 0xF8	; 248
     6c0:	98 30       	cpi	r25, 0x08	; 8
     6c2:	11 f0       	breq	.+4      	; 0x6c8 <i2c_start_wait+0x2a>
     6c4:	90 31       	cpi	r25, 0x10	; 16
     6c6:	b1 f7       	brne	.-20     	; 0x6b4 <i2c_start_wait+0x16>
     6c8:	88 83       	st	Y, r24
     6ca:	30 83       	st	Z, r19
     6cc:	90 81       	ld	r25, Z
     6ce:	99 23       	and	r25, r25
     6d0:	ec f7       	brge	.-6      	; 0x6cc <i2c_start_wait+0x2e>
     6d2:	9c 91       	ld	r25, X
     6d4:	98 7f       	andi	r25, 0xF8	; 248
     6d6:	90 32       	cpi	r25, 0x20	; 32
     6d8:	11 f0       	breq	.+4      	; 0x6de <i2c_start_wait+0x40>
     6da:	98 35       	cpi	r25, 0x58	; 88
     6dc:	29 f4       	brne	.+10     	; 0x6e8 <i2c_start_wait+0x4a>
     6de:	40 83       	st	Z, r20
     6e0:	90 81       	ld	r25, Z
     6e2:	94 fd       	sbrc	r25, 4
     6e4:	fd cf       	rjmp	.-6      	; 0x6e0 <i2c_start_wait+0x42>
     6e6:	e6 cf       	rjmp	.-52     	; 0x6b4 <i2c_start_wait+0x16>
     6e8:	df 91       	pop	r29
     6ea:	cf 91       	pop	r28
     6ec:	08 95       	ret

000006ee <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     6ee:	84 e9       	ldi	r24, 0x94	; 148
     6f0:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     6f4:	ec eb       	ldi	r30, 0xBC	; 188
     6f6:	f0 e0       	ldi	r31, 0x00	; 0
     6f8:	80 81       	ld	r24, Z
     6fa:	84 fd       	sbrc	r24, 4
     6fc:	fd cf       	rjmp	.-6      	; 0x6f8 <i2c_stop+0xa>

}/* i2c_stop */
     6fe:	08 95       	ret

00000700 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     700:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     704:	84 e8       	ldi	r24, 0x84	; 132
     706:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     70a:	ec eb       	ldi	r30, 0xBC	; 188
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	80 81       	ld	r24, Z
     710:	88 23       	and	r24, r24
     712:	ec f7       	brge	.-6      	; 0x70e <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     714:	90 91 b9 00 	lds	r25, 0x00B9
     718:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	98 32       	cpi	r25, 0x28	; 40
     71e:	09 f4       	brne	.+2      	; 0x722 <i2c_write+0x22>
     720:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     722:	08 95       	ret

00000724 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     724:	84 ec       	ldi	r24, 0xC4	; 196
     726:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
     72a:	ec eb       	ldi	r30, 0xBC	; 188
     72c:	f0 e0       	ldi	r31, 0x00	; 0
     72e:	80 81       	ld	r24, Z
     730:	88 23       	and	r24, r24
     732:	ec f7       	brge	.-6      	; 0x72e <i2c_readAck+0xa>

    return TWDR;
     734:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
     738:	08 95       	ret

0000073a <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     73a:	84 e8       	ldi	r24, 0x84	; 132
     73c:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
     740:	ec eb       	ldi	r30, 0xBC	; 188
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	80 81       	ld	r24, Z
     746:	88 23       	and	r24, r24
     748:	ec f7       	brge	.-6      	; 0x744 <i2c_readNak+0xa>
	
    return TWDR;
     74a:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
     74e:	08 95       	ret

00000750 <USARTPutChar>:
Function for sending data via standard USART by printf
@param c character to be sent
@param *stream outputstream
@retval c (sended char), expected by printf
*******************************************************************************/
int16_t USARTPutChar(char c, FILE *stream) {
     750:	cf 93       	push	r28
     752:	c8 2f       	mov	r28, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     754:	80 91 a7 02 	lds	r24, 0x02A7
     758:	82 30       	cpi	r24, 0x02	; 2
     75a:	89 f0       	breq	.+34     	; 0x77e <USARTPutChar+0x2e>
     75c:	83 30       	cpi	r24, 0x03	; 3
     75e:	19 f0       	breq	.+6      	; 0x766 <USARTPutChar+0x16>
     760:	81 30       	cpi	r24, 0x01	; 1
     762:	29 f5       	brne	.+74     	; 0x7ae <USARTPutChar+0x5e>
     764:	18 c0       	rjmp	.+48     	; 0x796 <USARTPutChar+0x46>
    case 3 :
      if (c == '\n') USARTPutChar('\r', stream);
     766:	ca 30       	cpi	r28, 0x0A	; 10
     768:	11 f4       	brne	.+4      	; 0x76e <USARTPutChar+0x1e>
     76a:	8d e0       	ldi	r24, 0x0D	; 13
     76c:	f1 df       	rcall	.-30     	; 0x750 <USARTPutChar>
      loop_until_bit_is_set(UCSR3A, UDRE3);
     76e:	e0 e3       	ldi	r30, 0x30	; 48
     770:	f1 e0       	ldi	r31, 0x01	; 1
     772:	80 81       	ld	r24, Z
     774:	85 ff       	sbrs	r24, 5
     776:	fd cf       	rjmp	.-6      	; 0x772 <USARTPutChar+0x22>
      UDR3 = c;
     778:	c0 93 36 01 	sts	0x0136, r28
      break;
     77c:	23 c0       	rjmp	.+70     	; 0x7c4 <USARTPutChar+0x74>
    case 2 :
      if (c == '\n') USARTPutChar('\r', stream);
     77e:	ca 30       	cpi	r28, 0x0A	; 10
     780:	11 f4       	brne	.+4      	; 0x786 <USARTPutChar+0x36>
     782:	8d e0       	ldi	r24, 0x0D	; 13
     784:	e5 df       	rcall	.-54     	; 0x750 <USARTPutChar>
      loop_until_bit_is_set(UCSR2A, UDRE2);
     786:	e0 ed       	ldi	r30, 0xD0	; 208
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	85 ff       	sbrs	r24, 5
     78e:	fd cf       	rjmp	.-6      	; 0x78a <USARTPutChar+0x3a>
      UDR2 = c;
     790:	c0 93 d6 00 	sts	0x00D6, r28
      break;
     794:	17 c0       	rjmp	.+46     	; 0x7c4 <USARTPutChar+0x74>
    case 1 :
      if (c == '\n') USARTPutChar('\r', stream);
     796:	ca 30       	cpi	r28, 0x0A	; 10
     798:	11 f4       	brne	.+4      	; 0x79e <USARTPutChar+0x4e>
     79a:	8d e0       	ldi	r24, 0x0D	; 13
     79c:	d9 df       	rcall	.-78     	; 0x750 <USARTPutChar>
      loop_until_bit_is_set(UCSR1A, UDRE1);
     79e:	e8 ec       	ldi	r30, 0xC8	; 200
     7a0:	f0 e0       	ldi	r31, 0x00	; 0
     7a2:	80 81       	ld	r24, Z
     7a4:	85 ff       	sbrs	r24, 5
     7a6:	fd cf       	rjmp	.-6      	; 0x7a2 <USARTPutChar+0x52>
      UDR1 = c;
     7a8:	c0 93 ce 00 	sts	0x00CE, r28
      break;
     7ac:	0b c0       	rjmp	.+22     	; 0x7c4 <USARTPutChar+0x74>
    default:
      if (c == '\n') USARTPutChar('\r', stream);
     7ae:	ca 30       	cpi	r28, 0x0A	; 10
     7b0:	11 f4       	brne	.+4      	; 0x7b6 <USARTPutChar+0x66>
     7b2:	8d e0       	ldi	r24, 0x0D	; 13
     7b4:	cd df       	rcall	.-102    	; 0x750 <USARTPutChar>
      loop_until_bit_is_set(UCSR0A, UDRE0);
     7b6:	e0 ec       	ldi	r30, 0xC0	; 192
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	80 81       	ld	r24, Z
     7bc:	85 ff       	sbrs	r24, 5
     7be:	fd cf       	rjmp	.-6      	; 0x7ba <USARTPutChar+0x6a>
      UDR0 = c;
     7c0:	c0 93 c6 00 	sts	0x00C6, r28
  if (c == '\n') USARTPutChar('\r', stream);
  loop_until_bit_is_set(UCSRA, UDRE);
  UDR = c;
  return c;
#endif
} // USARTPutChar
     7c4:	8c 2f       	mov	r24, r28
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	cf 91       	pop	r28
     7ca:	08 95       	ret

000007cc <USARTGetChar>:
/***************************************************************************//**
Function for receiving data from standard USART by scanf with echo
@param *stream outputstream for echo
@retval received character
*******************************************************************************/
int16_t USARTGetChar(FILE *stream) {
     7cc:	bc 01       	movw	r22, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     7ce:	80 91 a7 02 	lds	r24, 0x02A7
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	69 f0       	breq	.+26     	; 0x7f0 <USARTGetChar+0x24>
     7d6:	83 30       	cpi	r24, 0x03	; 3
     7d8:	19 f0       	breq	.+6      	; 0x7e0 <USARTGetChar+0x14>
     7da:	81 30       	cpi	r24, 0x01	; 1
     7dc:	c9 f4       	brne	.+50     	; 0x810 <USARTGetChar+0x44>
     7de:	10 c0       	rjmp	.+32     	; 0x800 <USARTGetChar+0x34>
    case 3 :
      while (!(UCSR3A & (1<<RXC3)));
     7e0:	e0 e3       	ldi	r30, 0x30	; 48
     7e2:	f1 e0       	ldi	r31, 0x01	; 1
     7e4:	80 81       	ld	r24, Z
     7e6:	88 23       	and	r24, r24
     7e8:	ec f7       	brge	.-6      	; 0x7e4 <USARTGetChar+0x18>
      return (int16_t)(USARTPutChar(UDR3, stream)); // echo;
     7ea:	80 91 36 01 	lds	r24, 0x0136
     7ee:	b0 cf       	rjmp	.-160    	; 0x750 <USARTPutChar>
    break;
    case 2 :
      while (!(UCSR2A & (1<<RXC2)));
     7f0:	e0 ed       	ldi	r30, 0xD0	; 208
     7f2:	f0 e0       	ldi	r31, 0x00	; 0
     7f4:	80 81       	ld	r24, Z
     7f6:	88 23       	and	r24, r24
     7f8:	ec f7       	brge	.-6      	; 0x7f4 <USARTGetChar+0x28>
      return (int16_t)(USARTPutChar(UDR2, stream)); // echo;
     7fa:	80 91 d6 00 	lds	r24, 0x00D6
     7fe:	a8 cf       	rjmp	.-176    	; 0x750 <USARTPutChar>
    break;
    case 1 :
      while (!(UCSR1A & (1<<RXC1)));
     800:	e8 ec       	ldi	r30, 0xC8	; 200
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	88 23       	and	r24, r24
     808:	ec f7       	brge	.-6      	; 0x804 <USARTGetChar+0x38>
      return (int16_t)(USARTPutChar(UDR1, stream)); // echo;
     80a:	80 91 ce 00 	lds	r24, 0x00CE
     80e:	a0 cf       	rjmp	.-192    	; 0x750 <USARTPutChar>
    break;
    default:
      while (!(UCSR0A & (1<<RXC0)));
     810:	e0 ec       	ldi	r30, 0xC0	; 192
     812:	f0 e0       	ldi	r31, 0x00	; 0
     814:	80 81       	ld	r24, Z
     816:	88 23       	and	r24, r24
     818:	ec f7       	brge	.-6      	; 0x814 <USARTGetChar+0x48>
      return (int16_t)(USARTPutChar(UDR0, stream)); // echo;
     81a:	80 91 c6 00 	lds	r24, 0x00C6
      break;
  }
#endif
} // USARTGetChar
     81e:	98 cf       	rjmp	.-208    	; 0x750 <USARTPutChar>

00000820 <USARTInitSTDIO>:
@param uart select one of the controllers USART (0 .. n see datasheet)
@retval - none
*******************************************************************************/
void USARTInitSTDIO (uint8_t uart) {

  if ( uart < 4) {
     820:	84 30       	cpi	r24, 0x04	; 4
     822:	18 f4       	brcc	.+6      	; 0x82a <USARTInitSTDIO+0xa>
    usart_stdio = uart;
     824:	80 93 a7 02 	sts	0x02A7, r24
     828:	08 95       	ret
  } else {
    usart_stdio = 0;
     82a:	10 92 a7 02 	sts	0x02A7, r1
     82e:	08 95       	ret

00000830 <USARTInit>:
@param tx_int_enable enables the USARTx-TX-interrupt
@retval - none
*******************************************************************************/
void USARTInit (uint8_t uart, uint32_t baud,
                uint8_t rx_enable, uint8_t rx_int_enable,
                uint8_t tx_enable, uint8_t tx_int_enable ) {
     830:	2f 92       	push	r2
     832:	3f 92       	push	r3
     834:	4f 92       	push	r4
     836:	5f 92       	push	r5
     838:	6f 92       	push	r6
     83a:	7f 92       	push	r7
     83c:	8f 92       	push	r8
     83e:	9f 92       	push	r9
     840:	af 92       	push	r10
     842:	bf 92       	push	r11
     844:	cf 92       	push	r12
     846:	ef 92       	push	r14
     848:	0f 93       	push	r16
     84a:	1f 93       	push	r17
     84c:	cf 93       	push	r28
     84e:	df 93       	push	r29
     850:	cd b7       	in	r28, 0x3d	; 61
     852:	de b7       	in	r29, 0x3e	; 62
     854:	2a 97       	sbiw	r28, 0x0a	; 10
     856:	0f b6       	in	r0, 0x3f	; 63
     858:	f8 94       	cli
     85a:	de bf       	out	0x3e, r29	; 62
     85c:	0f be       	out	0x3f, r0	; 63
     85e:	cd bf       	out	0x3d, r28	; 61
     860:	92 2f       	mov	r25, r18
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;

  stdout = stdin = &mystdinout;
     862:	20 e0       	ldi	r18, 0x00	; 0
     864:	32 e0       	ldi	r19, 0x02	; 2
     866:	30 93 40 03 	sts	0x0340, r19
     86a:	20 93 3f 03 	sts	0x033F, r18
     86e:	30 93 42 03 	sts	0x0342, r19
     872:	20 93 41 03 	sts	0x0341, r18
        break;
     }
     break;

   case 16000000L :
     switch ( baud ) {
     876:	41 15       	cp	r20, r1
     878:	2b e4       	ldi	r18, 0x4B	; 75
     87a:	52 07       	cpc	r21, r18
     87c:	61 05       	cpc	r22, r1
     87e:	71 05       	cpc	r23, r1
     880:	71 f1       	breq	.+92     	; 0x8de <USARTInit+0xae>
     882:	90 f4       	brcc	.+36     	; 0x8a8 <USARTInit+0x78>
     884:	40 36       	cpi	r20, 0x60	; 96
     886:	29 e0       	ldi	r18, 0x09	; 9
     888:	52 07       	cpc	r21, r18
     88a:	61 05       	cpc	r22, r1
     88c:	71 05       	cpc	r23, r1
     88e:	79 f1       	breq	.+94     	; 0x8ee <USARTInit+0xbe>
     890:	40 3c       	cpi	r20, 0xC0	; 192
     892:	22 e1       	ldi	r18, 0x12	; 18
     894:	52 07       	cpc	r21, r18
     896:	61 05       	cpc	r22, r1
     898:	71 05       	cpc	r23, r1
     89a:	29 f1       	breq	.+74     	; 0x8e6 <USARTInit+0xb6>
     89c:	40 3b       	cpi	r20, 0xB0	; 176
     89e:	54 40       	sbci	r21, 0x04	; 4
     8a0:	61 05       	cpc	r22, r1
     8a2:	71 05       	cpc	r23, r1
     8a4:	61 f5       	brne	.+88     	; 0x8fe <USARTInit+0xce>
     8a6:	27 c0       	rjmp	.+78     	; 0x8f6 <USARTInit+0xc6>
     8a8:	41 15       	cp	r20, r1
     8aa:	21 ee       	ldi	r18, 0xE1	; 225
     8ac:	52 07       	cpc	r21, r18
     8ae:	61 05       	cpc	r22, r1
     8b0:	71 05       	cpc	r23, r1
     8b2:	49 f1       	breq	.+82     	; 0x906 <USARTInit+0xd6>
     8b4:	41 15       	cp	r20, r1
     8b6:	22 ec       	ldi	r18, 0xC2	; 194
     8b8:	52 07       	cpc	r21, r18
     8ba:	21 e0       	ldi	r18, 0x01	; 1
     8bc:	62 07       	cpc	r22, r18
     8be:	71 05       	cpc	r23, r1
     8c0:	31 f0       	breq	.+12     	; 0x8ce <USARTInit+0x9e>
     8c2:	41 15       	cp	r20, r1
     8c4:	56 49       	sbci	r21, 0x96	; 150
     8c6:	61 05       	cpc	r22, r1
     8c8:	71 05       	cpc	r23, r1
     8ca:	c9 f4       	brne	.+50     	; 0x8fe <USARTInit+0xce>
     8cc:	04 c0       	rjmp	.+8      	; 0x8d6 <USARTInit+0xa6>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
     8ce:	41 e0       	ldi	r20, 0x01	; 1
     8d0:	20 e1       	ldi	r18, 0x10	; 16
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	1b c0       	rjmp	.+54     	; 0x90c <USARTInit+0xdc>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     8d6:	41 e0       	ldi	r20, 0x01	; 1
     8d8:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     8da:	30 e0       	ldi	r19, 0x00	; 0
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     8dc:	17 c0       	rjmp	.+46     	; 0x90c <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     8de:	40 e0       	ldi	r20, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     8e0:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     8e2:	30 e0       	ldi	r19, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     8e4:	13 c0       	rjmp	.+38     	; 0x90c <USARTInit+0xdc>
      case 4800 : // 4800bps at -0.1% error see datasheet UBRR = 416
        doubleTransSpeed = 1; ubrrl = 160; ubrrh = 1; break;
     8e6:	41 e0       	ldi	r20, 0x01	; 1
     8e8:	20 ea       	ldi	r18, 0xA0	; 160
     8ea:	31 e0       	ldi	r19, 0x01	; 1
     8ec:	0f c0       	rjmp	.+30     	; 0x90c <USARTInit+0xdc>
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
     8ee:	41 e0       	ldi	r20, 0x01	; 1
     8f0:	20 e4       	ldi	r18, 0x40	; 64
     8f2:	33 e0       	ldi	r19, 0x03	; 3
     8f4:	0b c0       	rjmp	.+22     	; 0x90c <USARTInit+0xdc>
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
     8f6:	41 e0       	ldi	r20, 0x01	; 1
     8f8:	22 e8       	ldi	r18, 0x82	; 130
     8fa:	36 e0       	ldi	r19, 0x06	; 6
     8fc:	07 c0       	rjmp	.+14     	; 0x90c <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     8fe:	40 e0       	ldi	r20, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     900:	27 e6       	ldi	r18, 0x67	; 103
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     902:	30 e0       	ldi	r19, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     904:	03 c0       	rjmp	.+6      	; 0x90c <USARTInit+0xdc>
   case 16000000L :
     switch ( baud ) {
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
     906:	41 e0       	ldi	r20, 0x01	; 1
     908:	22 e2       	ldi	r18, 0x22	; 34
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     90a:	30 e0       	ldi	r19, 0x00	; 0
  /* set frame format: 8data, 1stop bit, no parity */
  UCSRC = (1<<URSEL) /*| (1<<USBS)*/ |(1<<UCSZ1) | (1<<UCSZ0);
#elif defined (__AVR_ATmega2560__)
  /* enable receiver and transmitter */
  /* set frame format: 8data, 1stop bit, no parity */
  switch ( uart ) {
     90c:	81 30       	cpi	r24, 0x01	; 1
     90e:	09 f4       	brne	.+2      	; 0x912 <USARTInit+0xe2>
     910:	46 c0       	rjmp	.+140    	; 0x99e <USARTInit+0x16e>
     912:	38 f0       	brcs	.+14     	; 0x922 <USARTInit+0xf2>
     914:	82 30       	cpi	r24, 0x02	; 2
     916:	09 f4       	brne	.+2      	; 0x91a <USARTInit+0xea>
     918:	81 c0       	rjmp	.+258    	; 0xa1c <USARTInit+0x1ec>
     91a:	83 30       	cpi	r24, 0x03	; 3
     91c:	09 f0       	breq	.+2      	; 0x920 <USARTInit+0xf0>
     91e:	fb c0       	rjmp	.+502    	; 0xb16 <USARTInit+0x2e6>
     920:	ba c0       	rjmp	.+372    	; 0xa96 <USARTInit+0x266>
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
     922:	44 23       	and	r20, r20
     924:	31 f0       	breq	.+12     	; 0x932 <USARTInit+0x102>
     926:	e0 ec       	ldi	r30, 0xC0	; 192
     928:	f0 e0       	ldi	r31, 0x00	; 0
     92a:	80 81       	ld	r24, Z
     92c:	82 60       	ori	r24, 0x02	; 2
     92e:	80 83       	st	Z, r24
     930:	02 c0       	rjmp	.+4      	; 0x936 <USARTInit+0x106>
      else                    UCSR0A = 0x00;
     932:	10 92 c0 00 	sts	0x00C0, r1
      UBRR0H = ubrrh; UBRR0L = ubrrl;
     936:	30 93 c5 00 	sts	0x00C5, r19
     93a:	20 93 c4 00 	sts	0x00C4, r18
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     93e:	80 e8       	ldi	r24, 0x80	; 128
     940:	08 9f       	mul	r16, r24
     942:	80 01       	movw	r16, r0
     944:	11 24       	eor	r1, r1
     946:	90 fb       	bst	r25, 0
     948:	44 24       	eor	r4, r4
     94a:	40 f8       	bld	r4, 0
     94c:	51 2c       	mov	r5, r1
     94e:	44 0c       	add	r4, r4
     950:	55 1c       	adc	r5, r5
     952:	44 0c       	add	r4, r4
     954:	55 1c       	adc	r5, r5
     956:	44 0c       	add	r4, r4
     958:	55 1c       	adc	r5, r5
     95a:	44 0c       	add	r4, r4
     95c:	55 1c       	adc	r5, r5
     95e:	40 2a       	or	r4, r16
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     960:	e0 fa       	bst	r14, 0
     962:	66 24       	eor	r6, r6
     964:	60 f8       	bld	r6, 0
     966:	71 2c       	mov	r7, r1
     968:	66 0c       	add	r6, r6
     96a:	77 1c       	adc	r7, r7
     96c:	66 0c       	add	r6, r6
     96e:	77 1c       	adc	r7, r7
     970:	66 0c       	add	r6, r6
     972:	77 1c       	adc	r7, r7
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     974:	64 28       	or	r6, r4
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     976:	c0 fa       	bst	r12, 0
     978:	88 24       	eor	r8, r8
     97a:	80 f8       	bld	r8, 0
     97c:	91 2c       	mov	r9, r1
     97e:	00 24       	eor	r0, r0
     980:	96 94       	lsr	r9
     982:	87 94       	ror	r8
     984:	07 94       	ror	r0
     986:	96 94       	lsr	r9
     988:	87 94       	ror	r8
     98a:	07 94       	ror	r0
     98c:	98 2c       	mov	r9, r8
     98e:	80 2c       	mov	r8, r0
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     990:	86 28       	or	r8, r6
     992:	80 92 c1 00 	sts	0x00C1, r8
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
      UCSR0C=0x06;       // 8 Databit see datasheet
     996:	86 e0       	ldi	r24, 0x06	; 6
     998:	80 93 c2 00 	sts	0x00C2, r24
      break;
     99c:	bc c0       	rjmp	.+376    	; 0xb16 <USARTInit+0x2e6>
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
     99e:	44 23       	and	r20, r20
     9a0:	31 f0       	breq	.+12     	; 0x9ae <USARTInit+0x17e>
     9a2:	e8 ec       	ldi	r30, 0xC8	; 200
     9a4:	f0 e0       	ldi	r31, 0x00	; 0
     9a6:	80 81       	ld	r24, Z
     9a8:	82 60       	ori	r24, 0x02	; 2
     9aa:	80 83       	st	Z, r24
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <USARTInit+0x182>
      else                    UCSR1A = 0x00;
     9ae:	10 92 c8 00 	sts	0x00C8, r1
      UBRR1H = ubrrh; UBRR1L = ubrrl;
     9b2:	30 93 cd 00 	sts	0x00CD, r19
     9b6:	20 93 cc 00 	sts	0x00CC, r18
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     9ba:	e0 e8       	ldi	r30, 0x80	; 128
     9bc:	0e 9f       	mul	r16, r30
     9be:	80 01       	movw	r16, r0
     9c0:	11 24       	eor	r1, r1
     9c2:	90 fb       	bst	r25, 0
     9c4:	aa 24       	eor	r10, r10
     9c6:	a0 f8       	bld	r10, 0
     9c8:	b1 2c       	mov	r11, r1
     9ca:	aa 0c       	add	r10, r10
     9cc:	bb 1c       	adc	r11, r11
     9ce:	aa 0c       	add	r10, r10
     9d0:	bb 1c       	adc	r11, r11
     9d2:	aa 0c       	add	r10, r10
     9d4:	bb 1c       	adc	r11, r11
     9d6:	aa 0c       	add	r10, r10
     9d8:	bb 1c       	adc	r11, r11
     9da:	a0 2a       	or	r10, r16
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     9dc:	fe 2d       	mov	r31, r14
     9de:	f1 70       	andi	r31, 0x01	; 1
     9e0:	f9 87       	std	Y+9, r31	; 0x09
     9e2:	1a 86       	std	Y+10, r1	; 0x0a
     9e4:	89 85       	ldd	r24, Y+9	; 0x09
     9e6:	9a 85       	ldd	r25, Y+10	; 0x0a
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	88 0f       	add	r24, r24
     9ee:	99 1f       	adc	r25, r25
     9f0:	88 0f       	add	r24, r24
     9f2:	99 1f       	adc	r25, r25
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     9f4:	8a 29       	or	r24, r10
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     9f6:	ac 2d       	mov	r26, r12
     9f8:	a1 70       	andi	r26, 0x01	; 1
     9fa:	b0 e0       	ldi	r27, 0x00	; 0
     9fc:	00 24       	eor	r0, r0
     9fe:	b6 95       	lsr	r27
     a00:	a7 95       	ror	r26
     a02:	07 94       	ror	r0
     a04:	b6 95       	lsr	r27
     a06:	a7 95       	ror	r26
     a08:	07 94       	ror	r0
     a0a:	ba 2f       	mov	r27, r26
     a0c:	a0 2d       	mov	r26, r0
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     a0e:	a8 2b       	or	r26, r24
     a10:	a0 93 c9 00 	sts	0x00C9, r26
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
      UCSR1C=0x06;       // 8 Databit see datasheet
     a14:	86 e0       	ldi	r24, 0x06	; 6
     a16:	80 93 ca 00 	sts	0x00CA, r24
      break;
     a1a:	7d c0       	rjmp	.+250    	; 0xb16 <USARTInit+0x2e6>
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
     a1c:	44 23       	and	r20, r20
     a1e:	31 f0       	breq	.+12     	; 0xa2c <USARTInit+0x1fc>
     a20:	a0 ed       	ldi	r26, 0xD0	; 208
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	8c 91       	ld	r24, X
     a26:	82 60       	ori	r24, 0x02	; 2
     a28:	8c 93       	st	X, r24
     a2a:	02 c0       	rjmp	.+4      	; 0xa30 <USARTInit+0x200>
      else                    UCSR2A = 0x00;
     a2c:	10 92 d0 00 	sts	0x00D0, r1
      UBRR2H = ubrrh; UBRR2L = ubrrl;
     a30:	30 93 d5 00 	sts	0x00D5, r19
     a34:	20 93 d4 00 	sts	0x00D4, r18
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     a38:	20 e8       	ldi	r18, 0x80	; 128
     a3a:	02 9f       	mul	r16, r18
     a3c:	80 01       	movw	r16, r0
     a3e:	11 24       	eor	r1, r1
     a40:	e9 2f       	mov	r30, r25
     a42:	e1 70       	andi	r30, 0x01	; 1
     a44:	f0 e0       	ldi	r31, 0x00	; 0
     a46:	e2 95       	swap	r30
     a48:	f2 95       	swap	r31
     a4a:	f0 7f       	andi	r31, 0xF0	; 240
     a4c:	fe 27       	eor	r31, r30
     a4e:	e0 7f       	andi	r30, 0xF0	; 240
     a50:	fe 27       	eor	r31, r30
     a52:	e0 2b       	or	r30, r16
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     a54:	e0 fa       	bst	r14, 0
     a56:	22 24       	eor	r2, r2
     a58:	20 f8       	bld	r2, 0
     a5a:	31 2c       	mov	r3, r1
     a5c:	22 0c       	add	r2, r2
     a5e:	33 1c       	adc	r3, r3
     a60:	22 0c       	add	r2, r2
     a62:	33 1c       	adc	r3, r3
     a64:	22 0c       	add	r2, r2
     a66:	33 1c       	adc	r3, r3
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     a68:	2e 2a       	or	r2, r30
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     a6a:	8c 2d       	mov	r24, r12
     a6c:	81 70       	andi	r24, 0x01	; 1
     a6e:	89 83       	std	Y+1, r24	; 0x01
     a70:	1a 82       	std	Y+2, r1	; 0x02
     a72:	89 81       	ldd	r24, Y+1	; 0x01
     a74:	9a 81       	ldd	r25, Y+2	; 0x02
     a76:	00 24       	eor	r0, r0
     a78:	96 95       	lsr	r25
     a7a:	87 95       	ror	r24
     a7c:	07 94       	ror	r0
     a7e:	96 95       	lsr	r25
     a80:	87 95       	ror	r24
     a82:	07 94       	ror	r0
     a84:	98 2f       	mov	r25, r24
     a86:	80 2d       	mov	r24, r0
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     a88:	82 29       	or	r24, r2
     a8a:	80 93 d1 00 	sts	0x00D1, r24
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
      UCSR2C=0x06;       // 8 Databit see datasheet
     a8e:	86 e0       	ldi	r24, 0x06	; 6
     a90:	80 93 d2 00 	sts	0x00D2, r24
      break;
     a94:	40 c0       	rjmp	.+128    	; 0xb16 <USARTInit+0x2e6>
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
     a96:	44 23       	and	r20, r20
     a98:	31 f0       	breq	.+12     	; 0xaa6 <USARTInit+0x276>
     a9a:	e0 e3       	ldi	r30, 0x30	; 48
     a9c:	f1 e0       	ldi	r31, 0x01	; 1
     a9e:	80 81       	ld	r24, Z
     aa0:	82 60       	ori	r24, 0x02	; 2
     aa2:	80 83       	st	Z, r24
     aa4:	02 c0       	rjmp	.+4      	; 0xaaa <USARTInit+0x27a>
      else                    UCSR3A = 0x00;
     aa6:	10 92 30 01 	sts	0x0130, r1
      UBRR3H = ubrrh; UBRR3L = ubrrl;
     aaa:	30 93 35 01 	sts	0x0135, r19
     aae:	20 93 34 01 	sts	0x0134, r18
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     ab2:	e0 e8       	ldi	r30, 0x80	; 128
     ab4:	0e 9f       	mul	r16, r30
     ab6:	80 01       	movw	r16, r0
     ab8:	11 24       	eor	r1, r1
     aba:	91 70       	andi	r25, 0x01	; 1
     abc:	9b 83       	std	Y+3, r25	; 0x03
     abe:	1c 82       	std	Y+4, r1	; 0x04
     ac0:	8b 81       	ldd	r24, Y+3	; 0x03
     ac2:	9c 81       	ldd	r25, Y+4	; 0x04
     ac4:	82 95       	swap	r24
     ac6:	92 95       	swap	r25
     ac8:	90 7f       	andi	r25, 0xF0	; 240
     aca:	98 27       	eor	r25, r24
     acc:	80 7f       	andi	r24, 0xF0	; 240
     ace:	98 27       	eor	r25, r24
     ad0:	80 2b       	or	r24, r16
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     ad2:	fe 2d       	mov	r31, r14
     ad4:	f1 70       	andi	r31, 0x01	; 1
     ad6:	fd 83       	std	Y+5, r31	; 0x05
     ad8:	1e 82       	std	Y+6, r1	; 0x06
     ada:	2d 81       	ldd	r18, Y+5	; 0x05
     adc:	3e 81       	ldd	r19, Y+6	; 0x06
     ade:	22 0f       	add	r18, r18
     ae0:	33 1f       	adc	r19, r19
     ae2:	22 0f       	add	r18, r18
     ae4:	33 1f       	adc	r19, r19
     ae6:	22 0f       	add	r18, r18
     ae8:	33 1f       	adc	r19, r19
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     aea:	28 2b       	or	r18, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     aec:	8c 2d       	mov	r24, r12
     aee:	81 70       	andi	r24, 0x01	; 1
     af0:	8f 83       	std	Y+7, r24	; 0x07
     af2:	18 86       	std	Y+8, r1	; 0x08
     af4:	8f 81       	ldd	r24, Y+7	; 0x07
     af6:	98 85       	ldd	r25, Y+8	; 0x08
     af8:	00 24       	eor	r0, r0
     afa:	96 95       	lsr	r25
     afc:	87 95       	ror	r24
     afe:	07 94       	ror	r0
     b00:	96 95       	lsr	r25
     b02:	87 95       	ror	r24
     b04:	07 94       	ror	r0
     b06:	98 2f       	mov	r25, r24
     b08:	80 2d       	mov	r24, r0
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     b0a:	82 2b       	or	r24, r18
     b0c:	80 93 31 01 	sts	0x0131, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
      UCSR3C=0x06;       // 8 Databit see datasheet
     b10:	86 e0       	ldi	r24, 0x06	; 6
     b12:	80 93 32 01 	sts	0x0132, r24
    default: break;
  }
#else
  #warning "MCU unknown"
#endif
} // USART_init
     b16:	2a 96       	adiw	r28, 0x0a	; 10
     b18:	0f b6       	in	r0, 0x3f	; 63
     b1a:	f8 94       	cli
     b1c:	de bf       	out	0x3e, r29	; 62
     b1e:	0f be       	out	0x3f, r0	; 63
     b20:	cd bf       	out	0x3d, r28	; 61
     b22:	df 91       	pop	r29
     b24:	cf 91       	pop	r28
     b26:	1f 91       	pop	r17
     b28:	0f 91       	pop	r16
     b2a:	ef 90       	pop	r14
     b2c:	cf 90       	pop	r12
     b2e:	bf 90       	pop	r11
     b30:	af 90       	pop	r10
     b32:	9f 90       	pop	r9
     b34:	8f 90       	pop	r8
     b36:	7f 90       	pop	r7
     b38:	6f 90       	pop	r6
     b3a:	5f 90       	pop	r5
     b3c:	4f 90       	pop	r4
     b3e:	3f 90       	pop	r3
     b40:	2f 90       	pop	r2
     b42:	08 95       	ret

00000b44 <wiinunchuck_getjoyX>:
	return (int)wiinunchuck_joyX;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyX = (int)wiinunchuck_joyX;
     b44:	20 91 b1 02 	lds	r18, 0x02B1
     b48:	30 e0       	ldi	r19, 0x00	; 0
	if(joyX <= WIINUNCHUCK_CENTERJOYX)
     b4a:	2f 38       	cpi	r18, 0x8F	; 143
     b4c:	31 05       	cpc	r19, r1
     b4e:	64 f4       	brge	.+24     	; 0xb68 <wiinunchuck_getjoyX+0x24>
		joyX = (joyX - WIINUNCHUCK_INMINJOYX) * (127 - 0) / (WIINUNCHUCK_CENTERJOYX - WIINUNCHUCK_INMINJOYX) + 0;
     b50:	c9 01       	movw	r24, r18
     b52:	96 95       	lsr	r25
     b54:	98 2f       	mov	r25, r24
     b56:	88 27       	eor	r24, r24
     b58:	97 95       	ror	r25
     b5a:	87 95       	ror	r24
     b5c:	82 1b       	sub	r24, r18
     b5e:	93 0b       	sbc	r25, r19
     b60:	6e e8       	ldi	r22, 0x8E	; 142
     b62:	70 e0       	ldi	r23, 0x00	; 0
     b64:	d9 d2       	rcall	.+1458   	; 0x1118 <__divmodhi4>
     b66:	0d c0       	rjmp	.+26     	; 0xb82 <wiinunchuck_getjoyX+0x3e>
	else
		joyX = (joyX - WIINUNCHUCK_CENTERJOYX) * (255 - 127) / (WIINUNCHUCK_INMAXJOYX - WIINUNCHUCK_CENTERJOYX) + 127 - 1;
     b68:	2e 58       	subi	r18, 0x8E	; 142
     b6a:	31 09       	sbc	r19, r1
     b6c:	c9 01       	movw	r24, r18
     b6e:	96 95       	lsr	r25
     b70:	98 2f       	mov	r25, r24
     b72:	88 27       	eor	r24, r24
     b74:	97 95       	ror	r25
     b76:	87 95       	ror	r24
     b78:	61 e7       	ldi	r22, 0x71	; 113
     b7a:	70 e0       	ldi	r23, 0x00	; 0
     b7c:	cd d2       	rcall	.+1434   	; 0x1118 <__divmodhi4>
     b7e:	62 58       	subi	r22, 0x82	; 130
     b80:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyX-127;
     b82:	6f 57       	subi	r22, 0x7F	; 127
     b84:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyX - WIINUNCHUCK_DEFAULTZEROJOYX;
	#endif

	#endif
}
     b86:	86 2f       	mov	r24, r22
     b88:	97 2f       	mov	r25, r23
     b8a:	08 95       	ret

00000b8c <wiinunchuck_getjoyY>:
	return (int)wiinunchuck_joyY;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyY = (int)wiinunchuck_joyY;
     b8c:	20 91 b0 02 	lds	r18, 0x02B0
     b90:	30 e0       	ldi	r19, 0x00	; 0
	if(joyY <= WIINUNCHUCK_CENTERJOYY)
     b92:	20 38       	cpi	r18, 0x80	; 128
     b94:	31 05       	cpc	r19, r1
     b96:	64 f4       	brge	.+24     	; 0xbb0 <wiinunchuck_getjoyY+0x24>
		joyY = (joyY - WIINUNCHUCK_INMINJOYY) * (127 - 0) / (WIINUNCHUCK_CENTERJOYY - WIINUNCHUCK_INMINJOYY) + 0;
     b98:	c9 01       	movw	r24, r18
     b9a:	96 95       	lsr	r25
     b9c:	98 2f       	mov	r25, r24
     b9e:	88 27       	eor	r24, r24
     ba0:	97 95       	ror	r25
     ba2:	87 95       	ror	r24
     ba4:	82 1b       	sub	r24, r18
     ba6:	93 0b       	sbc	r25, r19
     ba8:	6f e7       	ldi	r22, 0x7F	; 127
     baa:	70 e0       	ldi	r23, 0x00	; 0
     bac:	b5 d2       	rcall	.+1386   	; 0x1118 <__divmodhi4>
     bae:	12 c0       	rjmp	.+36     	; 0xbd4 <wiinunchuck_getjoyY+0x48>
	else
		joyY = (joyY - WIINUNCHUCK_CENTERJOYY) * (255 - 127) / (WIINUNCHUCK_INMAXJOYY - WIINUNCHUCK_CENTERJOYY) + 127 - 1;
     bb0:	2f 57       	subi	r18, 0x7F	; 127
     bb2:	31 09       	sbc	r19, r1
     bb4:	b9 01       	movw	r22, r18
     bb6:	76 95       	lsr	r23
     bb8:	76 2f       	mov	r23, r22
     bba:	66 27       	eor	r22, r22
     bbc:	77 95       	ror	r23
     bbe:	67 95       	ror	r22
     bc0:	30 ff       	sbrs	r19, 0
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <wiinunchuck_getjoyY+0x3c>
     bc4:	61 58       	subi	r22, 0x81	; 129
     bc6:	7f 4f       	sbci	r23, 0xFF	; 255
     bc8:	66 0f       	add	r22, r22
     bca:	67 2f       	mov	r22, r23
     bcc:	66 1f       	adc	r22, r22
     bce:	77 0b       	sbc	r23, r23
     bd0:	62 58       	subi	r22, 0x82	; 130
     bd2:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyY-127;
     bd4:	6f 57       	subi	r22, 0x7F	; 127
     bd6:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyY - WIINUNCHUCK_DEFAULTZEROJOYY;
	#endif

	#endif
}
     bd8:	86 2f       	mov	r24, r22
     bda:	97 2f       	mov	r25, r23
     bdc:	08 95       	ret

00000bde <wiinunchuck_getbuttonZ>:
 */
uint8_t wiinunchuck_getbuttonZ() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonZ && !wiinunchuck_lastbuttonZ);
	#else
	return wiinunchuck_buttonZ;
     bde:	80 91 af 02 	lds	r24, 0x02AF
	#endif
}
     be2:	08 95       	ret

00000be4 <wiinunchuck_getbuttonC>:
 */
uint8_t wiinunchuck_getbuttonC() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonC && !wiinunchuck_lastbuttonC);
	#else
	return wiinunchuck_buttonC;
     be4:	80 91 ae 02 	lds	r24, 0x02AE
	#endif
}
     be8:	08 95       	ret

00000bea <wiinunchuck_getangleX>:
 */
int wiinunchuck_getangleX() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleX;
	#else
	return wiinunchuck_angleX - WIINUNCHUCK_ZEROANGLEX;
     bea:	20 91 ac 02 	lds	r18, 0x02AC
     bee:	30 91 ad 02 	lds	r19, 0x02AD
     bf2:	2f 50       	subi	r18, 0x0F	; 15
     bf4:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     bf6:	82 2f       	mov	r24, r18
     bf8:	93 2f       	mov	r25, r19
     bfa:	08 95       	ret

00000bfc <wiinunchuck_getangleY>:
 */
int wiinunchuck_getangleY() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleY;
	#else
	return wiinunchuck_angleY - WIINUNCHUCK_ZEROANGLEY;
     bfc:	20 91 aa 02 	lds	r18, 0x02AA
     c00:	30 91 ab 02 	lds	r19, 0x02AB
     c04:	23 51       	subi	r18, 0x13	; 19
     c06:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     c08:	82 2f       	mov	r24, r18
     c0a:	93 2f       	mov	r25, r19
     c0c:	08 95       	ret

00000c0e <wiinunchuck_getangleZ>:

/*
 * get angle Z
 */
int wiinunchuck_getangleZ() {
	return wiinunchuck_angleZ - WIINUNCHUCK_ZEROANGLEZ;
     c0e:	20 91 a8 02 	lds	r18, 0x02A8
     c12:	30 91 a9 02 	lds	r19, 0x02A9
     c16:	22 51       	subi	r18, 0x12	; 18
     c18:	32 40       	sbci	r19, 0x02	; 2
}
     c1a:	82 2f       	mov	r24, r18
     c1c:	93 2f       	mov	r25, r19
     c1e:	08 95       	ret

00000c20 <wiinunchuck_avaragefilter>:

#if WIINUNCHUCK_ANGLEFILTER == 1
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
     c20:	0f 93       	push	r16
     c22:	1f 93       	push	r17
     c24:	db 01       	movw	r26, r22
     c26:	fb 01       	movw	r30, r22
     c28:	45 e1       	ldi	r20, 0x15	; 21
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
     c2a:	22 81       	ldd	r18, Z+2	; 0x02
     c2c:	33 81       	ldd	r19, Z+3	; 0x03
     c2e:	21 93       	st	Z+, r18
     c30:	31 93       	st	Z+, r19
     c32:	41 50       	subi	r20, 0x01	; 1
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     c34:	d1 f7       	brne	.-12     	; 0xc2a <wiinunchuck_avaragefilter+0xa>
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
     c36:	fb 01       	movw	r30, r22
     c38:	91 a7       	std	Z+41, r25	; 0x29
     c3a:	80 a7       	std	Z+40, r24	; 0x28
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	70 e0       	ldi	r23, 0x00	; 0
     c40:	cb 01       	movw	r24, r22
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		sum += wiinunchuck_avarageangle[i];
     c42:	0d 91       	ld	r16, X+
     c44:	1d 91       	ld	r17, X+
     c46:	22 27       	eor	r18, r18
     c48:	17 fd       	sbrc	r17, 7
     c4a:	20 95       	com	r18
     c4c:	32 2f       	mov	r19, r18
     c4e:	60 0f       	add	r22, r16
     c50:	71 1f       	adc	r23, r17
     c52:	82 1f       	adc	r24, r18
     c54:	93 1f       	adc	r25, r19
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     c56:	4f 5f       	subi	r20, 0xFF	; 255
     c58:	45 31       	cpi	r20, 0x15	; 21
     c5a:	99 f7       	brne	.-26     	; 0xc42 <wiinunchuck_avaragefilter+0x22>
		sum += wiinunchuck_avarageangle[i];
	}
	return (sum/WIINUNCHUCK_ANGLEAVARAGECOEF);
     c5c:	25 e1       	ldi	r18, 0x15	; 21
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	40 e0       	ldi	r20, 0x00	; 0
     c62:	50 e0       	ldi	r21, 0x00	; 0
     c64:	6c d2       	rcall	.+1240   	; 0x113e <__divmodsi4>
}
     c66:	82 2f       	mov	r24, r18
     c68:	93 2f       	mov	r25, r19
     c6a:	1f 91       	pop	r17
     c6c:	0f 91       	pop	r16
     c6e:	08 95       	ret

00000c70 <wiinunchuck_update>:
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     c70:	af 92       	push	r10
     c72:	bf 92       	push	r11
     c74:	cf 92       	push	r12
     c76:	df 92       	push	r13
     c78:	ef 92       	push	r14
     c7a:	ff 92       	push	r15
     c7c:	0f 93       	push	r16
     c7e:	1f 93       	push	r17
     c80:	cf 93       	push	r28
     c82:	df 93       	push	r29
     c84:	00 d0       	rcall	.+0      	; 0xc86 <wiinunchuck_update+0x16>
     c86:	00 d0       	rcall	.+0      	; 0xc88 <wiinunchuck_update+0x18>
     c88:	cd b7       	in	r28, 0x3d	; 61
     c8a:	de b7       	in	r29, 0x3e	; 62
	uint8_t i=0;
	uint8_t buff[WIINUNCHUCK_READBYTES];
	memset(buff, 0, sizeof(buff));
     c8c:	ee 24       	eor	r14, r14
     c8e:	e3 94       	inc	r14
     c90:	f1 2c       	mov	r15, r1
     c92:	ec 0e       	add	r14, r28
     c94:	fd 1e       	adc	r15, r29
     c96:	86 e0       	ldi	r24, 0x06	; 6
     c98:	f7 01       	movw	r30, r14
     c9a:	11 92       	st	Z+, r1
     c9c:	8a 95       	dec	r24
     c9e:	e9 f7       	brne	.-6      	; 0xc9a <wiinunchuck_update+0x2a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca0:	8f e3       	ldi	r24, 0x3F	; 63
     ca2:	96 e0       	ldi	r25, 0x06	; 6
     ca4:	01 97       	sbiw	r24, 0x01	; 1
     ca6:	f1 f7       	brne	.-4      	; 0xca4 <wiinunchuck_update+0x34>
     ca8:	00 c0       	rjmp	.+0      	; 0xcaa <wiinunchuck_update+0x3a>
     caa:	00 00       	nop

	//request data
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     cac:	84 ea       	ldi	r24, 0xA4	; 164
     cae:	f7 dc       	rcall	.-1554   	; 0x69e <i2c_start_wait>
	i2c_write(0x00);
     cb0:	80 e0       	ldi	r24, 0x00	; 0
     cb2:	26 dd       	rcall	.-1460   	; 0x700 <i2c_write>
	i2c_stop();
     cb4:	1c dd       	rcall	.-1480   	; 0x6ee <i2c_stop>
     cb6:	ef e3       	ldi	r30, 0x3F	; 63
     cb8:	f6 e0       	ldi	r31, 0x06	; 6
     cba:	31 97       	sbiw	r30, 0x01	; 1
     cbc:	f1 f7       	brne	.-4      	; 0xcba <wiinunchuck_update+0x4a>
     cbe:	00 c0       	rjmp	.+0      	; 0xcc0 <wiinunchuck_update+0x50>
     cc0:	00 00       	nop
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
     cc2:	85 ea       	ldi	r24, 0xA5	; 165
     cc4:	ec dc       	rcall	.-1576   	; 0x69e <i2c_start_wait>
     cc6:	87 01       	movw	r16, r14
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     cc8:	6e 01       	movw	r12, r28
     cca:	f7 e0       	ldi	r31, 0x07	; 7
     ccc:	cf 0e       	add	r12, r31
     cce:	d1 1c       	adc	r13, r1
     cd0:	5e 01       	movw	r10, r28
     cd2:	36 e0       	ldi	r19, 0x06	; 6
     cd4:	a3 0e       	add	r10, r19
     cd6:	b1 1c       	adc	r11, r1
     cd8:	06 c0       	rjmp	.+12     	; 0xce6 <wiinunchuck_update+0x76>
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		if(i==WIINUNCHUCK_READBYTES-1)
     cda:	ea 14       	cp	r14, r10
     cdc:	fb 04       	cpc	r15, r11
     cde:	19 f4       	brne	.+6      	; 0xce6 <wiinunchuck_update+0x76>
			buff[i] = i2c_readNak();
     ce0:	2c dd       	rcall	.-1448   	; 0x73a <i2c_readNak>
     ce2:	8e 83       	std	Y+6, r24	; 0x06
     ce4:	07 c0       	rjmp	.+14     	; 0xcf4 <wiinunchuck_update+0x84>
		else
			buff[i] = i2c_readAck();
     ce6:	1e dd       	rcall	.-1476   	; 0x724 <i2c_readAck>
     ce8:	f7 01       	movw	r30, r14
     cea:	81 93       	st	Z+, r24
     cec:	7f 01       	movw	r14, r30
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     cee:	ec 15       	cp	r30, r12
     cf0:	fd 05       	cpc	r31, r13
     cf2:	99 f7       	brne	.-26     	; 0xcda <wiinunchuck_update+0x6a>
		if(i==WIINUNCHUCK_READBYTES-1)
			buff[i] = i2c_readNak();
		else
			buff[i] = i2c_readAck();
	}
	i2c_stop();
     cf4:	fc dc       	rcall	.-1544   	; 0x6ee <i2c_stop>
     cf6:	8f e3       	ldi	r24, 0x3F	; 63
     cf8:	96 e0       	ldi	r25, 0x06	; 6
     cfa:	01 97       	sbiw	r24, 0x01	; 1
     cfc:	f1 f7       	brne	.-4      	; 0xcfa <wiinunchuck_update+0x8a>
     cfe:	00 c0       	rjmp	.+0      	; 0xd00 <wiinunchuck_update+0x90>
     d00:	00 00       	nop
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		buff[i] = wiinunchuck_decode(buff[i]);
     d02:	97 e1       	ldi	r25, 0x17	; 23
     d04:	f8 01       	movw	r30, r16
     d06:	80 81       	ld	r24, Z
     d08:	89 27       	eor	r24, r25
     d0a:	89 5e       	subi	r24, 0xE9	; 233
     d0c:	81 93       	st	Z+, r24
     d0e:	8f 01       	movw	r16, r30
	i2c_stop();
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     d10:	ec 15       	cp	r30, r12
     d12:	fd 05       	cpc	r31, r13
     d14:	b9 f7       	brne	.-18     	; 0xd04 <wiinunchuck_update+0x94>
	wiinunchuck_lastbuttonZ = wiinunchuck_buttonZ;
	wiinunchuck_lastbuttonC = wiinunchuck_buttonC;
	#endif

	//get joypad
	wiinunchuck_joyX = buff[0];
     d16:	89 81       	ldd	r24, Y+1	; 0x01
     d18:	80 93 b1 02 	sts	0x02B1, r24
	wiinunchuck_joyY = buff[1];
     d1c:	8a 81       	ldd	r24, Y+2	; 0x02
     d1e:	80 93 b0 02 	sts	0x02B0, r24

	//get button
	wiinunchuck_buttonZ = !(buff[5] & 0b00000001);
     d22:	8e 81       	ldd	r24, Y+6	; 0x06
     d24:	98 2f       	mov	r25, r24
     d26:	90 95       	com	r25
     d28:	91 70       	andi	r25, 0x01	; 1
     d2a:	90 93 af 02 	sts	0x02AF, r25
	wiinunchuck_buttonC = !((buff[5] & 0b00000010) >> 1);
     d2e:	91 e0       	ldi	r25, 0x01	; 1
     d30:	81 fd       	sbrc	r24, 1
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	90 93 ae 02 	sts	0x02AE, r25

	//get angle
	wiinunchuck_angleX = (buff[2] << 2) + ((buff[5] & (0b00000011 << (1*2)) >> (1*2)));
     d38:	83 70       	andi	r24, 0x03	; 3
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	2b 81       	ldd	r18, Y+3	; 0x03
     d3e:	ac 01       	movw	r20, r24
     d40:	64 e0       	ldi	r22, 0x04	; 4
     d42:	26 9f       	mul	r18, r22
     d44:	40 0d       	add	r20, r0
     d46:	51 1d       	adc	r21, r1
     d48:	11 24       	eor	r1, r1
     d4a:	50 93 ad 02 	sts	0x02AD, r21
     d4e:	40 93 ac 02 	sts	0x02AC, r20
	wiinunchuck_angleY = (buff[3] << 2) + ((buff[5] & (0b00000011 << (2*2)) >> (2*2)));
     d52:	2c 81       	ldd	r18, Y+4	; 0x04
     d54:	fc 01       	movw	r30, r24
     d56:	44 e0       	ldi	r20, 0x04	; 4
     d58:	24 9f       	mul	r18, r20
     d5a:	e0 0d       	add	r30, r0
     d5c:	f1 1d       	adc	r31, r1
     d5e:	11 24       	eor	r1, r1
     d60:	f0 93 ab 02 	sts	0x02AB, r31
     d64:	e0 93 aa 02 	sts	0x02AA, r30
	wiinunchuck_angleZ = (buff[4] << 2) + ((buff[5] & (0b00000011 << (3*2)) >> (3*2)));
     d68:	2d 81       	ldd	r18, Y+5	; 0x05
     d6a:	54 e0       	ldi	r21, 0x04	; 4
     d6c:	25 9f       	mul	r18, r21
     d6e:	80 0d       	add	r24, r0
     d70:	91 1d       	adc	r25, r1
     d72:	11 24       	eor	r1, r1
     d74:	90 93 a9 02 	sts	0x02A9, r25
     d78:	80 93 a8 02 	sts	0x02A8, r24

	//filter angle
	#if WIINUNCHUCK_ANGLEFILTER == 1
	wiinunchuck_angleX = wiinunchuck_avaragefilter(wiinunchuck_angleX, (int *)wiinunchuck_avarageangleX);
     d7c:	80 91 ac 02 	lds	r24, 0x02AC
     d80:	90 91 ad 02 	lds	r25, 0x02AD
     d84:	6b ee       	ldi	r22, 0xEB	; 235
     d86:	72 e0       	ldi	r23, 0x02	; 2
     d88:	4b df       	rcall	.-362    	; 0xc20 <wiinunchuck_avaragefilter>
     d8a:	90 93 ad 02 	sts	0x02AD, r25
     d8e:	80 93 ac 02 	sts	0x02AC, r24
	wiinunchuck_angleY = wiinunchuck_avaragefilter(wiinunchuck_angleY, (int *)wiinunchuck_avarageangleY);
     d92:	80 91 aa 02 	lds	r24, 0x02AA
     d96:	90 91 ab 02 	lds	r25, 0x02AB
     d9a:	61 ec       	ldi	r22, 0xC1	; 193
     d9c:	72 e0       	ldi	r23, 0x02	; 2
     d9e:	40 df       	rcall	.-384    	; 0xc20 <wiinunchuck_avaragefilter>
     da0:	90 93 ab 02 	sts	0x02AB, r25
     da4:	80 93 aa 02 	sts	0x02AA, r24
	wiinunchuck_angleZ = wiinunchuck_avaragefilter(wiinunchuck_angleZ, (int *)wiinunchuck_avarageangleZ);
     da8:	80 91 a8 02 	lds	r24, 0x02A8
     dac:	90 91 a9 02 	lds	r25, 0x02A9
     db0:	65 e1       	ldi	r22, 0x15	; 21
     db2:	73 e0       	ldi	r23, 0x03	; 3
     db4:	35 df       	rcall	.-406    	; 0xc20 <wiinunchuck_avaragefilter>
     db6:	90 93 a9 02 	sts	0x02A9, r25
     dba:	80 93 a8 02 	sts	0x02A8, r24
	#endif
}
     dbe:	26 96       	adiw	r28, 0x06	; 6
     dc0:	0f b6       	in	r0, 0x3f	; 63
     dc2:	f8 94       	cli
     dc4:	de bf       	out	0x3e, r29	; 62
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	cd bf       	out	0x3d, r28	; 61
     dca:	df 91       	pop	r29
     dcc:	cf 91       	pop	r28
     dce:	1f 91       	pop	r17
     dd0:	0f 91       	pop	r16
     dd2:	ff 90       	pop	r15
     dd4:	ef 90       	pop	r14
     dd6:	df 90       	pop	r13
     dd8:	cf 90       	pop	r12
     dda:	bf 90       	pop	r11
     ddc:	af 90       	pop	r10
     dde:	08 95       	ret

00000de0 <wiinunchuck_init>:
 * init wiinunchuck
 */
void wiinunchuck_init() {
	#if WIINUNCHUCK_I2CINIT == 1
	//init i2c
	i2c_init();
     de0:	58 dc       	rcall	.-1872   	; 0x692 <i2c_init>
     de2:	8f e8       	ldi	r24, 0x8F	; 143
     de4:	91 e0       	ldi	r25, 0x01	; 1
     de6:	01 97       	sbiw	r24, 0x01	; 1
     de8:	f1 f7       	brne	.-4      	; 0xde6 <wiinunchuck_init+0x6>
     dea:	00 c0       	rjmp	.+0      	; 0xdec <wiinunchuck_init+0xc>
     dec:	00 00       	nop
	#endif

	//standard init: 0x40 -> 0x00
	//alternative init: 0xF0 -> 0x55 followed by 0xFB -> 0x00, lets us use 3rd party nunchucks
	//no longer need to decode bytes in _nunchuk_decode_byte
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     dee:	84 ea       	ldi	r24, 0xA4	; 164
     df0:	56 dc       	rcall	.-1876   	; 0x69e <i2c_start_wait>
	i2c_write(0x40);	//0xF0
     df2:	80 e4       	ldi	r24, 0x40	; 64
     df4:	85 dc       	rcall	.-1782   	; 0x700 <i2c_write>
	i2c_write(0x00);	//0x55
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	83 dc       	rcall	.-1786   	; 0x700 <i2c_write>
	i2c_stop();
     dfa:	79 dc       	rcall	.-1806   	; 0x6ee <i2c_stop>
	printf("after stop");
     dfc:	82 e9       	ldi	r24, 0x92	; 146
     dfe:	92 e0       	ldi	r25, 0x02	; 2
     e00:	9f 93       	push	r25
     e02:	8f 93       	push	r24
     e04:	ed d1       	rcall	.+986    	; 0x11e0 <printf>
	i2c_write(0x00);	//0x00
	i2c_stop();
	//update
	printf("before update");
	*/
	wiinunchuck_update();
     e06:	34 df       	rcall	.-408    	; 0xc70 <wiinunchuck_update>
     e08:	0f 90       	pop	r0
     e0a:	0f 90       	pop	r0
     e0c:	08 95       	ret

00000e0e <__divsf3>:
     e0e:	0c d0       	rcall	.+24     	; 0xe28 <__divsf3x>
     e10:	e6 c0       	rjmp	.+460    	; 0xfde <__fp_round>
     e12:	de d0       	rcall	.+444    	; 0xfd0 <__fp_pscB>
     e14:	40 f0       	brcs	.+16     	; 0xe26 <__divsf3+0x18>
     e16:	d5 d0       	rcall	.+426    	; 0xfc2 <__fp_pscA>
     e18:	30 f0       	brcs	.+12     	; 0xe26 <__divsf3+0x18>
     e1a:	21 f4       	brne	.+8      	; 0xe24 <__divsf3+0x16>
     e1c:	5f 3f       	cpi	r21, 0xFF	; 255
     e1e:	19 f0       	breq	.+6      	; 0xe26 <__divsf3+0x18>
     e20:	c7 c0       	rjmp	.+398    	; 0xfb0 <__fp_inf>
     e22:	51 11       	cpse	r21, r1
     e24:	10 c1       	rjmp	.+544    	; 0x1046 <__fp_szero>
     e26:	ca c0       	rjmp	.+404    	; 0xfbc <__fp_nan>

00000e28 <__divsf3x>:
     e28:	eb d0       	rcall	.+470    	; 0x1000 <__fp_split3>
     e2a:	98 f3       	brcs	.-26     	; 0xe12 <__divsf3+0x4>

00000e2c <__divsf3_pse>:
     e2c:	99 23       	and	r25, r25
     e2e:	c9 f3       	breq	.-14     	; 0xe22 <__divsf3+0x14>
     e30:	55 23       	and	r21, r21
     e32:	b1 f3       	breq	.-20     	; 0xe20 <__divsf3+0x12>
     e34:	95 1b       	sub	r25, r21
     e36:	55 0b       	sbc	r21, r21
     e38:	bb 27       	eor	r27, r27
     e3a:	aa 27       	eor	r26, r26
     e3c:	62 17       	cp	r22, r18
     e3e:	73 07       	cpc	r23, r19
     e40:	84 07       	cpc	r24, r20
     e42:	38 f0       	brcs	.+14     	; 0xe52 <__divsf3_pse+0x26>
     e44:	9f 5f       	subi	r25, 0xFF	; 255
     e46:	5f 4f       	sbci	r21, 0xFF	; 255
     e48:	22 0f       	add	r18, r18
     e4a:	33 1f       	adc	r19, r19
     e4c:	44 1f       	adc	r20, r20
     e4e:	aa 1f       	adc	r26, r26
     e50:	a9 f3       	breq	.-22     	; 0xe3c <__divsf3_pse+0x10>
     e52:	33 d0       	rcall	.+102    	; 0xeba <__divsf3_pse+0x8e>
     e54:	0e 2e       	mov	r0, r30
     e56:	3a f0       	brmi	.+14     	; 0xe66 <__divsf3_pse+0x3a>
     e58:	e0 e8       	ldi	r30, 0x80	; 128
     e5a:	30 d0       	rcall	.+96     	; 0xebc <__divsf3_pse+0x90>
     e5c:	91 50       	subi	r25, 0x01	; 1
     e5e:	50 40       	sbci	r21, 0x00	; 0
     e60:	e6 95       	lsr	r30
     e62:	00 1c       	adc	r0, r0
     e64:	ca f7       	brpl	.-14     	; 0xe58 <__divsf3_pse+0x2c>
     e66:	29 d0       	rcall	.+82     	; 0xeba <__divsf3_pse+0x8e>
     e68:	fe 2f       	mov	r31, r30
     e6a:	27 d0       	rcall	.+78     	; 0xeba <__divsf3_pse+0x8e>
     e6c:	66 0f       	add	r22, r22
     e6e:	77 1f       	adc	r23, r23
     e70:	88 1f       	adc	r24, r24
     e72:	bb 1f       	adc	r27, r27
     e74:	26 17       	cp	r18, r22
     e76:	37 07       	cpc	r19, r23
     e78:	48 07       	cpc	r20, r24
     e7a:	ab 07       	cpc	r26, r27
     e7c:	b0 e8       	ldi	r27, 0x80	; 128
     e7e:	09 f0       	breq	.+2      	; 0xe82 <__divsf3_pse+0x56>
     e80:	bb 0b       	sbc	r27, r27
     e82:	80 2d       	mov	r24, r0
     e84:	bf 01       	movw	r22, r30
     e86:	ff 27       	eor	r31, r31
     e88:	93 58       	subi	r25, 0x83	; 131
     e8a:	5f 4f       	sbci	r21, 0xFF	; 255
     e8c:	2a f0       	brmi	.+10     	; 0xe98 <__divsf3_pse+0x6c>
     e8e:	9e 3f       	cpi	r25, 0xFE	; 254
     e90:	51 05       	cpc	r21, r1
     e92:	68 f0       	brcs	.+26     	; 0xeae <__divsf3_pse+0x82>
     e94:	8d c0       	rjmp	.+282    	; 0xfb0 <__fp_inf>
     e96:	d7 c0       	rjmp	.+430    	; 0x1046 <__fp_szero>
     e98:	5f 3f       	cpi	r21, 0xFF	; 255
     e9a:	ec f3       	brlt	.-6      	; 0xe96 <__divsf3_pse+0x6a>
     e9c:	98 3e       	cpi	r25, 0xE8	; 232
     e9e:	dc f3       	brlt	.-10     	; 0xe96 <__divsf3_pse+0x6a>
     ea0:	86 95       	lsr	r24
     ea2:	77 95       	ror	r23
     ea4:	67 95       	ror	r22
     ea6:	b7 95       	ror	r27
     ea8:	f7 95       	ror	r31
     eaa:	9f 5f       	subi	r25, 0xFF	; 255
     eac:	c9 f7       	brne	.-14     	; 0xea0 <__divsf3_pse+0x74>
     eae:	88 0f       	add	r24, r24
     eb0:	91 1d       	adc	r25, r1
     eb2:	96 95       	lsr	r25
     eb4:	87 95       	ror	r24
     eb6:	97 f9       	bld	r25, 7
     eb8:	08 95       	ret
     eba:	e1 e0       	ldi	r30, 0x01	; 1
     ebc:	66 0f       	add	r22, r22
     ebe:	77 1f       	adc	r23, r23
     ec0:	88 1f       	adc	r24, r24
     ec2:	bb 1f       	adc	r27, r27
     ec4:	62 17       	cp	r22, r18
     ec6:	73 07       	cpc	r23, r19
     ec8:	84 07       	cpc	r24, r20
     eca:	ba 07       	cpc	r27, r26
     ecc:	20 f0       	brcs	.+8      	; 0xed6 <__divsf3_pse+0xaa>
     ece:	62 1b       	sub	r22, r18
     ed0:	73 0b       	sbc	r23, r19
     ed2:	84 0b       	sbc	r24, r20
     ed4:	ba 0b       	sbc	r27, r26
     ed6:	ee 1f       	adc	r30, r30
     ed8:	88 f7       	brcc	.-30     	; 0xebc <__divsf3_pse+0x90>
     eda:	e0 95       	com	r30
     edc:	08 95       	ret

00000ede <__fixunssfsi>:
     ede:	98 d0       	rcall	.+304    	; 0x1010 <__fp_splitA>
     ee0:	88 f0       	brcs	.+34     	; 0xf04 <__fixunssfsi+0x26>
     ee2:	9f 57       	subi	r25, 0x7F	; 127
     ee4:	90 f0       	brcs	.+36     	; 0xf0a <__fixunssfsi+0x2c>
     ee6:	b9 2f       	mov	r27, r25
     ee8:	99 27       	eor	r25, r25
     eea:	b7 51       	subi	r27, 0x17	; 23
     eec:	a0 f0       	brcs	.+40     	; 0xf16 <__fixunssfsi+0x38>
     eee:	d1 f0       	breq	.+52     	; 0xf24 <__fixunssfsi+0x46>
     ef0:	66 0f       	add	r22, r22
     ef2:	77 1f       	adc	r23, r23
     ef4:	88 1f       	adc	r24, r24
     ef6:	99 1f       	adc	r25, r25
     ef8:	1a f0       	brmi	.+6      	; 0xf00 <__fixunssfsi+0x22>
     efa:	ba 95       	dec	r27
     efc:	c9 f7       	brne	.-14     	; 0xef0 <__fixunssfsi+0x12>
     efe:	12 c0       	rjmp	.+36     	; 0xf24 <__fixunssfsi+0x46>
     f00:	b1 30       	cpi	r27, 0x01	; 1
     f02:	81 f0       	breq	.+32     	; 0xf24 <__fixunssfsi+0x46>
     f04:	9f d0       	rcall	.+318    	; 0x1044 <__fp_zero>
     f06:	b1 e0       	ldi	r27, 0x01	; 1
     f08:	08 95       	ret
     f0a:	9c c0       	rjmp	.+312    	; 0x1044 <__fp_zero>
     f0c:	67 2f       	mov	r22, r23
     f0e:	78 2f       	mov	r23, r24
     f10:	88 27       	eor	r24, r24
     f12:	b8 5f       	subi	r27, 0xF8	; 248
     f14:	39 f0       	breq	.+14     	; 0xf24 <__fixunssfsi+0x46>
     f16:	b9 3f       	cpi	r27, 0xF9	; 249
     f18:	cc f3       	brlt	.-14     	; 0xf0c <__fixunssfsi+0x2e>
     f1a:	86 95       	lsr	r24
     f1c:	77 95       	ror	r23
     f1e:	67 95       	ror	r22
     f20:	b3 95       	inc	r27
     f22:	d9 f7       	brne	.-10     	; 0xf1a <__fixunssfsi+0x3c>
     f24:	3e f4       	brtc	.+14     	; 0xf34 <__fixunssfsi+0x56>
     f26:	90 95       	com	r25
     f28:	80 95       	com	r24
     f2a:	70 95       	com	r23
     f2c:	61 95       	neg	r22
     f2e:	7f 4f       	sbci	r23, 0xFF	; 255
     f30:	8f 4f       	sbci	r24, 0xFF	; 255
     f32:	9f 4f       	sbci	r25, 0xFF	; 255
     f34:	08 95       	ret

00000f36 <__floatunsisf>:
     f36:	e8 94       	clt
     f38:	09 c0       	rjmp	.+18     	; 0xf4c <__floatsisf+0x12>

00000f3a <__floatsisf>:
     f3a:	97 fb       	bst	r25, 7
     f3c:	3e f4       	brtc	.+14     	; 0xf4c <__floatsisf+0x12>
     f3e:	90 95       	com	r25
     f40:	80 95       	com	r24
     f42:	70 95       	com	r23
     f44:	61 95       	neg	r22
     f46:	7f 4f       	sbci	r23, 0xFF	; 255
     f48:	8f 4f       	sbci	r24, 0xFF	; 255
     f4a:	9f 4f       	sbci	r25, 0xFF	; 255
     f4c:	99 23       	and	r25, r25
     f4e:	a9 f0       	breq	.+42     	; 0xf7a <__floatsisf+0x40>
     f50:	f9 2f       	mov	r31, r25
     f52:	96 e9       	ldi	r25, 0x96	; 150
     f54:	bb 27       	eor	r27, r27
     f56:	93 95       	inc	r25
     f58:	f6 95       	lsr	r31
     f5a:	87 95       	ror	r24
     f5c:	77 95       	ror	r23
     f5e:	67 95       	ror	r22
     f60:	b7 95       	ror	r27
     f62:	f1 11       	cpse	r31, r1
     f64:	f8 cf       	rjmp	.-16     	; 0xf56 <__floatsisf+0x1c>
     f66:	fa f4       	brpl	.+62     	; 0xfa6 <__floatsisf+0x6c>
     f68:	bb 0f       	add	r27, r27
     f6a:	11 f4       	brne	.+4      	; 0xf70 <__floatsisf+0x36>
     f6c:	60 ff       	sbrs	r22, 0
     f6e:	1b c0       	rjmp	.+54     	; 0xfa6 <__floatsisf+0x6c>
     f70:	6f 5f       	subi	r22, 0xFF	; 255
     f72:	7f 4f       	sbci	r23, 0xFF	; 255
     f74:	8f 4f       	sbci	r24, 0xFF	; 255
     f76:	9f 4f       	sbci	r25, 0xFF	; 255
     f78:	16 c0       	rjmp	.+44     	; 0xfa6 <__floatsisf+0x6c>
     f7a:	88 23       	and	r24, r24
     f7c:	11 f0       	breq	.+4      	; 0xf82 <__floatsisf+0x48>
     f7e:	96 e9       	ldi	r25, 0x96	; 150
     f80:	11 c0       	rjmp	.+34     	; 0xfa4 <__floatsisf+0x6a>
     f82:	77 23       	and	r23, r23
     f84:	21 f0       	breq	.+8      	; 0xf8e <__floatsisf+0x54>
     f86:	9e e8       	ldi	r25, 0x8E	; 142
     f88:	87 2f       	mov	r24, r23
     f8a:	76 2f       	mov	r23, r22
     f8c:	05 c0       	rjmp	.+10     	; 0xf98 <__floatsisf+0x5e>
     f8e:	66 23       	and	r22, r22
     f90:	71 f0       	breq	.+28     	; 0xfae <__floatsisf+0x74>
     f92:	96 e8       	ldi	r25, 0x86	; 134
     f94:	86 2f       	mov	r24, r22
     f96:	70 e0       	ldi	r23, 0x00	; 0
     f98:	60 e0       	ldi	r22, 0x00	; 0
     f9a:	2a f0       	brmi	.+10     	; 0xfa6 <__floatsisf+0x6c>
     f9c:	9a 95       	dec	r25
     f9e:	66 0f       	add	r22, r22
     fa0:	77 1f       	adc	r23, r23
     fa2:	88 1f       	adc	r24, r24
     fa4:	da f7       	brpl	.-10     	; 0xf9c <__floatsisf+0x62>
     fa6:	88 0f       	add	r24, r24
     fa8:	96 95       	lsr	r25
     faa:	87 95       	ror	r24
     fac:	97 f9       	bld	r25, 7
     fae:	08 95       	ret

00000fb0 <__fp_inf>:
     fb0:	97 f9       	bld	r25, 7
     fb2:	9f 67       	ori	r25, 0x7F	; 127
     fb4:	80 e8       	ldi	r24, 0x80	; 128
     fb6:	70 e0       	ldi	r23, 0x00	; 0
     fb8:	60 e0       	ldi	r22, 0x00	; 0
     fba:	08 95       	ret

00000fbc <__fp_nan>:
     fbc:	9f ef       	ldi	r25, 0xFF	; 255
     fbe:	80 ec       	ldi	r24, 0xC0	; 192
     fc0:	08 95       	ret

00000fc2 <__fp_pscA>:
     fc2:	00 24       	eor	r0, r0
     fc4:	0a 94       	dec	r0
     fc6:	16 16       	cp	r1, r22
     fc8:	17 06       	cpc	r1, r23
     fca:	18 06       	cpc	r1, r24
     fcc:	09 06       	cpc	r0, r25
     fce:	08 95       	ret

00000fd0 <__fp_pscB>:
     fd0:	00 24       	eor	r0, r0
     fd2:	0a 94       	dec	r0
     fd4:	12 16       	cp	r1, r18
     fd6:	13 06       	cpc	r1, r19
     fd8:	14 06       	cpc	r1, r20
     fda:	05 06       	cpc	r0, r21
     fdc:	08 95       	ret

00000fde <__fp_round>:
     fde:	09 2e       	mov	r0, r25
     fe0:	03 94       	inc	r0
     fe2:	00 0c       	add	r0, r0
     fe4:	11 f4       	brne	.+4      	; 0xfea <__fp_round+0xc>
     fe6:	88 23       	and	r24, r24
     fe8:	52 f0       	brmi	.+20     	; 0xffe <__fp_round+0x20>
     fea:	bb 0f       	add	r27, r27
     fec:	40 f4       	brcc	.+16     	; 0xffe <__fp_round+0x20>
     fee:	bf 2b       	or	r27, r31
     ff0:	11 f4       	brne	.+4      	; 0xff6 <__fp_round+0x18>
     ff2:	60 ff       	sbrs	r22, 0
     ff4:	04 c0       	rjmp	.+8      	; 0xffe <__fp_round+0x20>
     ff6:	6f 5f       	subi	r22, 0xFF	; 255
     ff8:	7f 4f       	sbci	r23, 0xFF	; 255
     ffa:	8f 4f       	sbci	r24, 0xFF	; 255
     ffc:	9f 4f       	sbci	r25, 0xFF	; 255
     ffe:	08 95       	ret

00001000 <__fp_split3>:
    1000:	57 fd       	sbrc	r21, 7
    1002:	90 58       	subi	r25, 0x80	; 128
    1004:	44 0f       	add	r20, r20
    1006:	55 1f       	adc	r21, r21
    1008:	59 f0       	breq	.+22     	; 0x1020 <__fp_splitA+0x10>
    100a:	5f 3f       	cpi	r21, 0xFF	; 255
    100c:	71 f0       	breq	.+28     	; 0x102a <__fp_splitA+0x1a>
    100e:	47 95       	ror	r20

00001010 <__fp_splitA>:
    1010:	88 0f       	add	r24, r24
    1012:	97 fb       	bst	r25, 7
    1014:	99 1f       	adc	r25, r25
    1016:	61 f0       	breq	.+24     	; 0x1030 <__fp_splitA+0x20>
    1018:	9f 3f       	cpi	r25, 0xFF	; 255
    101a:	79 f0       	breq	.+30     	; 0x103a <__fp_splitA+0x2a>
    101c:	87 95       	ror	r24
    101e:	08 95       	ret
    1020:	12 16       	cp	r1, r18
    1022:	13 06       	cpc	r1, r19
    1024:	14 06       	cpc	r1, r20
    1026:	55 1f       	adc	r21, r21
    1028:	f2 cf       	rjmp	.-28     	; 0x100e <__fp_split3+0xe>
    102a:	46 95       	lsr	r20
    102c:	f1 df       	rcall	.-30     	; 0x1010 <__fp_splitA>
    102e:	08 c0       	rjmp	.+16     	; 0x1040 <__fp_splitA+0x30>
    1030:	16 16       	cp	r1, r22
    1032:	17 06       	cpc	r1, r23
    1034:	18 06       	cpc	r1, r24
    1036:	99 1f       	adc	r25, r25
    1038:	f1 cf       	rjmp	.-30     	; 0x101c <__fp_splitA+0xc>
    103a:	86 95       	lsr	r24
    103c:	71 05       	cpc	r23, r1
    103e:	61 05       	cpc	r22, r1
    1040:	08 94       	sec
    1042:	08 95       	ret

00001044 <__fp_zero>:
    1044:	e8 94       	clt

00001046 <__fp_szero>:
    1046:	bb 27       	eor	r27, r27
    1048:	66 27       	eor	r22, r22
    104a:	77 27       	eor	r23, r23
    104c:	cb 01       	movw	r24, r22
    104e:	97 f9       	bld	r25, 7
    1050:	08 95       	ret

00001052 <__mulsf3>:
    1052:	0b d0       	rcall	.+22     	; 0x106a <__mulsf3x>
    1054:	c4 cf       	rjmp	.-120    	; 0xfde <__fp_round>
    1056:	b5 df       	rcall	.-150    	; 0xfc2 <__fp_pscA>
    1058:	28 f0       	brcs	.+10     	; 0x1064 <__mulsf3+0x12>
    105a:	ba df       	rcall	.-140    	; 0xfd0 <__fp_pscB>
    105c:	18 f0       	brcs	.+6      	; 0x1064 <__mulsf3+0x12>
    105e:	95 23       	and	r25, r21
    1060:	09 f0       	breq	.+2      	; 0x1064 <__mulsf3+0x12>
    1062:	a6 cf       	rjmp	.-180    	; 0xfb0 <__fp_inf>
    1064:	ab cf       	rjmp	.-170    	; 0xfbc <__fp_nan>
    1066:	11 24       	eor	r1, r1
    1068:	ee cf       	rjmp	.-36     	; 0x1046 <__fp_szero>

0000106a <__mulsf3x>:
    106a:	ca df       	rcall	.-108    	; 0x1000 <__fp_split3>
    106c:	a0 f3       	brcs	.-24     	; 0x1056 <__mulsf3+0x4>

0000106e <__mulsf3_pse>:
    106e:	95 9f       	mul	r25, r21
    1070:	d1 f3       	breq	.-12     	; 0x1066 <__mulsf3+0x14>
    1072:	95 0f       	add	r25, r21
    1074:	50 e0       	ldi	r21, 0x00	; 0
    1076:	55 1f       	adc	r21, r21
    1078:	62 9f       	mul	r22, r18
    107a:	f0 01       	movw	r30, r0
    107c:	72 9f       	mul	r23, r18
    107e:	bb 27       	eor	r27, r27
    1080:	f0 0d       	add	r31, r0
    1082:	b1 1d       	adc	r27, r1
    1084:	63 9f       	mul	r22, r19
    1086:	aa 27       	eor	r26, r26
    1088:	f0 0d       	add	r31, r0
    108a:	b1 1d       	adc	r27, r1
    108c:	aa 1f       	adc	r26, r26
    108e:	64 9f       	mul	r22, r20
    1090:	66 27       	eor	r22, r22
    1092:	b0 0d       	add	r27, r0
    1094:	a1 1d       	adc	r26, r1
    1096:	66 1f       	adc	r22, r22
    1098:	82 9f       	mul	r24, r18
    109a:	22 27       	eor	r18, r18
    109c:	b0 0d       	add	r27, r0
    109e:	a1 1d       	adc	r26, r1
    10a0:	62 1f       	adc	r22, r18
    10a2:	73 9f       	mul	r23, r19
    10a4:	b0 0d       	add	r27, r0
    10a6:	a1 1d       	adc	r26, r1
    10a8:	62 1f       	adc	r22, r18
    10aa:	83 9f       	mul	r24, r19
    10ac:	a0 0d       	add	r26, r0
    10ae:	61 1d       	adc	r22, r1
    10b0:	22 1f       	adc	r18, r18
    10b2:	74 9f       	mul	r23, r20
    10b4:	33 27       	eor	r19, r19
    10b6:	a0 0d       	add	r26, r0
    10b8:	61 1d       	adc	r22, r1
    10ba:	23 1f       	adc	r18, r19
    10bc:	84 9f       	mul	r24, r20
    10be:	60 0d       	add	r22, r0
    10c0:	21 1d       	adc	r18, r1
    10c2:	82 2f       	mov	r24, r18
    10c4:	76 2f       	mov	r23, r22
    10c6:	6a 2f       	mov	r22, r26
    10c8:	11 24       	eor	r1, r1
    10ca:	9f 57       	subi	r25, 0x7F	; 127
    10cc:	50 40       	sbci	r21, 0x00	; 0
    10ce:	8a f0       	brmi	.+34     	; 0x10f2 <__mulsf3_pse+0x84>
    10d0:	e1 f0       	breq	.+56     	; 0x110a <__mulsf3_pse+0x9c>
    10d2:	88 23       	and	r24, r24
    10d4:	4a f0       	brmi	.+18     	; 0x10e8 <__mulsf3_pse+0x7a>
    10d6:	ee 0f       	add	r30, r30
    10d8:	ff 1f       	adc	r31, r31
    10da:	bb 1f       	adc	r27, r27
    10dc:	66 1f       	adc	r22, r22
    10de:	77 1f       	adc	r23, r23
    10e0:	88 1f       	adc	r24, r24
    10e2:	91 50       	subi	r25, 0x01	; 1
    10e4:	50 40       	sbci	r21, 0x00	; 0
    10e6:	a9 f7       	brne	.-22     	; 0x10d2 <__mulsf3_pse+0x64>
    10e8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ea:	51 05       	cpc	r21, r1
    10ec:	70 f0       	brcs	.+28     	; 0x110a <__mulsf3_pse+0x9c>
    10ee:	60 cf       	rjmp	.-320    	; 0xfb0 <__fp_inf>
    10f0:	aa cf       	rjmp	.-172    	; 0x1046 <__fp_szero>
    10f2:	5f 3f       	cpi	r21, 0xFF	; 255
    10f4:	ec f3       	brlt	.-6      	; 0x10f0 <__mulsf3_pse+0x82>
    10f6:	98 3e       	cpi	r25, 0xE8	; 232
    10f8:	dc f3       	brlt	.-10     	; 0x10f0 <__mulsf3_pse+0x82>
    10fa:	86 95       	lsr	r24
    10fc:	77 95       	ror	r23
    10fe:	67 95       	ror	r22
    1100:	b7 95       	ror	r27
    1102:	f7 95       	ror	r31
    1104:	e7 95       	ror	r30
    1106:	9f 5f       	subi	r25, 0xFF	; 255
    1108:	c1 f7       	brne	.-16     	; 0x10fa <__mulsf3_pse+0x8c>
    110a:	fe 2b       	or	r31, r30
    110c:	88 0f       	add	r24, r24
    110e:	91 1d       	adc	r25, r1
    1110:	96 95       	lsr	r25
    1112:	87 95       	ror	r24
    1114:	97 f9       	bld	r25, 7
    1116:	08 95       	ret

00001118 <__divmodhi4>:
    1118:	97 fb       	bst	r25, 7
    111a:	07 2e       	mov	r0, r23
    111c:	16 f4       	brtc	.+4      	; 0x1122 <__divmodhi4+0xa>
    111e:	00 94       	com	r0
    1120:	06 d0       	rcall	.+12     	; 0x112e <__divmodhi4_neg1>
    1122:	77 fd       	sbrc	r23, 7
    1124:	08 d0       	rcall	.+16     	; 0x1136 <__divmodhi4_neg2>
    1126:	26 d0       	rcall	.+76     	; 0x1174 <__udivmodhi4>
    1128:	07 fc       	sbrc	r0, 7
    112a:	05 d0       	rcall	.+10     	; 0x1136 <__divmodhi4_neg2>
    112c:	3e f4       	brtc	.+14     	; 0x113c <__divmodhi4_exit>

0000112e <__divmodhi4_neg1>:
    112e:	90 95       	com	r25
    1130:	81 95       	neg	r24
    1132:	9f 4f       	sbci	r25, 0xFF	; 255
    1134:	08 95       	ret

00001136 <__divmodhi4_neg2>:
    1136:	70 95       	com	r23
    1138:	61 95       	neg	r22
    113a:	7f 4f       	sbci	r23, 0xFF	; 255

0000113c <__divmodhi4_exit>:
    113c:	08 95       	ret

0000113e <__divmodsi4>:
    113e:	05 2e       	mov	r0, r21
    1140:	97 fb       	bst	r25, 7
    1142:	16 f4       	brtc	.+4      	; 0x1148 <__divmodsi4+0xa>
    1144:	00 94       	com	r0
    1146:	06 d0       	rcall	.+12     	; 0x1154 <__divmodsi4_neg1>
    1148:	57 fd       	sbrc	r21, 7
    114a:	0c d0       	rcall	.+24     	; 0x1164 <__divmodsi4_neg2>
    114c:	27 d0       	rcall	.+78     	; 0x119c <__udivmodsi4>
    114e:	07 fc       	sbrc	r0, 7
    1150:	09 d0       	rcall	.+18     	; 0x1164 <__divmodsi4_neg2>
    1152:	7e f4       	brtc	.+30     	; 0x1172 <__divmodsi4_exit>

00001154 <__divmodsi4_neg1>:
    1154:	90 95       	com	r25
    1156:	80 95       	com	r24
    1158:	70 95       	com	r23
    115a:	61 95       	neg	r22
    115c:	7f 4f       	sbci	r23, 0xFF	; 255
    115e:	8f 4f       	sbci	r24, 0xFF	; 255
    1160:	9f 4f       	sbci	r25, 0xFF	; 255
    1162:	08 95       	ret

00001164 <__divmodsi4_neg2>:
    1164:	50 95       	com	r21
    1166:	40 95       	com	r20
    1168:	30 95       	com	r19
    116a:	21 95       	neg	r18
    116c:	3f 4f       	sbci	r19, 0xFF	; 255
    116e:	4f 4f       	sbci	r20, 0xFF	; 255
    1170:	5f 4f       	sbci	r21, 0xFF	; 255

00001172 <__divmodsi4_exit>:
    1172:	08 95       	ret

00001174 <__udivmodhi4>:
    1174:	aa 1b       	sub	r26, r26
    1176:	bb 1b       	sub	r27, r27
    1178:	51 e1       	ldi	r21, 0x11	; 17
    117a:	07 c0       	rjmp	.+14     	; 0x118a <__udivmodhi4_ep>

0000117c <__udivmodhi4_loop>:
    117c:	aa 1f       	adc	r26, r26
    117e:	bb 1f       	adc	r27, r27
    1180:	a6 17       	cp	r26, r22
    1182:	b7 07       	cpc	r27, r23
    1184:	10 f0       	brcs	.+4      	; 0x118a <__udivmodhi4_ep>
    1186:	a6 1b       	sub	r26, r22
    1188:	b7 0b       	sbc	r27, r23

0000118a <__udivmodhi4_ep>:
    118a:	88 1f       	adc	r24, r24
    118c:	99 1f       	adc	r25, r25
    118e:	5a 95       	dec	r21
    1190:	a9 f7       	brne	.-22     	; 0x117c <__udivmodhi4_loop>
    1192:	80 95       	com	r24
    1194:	90 95       	com	r25
    1196:	bc 01       	movw	r22, r24
    1198:	cd 01       	movw	r24, r26
    119a:	08 95       	ret

0000119c <__udivmodsi4>:
    119c:	a1 e2       	ldi	r26, 0x21	; 33
    119e:	1a 2e       	mov	r1, r26
    11a0:	aa 1b       	sub	r26, r26
    11a2:	bb 1b       	sub	r27, r27
    11a4:	fd 01       	movw	r30, r26
    11a6:	0d c0       	rjmp	.+26     	; 0x11c2 <__udivmodsi4_ep>

000011a8 <__udivmodsi4_loop>:
    11a8:	aa 1f       	adc	r26, r26
    11aa:	bb 1f       	adc	r27, r27
    11ac:	ee 1f       	adc	r30, r30
    11ae:	ff 1f       	adc	r31, r31
    11b0:	a2 17       	cp	r26, r18
    11b2:	b3 07       	cpc	r27, r19
    11b4:	e4 07       	cpc	r30, r20
    11b6:	f5 07       	cpc	r31, r21
    11b8:	20 f0       	brcs	.+8      	; 0x11c2 <__udivmodsi4_ep>
    11ba:	a2 1b       	sub	r26, r18
    11bc:	b3 0b       	sbc	r27, r19
    11be:	e4 0b       	sbc	r30, r20
    11c0:	f5 0b       	sbc	r31, r21

000011c2 <__udivmodsi4_ep>:
    11c2:	66 1f       	adc	r22, r22
    11c4:	77 1f       	adc	r23, r23
    11c6:	88 1f       	adc	r24, r24
    11c8:	99 1f       	adc	r25, r25
    11ca:	1a 94       	dec	r1
    11cc:	69 f7       	brne	.-38     	; 0x11a8 <__udivmodsi4_loop>
    11ce:	60 95       	com	r22
    11d0:	70 95       	com	r23
    11d2:	80 95       	com	r24
    11d4:	90 95       	com	r25
    11d6:	9b 01       	movw	r18, r22
    11d8:	ac 01       	movw	r20, r24
    11da:	bd 01       	movw	r22, r26
    11dc:	cf 01       	movw	r24, r30
    11de:	08 95       	ret

000011e0 <printf>:
    11e0:	cf 93       	push	r28
    11e2:	df 93       	push	r29
    11e4:	cd b7       	in	r28, 0x3d	; 61
    11e6:	de b7       	in	r29, 0x3e	; 62
    11e8:	fe 01       	movw	r30, r28
    11ea:	36 96       	adiw	r30, 0x06	; 6
    11ec:	61 91       	ld	r22, Z+
    11ee:	71 91       	ld	r23, Z+
    11f0:	af 01       	movw	r20, r30
    11f2:	80 91 41 03 	lds	r24, 0x0341
    11f6:	90 91 42 03 	lds	r25, 0x0342
    11fa:	32 d0       	rcall	.+100    	; 0x1260 <vfprintf>
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	08 95       	ret

00001202 <puts>:
    1202:	0f 93       	push	r16
    1204:	1f 93       	push	r17
    1206:	cf 93       	push	r28
    1208:	df 93       	push	r29
    120a:	8c 01       	movw	r16, r24
    120c:	e0 91 41 03 	lds	r30, 0x0341
    1210:	f0 91 42 03 	lds	r31, 0x0342
    1214:	83 81       	ldd	r24, Z+3	; 0x03
    1216:	81 ff       	sbrs	r24, 1
    1218:	1b c0       	rjmp	.+54     	; 0x1250 <puts+0x4e>
    121a:	c0 e0       	ldi	r28, 0x00	; 0
    121c:	d0 e0       	ldi	r29, 0x00	; 0
    121e:	05 c0       	rjmp	.+10     	; 0x122a <puts+0x28>
    1220:	19 95       	eicall
    1222:	89 2b       	or	r24, r25
    1224:	11 f0       	breq	.+4      	; 0x122a <puts+0x28>
    1226:	cf ef       	ldi	r28, 0xFF	; 255
    1228:	df ef       	ldi	r29, 0xFF	; 255
    122a:	f8 01       	movw	r30, r16
    122c:	81 91       	ld	r24, Z+
    122e:	8f 01       	movw	r16, r30
    1230:	60 91 41 03 	lds	r22, 0x0341
    1234:	70 91 42 03 	lds	r23, 0x0342
    1238:	db 01       	movw	r26, r22
    123a:	18 96       	adiw	r26, 0x08	; 8
    123c:	ed 91       	ld	r30, X+
    123e:	fc 91       	ld	r31, X
    1240:	19 97       	sbiw	r26, 0x09	; 9
    1242:	81 11       	cpse	r24, r1
    1244:	ed cf       	rjmp	.-38     	; 0x1220 <puts+0x1e>
    1246:	8a e0       	ldi	r24, 0x0A	; 10
    1248:	19 95       	eicall
    124a:	89 2b       	or	r24, r25
    124c:	09 f4       	brne	.+2      	; 0x1250 <puts+0x4e>
    124e:	02 c0       	rjmp	.+4      	; 0x1254 <puts+0x52>
    1250:	cf ef       	ldi	r28, 0xFF	; 255
    1252:	df ef       	ldi	r29, 0xFF	; 255
    1254:	ce 01       	movw	r24, r28
    1256:	df 91       	pop	r29
    1258:	cf 91       	pop	r28
    125a:	1f 91       	pop	r17
    125c:	0f 91       	pop	r16
    125e:	08 95       	ret

00001260 <vfprintf>:
    1260:	2f 92       	push	r2
    1262:	3f 92       	push	r3
    1264:	4f 92       	push	r4
    1266:	5f 92       	push	r5
    1268:	6f 92       	push	r6
    126a:	7f 92       	push	r7
    126c:	8f 92       	push	r8
    126e:	9f 92       	push	r9
    1270:	af 92       	push	r10
    1272:	bf 92       	push	r11
    1274:	cf 92       	push	r12
    1276:	df 92       	push	r13
    1278:	ef 92       	push	r14
    127a:	ff 92       	push	r15
    127c:	0f 93       	push	r16
    127e:	1f 93       	push	r17
    1280:	cf 93       	push	r28
    1282:	df 93       	push	r29
    1284:	cd b7       	in	r28, 0x3d	; 61
    1286:	de b7       	in	r29, 0x3e	; 62
    1288:	2c 97       	sbiw	r28, 0x0c	; 12
    128a:	0f b6       	in	r0, 0x3f	; 63
    128c:	f8 94       	cli
    128e:	de bf       	out	0x3e, r29	; 62
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	cd bf       	out	0x3d, r28	; 61
    1294:	7c 01       	movw	r14, r24
    1296:	6b 01       	movw	r12, r22
    1298:	8a 01       	movw	r16, r20
    129a:	fc 01       	movw	r30, r24
    129c:	17 82       	std	Z+7, r1	; 0x07
    129e:	16 82       	std	Z+6, r1	; 0x06
    12a0:	83 81       	ldd	r24, Z+3	; 0x03
    12a2:	81 ff       	sbrs	r24, 1
    12a4:	b9 c1       	rjmp	.+882    	; 0x1618 <vfprintf+0x3b8>
    12a6:	88 24       	eor	r8, r8
    12a8:	83 94       	inc	r8
    12aa:	91 2c       	mov	r9, r1
    12ac:	8c 0e       	add	r8, r28
    12ae:	9d 1e       	adc	r9, r29
    12b0:	f7 01       	movw	r30, r14
    12b2:	93 81       	ldd	r25, Z+3	; 0x03
    12b4:	f6 01       	movw	r30, r12
    12b6:	93 fd       	sbrc	r25, 3
    12b8:	85 91       	lpm	r24, Z+
    12ba:	93 ff       	sbrs	r25, 3
    12bc:	81 91       	ld	r24, Z+
    12be:	6f 01       	movw	r12, r30
    12c0:	88 23       	and	r24, r24
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <vfprintf+0x66>
    12c4:	a5 c1       	rjmp	.+842    	; 0x1610 <vfprintf+0x3b0>
    12c6:	85 32       	cpi	r24, 0x25	; 37
    12c8:	39 f4       	brne	.+14     	; 0x12d8 <vfprintf+0x78>
    12ca:	93 fd       	sbrc	r25, 3
    12cc:	85 91       	lpm	r24, Z+
    12ce:	93 ff       	sbrs	r25, 3
    12d0:	81 91       	ld	r24, Z+
    12d2:	6f 01       	movw	r12, r30
    12d4:	85 32       	cpi	r24, 0x25	; 37
    12d6:	21 f4       	brne	.+8      	; 0x12e0 <vfprintf+0x80>
    12d8:	b7 01       	movw	r22, r14
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	cf d1       	rcall	.+926    	; 0x167c <fputc>
    12de:	e8 cf       	rjmp	.-48     	; 0x12b0 <vfprintf+0x50>
    12e0:	51 2c       	mov	r5, r1
    12e2:	31 2c       	mov	r3, r1
    12e4:	20 e0       	ldi	r18, 0x00	; 0
    12e6:	20 32       	cpi	r18, 0x20	; 32
    12e8:	a8 f4       	brcc	.+42     	; 0x1314 <vfprintf+0xb4>
    12ea:	8b 32       	cpi	r24, 0x2B	; 43
    12ec:	61 f0       	breq	.+24     	; 0x1306 <vfprintf+0xa6>
    12ee:	28 f4       	brcc	.+10     	; 0x12fa <vfprintf+0x9a>
    12f0:	80 32       	cpi	r24, 0x20	; 32
    12f2:	51 f0       	breq	.+20     	; 0x1308 <vfprintf+0xa8>
    12f4:	83 32       	cpi	r24, 0x23	; 35
    12f6:	71 f4       	brne	.+28     	; 0x1314 <vfprintf+0xb4>
    12f8:	0b c0       	rjmp	.+22     	; 0x1310 <vfprintf+0xb0>
    12fa:	8d 32       	cpi	r24, 0x2D	; 45
    12fc:	39 f0       	breq	.+14     	; 0x130c <vfprintf+0xac>
    12fe:	80 33       	cpi	r24, 0x30	; 48
    1300:	49 f4       	brne	.+18     	; 0x1314 <vfprintf+0xb4>
    1302:	21 60       	ori	r18, 0x01	; 1
    1304:	28 c0       	rjmp	.+80     	; 0x1356 <vfprintf+0xf6>
    1306:	22 60       	ori	r18, 0x02	; 2
    1308:	24 60       	ori	r18, 0x04	; 4
    130a:	25 c0       	rjmp	.+74     	; 0x1356 <vfprintf+0xf6>
    130c:	28 60       	ori	r18, 0x08	; 8
    130e:	23 c0       	rjmp	.+70     	; 0x1356 <vfprintf+0xf6>
    1310:	20 61       	ori	r18, 0x10	; 16
    1312:	21 c0       	rjmp	.+66     	; 0x1356 <vfprintf+0xf6>
    1314:	27 fd       	sbrc	r18, 7
    1316:	27 c0       	rjmp	.+78     	; 0x1366 <vfprintf+0x106>
    1318:	38 2f       	mov	r19, r24
    131a:	30 53       	subi	r19, 0x30	; 48
    131c:	3a 30       	cpi	r19, 0x0A	; 10
    131e:	78 f4       	brcc	.+30     	; 0x133e <vfprintf+0xde>
    1320:	26 ff       	sbrs	r18, 6
    1322:	06 c0       	rjmp	.+12     	; 0x1330 <vfprintf+0xd0>
    1324:	fa e0       	ldi	r31, 0x0A	; 10
    1326:	5f 9e       	mul	r5, r31
    1328:	30 0d       	add	r19, r0
    132a:	11 24       	eor	r1, r1
    132c:	53 2e       	mov	r5, r19
    132e:	13 c0       	rjmp	.+38     	; 0x1356 <vfprintf+0xf6>
    1330:	8a e0       	ldi	r24, 0x0A	; 10
    1332:	38 9e       	mul	r3, r24
    1334:	30 0d       	add	r19, r0
    1336:	11 24       	eor	r1, r1
    1338:	33 2e       	mov	r3, r19
    133a:	20 62       	ori	r18, 0x20	; 32
    133c:	0c c0       	rjmp	.+24     	; 0x1356 <vfprintf+0xf6>
    133e:	8e 32       	cpi	r24, 0x2E	; 46
    1340:	21 f4       	brne	.+8      	; 0x134a <vfprintf+0xea>
    1342:	26 fd       	sbrc	r18, 6
    1344:	65 c1       	rjmp	.+714    	; 0x1610 <vfprintf+0x3b0>
    1346:	20 64       	ori	r18, 0x40	; 64
    1348:	06 c0       	rjmp	.+12     	; 0x1356 <vfprintf+0xf6>
    134a:	8c 36       	cpi	r24, 0x6C	; 108
    134c:	11 f4       	brne	.+4      	; 0x1352 <vfprintf+0xf2>
    134e:	20 68       	ori	r18, 0x80	; 128
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <vfprintf+0xf6>
    1352:	88 36       	cpi	r24, 0x68	; 104
    1354:	41 f4       	brne	.+16     	; 0x1366 <vfprintf+0x106>
    1356:	f6 01       	movw	r30, r12
    1358:	93 fd       	sbrc	r25, 3
    135a:	85 91       	lpm	r24, Z+
    135c:	93 ff       	sbrs	r25, 3
    135e:	81 91       	ld	r24, Z+
    1360:	6f 01       	movw	r12, r30
    1362:	81 11       	cpse	r24, r1
    1364:	c0 cf       	rjmp	.-128    	; 0x12e6 <vfprintf+0x86>
    1366:	98 2f       	mov	r25, r24
    1368:	95 54       	subi	r25, 0x45	; 69
    136a:	93 30       	cpi	r25, 0x03	; 3
    136c:	18 f0       	brcs	.+6      	; 0x1374 <vfprintf+0x114>
    136e:	90 52       	subi	r25, 0x20	; 32
    1370:	93 30       	cpi	r25, 0x03	; 3
    1372:	28 f4       	brcc	.+10     	; 0x137e <vfprintf+0x11e>
    1374:	0c 5f       	subi	r16, 0xFC	; 252
    1376:	1f 4f       	sbci	r17, 0xFF	; 255
    1378:	ff e3       	ldi	r31, 0x3F	; 63
    137a:	f9 83       	std	Y+1, r31	; 0x01
    137c:	0d c0       	rjmp	.+26     	; 0x1398 <vfprintf+0x138>
    137e:	83 36       	cpi	r24, 0x63	; 99
    1380:	31 f0       	breq	.+12     	; 0x138e <vfprintf+0x12e>
    1382:	83 37       	cpi	r24, 0x73	; 115
    1384:	71 f0       	breq	.+28     	; 0x13a2 <vfprintf+0x142>
    1386:	83 35       	cpi	r24, 0x53	; 83
    1388:	09 f0       	breq	.+2      	; 0x138c <vfprintf+0x12c>
    138a:	5a c0       	rjmp	.+180    	; 0x1440 <vfprintf+0x1e0>
    138c:	22 c0       	rjmp	.+68     	; 0x13d2 <vfprintf+0x172>
    138e:	f8 01       	movw	r30, r16
    1390:	80 81       	ld	r24, Z
    1392:	89 83       	std	Y+1, r24	; 0x01
    1394:	0e 5f       	subi	r16, 0xFE	; 254
    1396:	1f 4f       	sbci	r17, 0xFF	; 255
    1398:	44 24       	eor	r4, r4
    139a:	43 94       	inc	r4
    139c:	51 2c       	mov	r5, r1
    139e:	54 01       	movw	r10, r8
    13a0:	14 c0       	rjmp	.+40     	; 0x13ca <vfprintf+0x16a>
    13a2:	38 01       	movw	r6, r16
    13a4:	f2 e0       	ldi	r31, 0x02	; 2
    13a6:	6f 0e       	add	r6, r31
    13a8:	71 1c       	adc	r7, r1
    13aa:	f8 01       	movw	r30, r16
    13ac:	a0 80       	ld	r10, Z
    13ae:	b1 80       	ldd	r11, Z+1	; 0x01
    13b0:	26 ff       	sbrs	r18, 6
    13b2:	03 c0       	rjmp	.+6      	; 0x13ba <vfprintf+0x15a>
    13b4:	65 2d       	mov	r22, r5
    13b6:	70 e0       	ldi	r23, 0x00	; 0
    13b8:	02 c0       	rjmp	.+4      	; 0x13be <vfprintf+0x15e>
    13ba:	6f ef       	ldi	r22, 0xFF	; 255
    13bc:	7f ef       	ldi	r23, 0xFF	; 255
    13be:	c5 01       	movw	r24, r10
    13c0:	2c 87       	std	Y+12, r18	; 0x0c
    13c2:	51 d1       	rcall	.+674    	; 0x1666 <strnlen>
    13c4:	2c 01       	movw	r4, r24
    13c6:	83 01       	movw	r16, r6
    13c8:	2c 85       	ldd	r18, Y+12	; 0x0c
    13ca:	6f e7       	ldi	r22, 0x7F	; 127
    13cc:	26 2e       	mov	r2, r22
    13ce:	22 22       	and	r2, r18
    13d0:	17 c0       	rjmp	.+46     	; 0x1400 <vfprintf+0x1a0>
    13d2:	38 01       	movw	r6, r16
    13d4:	f2 e0       	ldi	r31, 0x02	; 2
    13d6:	6f 0e       	add	r6, r31
    13d8:	71 1c       	adc	r7, r1
    13da:	f8 01       	movw	r30, r16
    13dc:	a0 80       	ld	r10, Z
    13de:	b1 80       	ldd	r11, Z+1	; 0x01
    13e0:	26 ff       	sbrs	r18, 6
    13e2:	03 c0       	rjmp	.+6      	; 0x13ea <vfprintf+0x18a>
    13e4:	65 2d       	mov	r22, r5
    13e6:	70 e0       	ldi	r23, 0x00	; 0
    13e8:	02 c0       	rjmp	.+4      	; 0x13ee <vfprintf+0x18e>
    13ea:	6f ef       	ldi	r22, 0xFF	; 255
    13ec:	7f ef       	ldi	r23, 0xFF	; 255
    13ee:	c5 01       	movw	r24, r10
    13f0:	2c 87       	std	Y+12, r18	; 0x0c
    13f2:	2e d1       	rcall	.+604    	; 0x1650 <strnlen_P>
    13f4:	2c 01       	movw	r4, r24
    13f6:	2c 85       	ldd	r18, Y+12	; 0x0c
    13f8:	50 e8       	ldi	r21, 0x80	; 128
    13fa:	25 2e       	mov	r2, r21
    13fc:	22 2a       	or	r2, r18
    13fe:	83 01       	movw	r16, r6
    1400:	23 fc       	sbrc	r2, 3
    1402:	1a c0       	rjmp	.+52     	; 0x1438 <vfprintf+0x1d8>
    1404:	05 c0       	rjmp	.+10     	; 0x1410 <vfprintf+0x1b0>
    1406:	b7 01       	movw	r22, r14
    1408:	80 e2       	ldi	r24, 0x20	; 32
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	37 d1       	rcall	.+622    	; 0x167c <fputc>
    140e:	3a 94       	dec	r3
    1410:	83 2d       	mov	r24, r3
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	48 16       	cp	r4, r24
    1416:	59 06       	cpc	r5, r25
    1418:	b0 f3       	brcs	.-20     	; 0x1406 <vfprintf+0x1a6>
    141a:	0e c0       	rjmp	.+28     	; 0x1438 <vfprintf+0x1d8>
    141c:	f5 01       	movw	r30, r10
    141e:	27 fc       	sbrc	r2, 7
    1420:	85 91       	lpm	r24, Z+
    1422:	27 fe       	sbrs	r2, 7
    1424:	81 91       	ld	r24, Z+
    1426:	5f 01       	movw	r10, r30
    1428:	b7 01       	movw	r22, r14
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	27 d1       	rcall	.+590    	; 0x167c <fputc>
    142e:	31 10       	cpse	r3, r1
    1430:	3a 94       	dec	r3
    1432:	f1 e0       	ldi	r31, 0x01	; 1
    1434:	4f 1a       	sub	r4, r31
    1436:	51 08       	sbc	r5, r1
    1438:	41 14       	cp	r4, r1
    143a:	51 04       	cpc	r5, r1
    143c:	79 f7       	brne	.-34     	; 0x141c <vfprintf+0x1bc>
    143e:	e5 c0       	rjmp	.+458    	; 0x160a <vfprintf+0x3aa>
    1440:	84 36       	cpi	r24, 0x64	; 100
    1442:	11 f0       	breq	.+4      	; 0x1448 <vfprintf+0x1e8>
    1444:	89 36       	cpi	r24, 0x69	; 105
    1446:	39 f5       	brne	.+78     	; 0x1496 <vfprintf+0x236>
    1448:	f8 01       	movw	r30, r16
    144a:	27 ff       	sbrs	r18, 7
    144c:	07 c0       	rjmp	.+14     	; 0x145c <vfprintf+0x1fc>
    144e:	60 81       	ld	r22, Z
    1450:	71 81       	ldd	r23, Z+1	; 0x01
    1452:	82 81       	ldd	r24, Z+2	; 0x02
    1454:	93 81       	ldd	r25, Z+3	; 0x03
    1456:	0c 5f       	subi	r16, 0xFC	; 252
    1458:	1f 4f       	sbci	r17, 0xFF	; 255
    145a:	08 c0       	rjmp	.+16     	; 0x146c <vfprintf+0x20c>
    145c:	60 81       	ld	r22, Z
    145e:	71 81       	ldd	r23, Z+1	; 0x01
    1460:	88 27       	eor	r24, r24
    1462:	77 fd       	sbrc	r23, 7
    1464:	80 95       	com	r24
    1466:	98 2f       	mov	r25, r24
    1468:	0e 5f       	subi	r16, 0xFE	; 254
    146a:	1f 4f       	sbci	r17, 0xFF	; 255
    146c:	4f e6       	ldi	r20, 0x6F	; 111
    146e:	b4 2e       	mov	r11, r20
    1470:	b2 22       	and	r11, r18
    1472:	97 ff       	sbrs	r25, 7
    1474:	09 c0       	rjmp	.+18     	; 0x1488 <vfprintf+0x228>
    1476:	90 95       	com	r25
    1478:	80 95       	com	r24
    147a:	70 95       	com	r23
    147c:	61 95       	neg	r22
    147e:	7f 4f       	sbci	r23, 0xFF	; 255
    1480:	8f 4f       	sbci	r24, 0xFF	; 255
    1482:	9f 4f       	sbci	r25, 0xFF	; 255
    1484:	f0 e8       	ldi	r31, 0x80	; 128
    1486:	bf 2a       	or	r11, r31
    1488:	2a e0       	ldi	r18, 0x0A	; 10
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	a4 01       	movw	r20, r8
    148e:	22 d1       	rcall	.+580    	; 0x16d4 <__ultoa_invert>
    1490:	a8 2e       	mov	r10, r24
    1492:	a8 18       	sub	r10, r8
    1494:	42 c0       	rjmp	.+132    	; 0x151a <vfprintf+0x2ba>
    1496:	85 37       	cpi	r24, 0x75	; 117
    1498:	31 f4       	brne	.+12     	; 0x14a6 <vfprintf+0x246>
    149a:	3f ee       	ldi	r19, 0xEF	; 239
    149c:	b3 2e       	mov	r11, r19
    149e:	b2 22       	and	r11, r18
    14a0:	2a e0       	ldi	r18, 0x0A	; 10
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	24 c0       	rjmp	.+72     	; 0x14ee <vfprintf+0x28e>
    14a6:	99 ef       	ldi	r25, 0xF9	; 249
    14a8:	b9 2e       	mov	r11, r25
    14aa:	b2 22       	and	r11, r18
    14ac:	8f 36       	cpi	r24, 0x6F	; 111
    14ae:	b9 f0       	breq	.+46     	; 0x14de <vfprintf+0x27e>
    14b0:	20 f4       	brcc	.+8      	; 0x14ba <vfprintf+0x25a>
    14b2:	88 35       	cpi	r24, 0x58	; 88
    14b4:	09 f0       	breq	.+2      	; 0x14b8 <vfprintf+0x258>
    14b6:	ac c0       	rjmp	.+344    	; 0x1610 <vfprintf+0x3b0>
    14b8:	0d c0       	rjmp	.+26     	; 0x14d4 <vfprintf+0x274>
    14ba:	80 37       	cpi	r24, 0x70	; 112
    14bc:	21 f0       	breq	.+8      	; 0x14c6 <vfprintf+0x266>
    14be:	88 37       	cpi	r24, 0x78	; 120
    14c0:	09 f0       	breq	.+2      	; 0x14c4 <vfprintf+0x264>
    14c2:	a6 c0       	rjmp	.+332    	; 0x1610 <vfprintf+0x3b0>
    14c4:	02 c0       	rjmp	.+4      	; 0x14ca <vfprintf+0x26a>
    14c6:	20 e1       	ldi	r18, 0x10	; 16
    14c8:	b2 2a       	or	r11, r18
    14ca:	b4 fe       	sbrs	r11, 4
    14cc:	0b c0       	rjmp	.+22     	; 0x14e4 <vfprintf+0x284>
    14ce:	84 e0       	ldi	r24, 0x04	; 4
    14d0:	b8 2a       	or	r11, r24
    14d2:	08 c0       	rjmp	.+16     	; 0x14e4 <vfprintf+0x284>
    14d4:	24 ff       	sbrs	r18, 4
    14d6:	09 c0       	rjmp	.+18     	; 0x14ea <vfprintf+0x28a>
    14d8:	e6 e0       	ldi	r30, 0x06	; 6
    14da:	be 2a       	or	r11, r30
    14dc:	06 c0       	rjmp	.+12     	; 0x14ea <vfprintf+0x28a>
    14de:	28 e0       	ldi	r18, 0x08	; 8
    14e0:	30 e0       	ldi	r19, 0x00	; 0
    14e2:	05 c0       	rjmp	.+10     	; 0x14ee <vfprintf+0x28e>
    14e4:	20 e1       	ldi	r18, 0x10	; 16
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <vfprintf+0x28e>
    14ea:	20 e1       	ldi	r18, 0x10	; 16
    14ec:	32 e0       	ldi	r19, 0x02	; 2
    14ee:	f8 01       	movw	r30, r16
    14f0:	b7 fe       	sbrs	r11, 7
    14f2:	07 c0       	rjmp	.+14     	; 0x1502 <vfprintf+0x2a2>
    14f4:	60 81       	ld	r22, Z
    14f6:	71 81       	ldd	r23, Z+1	; 0x01
    14f8:	82 81       	ldd	r24, Z+2	; 0x02
    14fa:	93 81       	ldd	r25, Z+3	; 0x03
    14fc:	0c 5f       	subi	r16, 0xFC	; 252
    14fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1500:	06 c0       	rjmp	.+12     	; 0x150e <vfprintf+0x2ae>
    1502:	60 81       	ld	r22, Z
    1504:	71 81       	ldd	r23, Z+1	; 0x01
    1506:	80 e0       	ldi	r24, 0x00	; 0
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	0e 5f       	subi	r16, 0xFE	; 254
    150c:	1f 4f       	sbci	r17, 0xFF	; 255
    150e:	a4 01       	movw	r20, r8
    1510:	e1 d0       	rcall	.+450    	; 0x16d4 <__ultoa_invert>
    1512:	a8 2e       	mov	r10, r24
    1514:	a8 18       	sub	r10, r8
    1516:	ff e7       	ldi	r31, 0x7F	; 127
    1518:	bf 22       	and	r11, r31
    151a:	b6 fe       	sbrs	r11, 6
    151c:	0b c0       	rjmp	.+22     	; 0x1534 <vfprintf+0x2d4>
    151e:	2b 2d       	mov	r18, r11
    1520:	2e 7f       	andi	r18, 0xFE	; 254
    1522:	a5 14       	cp	r10, r5
    1524:	50 f4       	brcc	.+20     	; 0x153a <vfprintf+0x2da>
    1526:	b4 fe       	sbrs	r11, 4
    1528:	0a c0       	rjmp	.+20     	; 0x153e <vfprintf+0x2de>
    152a:	b2 fc       	sbrc	r11, 2
    152c:	08 c0       	rjmp	.+16     	; 0x153e <vfprintf+0x2de>
    152e:	2b 2d       	mov	r18, r11
    1530:	2e 7e       	andi	r18, 0xEE	; 238
    1532:	05 c0       	rjmp	.+10     	; 0x153e <vfprintf+0x2de>
    1534:	7a 2c       	mov	r7, r10
    1536:	2b 2d       	mov	r18, r11
    1538:	03 c0       	rjmp	.+6      	; 0x1540 <vfprintf+0x2e0>
    153a:	7a 2c       	mov	r7, r10
    153c:	01 c0       	rjmp	.+2      	; 0x1540 <vfprintf+0x2e0>
    153e:	75 2c       	mov	r7, r5
    1540:	24 ff       	sbrs	r18, 4
    1542:	0d c0       	rjmp	.+26     	; 0x155e <vfprintf+0x2fe>
    1544:	fe 01       	movw	r30, r28
    1546:	ea 0d       	add	r30, r10
    1548:	f1 1d       	adc	r31, r1
    154a:	80 81       	ld	r24, Z
    154c:	80 33       	cpi	r24, 0x30	; 48
    154e:	11 f4       	brne	.+4      	; 0x1554 <vfprintf+0x2f4>
    1550:	29 7e       	andi	r18, 0xE9	; 233
    1552:	09 c0       	rjmp	.+18     	; 0x1566 <vfprintf+0x306>
    1554:	22 ff       	sbrs	r18, 2
    1556:	06 c0       	rjmp	.+12     	; 0x1564 <vfprintf+0x304>
    1558:	73 94       	inc	r7
    155a:	73 94       	inc	r7
    155c:	04 c0       	rjmp	.+8      	; 0x1566 <vfprintf+0x306>
    155e:	82 2f       	mov	r24, r18
    1560:	86 78       	andi	r24, 0x86	; 134
    1562:	09 f0       	breq	.+2      	; 0x1566 <vfprintf+0x306>
    1564:	73 94       	inc	r7
    1566:	23 fd       	sbrc	r18, 3
    1568:	13 c0       	rjmp	.+38     	; 0x1590 <vfprintf+0x330>
    156a:	20 ff       	sbrs	r18, 0
    156c:	0e c0       	rjmp	.+28     	; 0x158a <vfprintf+0x32a>
    156e:	5a 2c       	mov	r5, r10
    1570:	73 14       	cp	r7, r3
    1572:	58 f4       	brcc	.+22     	; 0x158a <vfprintf+0x32a>
    1574:	53 0c       	add	r5, r3
    1576:	57 18       	sub	r5, r7
    1578:	73 2c       	mov	r7, r3
    157a:	07 c0       	rjmp	.+14     	; 0x158a <vfprintf+0x32a>
    157c:	b7 01       	movw	r22, r14
    157e:	80 e2       	ldi	r24, 0x20	; 32
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	2c 87       	std	Y+12, r18	; 0x0c
    1584:	7b d0       	rcall	.+246    	; 0x167c <fputc>
    1586:	73 94       	inc	r7
    1588:	2c 85       	ldd	r18, Y+12	; 0x0c
    158a:	73 14       	cp	r7, r3
    158c:	b8 f3       	brcs	.-18     	; 0x157c <vfprintf+0x31c>
    158e:	04 c0       	rjmp	.+8      	; 0x1598 <vfprintf+0x338>
    1590:	73 14       	cp	r7, r3
    1592:	10 f4       	brcc	.+4      	; 0x1598 <vfprintf+0x338>
    1594:	37 18       	sub	r3, r7
    1596:	01 c0       	rjmp	.+2      	; 0x159a <vfprintf+0x33a>
    1598:	31 2c       	mov	r3, r1
    159a:	24 ff       	sbrs	r18, 4
    159c:	11 c0       	rjmp	.+34     	; 0x15c0 <vfprintf+0x360>
    159e:	b7 01       	movw	r22, r14
    15a0:	80 e3       	ldi	r24, 0x30	; 48
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	2c 87       	std	Y+12, r18	; 0x0c
    15a6:	6a d0       	rcall	.+212    	; 0x167c <fputc>
    15a8:	2c 85       	ldd	r18, Y+12	; 0x0c
    15aa:	22 ff       	sbrs	r18, 2
    15ac:	1c c0       	rjmp	.+56     	; 0x15e6 <vfprintf+0x386>
    15ae:	21 ff       	sbrs	r18, 1
    15b0:	03 c0       	rjmp	.+6      	; 0x15b8 <vfprintf+0x358>
    15b2:	88 e5       	ldi	r24, 0x58	; 88
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <vfprintf+0x35c>
    15b8:	88 e7       	ldi	r24, 0x78	; 120
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	b7 01       	movw	r22, r14
    15be:	0c c0       	rjmp	.+24     	; 0x15d8 <vfprintf+0x378>
    15c0:	82 2f       	mov	r24, r18
    15c2:	86 78       	andi	r24, 0x86	; 134
    15c4:	81 f0       	breq	.+32     	; 0x15e6 <vfprintf+0x386>
    15c6:	21 fd       	sbrc	r18, 1
    15c8:	02 c0       	rjmp	.+4      	; 0x15ce <vfprintf+0x36e>
    15ca:	80 e2       	ldi	r24, 0x20	; 32
    15cc:	01 c0       	rjmp	.+2      	; 0x15d0 <vfprintf+0x370>
    15ce:	8b e2       	ldi	r24, 0x2B	; 43
    15d0:	27 fd       	sbrc	r18, 7
    15d2:	8d e2       	ldi	r24, 0x2D	; 45
    15d4:	b7 01       	movw	r22, r14
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	51 d0       	rcall	.+162    	; 0x167c <fputc>
    15da:	05 c0       	rjmp	.+10     	; 0x15e6 <vfprintf+0x386>
    15dc:	b7 01       	movw	r22, r14
    15de:	80 e3       	ldi	r24, 0x30	; 48
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	4c d0       	rcall	.+152    	; 0x167c <fputc>
    15e4:	5a 94       	dec	r5
    15e6:	a5 14       	cp	r10, r5
    15e8:	c8 f3       	brcs	.-14     	; 0x15dc <vfprintf+0x37c>
    15ea:	aa 94       	dec	r10
    15ec:	f4 01       	movw	r30, r8
    15ee:	ea 0d       	add	r30, r10
    15f0:	f1 1d       	adc	r31, r1
    15f2:	b7 01       	movw	r22, r14
    15f4:	80 81       	ld	r24, Z
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	41 d0       	rcall	.+130    	; 0x167c <fputc>
    15fa:	a1 10       	cpse	r10, r1
    15fc:	f6 cf       	rjmp	.-20     	; 0x15ea <vfprintf+0x38a>
    15fe:	05 c0       	rjmp	.+10     	; 0x160a <vfprintf+0x3aa>
    1600:	b7 01       	movw	r22, r14
    1602:	80 e2       	ldi	r24, 0x20	; 32
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	3a d0       	rcall	.+116    	; 0x167c <fputc>
    1608:	3a 94       	dec	r3
    160a:	31 10       	cpse	r3, r1
    160c:	f9 cf       	rjmp	.-14     	; 0x1600 <vfprintf+0x3a0>
    160e:	50 ce       	rjmp	.-864    	; 0x12b0 <vfprintf+0x50>
    1610:	f7 01       	movw	r30, r14
    1612:	26 81       	ldd	r18, Z+6	; 0x06
    1614:	37 81       	ldd	r19, Z+7	; 0x07
    1616:	02 c0       	rjmp	.+4      	; 0x161c <vfprintf+0x3bc>
    1618:	2f ef       	ldi	r18, 0xFF	; 255
    161a:	3f ef       	ldi	r19, 0xFF	; 255
    161c:	c9 01       	movw	r24, r18
    161e:	2c 96       	adiw	r28, 0x0c	; 12
    1620:	0f b6       	in	r0, 0x3f	; 63
    1622:	f8 94       	cli
    1624:	de bf       	out	0x3e, r29	; 62
    1626:	0f be       	out	0x3f, r0	; 63
    1628:	cd bf       	out	0x3d, r28	; 61
    162a:	df 91       	pop	r29
    162c:	cf 91       	pop	r28
    162e:	1f 91       	pop	r17
    1630:	0f 91       	pop	r16
    1632:	ff 90       	pop	r15
    1634:	ef 90       	pop	r14
    1636:	df 90       	pop	r13
    1638:	cf 90       	pop	r12
    163a:	bf 90       	pop	r11
    163c:	af 90       	pop	r10
    163e:	9f 90       	pop	r9
    1640:	8f 90       	pop	r8
    1642:	7f 90       	pop	r7
    1644:	6f 90       	pop	r6
    1646:	5f 90       	pop	r5
    1648:	4f 90       	pop	r4
    164a:	3f 90       	pop	r3
    164c:	2f 90       	pop	r2
    164e:	08 95       	ret

00001650 <strnlen_P>:
    1650:	fc 01       	movw	r30, r24
    1652:	05 90       	lpm	r0, Z+
    1654:	61 50       	subi	r22, 0x01	; 1
    1656:	70 40       	sbci	r23, 0x00	; 0
    1658:	01 10       	cpse	r0, r1
    165a:	d8 f7       	brcc	.-10     	; 0x1652 <strnlen_P+0x2>
    165c:	80 95       	com	r24
    165e:	90 95       	com	r25
    1660:	8e 0f       	add	r24, r30
    1662:	9f 1f       	adc	r25, r31
    1664:	08 95       	ret

00001666 <strnlen>:
    1666:	fc 01       	movw	r30, r24
    1668:	61 50       	subi	r22, 0x01	; 1
    166a:	70 40       	sbci	r23, 0x00	; 0
    166c:	01 90       	ld	r0, Z+
    166e:	01 10       	cpse	r0, r1
    1670:	d8 f7       	brcc	.-10     	; 0x1668 <strnlen+0x2>
    1672:	80 95       	com	r24
    1674:	90 95       	com	r25
    1676:	8e 0f       	add	r24, r30
    1678:	9f 1f       	adc	r25, r31
    167a:	08 95       	ret

0000167c <fputc>:
    167c:	0f 93       	push	r16
    167e:	1f 93       	push	r17
    1680:	cf 93       	push	r28
    1682:	df 93       	push	r29
    1684:	8c 01       	movw	r16, r24
    1686:	eb 01       	movw	r28, r22
    1688:	8b 81       	ldd	r24, Y+3	; 0x03
    168a:	81 fd       	sbrc	r24, 1
    168c:	03 c0       	rjmp	.+6      	; 0x1694 <fputc+0x18>
    168e:	0f ef       	ldi	r16, 0xFF	; 255
    1690:	1f ef       	ldi	r17, 0xFF	; 255
    1692:	1a c0       	rjmp	.+52     	; 0x16c8 <fputc+0x4c>
    1694:	82 ff       	sbrs	r24, 2
    1696:	0d c0       	rjmp	.+26     	; 0x16b2 <fputc+0x36>
    1698:	2e 81       	ldd	r18, Y+6	; 0x06
    169a:	3f 81       	ldd	r19, Y+7	; 0x07
    169c:	8c 81       	ldd	r24, Y+4	; 0x04
    169e:	9d 81       	ldd	r25, Y+5	; 0x05
    16a0:	28 17       	cp	r18, r24
    16a2:	39 07       	cpc	r19, r25
    16a4:	64 f4       	brge	.+24     	; 0x16be <fputc+0x42>
    16a6:	e8 81       	ld	r30, Y
    16a8:	f9 81       	ldd	r31, Y+1	; 0x01
    16aa:	01 93       	st	Z+, r16
    16ac:	f9 83       	std	Y+1, r31	; 0x01
    16ae:	e8 83       	st	Y, r30
    16b0:	06 c0       	rjmp	.+12     	; 0x16be <fputc+0x42>
    16b2:	e8 85       	ldd	r30, Y+8	; 0x08
    16b4:	f9 85       	ldd	r31, Y+9	; 0x09
    16b6:	80 2f       	mov	r24, r16
    16b8:	19 95       	eicall
    16ba:	89 2b       	or	r24, r25
    16bc:	41 f7       	brne	.-48     	; 0x168e <fputc+0x12>
    16be:	8e 81       	ldd	r24, Y+6	; 0x06
    16c0:	9f 81       	ldd	r25, Y+7	; 0x07
    16c2:	01 96       	adiw	r24, 0x01	; 1
    16c4:	9f 83       	std	Y+7, r25	; 0x07
    16c6:	8e 83       	std	Y+6, r24	; 0x06
    16c8:	c8 01       	movw	r24, r16
    16ca:	df 91       	pop	r29
    16cc:	cf 91       	pop	r28
    16ce:	1f 91       	pop	r17
    16d0:	0f 91       	pop	r16
    16d2:	08 95       	ret

000016d4 <__ultoa_invert>:
    16d4:	fa 01       	movw	r30, r20
    16d6:	aa 27       	eor	r26, r26
    16d8:	28 30       	cpi	r18, 0x08	; 8
    16da:	51 f1       	breq	.+84     	; 0x1730 <__ultoa_invert+0x5c>
    16dc:	20 31       	cpi	r18, 0x10	; 16
    16de:	81 f1       	breq	.+96     	; 0x1740 <__ultoa_invert+0x6c>
    16e0:	e8 94       	clt
    16e2:	6f 93       	push	r22
    16e4:	6e 7f       	andi	r22, 0xFE	; 254
    16e6:	6e 5f       	subi	r22, 0xFE	; 254
    16e8:	7f 4f       	sbci	r23, 0xFF	; 255
    16ea:	8f 4f       	sbci	r24, 0xFF	; 255
    16ec:	9f 4f       	sbci	r25, 0xFF	; 255
    16ee:	af 4f       	sbci	r26, 0xFF	; 255
    16f0:	b1 e0       	ldi	r27, 0x01	; 1
    16f2:	3e d0       	rcall	.+124    	; 0x1770 <__ultoa_invert+0x9c>
    16f4:	b4 e0       	ldi	r27, 0x04	; 4
    16f6:	3c d0       	rcall	.+120    	; 0x1770 <__ultoa_invert+0x9c>
    16f8:	67 0f       	add	r22, r23
    16fa:	78 1f       	adc	r23, r24
    16fc:	89 1f       	adc	r24, r25
    16fe:	9a 1f       	adc	r25, r26
    1700:	a1 1d       	adc	r26, r1
    1702:	68 0f       	add	r22, r24
    1704:	79 1f       	adc	r23, r25
    1706:	8a 1f       	adc	r24, r26
    1708:	91 1d       	adc	r25, r1
    170a:	a1 1d       	adc	r26, r1
    170c:	6a 0f       	add	r22, r26
    170e:	71 1d       	adc	r23, r1
    1710:	81 1d       	adc	r24, r1
    1712:	91 1d       	adc	r25, r1
    1714:	a1 1d       	adc	r26, r1
    1716:	20 d0       	rcall	.+64     	; 0x1758 <__ultoa_invert+0x84>
    1718:	09 f4       	brne	.+2      	; 0x171c <__ultoa_invert+0x48>
    171a:	68 94       	set
    171c:	3f 91       	pop	r19
    171e:	2a e0       	ldi	r18, 0x0A	; 10
    1720:	26 9f       	mul	r18, r22
    1722:	11 24       	eor	r1, r1
    1724:	30 19       	sub	r19, r0
    1726:	30 5d       	subi	r19, 0xD0	; 208
    1728:	31 93       	st	Z+, r19
    172a:	de f6       	brtc	.-74     	; 0x16e2 <__ultoa_invert+0xe>
    172c:	cf 01       	movw	r24, r30
    172e:	08 95       	ret
    1730:	46 2f       	mov	r20, r22
    1732:	47 70       	andi	r20, 0x07	; 7
    1734:	40 5d       	subi	r20, 0xD0	; 208
    1736:	41 93       	st	Z+, r20
    1738:	b3 e0       	ldi	r27, 0x03	; 3
    173a:	0f d0       	rcall	.+30     	; 0x175a <__ultoa_invert+0x86>
    173c:	c9 f7       	brne	.-14     	; 0x1730 <__ultoa_invert+0x5c>
    173e:	f6 cf       	rjmp	.-20     	; 0x172c <__ultoa_invert+0x58>
    1740:	46 2f       	mov	r20, r22
    1742:	4f 70       	andi	r20, 0x0F	; 15
    1744:	40 5d       	subi	r20, 0xD0	; 208
    1746:	4a 33       	cpi	r20, 0x3A	; 58
    1748:	18 f0       	brcs	.+6      	; 0x1750 <__ultoa_invert+0x7c>
    174a:	49 5d       	subi	r20, 0xD9	; 217
    174c:	31 fd       	sbrc	r19, 1
    174e:	40 52       	subi	r20, 0x20	; 32
    1750:	41 93       	st	Z+, r20
    1752:	02 d0       	rcall	.+4      	; 0x1758 <__ultoa_invert+0x84>
    1754:	a9 f7       	brne	.-22     	; 0x1740 <__ultoa_invert+0x6c>
    1756:	ea cf       	rjmp	.-44     	; 0x172c <__ultoa_invert+0x58>
    1758:	b4 e0       	ldi	r27, 0x04	; 4
    175a:	a6 95       	lsr	r26
    175c:	97 95       	ror	r25
    175e:	87 95       	ror	r24
    1760:	77 95       	ror	r23
    1762:	67 95       	ror	r22
    1764:	ba 95       	dec	r27
    1766:	c9 f7       	brne	.-14     	; 0x175a <__ultoa_invert+0x86>
    1768:	00 97       	sbiw	r24, 0x00	; 0
    176a:	61 05       	cpc	r22, r1
    176c:	71 05       	cpc	r23, r1
    176e:	08 95       	ret
    1770:	9b 01       	movw	r18, r22
    1772:	ac 01       	movw	r20, r24
    1774:	0a 2e       	mov	r0, r26
    1776:	06 94       	lsr	r0
    1778:	57 95       	ror	r21
    177a:	47 95       	ror	r20
    177c:	37 95       	ror	r19
    177e:	27 95       	ror	r18
    1780:	ba 95       	dec	r27
    1782:	c9 f7       	brne	.-14     	; 0x1776 <__ultoa_invert+0xa2>
    1784:	62 0f       	add	r22, r18
    1786:	73 1f       	adc	r23, r19
    1788:	84 1f       	adc	r24, r20
    178a:	95 1f       	adc	r25, r21
    178c:	a0 1d       	adc	r26, r0
    178e:	08 95       	ret

00001790 <_exit>:
    1790:	f8 94       	cli

00001792 <__stop_program>:
    1792:	ff cf       	rjmp	.-2      	; 0x1792 <__stop_program>
