library (skywater_nand2_tt_25_1p000_0p900) {
    /* misc. attributes */
    technology (cmos);
    delay_model : table_lookup;
    library_features(report_delay_calculation, report_power_calculation);
    date : "Mon Feb 24 11:22:30 2020";
    comment : "Generated by bag3_liberty.";
    revision : "2020.0";
    in_place_swap_mode : "match_footprint";

    /* units */
    capacitive_load_unit(1, ff);
    voltage_unit : "1V";
    current_unit : "1mA";
    time_unit : "1ps";
    pulling_resistance_unit : "1kohm";
    leakage_power_unit : "1uW";

    /* delay thresholds */
    slew_derate_from_library : 1;
    input_threshold_pct_fall : 50;
    input_threshold_pct_rise : 50;
    output_threshold_pct_fall : 50;
    output_threshold_pct_rise : 50;
    slew_lower_threshold_pct_fall : 10;
    slew_lower_threshold_pct_rise : 10;
    slew_upper_threshold_pct_fall : 90;
    slew_upper_threshold_pct_rise : 90;

    /* default values */
    default_threshold_voltage_group : nom;
    default_fanout_load : 1;
    default_cell_leakage_power : 0;
    default_inout_pin_cap : 0;
    default_input_pin_cap : 0;
    default_output_pin_cap : 0;
    default_leakage_power_density : 0;
    default_max_transition : 5000;

    /* voltage types */
    voltage_map(VDDCORE, 1);
    input_voltage(VDDCORE) {
        vil : 0;
        vih : 1;
        vimin : 0;
        vimax : 1;
    }
    output_voltage(VDDCORE) {
        vol : 0;
        voh : 1;
        vomin : 0;
        vomax : 1;
    }

    voltage_map(VDDIO, 0.9);
    input_voltage(VDDIO) {
        vil : 0;
        vih : 0.9;
        vimin : 0;
        vimax : 0.9;
    }
    output_voltage(VDDIO) {
        vol : 0;
        voh : 0.9;
        vomin : 0;
        vomax : 0.9;
    }

    voltage_map(VSS, 0);

    /* operating conditions */
    operating_conditions ("tt_25_1p000_0p900") {
        process : 1.0;
        temperature : 25.0;
        voltage : 1;
        tree_type : "balanced_tree";
    }
    default_operating_conditions : tt_25_1p000_0p900;
    nom_process : 1.0;
    nom_temperature : 25.0;
    nom_voltage : 1;

    /* lookup tables */
    lu_table_template (CONSTRAINT) {
        variable_1 : constrained_pin_transition;
        variable_2 : related_pin_transition;
        index_1 ("20, 40, 160");
        index_2 ("20, 40, 160");
    }
    lu_table_template (DELAY) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
        index_1 ("20, 60, 120");
        index_2 ("1, 10, 40");
    }
    maxcap_lut_template (MAX_CAP) {
        variable_1 : frequency;
        index_1 ("5e-05, 0.0004, 0.0016");
    }
    lu_table_template (DRIVE_WVFM) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
    }

    /* normalized driver waveforms */
    normalized_driver_waveform(DRIVE_WVFM) {
        driver_waveform_name : "driver_waveform";
        index_1 ("20, 40, 160");
        index_2 ("0, 0.5, 1");
        values( \
            "0, 10, 20", \
            "0, 20, 40", \
            "0, 80, 160" \
        );
    }

    /* bus types */
    type (bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from : 1;
        bit_to : 0;
        downto : true;
    }

    /* custom attributes */
    define(cell_description, cell, string);

    /* cells */
    cell (skywater_nand2) {
        /* attributes */
        cell_description : "NAND2 gate.";

        /* supply pins */
        pg_pin (VDD) {
            pg_type : primary_power;
            voltage_name : VDDCORE;
            direction : inout;
            std_cell_main_rail : true;
        }
        pg_pin (VSS) {
            pg_type : primary_ground;
            voltage_name : VSS;
            direction : inout;
            std_cell_main_rail : true;
        }

        /* IO pins */
        pin (out) {
            direction : output;
            related_power_pin : VDD;
            related_ground_pin : VSS;
            output_voltage : VDDCORE;
            function : "!in[0] + !in[1]";
            power_down_function : "!VDD+VSS";
            max_fanout : 20;
            max_capacitance : 10;
            min_capacitance : 0.405;

            max_cap(MAX_CAP) {
                index_1 ("5e-05, 0.0004, 0.0016");
                values("10, 10, 10");
                }

            timing () {
                related_pin : "in[0]";
                timing_type : combinational;
                sdf_cond : "in[1]===1'b1";
                when : "in[1]";
                timing_sense : negative_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "111.3, 519.7, 1879", \
                        "130, 539.1, 1899", \
                        "158.2, 568.1, 1928" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "124.8, 576.3, 2069", \
                        "142.1, 594.1, 2087", \
                        "168.5, 621.1, 2114" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "123.4, 852.8, 3284", \
                        "123.4, 852.8, 3284", \
                        "123.4, 852.8, 3284" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "167.6, 1061, 4036", \
                        "167.6, 1061, 4036", \
                        "167.6, 1061, 4036" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */

            timing () {
                related_pin : "in[1]";
                timing_type : combinational;
                sdf_cond : "in[0]===1'b1";
                when : "in[0]";
                timing_sense : negative_unate;

                cell_fall(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "101.4, 510.3, 1870", \
                        "117.2, 527.1, 1887", \
                        "142, 553.1, 1913" \
                    );
                } /* end data cell_fall */

                cell_rise(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "105.3, 554.5, 2045", \
                        "122.3, 573, 2064", \
                        "148.1, 600.1, 2091" \
                    );
                } /* end data cell_rise */

                fall_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "123.4, 852.8, 3284", \
                        "123.4, 852.8, 3284", \
                        "123.4, 852.8, 3284" \
                    );
                } /* end data fall_transition */

                rise_transition(DELAY) {
                    index_1 ("20, 60, 120");
                    index_2 ("1, 10, 40");
                    values( \
                        "148.4, 1040, 4013", \
                        "148.4, 1040, 4013", \
                        "148.4, 1040, 4013" \
                    );
                } /* end data rise_transition */
            } /* end timing combinational */
        } /* end pin out */

        /* IO buses */
        bus (in) {
            bus_type : bus_1_to_0;
            direction : input;

            /* IO pins */
            pin (in[1]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.81;
                fall_capacitance : 0.81;
                fall_capacitance_range(0.648, 0.972);
                rise_capacitance : 0.81;
                rise_capacitance_range(0.648, 0.972);
                max_transition : 120;
            } /* end pin in[1] */

            pin (in[0]) {
                related_power_pin : VDD;
                related_ground_pin : VSS;
                input_voltage : VDDCORE;
                driver_waveform_rise : "driver_waveform";
                driver_waveform_fall : "driver_waveform";
                capacitance : 0.8637;
                fall_capacitance : 0.7673;
                fall_capacitance_range(0.6139, 0.9208);
                rise_capacitance : 0.96;
                rise_capacitance_range(0.768, 1.152);
                max_transition : 120;
            } /* end pin in[0] */
        } /* end bus in[1:0] */
    } /* end cell skywater_nand2 */
} /* end library skywater_nand2_tt_25_1p000_0p900 */
