Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Thu May 13 18:37:11 2021
| Host             : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file yuv_filter_power_routed.rpt -pb yuv_filter_power_summary_routed.pb -rpx yuv_filter_power_routed.rpx
| Design           : yuv_filter
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.122  |
| Dynamic (W)              | 0.022  |
| Device Static (W)        | 0.100  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.6   |
| Junction Temperature (C) | 26.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     2312 |       --- |             --- |
|   LUT as Logic          |     0.002 |      721 |     17600 |            4.10 |
|   CARRY4                |    <0.001 |      139 |      4400 |            3.16 |
|   Register              |    <0.001 |     1031 |     35200 |            2.93 |
|   LUT as Shift Register |    <0.001 |       87 |      6000 |            1.45 |
|   Others                |     0.000 |       96 |       --- |             --- |
| Signals                 |     0.003 |     1821 |       --- |             --- |
| DSPs                    |     0.011 |       11 |        80 |           13.75 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.122 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.022 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             8.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| yuv_filter                           |     0.022 |
|   U_scale_channel_U                  |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   V_scale_channel_U                  |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   Y_scale_channel_U                  |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_scale_channels_ch1_U             |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_scale_channels_ch2_U             |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_scale_channels_ch3_U             |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_scale_height_U                   |    <0.001 |
|     U_fifo_w16_d2_A_shiftReg         |    <0.001 |
|   p_scale_width_U                    |    <0.001 |
|     U_fifo_w16_d2_A_shiftReg         |    <0.001 |
|   p_yuv_channels_ch1_U               |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_yuv_channels_ch2_U               |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_yuv_channels_ch3_U               |    <0.001 |
|     U_fifo_w8_d2_A_shiftReg          |    <0.001 |
|   p_yuv_height_U                     |    <0.001 |
|     U_fifo_w16_d2_A_shiftReg         |    <0.001 |
|   p_yuv_width_U                      |    <0.001 |
|     U_fifo_w16_d2_A_shiftReg         |    <0.001 |
|   rgb2yuv11_U0                       |     0.011 |
|     yuv_filter_mac_mucud_U2          |     0.001 |
|       yuv_filter_mac_mucud_DSP48_1_U |     0.001 |
|     yuv_filter_mac_mudEe_U3          |     0.001 |
|       yuv_filter_mac_mudEe_DSP48_2_U |     0.001 |
|     yuv_filter_mac_mueOg_U4          |     0.001 |
|       yuv_filter_mac_mueOg_DSP48_3_U |     0.001 |
|     yuv_filter_mac_mufYi_U5          |     0.002 |
|       yuv_filter_mac_mufYi_DSP48_4_U |     0.002 |
|     yuv_filter_mac_mufYi_U6          |     0.001 |
|       yuv_filter_mac_mufYi_DSP48_4_U |     0.001 |
|     yuv_filter_mul_mubkb_U1          |     0.001 |
|       yuv_filter_mul_mubkb_DSP48_0_U |     0.001 |
|   start_for_yuv2rgbmb6_U             |    <0.001 |
|   start_for_yuv_scalbW_U             |    <0.001 |
|   yuv2rgb_U0                         |     0.008 |
|     yuv_filter_ama_adibs_U42         |     0.001 |
|       yuv_filter_ama_adibs_DSP48_5_U |     0.001 |
|     yuv_filter_mac_mujbC_U43         |     0.001 |
|       yuv_filter_mac_mujbC_DSP48_6_U |     0.001 |
|     yuv_filter_mac_mukbM_U44         |     0.001 |
|       yuv_filter_mac_mukbM_DSP48_7_U |     0.001 |
|     yuv_filter_mul_9shbi_U40         |    <0.001 |
|       yuv_filter_mul_9shbi_Mul3S_1_U |    <0.001 |
|     yuv_filter_mul_mubkb_x_U41       |    <0.001 |
|       yuv_filter_mul_mubkb_DSP48_0_U |    <0.001 |
|   yuv_scale_U0                       |     0.002 |
|     yuv_filter_mul_8ng8j_U23         |    <0.001 |
|       yuv_filter_mul_8ng8j_Mul3S_0_U |    <0.001 |
|     yuv_filter_mul_8ng8j_U24         |    <0.001 |
|       yuv_filter_mul_8ng8j_Mul3S_0_U |    <0.001 |
|     yuv_filter_mul_8ng8j_U25         |    <0.001 |
|       yuv_filter_mul_8ng8j_Mul3S_0_U |    <0.001 |
|     yuv_filter_mul_mubkb_x_U26       |    <0.001 |
|       yuv_filter_mul_mubkb_DSP48_0_U |    <0.001 |
+--------------------------------------+-----------+


