Analysis & Synthesis report for lab_2
Thu Nov 12 10:16:56 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for altsyncram:sin_table_rom_rtl_0|altsyncram_ntc1:auto_generated
 12. Parameter Settings for Inferred Entity Instance: altsyncram:sin_table_rom_rtl_0
 13. altsyncram Parameter Settings by Entity Instance
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 12 10:16:56 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; lab_2                                       ;
; Top-level Entity Name           ; sin_gen                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 10                                          ;
; Total pins                      ; 8                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; sin_gen            ; lab_2              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; hw/simple_sin_gen/sin_gen.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v            ;         ;
; hw/simple_sin_gen/sin_table_8bit.hex   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex   ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal201.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc            ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_ntc1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/don/Documents/KPI/Circuitry/lab2/db/altsyncram_ntc1.tdf                 ;         ;
; db/lab_2.ram0_sin_gen_443eac47.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/don/Documents/KPI/Circuitry/lab2/db/lab_2.ram0_sin_gen_443eac47.hdl.mif ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5              ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 10             ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 0              ;
;     -- 5 input functions                    ; 0              ;
;     -- 4 input functions                    ; 0              ;
;     -- <=3 input functions                  ; 10             ;
;                                             ;                ;
; Dedicated logic registers                   ; 10             ;
;                                             ;                ;
; I/O pins                                    ; 8              ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4096           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 15             ;
; Total fan-out                               ; 106            ;
; Average fan-out                             ; 2.65           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
; |sin_gen                               ; 10 (10)             ; 10 (10)                   ; 4096              ; 0          ; 8    ; 0            ; |sin_gen                                                               ; sin_gen         ; work         ;
;    |altsyncram:sin_table_rom_rtl_0|    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sin_gen|altsyncram:sin_table_rom_rtl_0                                ; altsyncram      ; work         ;
;       |altsyncram_ntc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |sin_gen|altsyncram:sin_table_rom_rtl_0|altsyncram_ntc1:auto_generated ; altsyncram_ntc1 ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+--------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+--------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; altsyncram:sin_table_rom_rtl_0|altsyncram_ntc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 4            ; --           ; --           ; 4096 ; db/lab_2.ram0_sin_gen_443eac47.hdl.mif ;
+--------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+----------------+---------------------+-------+
; Register Name  ; Megafunction        ; Type  ;
+----------------+---------------------+-------+
; dac_data[0..3] ; sin_table_rom_rtl_0 ; RAM   ;
+----------------+---------------------+-------+


+--------------------------------------------------------------------------------------+
; Source assignments for altsyncram:sin_table_rom_rtl_0|altsyncram_ntc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sin_table_rom_rtl_0              ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 4                                      ; Untyped        ;
; WIDTHAD_A                          ; 10                                     ; Untyped        ;
; NUMWORDS_A                         ; 1024                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/lab_2.ram0_sin_gen_443eac47.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ntc1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 1                              ;
; Entity Instance                           ; altsyncram:sin_table_rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                            ;
;     -- WIDTH_A                            ; 4                              ;
;     -- NUMWORDS_A                         ; 1024                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 1                              ;
;     -- NUMWORDS_B                         ; 1                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
+-------------------------------------------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10                          ;
;     CLR               ; 10                          ;
; arriav_lcell_comb     ; 10                          ;
;     arith             ; 9                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 1                           ;
;     normal            ; 1                           ;
;         1 data inputs ; 1                           ;
; boundary_port         ; 8                           ;
; stratixv_ram_block    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 1.80                        ;
; Average LUT depth     ; 1.25                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 12 10:16:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_2 -c lab_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hw/triangle_gen/triangle_gen.v
    Info (12023): Found entity 1: triangle_gen File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/triangle_gen/triangle_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hw/simple_sin_gen/sin_gen.v
    Info (12023): Found entity 1: sin_gen File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hw/nco/nco.v
    Info (12023): Found entity 1: nco File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/nco/nco.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hw/counter/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/counter/counter.v Line: 1
Info (12127): Elaborating entity "sin_gen" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(2): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 2
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(3): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 3
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(4): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 4
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(5): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 5
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(6): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 6
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(7): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 7
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(8): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 8
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(9): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 9
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(10): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 10
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(11): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 11
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(12): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 12
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(13): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 13
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(14): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 14
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(15): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 15
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(16): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 16
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(17): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 17
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(18): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 18
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(19): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 19
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(20): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 20
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(21): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 21
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(22): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 22
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(23): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 23
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(24): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 24
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(25): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 25
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(26): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 26
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(27): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 27
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(28): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 28
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(29): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 29
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(30): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 30
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(31): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 31
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(32): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 32
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(33): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 33
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(34): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 34
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(35): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 35
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(36): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 36
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(37): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 37
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(38): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 38
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(39): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 39
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(40): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 40
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(41): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 41
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(42): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 42
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(43): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 43
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(44): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 44
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(45): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 45
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(46): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 46
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(47): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 47
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(48): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 48
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(49): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 49
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(50): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 50
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(51): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 51
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(52): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 52
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(53): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 53
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(54): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 54
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(55): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 55
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(56): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 56
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(57): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 57
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(58): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 58
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(59): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 59
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(60): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 60
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(61): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 61
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(62): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 62
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(63): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 63
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(64): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 64
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(65): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 65
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(66): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 66
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(67): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 67
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(68): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 68
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(69): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 69
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(70): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 70
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(71): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 71
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(72): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 72
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(73): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 73
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(74): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 74
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(75): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 75
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(76): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 76
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(77): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 77
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(78): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 78
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(79): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 79
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(80): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 80
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(81): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 81
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(82): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 82
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(83): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 83
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(84): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 84
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(85): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 85
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(86): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 86
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(87): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 87
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(88): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 88
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(89): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 89
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(90): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 90
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(91): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 91
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(92): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 92
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(93): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 93
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(94): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 94
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(95): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 95
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(96): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 96
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(97): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 97
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(98): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 98
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(99): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 99
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(100): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 100
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(101): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 101
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(102): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 102
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(103): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 103
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(104): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 104
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(105): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 105
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(106): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 106
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(107): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 107
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(108): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 108
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(109): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 109
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(110): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 110
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(111): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 111
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(112): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 112
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(113): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 113
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(114): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 114
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(115): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 115
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(116): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 116
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(117): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 117
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(118): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 118
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(119): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 119
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(120): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 120
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(121): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 121
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(122): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 122
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(123): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 123
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(124): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 124
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(125): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 125
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(126): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 126
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(127): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 127
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(128): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 128
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(129): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 129
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(130): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 130
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(131): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 131
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(132): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 132
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(133): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 133
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(134): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 134
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(135): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 135
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(136): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 136
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(137): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 137
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(138): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 138
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(139): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 139
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(140): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 140
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(141): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 141
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(142): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 142
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(143): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 143
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(144): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 144
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(145): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 145
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(146): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 146
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(147): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 147
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(148): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 148
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(149): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 149
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(150): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 150
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(151): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 151
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(152): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 152
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(153): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 153
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(154): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 154
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(155): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 155
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(156): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 156
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(157): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 157
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(158): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 158
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(159): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 159
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(160): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 160
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(161): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 161
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(162): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 162
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(163): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 163
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(164): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 164
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(165): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 165
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(166): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 166
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(167): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 167
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(168): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 168
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(169): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 169
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(170): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 170
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(171): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 171
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(172): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 172
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(173): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 173
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(174): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 174
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(175): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 175
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(176): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 176
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(177): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 177
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(178): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 178
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(179): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 179
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(180): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 180
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(181): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 181
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(182): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 182
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(183): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 183
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(184): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 184
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(185): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 185
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(186): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 186
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(187): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 187
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(188): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 188
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(189): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 189
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(190): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 190
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(191): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 191
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(192): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 192
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(193): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 193
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(194): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 194
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(195): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 195
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(196): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 196
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(197): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 197
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(198): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 198
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(199): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 199
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(200): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 200
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(201): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 201
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(202): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 202
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(203): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 203
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(204): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 204
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(205): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 205
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(206): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 206
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(207): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 207
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(208): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 208
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(209): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 209
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(210): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 210
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(211): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 211
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(212): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 212
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(213): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 213
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(214): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 214
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(215): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 215
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(216): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 216
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(217): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 217
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(218): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 218
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(219): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 219
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(220): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 220
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(221): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 221
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(222): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 222
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(223): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 223
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(224): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 224
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(225): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 225
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(226): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 226
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(227): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 227
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(228): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 228
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(229): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 229
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(230): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 230
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(231): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 231
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(232): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 232
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(233): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 233
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(234): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 234
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(235): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 235
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(236): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 236
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(237): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 237
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(238): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 238
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(239): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 239
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(240): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 240
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(241): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 241
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(242): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 242
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(243): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 243
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(244): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 244
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(245): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 245
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(246): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 246
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(247): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 247
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(248): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 248
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(249): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 249
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(250): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 250
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(251): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 251
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(252): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 252
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(253): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 253
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(254): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 254
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(255): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 255
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(256): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 256
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(257): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 257
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(258): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 258
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(259): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 259
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(260): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 260
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(261): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 261
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(262): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 262
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(263): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 263
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(264): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 264
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(265): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 265
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(266): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 266
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(267): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 267
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(268): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 268
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(269): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 269
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(270): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 270
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(271): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 271
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(272): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 272
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(273): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 273
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(274): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 274
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(275): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 275
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(276): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 276
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(277): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 277
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(278): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 278
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(279): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 279
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(280): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 280
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(281): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 281
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(282): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 282
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(283): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 283
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(284): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 284
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(285): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 285
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(286): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 286
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(287): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 287
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(288): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 288
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(289): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 289
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(290): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 290
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(291): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 291
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(292): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 292
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(293): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 293
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(294): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 294
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(295): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 295
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(296): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 296
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(297): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 297
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(298): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 298
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(299): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 299
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(300): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 300
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(301): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 301
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(302): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 302
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(303): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 303
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(304): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 304
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(305): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 305
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(306): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 306
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(307): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 307
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(308): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 308
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(309): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 309
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(310): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 310
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(311): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 311
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(312): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 312
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(313): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 313
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(314): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 314
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(315): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 315
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(316): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 316
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(317): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 317
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(318): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 318
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(319): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 319
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(320): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 320
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(321): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 321
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(322): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 322
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(323): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 323
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(324): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 324
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(325): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 325
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(326): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 326
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(327): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 327
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(328): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 328
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(329): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 329
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(330): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 330
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(331): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 331
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(332): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 332
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(333): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 333
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(334): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 334
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(335): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 335
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(336): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 336
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(337): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 337
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(338): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 338
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(339): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 339
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(340): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 340
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(341): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 341
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(342): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 342
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(343): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 343
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(344): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 344
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(345): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 345
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(346): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 346
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(347): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 347
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(348): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 348
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(349): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 349
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(350): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 350
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(351): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 351
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(352): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 352
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(353): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 353
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(354): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 354
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(355): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 355
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(356): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 356
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(357): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 357
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(358): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 358
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(359): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 359
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(360): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 360
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(361): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 361
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(362): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 362
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(363): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 363
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(364): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 364
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(365): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 365
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(366): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 366
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(367): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 367
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(368): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 368
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(369): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 369
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(370): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 370
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(371): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 371
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(372): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 372
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(373): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 373
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(374): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 374
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(375): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 375
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(376): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 376
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(377): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 377
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(378): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 378
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(379): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 379
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(380): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 380
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(381): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 381
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(382): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 382
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(383): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 383
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(384): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 384
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(385): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 385
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(386): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 386
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(387): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 387
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(388): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 388
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(389): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 389
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(390): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 390
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(391): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 391
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(392): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 392
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(393): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 393
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(394): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 394
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(395): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 395
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(396): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 396
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(397): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 397
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(398): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 398
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(399): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 399
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(400): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 400
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(401): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 401
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(402): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 402
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(403): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 403
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(404): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 404
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(405): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 405
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(406): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 406
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(407): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 407
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(408): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 408
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(409): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 409
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(410): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 410
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(411): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 411
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(412): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 412
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(413): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 413
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(414): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 414
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(415): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 415
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(416): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 416
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(417): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 417
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(418): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 418
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(419): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 419
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(420): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 420
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(421): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 421
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(422): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 422
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(423): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 423
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(424): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 424
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(425): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 425
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(426): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 426
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(427): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 427
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(428): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 428
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(429): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 429
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(430): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 430
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(431): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 431
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(432): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 432
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(433): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 433
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(434): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 434
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(435): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 435
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(436): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 436
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(437): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 437
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(438): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 438
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(439): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 439
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(440): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 440
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(441): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 441
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(442): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 442
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(443): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 443
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(444): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 444
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(445): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 445
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(446): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 446
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(447): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 447
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(448): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 448
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(449): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 449
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(450): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 450
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(451): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 451
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(452): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 452
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(453): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 453
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(454): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 454
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(455): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 455
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(456): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 456
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(457): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 457
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(458): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 458
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(459): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 459
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(460): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 460
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(461): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 461
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(462): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 462
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(463): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 463
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(464): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 464
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(465): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 465
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(466): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 466
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(467): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 467
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(468): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 468
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(469): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 469
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(470): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 470
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(471): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 471
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(472): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 472
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(473): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 473
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(474): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 474
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(475): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 475
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(476): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 476
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(477): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 477
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(478): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 478
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(479): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 479
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(480): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 480
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(481): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 481
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(482): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 482
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(483): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 483
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(484): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 484
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(485): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 485
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(486): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 486
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(487): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 487
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(488): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 488
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(489): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 489
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(490): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 490
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(491): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 491
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(492): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 492
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(493): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 493
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(494): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 494
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(495): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 495
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(496): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 496
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(497): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 497
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(498): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 498
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(499): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 499
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(500): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 500
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(501): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 501
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(502): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 502
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(503): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 503
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(504): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 504
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(505): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 505
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(506): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 506
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(507): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 507
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(508): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 508
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(509): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 509
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(510): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 510
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(511): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 511
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(512): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 512
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(513): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 513
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(514): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 514
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(515): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 515
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(516): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 516
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(517): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 517
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(518): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 518
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(519): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 519
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(520): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 520
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(521): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 521
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(522): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 522
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(523): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 523
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(524): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 524
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(525): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 525
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(526): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 526
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(527): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 527
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(528): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 528
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(529): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 529
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(530): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 530
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(531): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 531
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(532): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 532
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(533): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 533
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(534): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 534
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(535): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 535
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(536): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 536
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(537): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 537
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(538): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 538
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(539): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 539
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(540): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 540
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(541): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 541
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(542): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 542
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(543): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 543
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(544): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 544
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(545): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 545
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(546): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 546
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(547): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 547
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(548): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 548
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(549): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 549
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(550): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 550
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(551): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 551
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(552): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 552
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(553): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 553
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(554): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 554
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(555): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 555
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(556): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 556
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(557): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 557
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(558): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 558
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(559): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 559
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(560): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 560
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(561): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 561
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(562): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 562
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(563): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 563
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(564): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 564
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(565): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 565
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(566): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 566
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(567): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 567
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(568): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 568
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(569): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 569
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(570): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 570
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(571): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 571
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(572): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 572
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(573): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 573
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(574): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 574
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(575): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 575
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(576): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 576
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(577): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 577
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(578): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 578
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(579): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 579
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(580): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 580
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(581): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 581
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(582): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 582
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(583): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 583
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(584): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 584
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(585): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 585
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(586): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 586
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(587): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 587
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(588): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 588
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(589): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 589
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(590): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 590
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(591): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 591
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(592): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 592
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(593): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 593
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(594): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 594
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(595): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 595
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(596): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 596
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(597): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 597
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(598): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 598
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(599): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 599
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(600): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 600
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(601): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 601
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(602): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 602
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(603): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 603
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(604): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 604
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(605): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 605
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(606): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 606
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(607): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 607
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(608): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 608
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(609): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 609
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(610): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 610
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(611): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 611
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(612): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 612
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(613): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 613
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(614): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 614
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(615): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 615
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(616): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 616
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(617): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 617
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(618): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 618
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(619): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 619
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(620): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 620
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(621): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 621
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(622): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 622
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(623): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 623
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(624): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 624
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(625): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 625
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(626): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 626
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(627): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 627
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(628): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 628
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(629): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 629
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(630): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 630
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(631): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 631
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(632): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 632
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(633): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 633
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(634): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 634
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(635): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 635
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(636): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 636
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(637): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 637
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(638): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 638
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(639): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 639
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(640): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 640
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(641): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 641
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(642): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 642
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(643): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 643
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(644): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 644
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(645): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 645
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(646): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 646
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(647): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 647
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(648): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 648
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(649): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 649
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(650): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 650
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(651): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 651
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(652): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 652
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(653): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 653
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(654): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 654
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(655): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 655
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(656): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 656
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(657): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 657
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(658): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 658
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(659): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 659
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(660): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 660
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(661): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 661
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(662): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 662
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(663): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 663
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(664): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 664
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(665): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 665
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(666): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 666
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(667): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 667
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(668): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 668
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(669): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 669
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(670): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 670
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(671): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 671
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(672): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 672
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(673): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 673
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(674): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 674
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(675): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 675
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(676): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 676
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(677): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 677
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(678): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 678
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(679): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 679
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(680): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 680
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(681): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 681
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(682): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 682
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(683): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 683
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(684): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 684
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(685): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 685
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(686): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 686
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(687): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 687
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(851): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 851
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(852): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 852
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(853): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 853
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(854): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 854
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(855): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 855
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(856): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 856
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(857): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 857
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(858): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 858
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(859): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 859
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(860): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 860
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(861): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 861
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(862): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 862
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(863): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 863
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(864): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 864
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(865): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 865
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(866): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 866
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(867): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 867
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(868): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 868
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(869): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 869
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(870): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 870
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(871): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 871
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(872): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 872
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(873): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 873
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(874): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 874
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(875): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 875
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(876): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 876
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(877): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 877
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(878): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 878
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(879): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 879
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(880): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 880
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(881): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 881
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(882): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 882
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(883): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 883
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(884): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 884
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(885): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 885
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(886): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 886
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(887): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 887
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(888): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 888
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(889): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 889
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(890): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 890
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(891): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 891
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(892): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 892
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(893): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 893
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(894): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 894
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(895): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 895
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(896): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 896
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(897): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 897
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(898): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 898
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(899): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 899
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(900): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 900
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(901): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 901
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(902): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 902
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(903): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 903
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(904): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 904
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(905): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 905
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(906): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 906
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(907): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 907
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(908): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 908
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(909): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 909
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(910): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 910
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(911): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 911
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(912): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 912
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(913): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 913
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(914): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 914
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(915): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 915
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(916): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 916
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(917): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 917
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(918): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 918
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(919): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 919
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(920): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 920
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(921): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 921
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(922): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 922
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(923): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 923
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(924): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 924
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(925): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 925
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(926): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 926
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(927): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 927
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(928): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 928
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(929): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 929
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(930): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 930
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(931): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 931
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(932): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 932
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(933): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 933
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(934): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 934
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(935): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 935
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(936): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 936
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(937): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 937
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(938): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 938
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(939): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 939
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(940): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 940
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(941): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 941
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(942): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 942
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(943): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 943
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(944): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 944
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(945): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 945
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(946): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 946
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(947): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 947
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(948): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 948
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(949): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 949
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(950): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 950
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(951): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 951
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(952): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 952
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(953): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 953
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(954): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 954
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(955): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 955
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(956): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 956
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(957): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 957
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(958): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 958
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(959): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 959
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(960): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 960
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(961): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 961
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(962): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 962
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(963): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 963
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(964): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 964
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(965): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 965
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(966): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 966
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(967): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 967
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(968): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 968
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(969): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 969
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(970): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 970
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(971): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 971
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(972): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 972
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(973): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 973
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(974): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 974
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(975): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 975
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(976): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 976
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(977): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 977
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(978): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 978
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(979): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 979
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(980): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 980
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(981): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 981
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(982): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 982
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(983): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 983
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(984): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 984
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(985): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 985
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(986): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 986
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(987): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 987
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(988): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 988
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(989): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 989
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(990): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 990
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(991): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 991
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(992): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 992
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(993): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 993
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(994): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 994
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(995): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 995
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(996): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 996
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(997): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 997
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(998): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 998
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(999): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 999
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1000): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1000
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1001): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1001
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1002): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1002
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1003): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1003
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1004): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1004
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1005): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1005
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1006): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1006
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1007): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1007
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1008): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1008
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1009): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1009
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1010): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1010
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1011): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1011
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1012): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1012
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1013): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1013
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1014): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1014
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1015): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1015
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1016): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1016
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1017): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1017
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1018): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1018
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1019): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1019
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1020): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1020
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1021): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1021
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1022): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1022
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1023): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1023
Warning (10230): Verilog HDL assignment warning at sin_table_8bit.hex(1024): truncated value with size 8 to match size of target (4) File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex Line: 1024
Warning (10030): Net "sin_table_rom.data_a" at sin_gen.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v Line: 8
Warning (10030): Net "sin_table_rom.waddr_a" at sin_gen.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v Line: 8
Warning (10030): Net "sin_table_rom.we_a" at sin_gen.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v Line: 8
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sin_table_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab_2.ram0_sin_gen_443eac47.hdl.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:sin_table_rom_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sin_table_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab_2.ram0_sin_gen_443eac47.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntc1.tdf
    Info (12023): Found entity 1: altsyncram_ntc1 File: C:/Users/don/Documents/KPI/Circuitry/lab2/db/altsyncram_ntc1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v Line: 5
Info (21057): Implemented 22 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 10 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 867 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Thu Nov 12 10:16:56 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


