# Problems & solutions

## 001 Loading chip...

```vhdl
CHIP And {
    IN a, b;
    OUT out;

    PARTS:
    And(a=a, b=b, out=out);
}
```

![image-20200318221820592](C:\Users\clifford\AppData\Roaming\Typora\typora-user-images\image-20200318221820592.png)

![image-20200318221648522](C:\Users\clifford\AppData\Roaming\Typora\typora-user-images\image-20200318221648522.png)