[   14.249162] codec_set_device: set device: speaker...
[  197.246824] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  197.249300] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  197.249319] *** PROBE: ISP device allocated successfully: 85f34000 ***
[  197.249336] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  197.249341] *** PROBE: ISP device mutex and spinlock initialized ***
[  197.249348] *** PROBE: Event callback structure initialized at 0x85514e00 (offset 0xc from isp_dev) ***
[  197.249358] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  197.249366] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  197.249372] *** PROBE: Platform data: c06adc40 ***
[  197.249378] *** PROBE: Platform data validation passed ***
[  197.249383] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  197.249389] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  197.249395] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  197.249400] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  197.249406] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  197.261828] All ISP subdev platform drivers registered successfully
[  197.264426] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  197.264439] *** Registering platform device 0 from platform data ***
[  197.266918] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  197.266933] *** tx_isp_subdev_init: pdev=c06ad928, sd=8521b800, ops=c06adf40 ***
[  197.266939] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.266946] *** tx_isp_subdev_init: ops=c06adf40, ops->core=c06adf74 ***
[  197.266953] *** tx_isp_subdev_init: ops->core->init=c06636b8 ***
[  197.266960] *** tx_isp_subdev_init: Set sd->dev=c06ad938, sd->pdev=c06ad928 ***
[  197.266966] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  197.266972] tx_isp_module_init: Module initialized for isp-w01
[  197.266978] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.266985] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[  197.266992] tx_isp_subdev_init: platform_get_resource returned c06ada18 for device isp-w01
[  197.267000] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  197.267009] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.267015] *** tx_isp_subdev_init: Clock count stored: 1 ***
[  197.267023] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad928, sd=8521b800, ourISPdev=85f34000 ***
[  197.267030] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f34000 ***
[  197.267036] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  197.267041] *** DEBUG: About to check device name matches ***
[  197.267048] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  197.267055] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[  197.267061] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[  197.267068] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[  197.267074] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  197.267080] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.267100] *** Platform device 0 (isp-w01) registered successfully ***
[  197.267106] *** Registering platform device 1 from platform data ***
[  197.269611] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  197.269626] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  197.269632] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  197.269638] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  197.269645] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  197.269651] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  197.269656] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  197.269662] *** VIC will operate in FULL mode with complete buffer operations ***
[  197.269668] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  197.269675] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  197.269681] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  197.269688] *** VIC PROBE: Stored vic_dev pointer 85f38000 in subdev dev_priv ***
[  197.269694] *** VIC PROBE: Set host_priv to vic_dev 85f38000 for Binary Ninja compatibility ***
[  197.269700] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  197.269707] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  197.269715] *** tx_isp_subdev_init: pdev=c06ada38, sd=85f38000, ops=c06adec0 ***
[  197.269721] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.269728] *** tx_isp_subdev_init: ops=c06adec0, ops->core=c06adedc ***
[  197.269734] *** tx_isp_subdev_init: ops->core->init=c0679354 ***
[  197.269741] *** tx_isp_subdev_init: Set sd->dev=c06ada48, sd->pdev=c06ada38 ***
[  197.269748] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  197.269754] tx_isp_module_init: Module initialized for isp-w02
[  197.269760] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.269768] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  197.269775] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  197.269785] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c066be08, thread=c065f584, flags=0x80, name=isp-w02, dev_id=85f34000) ***
[  197.269793] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c066be08, thread=c065f584 ***
[  197.272060] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  197.272071] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  197.272078] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  197.272086] tx_isp_subdev_init: platform_get_resource returned c06adb30 for device isp-w02
[  197.272095] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  197.272104] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.272110] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  197.272118] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ada38, sd=85f38000, ourISPdev=85f34000 ***
[  197.272126] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f34000 ***
[  197.272132] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  197.272137] *** DEBUG: About to check device name matches ***
[  197.272142] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  197.272149] *** DEBUG: Retrieved vic_dev from subdev data: 85f38000 ***
[  197.272155] *** DEBUG: About to set ourISPdev->vic_dev = 85f38000 ***
[  197.272161] *** DEBUG: ourISPdev before linking: 85f34000 ***
[  197.272167] *** DEBUG: ourISPdev->vic_dev set to: 85f38000 ***
[  197.272173] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  197.272178] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  197.272184] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  197.272192] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.272198] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  197.272204] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  197.272210] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  197.272231] *** Platform device 1 (isp-w02) registered successfully ***
[  197.272238] *** Registering platform device 2 from platform data ***
[  197.272559] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  197.272574] *** tx_isp_subdev_init: pdev=c06ad850, sd=8561be00, ops=c06aeda4 ***
[  197.272580] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.272588] *** tx_isp_subdev_init: ops=c06aeda4, ops->core=c06aedc4 ***
[  197.272594] *** tx_isp_subdev_init: ops->core->init=c0686010 ***
[  197.272601] *** tx_isp_subdev_init: Set sd->dev=c06ad860, sd->pdev=c06ad850 ***
[  197.272608] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aeda4 ***
[  197.272614] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06adf40 ***
[  197.272621] tx_isp_module_init: Module initialized for isp-w00
[  197.272627] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.272636] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad850, sd=8561be00, ourISPdev=85f34000 ***
[  197.272642] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f34000 ***
[  197.272648] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  197.272654] *** DEBUG: About to check device name matches ***
[  197.272662] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[  197.272668] *** VIN PROBE: Set dev_priv to vin_dev 8561be00 AFTER subdev_init ***
[  197.272674] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.272693] *** Platform device 2 (isp-w00) registered successfully ***
[  197.272700] *** Registering platform device 3 from platform data ***
[  197.275425] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  197.275440] *** tx_isp_subdev_init: pdev=c06ad710, sd=8520ee00, ops=c06adff4 ***
[  197.275446] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.275454] *** tx_isp_subdev_init: ops=c06adff4, ops->core=c06b4e7c ***
[  197.275460] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  197.275466] *** tx_isp_subdev_init: Set sd->dev=c06ad720, sd->pdev=c06ad710 ***
[  197.275473] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06adff4 ***
[  197.275480] *** tx_isp_subdev_init: ops->sensor=c06b4e70, csi_subdev_ops=c06adf40 ***
[  197.275486] tx_isp_module_init: Module initialized for isp-fs
[  197.275492] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.275498] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  197.275506] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  197.275512] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  197.275519] *** FS PROBE: Set dev_priv to fs_dev 8520ee00 AFTER subdev_init ***
[  197.275526] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  197.275544] *** Platform device 3 (isp-fs) registered successfully ***
[  197.275551] *** Registering platform device 4 from platform data ***
[  197.277597] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  197.277611] *** tx_isp_create_core_device: Creating ISP core device ***
[  197.277620] *** tx_isp_create_core_device: Core device created successfully: 85f38400 ***
[  197.277627] *** CORE PROBE: Set dev_priv to core_dev 85f38400 ***
[  197.277633] *** CORE PROBE: Set host_priv to core_dev 85f38400 - PREVENTS BadVA CRASH ***
[  197.277640] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  197.277648] *** tx_isp_subdev_init: pdev=c06ad5f0, sd=85f38400, ops=c06adcf8 ***
[  197.277654] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.277661] *** tx_isp_subdev_init: ops=c06adcf8, ops->core=c06add24 ***
[  197.277667] *** tx_isp_subdev_init: ops->core->init=c067657c ***
[  197.277674] *** tx_isp_subdev_init: Set sd->dev=c06ad600, sd->pdev=c06ad5f0 ***
[  197.277681] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[  197.277687] tx_isp_module_init: Module initialized for isp-m0
[  197.277693] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.277702] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  197.277708] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  197.277718] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c066be08, thread=c065f584, flags=0x80, name=isp-m0, dev_id=85f34000) ***
[  197.277726] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c066be08, thread=c065f584 ***
[  197.280838] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  197.280850] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  197.280857] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  197.280866] tx_isp_subdev_init: platform_get_resource returned c06ad6d8 for device isp-m0
[  197.280874] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  197.280884] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.280890] *** tx_isp_subdev_init: Clock count stored: 0 ***
[  197.280898] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad5f0, sd=85f38400, ourISPdev=85f34000 ***
[  197.280906] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f34000 ***
[  197.280912] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  197.280917] *** DEBUG: About to check device name matches ***
[  197.280923] *** DEBUG: CORE device name matched! Setting up Core device ***
[  197.280929] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  197.280937] *** tx_isp_link_core_device: Linking core device 85f38400 to ISP device 85f34000 ***
[  197.280943] *** tx_isp_link_core_device: Core device linked successfully ***
[  197.280950] *** Core subdev already registered at slot 2: 85f38400 ***
[  197.280956] *** LINKED CORE device: 85f38400 ***
[  197.280961] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  197.280966] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  197.280973] *** tx_isp_core_device_init: Initializing core device: 85f38400 ***
[  197.280985] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  197.280991] *** tx_isp_core_device_init: Core device initialized successfully ***
[  197.280996] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  197.281004] *** tx_isp_link_core_device: Linking core device 85f38400 to ISP device 85f34000 ***
[  197.281010] *** tx_isp_link_core_device: Core device linked successfully ***
[  197.281016] *** Core subdev already registered at slot 2: 85f38400 ***
[  197.281030] *** tx_isp_core_probe: Assigned frame_channels=85f38800 to core_dev ***
[  197.281036] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  197.281042] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  197.281048] *** tx_isp_core_probe: Calling sensor_early_init ***
[  197.281053] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  197.281059] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[  197.281065] *** tx_isp_core_probe: Core device setup complete ***
[  197.281070] ***   - Core device: 85f38400 ***
[  197.281076] ***   - Channel count: 6 ***
[  197.281082] ***   - Linked to ISP device: 85f34000 ***
[  197.281087] *** tx_isp_core_probe: Initializing core tuning system ***
[  197.281092] isp_core_tuning_init: Initializing tuning data structure
[  197.281105] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  197.281111] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  197.281117] *** SAFE: mode_flag properly initialized using struct member access ***
[  197.281122] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  197.281128] *** tx_isp_core_probe: Set platform driver data ***
[  197.281133] *** tx_isp_core_probe: Set global core device reference ***
[  197.281138] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  197.281144] ***   - Core device: 85f38400 ***
[  197.281150] ***   - Tuning device: 84bf6000 ***
[  197.281155] *** tx_isp_core_probe: Creating frame channel devices ***
[  197.281160] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  197.281512] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  197.284371] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  197.286892] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  197.289429] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  197.289440] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  197.289446] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  197.289451] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  197.289457] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  197.289466] tisp_code_create_tuning_node: Allocated dynamic major 251
[  197.294655] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  197.294666] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  197.294672] *** tx_isp_core_probe: Core probe completed successfully ***
[  197.294692] *** Platform device 4 (isp-m0) registered successfully ***
[  197.294699] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  197.294721] *** Created /proc/jz/isp directory ***
[  197.294730] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  197.294739] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  197.294746] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  197.294753] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067ba9c ***
[  197.294761] *** PROC ENTRY FIX: Using ISP device 85f34000 instead of VIC device 85f38000 for isp-w02 ***
[  197.294769] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  197.294776] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  197.294785] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  197.294795] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  197.294804] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  197.294810] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  197.294815] *** Misc device registration handled via main tx-isp device ***
[  197.294821] *** Misc device registration handled via main tx-isp device ***
[  197.294827] *** Misc device registration handled via main tx-isp device ***
[  197.294832] *** Misc device registration handled via main tx-isp device ***
[  197.294837] *** Misc device registration handled via main tx-isp device ***
[  197.294843] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  197.294851] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  197.294859] *** Frame channel 1 initialized: 640x360, state=2 ***
[  197.294865] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  197.294872] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f38000 ***
[  197.294877] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  197.294883] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  197.294891] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  197.294897] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  197.294903] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  197.294909] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  197.294915] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  197.294920] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  197.294925] *** PROBE: Binary Ninja reference implementation complete ***
[  197.297457] *** tx_isp_init: Platform device and driver registered successfully ***
[  199.176932] === gc2053 SENSOR MODULE INIT ===
[  199.179474] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.761443] TCP: cubic registered
[    0.765867] NET: Registered protocol family 10
[    0.771251] NET: Registered protocol family 17
[    0.777027] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787909] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798277] devtmpfs: mounted
[    0.801739] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206646] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.079103] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.574541] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.577081] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.577139] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.579853] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.696993] exFAT: Version 1.2.9
[    6.737999] usbcore: registered new interface driver usbserial
[    6.757913] usbcore: registered new interface driver ch341
[    6.760443] usbserial: USB Serial support registered for ch341-uart
[    6.774933] usbcore: registered new interface driver cp210x
[    6.777357] usbserial: USB Serial support registered for cp210x
[    6.802943] request spk en gpio 63 ok!
[    6.802953] jz_codec_register: probe() successful!
[    6.803029] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.803037] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.803054] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.803061] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.209344] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48d1000)
[    7.209632] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a4787000)
[    7.209947] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48b9000)
[    7.239784] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.276950] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.279692] Additional GPIO keys device registered with 1 buttons
[    7.289451] The version of PWM driver is H20210412a
[    7.300262] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.778993] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.891568] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.950005] mmc1: new SDIO card at address 0001
[    8.168773] RTW: module init start
[    8.168787] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.168793] RTW: build time: Aug 28 2025 05:46:40
[    8.169016] RTW: == SDIO Card Info ==
[    8.169026] RTW:   card: 84299c00
[    8.169032] RTW:   clock: 24000000 Hz
[    8.169037] RTW:   timing spec: legacy
[    8.169045] RTW:   sd3_bus_mode: FALSE
[    8.169050] RTW:   func num: 1
[    8.169057] RTW:   func1: 847b5300 (*)
[    8.169061] RTW: ================
[    8.198396] RTW: HW EFUSE
[    8.198409] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.198442] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.198474] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198507] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198540] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198572] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198605] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198638] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198670] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198703] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198736] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198768] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.198801] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.198833] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.198866] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.198897] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.198929] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.198960] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.198992] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199025] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199058] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199090] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199159] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199192] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199225] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199258] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199290] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199323] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199356] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199388] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199421] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199454] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199496] RTW: hal_com_config_channel_plan chplan:0x20
[    8.283280] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.283294] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.283301] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.283308] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.283314] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.283321] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.283328] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.283334] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.283340] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.284708] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.304710] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.317873] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.333394] RTW: module init ret=0
[    8.961887] RTW: txpath=0x1, rxpath=0x1
[    8.961899] RTW: txpath_1ss:0x1, num:1
[    9.048048] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.733113] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   11.008904] RTW: start auth
[   11.013469] RTW: auth success, start assoc
[   11.018716] RTW: assoc success
[   11.018808] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.020470] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.020482] RTW: mac_id : 0
[   11.020487] RTW: wireless_mode : 0x0b
[   11.020493] RTW: mimo_type : 0
[   11.020498] RTW: static smps : N
[   11.020504] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.020510] RTW: rate_id : 3
[   11.020516] RTW: rssi : -1 (%), rssi_level : 0
[   11.020522] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.020528] RTW: disable_ra : N, disable_pt : N
[   11.020533] RTW: is_noisy : N
[   11.020538] RTW: txrx_state : 0
[   11.020545] RTW: curr_tx_rate : CCK_1M (L)
[   11.020550] RTW: curr_tx_bw : 20MHz
[   11.020556] RTW: curr_retry_ratio : 0
[   11.020562] RTW: ra_mask : 0x00000000000fffff
[   11.020562] 
[   11.022700] RTW: recv eapol packet 1/4
[   11.023866] RTW: send eapol packet 2/4
[   11.029371] RTW: recv eapol packet 3/4
[   11.029738] RTW: send eapol packet 4/4
[   11.031030] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.031326] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   14.013784] codec_codec_ctl: set repaly channel...
[   14.013822] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   14.013829] codec_codec_ctl: set sample rate...
[   14.013914] codec_codec_ctl: set device...
[   14.249162] codec_set_device: set device: speaker...
[  197.246824] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  197.249300] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  197.249319] *** PROBE: ISP device allocated successfully: 85f34000 ***
[  197.249336] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  197.249341] *** PROBE: ISP device mutex and spinlock initialized ***
[  197.249348] *** PROBE: Event callback structure initialized at 0x85514e00 (offset 0xc from isp_dev) ***
[  197.249358] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  197.249366] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  197.249372] *** PROBE: Platform data: c06adc40 ***
[  197.249378] *** PROBE: Platform data validation passed ***
[  197.249383] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  197.249389] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  197.249395] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  197.249400] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  197.249406] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  197.261828] All ISP subdev platform drivers registered successfully
[  197.264426] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  197.264439] *** Registering platform device 0 from platform data ***
[  197.266918] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  197.266933] *** tx_isp_subdev_init: pdev=c06ad928, sd=8521b800, ops=c06adf40 ***
[  197.266939] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.266946] *** tx_isp_subdev_init: ops=c06adf40, ops->core=c06adf74 ***
[  197.266953] *** tx_isp_subdev_init: ops->core->init=c06636b8 ***
[  197.266960] *** tx_isp_subdev_init: Set sd->dev=c06ad938, sd->pdev=c06ad928 ***
[  197.266966] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  197.266972] tx_isp_module_init: Module initialized for isp-w01
[  197.266978] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.266985] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[  197.266992] tx_isp_subdev_init: platform_get_resource returned c06ada18 for device isp-w01
[  197.267000] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  197.267009] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.267015] *** tx_isp_subdev_init: Clock count stored: 1 ***
[  197.267023] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad928, sd=8521b800, ourISPdev=85f34000 ***
[  197.267030] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f34000 ***
[  197.267036] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  197.267041] *** DEBUG: About to check device name matches ***
[  197.267048] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  197.267055] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[  197.267061] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[  197.267068] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[  197.267074] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  197.267080] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.267100] *** Platform device 0 (isp-w01) registered successfully ***
[  197.267106] *** Registering platform device 1 from platform data ***
[  197.269611] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  197.269626] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  197.269632] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  197.269638] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  197.269645] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  197.269651] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  197.269656] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  197.269662] *** VIC will operate in FULL mode with complete buffer operations ***
[  197.269668] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  197.269675] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  197.269681] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  197.269688] *** VIC PROBE: Stored vic_dev pointer 85f38000 in subdev dev_priv ***
[  197.269694] *** VIC PROBE: Set host_priv to vic_dev 85f38000 for Binary Ninja compatibility ***
[  197.269700] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  197.269707] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  197.269715] *** tx_isp_subdev_init: pdev=c06ada38, sd=85f38000, ops=c06adec0 ***
[  197.269721] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.269728] *** tx_isp_subdev_init: ops=c06adec0, ops->core=c06adedc ***
[  197.269734] *** tx_isp_subdev_init: ops->core->init=c0679354 ***
[  197.269741] *** tx_isp_subdev_init: Set sd->dev=c06ada48, sd->pdev=c06ada38 ***
[  197.269748] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  197.269754] tx_isp_module_init: Module initialized for isp-w02
[  197.269760] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.269768] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  197.269775] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  197.269785] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c066be08, thread=c065f584, flags=0x80, name=isp-w02, dev_id=85f34000) ***
[  197.269793] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c066be08, thread=c065f584 ***
[  197.272060] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  197.272071] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  197.272078] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  197.272086] tx_isp_subdev_init: platform_get_resource returned c06adb30 for device isp-w02
[  197.272095] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  197.272104] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.272110] *** tx_isp_subdev_init: Clock count stored: 2 ***
[  197.272118] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ada38, sd=85f38000, ourISPdev=85f34000 ***
[  197.272126] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f34000 ***
[  197.272132] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  197.272137] *** DEBUG: About to check device name matches ***
[  197.272142] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  197.272149] *** DEBUG: Retrieved vic_dev from subdev data: 85f38000 ***
[  197.272155] *** DEBUG: About to set ourISPdev->vic_dev = 85f38000 ***
[  197.272161] *** DEBUG: ourISPdev before linking: 85f34000 ***
[  197.272167] *** DEBUG: ourISPdev->vic_dev set to: 85f38000 ***
[  197.272173] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  197.272178] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  197.272184] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  197.272192] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.272198] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  197.272204] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  197.272210] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  197.272231] *** Platform device 1 (isp-w02) registered successfully ***
[  197.272238] *** Registering platform device 2 from platform data ***
[  197.272559] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  197.272574] *** tx_isp_subdev_init: pdev=c06ad850, sd=8561be00, ops=c06aeda4 ***
[  197.272580] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.272588] *** tx_isp_subdev_init: ops=c06aeda4, ops->core=c06aedc4 ***
[  197.272594] *** tx_isp_subdev_init: ops->core->init=c0686010 ***
[  197.272601] *** tx_isp_subdev_init: Set sd->dev=c06ad860, sd->pdev=c06ad850 ***
[  197.272608] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06aeda4 ***
[  197.272614] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06adf40 ***
[  197.272621] tx_isp_module_init: Module initialized for isp-w00
[  197.272627] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.272636] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad850, sd=8561be00, ourISPdev=85f34000 ***
[  197.272642] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f34000 ***
[  197.272648] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  197.272654] *** DEBUG: About to check device name matches ***
[  197.272662] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[  197.272668] *** VIN PROBE: Set dev_priv to vin_dev 8561be00 AFTER subdev_init ***
[  197.272674] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  197.272693] *** Platform device 2 (isp-w00) registered successfully ***
[  197.272700] *** Registering platform device 3 from platform data ***
[  197.275425] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  197.275440] *** tx_isp_subdev_init: pdev=c06ad710, sd=8520ee00, ops=c06adff4 ***
[  197.275446] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.275454] *** tx_isp_subdev_init: ops=c06adff4, ops->core=c06b4e7c ***
[  197.275460] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  197.275466] *** tx_isp_subdev_init: Set sd->dev=c06ad720, sd->pdev=c06ad710 ***
[  197.275473] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06adff4 ***
[  197.275480] *** tx_isp_subdev_init: ops->sensor=c06b4e70, csi_subdev_ops=c06adf40 ***
[  197.275486] tx_isp_module_init: Module initialized for isp-fs
[  197.275492] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.275498] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  197.275506] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  197.275512] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  197.275519] *** FS PROBE: Set dev_priv to fs_dev 8520ee00 AFTER subdev_init ***
[  197.275526] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  197.275544] *** Platform device 3 (isp-fs) registered successfully ***
[  197.275551] *** Registering platform device 4 from platform data ***
[  197.277597] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  197.277611] *** tx_isp_create_core_device: Creating ISP core device ***
[  197.277620] *** tx_isp_create_core_device: Core device created successfully: 85f38400 ***
[  197.277627] *** CORE PROBE: Set dev_priv to core_dev 85f38400 ***
[  197.277633] *** CORE PROBE: Set host_priv to core_dev 85f38400 - PREVENTS BadVA CRASH ***
[  197.277640] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  197.277648] *** tx_isp_subdev_init: pdev=c06ad5f0, sd=85f38400, ops=c06adcf8 ***
[  197.277654] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  197.277661] *** tx_isp_subdev_init: ops=c06adcf8, ops->core=c06add24 ***
[  197.277667] *** tx_isp_subdev_init: ops->core->init=c067657c ***
[  197.277674] *** tx_isp_subdev_init: Set sd->dev=c06ad600, sd->pdev=c06ad5f0 ***
[  197.277681] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[  197.277687] tx_isp_module_init: Module initialized for isp-m0
[  197.277693] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  197.277702] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  197.277708] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  197.277718] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c066be08, thread=c065f584, flags=0x80, name=isp-m0, dev_id=85f34000) ***
[  197.277726] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c066be08, thread=c065f584 ***
[  197.280838] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  197.280850] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  197.280857] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  197.280866] tx_isp_subdev_init: platform_get_resource returned c06ad6d8 for device isp-m0
[  197.280874] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  197.280884] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[  197.280890] *** tx_isp_subdev_init: Clock count stored: 0 ***
[  197.280898] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ad5f0, sd=85f38400, ourISPdev=85f34000 ***
[  197.280906] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f34000 ***
[  197.280912] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  197.280917] *** DEBUG: About to check device name matches ***
[  197.280923] *** DEBUG: CORE device name matched! Setting up Core device ***
[  197.280929] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  197.280937] *** tx_isp_link_core_device: Linking core device 85f38400 to ISP device 85f34000 ***
[  197.280943] *** tx_isp_link_core_device: Core device linked successfully ***
[  197.280950] *** Core subdev already registered at slot 2: 85f38400 ***
[  197.280956] *** LINKED CORE device: 85f38400 ***
[  197.280961] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  197.280966] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  197.280973] *** tx_isp_core_device_init: Initializing core device: 85f38400 ***
[  197.280985] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  197.280991] *** tx_isp_core_device_init: Core device initialized successfully ***
[  197.280996] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  197.281004] *** tx_isp_link_core_device: Linking core device 85f38400 to ISP device 85f34000 ***
[  197.281010] *** tx_isp_link_core_device: Core device linked successfully ***
[  197.281016] *** Core subdev already registered at slot 2: 85f38400 ***
[  197.281030] *** tx_isp_core_probe: Assigned frame_channels=85f38800 to core_dev ***
[  197.281036] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  197.281042] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  197.281048] *** tx_isp_core_probe: Calling sensor_early_init ***
[  197.281053] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  197.281059] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[  197.281065] *** tx_isp_core_probe: Core device setup complete ***
[  197.281070] ***   - Core device: 85f38400 ***
[  197.281076] ***   - Channel count: 6 ***
[  197.281082] ***   - Linked to ISP device: 85f34000 ***
[  197.281087] *** tx_isp_core_probe: Initializing core tuning system ***
[  197.281092] isp_core_tuning_init: Initializing tuning data structure
[  197.281105] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  197.281111] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  197.281117] *** SAFE: mode_flag properly initialized using struct member access ***
[  197.281122] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  197.281128] *** tx_isp_core_probe: Set platform driver data ***
[  197.281133] *** tx_isp_core_probe: Set global core device reference ***
[  197.281138] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  197.281144] ***   - Core device: 85f38400 ***
[  197.281150] ***   - Tuning device: 84bf6000 ***
[  197.281155] *** tx_isp_core_probe: Creating frame channel devices ***
[  197.281160] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  197.281512] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  197.284371] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  197.286892] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  197.289429] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  197.289440] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  197.289446] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  197.289451] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  197.289457] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  197.289466] tisp_code_create_tuning_node: Allocated dynamic major 251
[  197.294655] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  197.294666] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  197.294672] *** tx_isp_core_probe: Core probe completed successfully ***
[  197.294692] *** Platform device 4 (isp-m0) registered successfully ***
[  197.294699] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  197.294721] *** Created /proc/jz/isp directory ***
[  197.294730] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  197.294739] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  197.294746] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  197.294753] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067ba9c ***
[  197.294761] *** PROC ENTRY FIX: Using ISP device 85f34000 instead of VIC device 85f38000 for isp-w02 ***
[  197.294769] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  197.294776] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  197.294785] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  197.294795] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  197.294804] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  197.294810] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  197.294815] *** Misc device registration handled via main tx-isp device ***
[  197.294821] *** Misc device registration handled via main tx-isp device ***
[  197.294827] *** Misc device registration handled via main tx-isp device ***
[  197.294832] *** Misc device registration handled via main tx-isp device ***
[  197.294837] *** Misc device registration handled via main tx-isp device ***
[  197.294843] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  197.294851] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  197.294859] *** Frame channel 1 initialized: 640x360, state=2 ***
[  197.294865] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  197.294872] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f38000 ***
[  197.294877] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  197.294883] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  197.294891] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[  197.294897] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[  197.294903] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  197.294909] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  197.294915] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  197.294920] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  197.294925] *** PROBE: Binary Ninja reference implementation complete ***
[  197.297457] *** tx_isp_init: Platform device and driver registered successfully ***
[  199.176932] === gc2053 SENSOR MODULE INIT ===
[  199.179474] gc2053 I2C driver registered, waiting for device creation by ISP
[  203.018911] ISP opened successfully
[  203.019503] ISP IOCTL: cmd=0x805056c1 arg=0x77038d60
[  203.019519] subdev_sensor_ops_ioctl: cmd=0x2000000
[  203.019525] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  203.019531] *** Creating I2C sensor device on adapter 0 ***
[  203.019539] *** Creating I2C device: gc2053 at 0x37 ***
[  203.019545] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  203.019630] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  203.019861] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  203.023009] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  203.023312] === GC2053 SENSOR PROBE START ===
[  203.023328] sensor_probe: client=85568c00, addr=0x37, adapter=84074c10 (i2c0)
[  203.023334] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  203.023340] Requesting reset GPIO 18
[  203.023349] GPIO reset sequence: HIGH -> LOW -> HIGH
[  203.252880] GPIO reset sequence completed successfully
[  203.252892] === GPIO INITIALIZATION COMPLETE ===
[  203.252903] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  203.252917] sensor_probe: data_interface=1, sensor_max_fps=30
[  203.252923] sensor_probe: MIPI 30fps
[  203.252931] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  203.252939] *** tx_isp_subdev_init: pdev=c06d7168, sd=85f39000, ops=c06d7248 ***
[  203.252945] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[  203.252952] *** tx_isp_subdev_init: ops=c06d7248, ops->core=c06d7274 ***
[  203.252958] *** tx_isp_subdev_init: ops->core->init=c06d46bc ***
[  203.252965] *** tx_isp_subdev_init: Set sd->dev=c06d7178, sd->pdev=c06d7168 ***
[  203.252973] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06d7248, ops->sensor=c06d725c ***
[  203.252978] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  203.252985] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85f39000 ***
[  203.252993] *** tx_isp_subdev_init: SENSOR ops=c06d7248, ops->sensor=c06d725c ***
[  203.252998] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  203.253005] tx_isp_module_init: Module initialized for (null)
[  203.253011] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  203.253019] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06d7168, sd=85f39000, ourISPdev=85f34000 ***
[  203.253026] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f34000 ***
[  203.253032] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  203.253037] *** DEBUG: About to check device name matches ***
[  203.253045] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  203.253051] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  203.253058] *** SENSOR subdev: 85f39000, ops: c06d7248 ***
[  203.253064] *** SENSOR ops->sensor: c06d725c ***
[  203.253069] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  203.253075] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  203.253153] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  203.253161] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  203.253167] sensor_probe: I2C client association complete
[  203.253176]   sd=85f39000, client=85568c00, addr=0x37, adapter=i2c0
[  203.253181] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  203.253190] sensor_read: reg=0xf0, client=85568c00, adapter=i2c0, addr=0x37
[  203.253602] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  203.253610] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  203.253616] *** SUCCESS: I2C communication working after GPIO reset! ***
[  203.253624] sensor_read: reg=0xf1, client=85568c00, adapter=i2c0, addr=0x37
[  203.254113] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  203.254120] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  203.254126] === I2C COMMUNICATION TEST COMPLETE ===
[  203.254133] Registering gc2053 with ISP framework (sd=85f39000, sensor=85f39000)
[  203.254139] gc2053 registered with ISP framework successfully
[  203.254162] *** MIPS-SAFE: I2C device created successfully at 0x85568c00 ***
[  203.254169] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  203.254176] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  203.254183] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  203.254190] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  203.254225] ISP IOCTL: cmd=0xc050561a arg=0x7fdf2508
[  203.254231] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  203.254238] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  203.254247] ISP IOCTL: cmd=0xc050561a arg=0x7fdf2508
[  203.254252] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  203.254258] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  203.254266] ISP IOCTL: cmd=0xc0045627 arg=0x7fdf2560
[  203.254277] ISP IOCTL: cmd=0x800856d5 arg=0x7fdf2558
[  203.254282] TX_ISP_GET_BUF: IOCTL handler called
[  203.254289] TX_ISP_GET_BUF: core_dev=85f38400, isp_dev=85f34000
[  203.254295] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  203.254303] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  203.293517] ISP IOCTL: cmd=0x800856d4 arg=0x7fdf2558
[  203.293531] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  203.293763] ISP IOCTL: cmd=0x40045626 arg=0x7fdf2570
[  203.293775] subdev_sensor_ops_ioctl: cmd=0x2000003
[  203.293781] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  203.293788] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  203.293794] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  203.293803] ISP IOCTL: cmd=0x80045612 arg=0x0
[  203.293810] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  203.293815] === ISP Subdevice Array Status ===
[  203.293824]   [0]: isp-w01 (sd=8521b800)
[  203.293831]   [1]: isp-w02 (sd=85f38000)
[  203.293837]   [2]: isp-m0 (sd=85f38400)
[  203.293845]   [3]: gc2053 (sd=85f39000)
[  203.293849]   [4]: (empty)
[  203.293856]   [5]: gc2053 (sd=85f39000)
[  203.293861]   [6]: (empty)
[  203.293867]   [7]: (empty)
[  203.293871]   [8]: (empty)
[  203.293877]   [9]: (empty)
[  203.293882]   [10]: (empty)
[  203.293887]   [11]: (empty)
[  203.293892]   [12]: (empty)
[  203.293897]   [13]: (empty)
[  203.293903]   [14]: (empty)
[  203.293908]   [15]: (empty)
[  203.293913] === End Subdevice Array ===
[  203.293918] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  203.293923] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  203.293929] *** ispcore_activate_module: Fixed for our struct layouts ***
[  203.293935] *** VIC device in state 1, proceeding with activation ***
[  203.293942] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[  203.293947] *** SUBDEVICE VALIDATION SECTION ***
[  203.293952] VIC device state set to 2 (activated)
[  203.293957] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  203.293963] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  203.293968] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  203.293973] *** SUBDEVICE INITIALIZATION LOOP ***
[  203.293979] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  203.293985] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  203.293993] *** SENSOR_INIT: gc2053 enable=1 ***
[  203.294001] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  203.294009] *** CALLING SENSOR_WRITE_ARRAY WITH c06d7e20 (should be 137 registers) ***
[  203.294019] sensor_write: reg=0xfe val=0x80, client=85568c00, adapter=i2c0, addr=0x37
[  203.294343] sensor_write: reg=0xfe val=0x80 SUCCESS
[  203.294351] sensor_write_array: reg[1] 0xfe=0x80 OK
[  203.294360] sensor_write: reg=0xfe val=0x80, client=85568c00, adapter=i2c0, addr=0x37
[  203.294679] sensor_write: reg=0xfe val=0x80 SUCCESS
[  203.294687] sensor_write_array: reg[2] 0xfe=0x80 OK
[  203.294695] sensor_write: reg=0xfe val=0x80, client=85568c00, adapter=i2c0, addr=0x37
[  203.295009] sensor_write: reg=0xfe val=0x80 SUCCESS
[  203.295016] sensor_write_array: reg[3] 0xfe=0x80 OK
[  203.295025] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.295338] sensor_write: reg=0xfe val=0x00 SUCCESS
[  203.295345] sensor_write_array: reg[4] 0xfe=0x00 OK
[  203.295353] sensor_write: reg=0xf2 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.295667] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  203.295673] sensor_write_array: reg[5] 0xf2=0x00 OK
[  203.295682] sensor_write: reg=0xf3 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.295995] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  203.296002] sensor_write_array: reg[6] 0xf3=0x00 OK
[  203.296010] sensor_write: reg=0xf4 val=0x36, client=85568c00, adapter=i2c0, addr=0x37
[  203.296323] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  203.296330] sensor_write_array: reg[7] 0xf4=0x36 OK
[  203.296339] sensor_write: reg=0xf5 val=0xc0, client=85568c00, adapter=i2c0, addr=0x37
[  203.296652] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  203.296659] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  203.296667] sensor_write: reg=0xf6 val=0x44, client=85568c00, adapter=i2c0, addr=0x37
[  203.296973] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  203.296982] sensor_write_array: reg[9] 0xf6=0x44 OK
[  203.296991] sensor_write: reg=0xf7 val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.297307] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  203.297314] sensor_write_array: reg[10] 0xf7=0x01 OK
[  203.297323] sensor_write: reg=0xf8 val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.297637] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  203.297645] sensor_write: reg=0xf9 val=0x40, client=85568c00, adapter=i2c0, addr=0x37
[  203.297959] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  203.297967] sensor_write: reg=0xfc val=0x8e, client=85568c00, adapter=i2c0, addr=0x37
[  203.298281] sensor_write: reg=0xfc val=0x8e SUCCESS
[  203.298289] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.298652] sensor_write: reg=0xfe val=0x00 SUCCESS
[  203.298662] sensor_write: reg=0x87 val=0x18, client=85568c00, adapter=i2c0, addr=0x37
[  203.298976] sensor_write: reg=0x87 val=0x18 SUCCESS
[  203.298985] sensor_write: reg=0xee val=0x30, client=85568c00, adapter=i2c0, addr=0x37
[  203.299299] sensor_write: reg=0xee val=0x30 SUCCESS
[  203.299307] sensor_write: reg=0xd0 val=0xb7, client=85568c00, adapter=i2c0, addr=0x37
[  203.299619] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  203.299627] sensor_write: reg=0x03 val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.299940] sensor_write: reg=0x03 val=0x04 SUCCESS
[  203.299948] sensor_write: reg=0x04 val=0x60, client=85568c00, adapter=i2c0, addr=0x37
[  203.300261] sensor_write: reg=0x04 val=0x60 SUCCESS
[  203.300269] sensor_write: reg=0x05 val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.300583] sensor_write: reg=0x05 val=0x04 SUCCESS
[  203.300591] sensor_write: reg=0x06 val=0x4c, client=85568c00, adapter=i2c0, addr=0x37
[  203.300904] sensor_write: reg=0x06 val=0x4c SUCCESS
[  203.300913] sensor_write: reg=0x07 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.301225] sensor_write: reg=0x07 val=0x00 SUCCESS
[  203.301234] sensor_write: reg=0x08 val=0x11, client=85568c00, adapter=i2c0, addr=0x37
[  203.301547] sensor_write: reg=0x08 val=0x11 SUCCESS
[  203.301555] sensor_write: reg=0x09 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.301868] sensor_write: reg=0x09 val=0x00 SUCCESS
[  203.301877] sensor_write: reg=0x0a val=0x02, client=85568c00, adapter=i2c0, addr=0x37
[  203.302189] sensor_write: reg=0x0a val=0x02 SUCCESS
[  203.302197] sensor_write: reg=0x0b val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.302511] sensor_write: reg=0x0b val=0x00 SUCCESS
[  203.302519] sensor_write: reg=0x0c val=0x02, client=85568c00, adapter=i2c0, addr=0x37
[  203.302832] sensor_write: reg=0x0c val=0x02 SUCCESS
[  203.302840] sensor_write: reg=0x0d val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.303176] sensor_write: reg=0x0d val=0x04 SUCCESS
[  203.303187] sensor_write: reg=0x0e val=0x40, client=85568c00, adapter=i2c0, addr=0x37
[  203.303499] sensor_write: reg=0x0e val=0x40 SUCCESS
[  203.303508] sensor_write: reg=0x12 val=0xe2, client=85568c00, adapter=i2c0, addr=0x37
[  203.303825] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  203.303833] sensor_write: reg=0x13 val=0x16, client=85568c00, adapter=i2c0, addr=0x37
[  203.304147] sensor_write: reg=0x13 val=0x16 SUCCESS
[  203.304156] sensor_write: reg=0x19 val=0x0a, client=85568c00, adapter=i2c0, addr=0x37
[  203.304469] sensor_write: reg=0x19 val=0x0a SUCCESS
[  203.304477] sensor_write: reg=0x21 val=0x1c, client=85568c00, adapter=i2c0, addr=0x37
[  203.304791] sensor_write: reg=0x21 val=0x1c SUCCESS
[  203.304799] sensor_write: reg=0x28 val=0x0a, client=85568c00, adapter=i2c0, addr=0x37
[  203.305112] sensor_write: reg=0x28 val=0x0a SUCCESS
[  203.305121] sensor_write: reg=0x29 val=0x24, client=85568c00, adapter=i2c0, addr=0x37
[  203.305434] sensor_write: reg=0x29 val=0x24 SUCCESS
[  203.305443] sensor_write: reg=0x2b val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.305755] sensor_write: reg=0x2b val=0x04 SUCCESS
[  203.305764] sensor_write: reg=0x32 val=0xf8, client=85568c00, adapter=i2c0, addr=0x37
[  203.306077] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  203.306085] sensor_write: reg=0x37 val=0x03, client=85568c00, adapter=i2c0, addr=0x37
[  203.306399] sensor_write: reg=0x37 val=0x03 SUCCESS
[  203.306407] sensor_write: reg=0x39 val=0x15, client=85568c00, adapter=i2c0, addr=0x37
[  203.306720] sensor_write: reg=0x39 val=0x15 SUCCESS
[  203.306729] sensor_write: reg=0x43 val=0x07, client=85568c00, adapter=i2c0, addr=0x37
[  203.307041] sensor_write: reg=0x43 val=0x07 SUCCESS
[  203.307050] sensor_write: reg=0x44 val=0x40, client=85568c00, adapter=i2c0, addr=0x37
[  203.307363] sensor_write: reg=0x44 val=0x40 SUCCESS
[  203.307371] sensor_write: reg=0x46 val=0x0b, client=85568c00, adapter=i2c0, addr=0x37
[  203.307685] sensor_write: reg=0x46 val=0x0b SUCCESS
[  203.307693] sensor_write: reg=0x4b val=0x20, client=85568c00, adapter=i2c0, addr=0x37
[  203.308006] sensor_write: reg=0x4b val=0x20 SUCCESS
[  203.308015] sensor_write: reg=0x4e val=0x08, client=85568c00, adapter=i2c0, addr=0x37
[  203.308332] sensor_write: reg=0x4e val=0x08 SUCCESS
[  203.308341] sensor_write: reg=0x55 val=0x20, client=85568c00, adapter=i2c0, addr=0x37
[  203.308681] sensor_write: reg=0x55 val=0x20 SUCCESS
[  203.308691] sensor_write: reg=0x66 val=0x05, client=85568c00, adapter=i2c0, addr=0x37
[  203.309004] sensor_write: reg=0x66 val=0x05 SUCCESS
[  203.309013] sensor_write: reg=0x67 val=0x05, client=85568c00, adapter=i2c0, addr=0x37
[  203.309326] sensor_write: reg=0x67 val=0x05 SUCCESS
[  203.309335] sensor_write: reg=0x77 val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.309648] sensor_write: reg=0x77 val=0x01 SUCCESS
[  203.309657] sensor_write: reg=0x78 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.309970] sensor_write: reg=0x78 val=0x00 SUCCESS
[  203.309978] sensor_write: reg=0x7c val=0x93, client=85568c00, adapter=i2c0, addr=0x37
[  203.310291] sensor_write: reg=0x7c val=0x93 SUCCESS
[  203.310299] sensor_write_array: reg[50] 0x7c=0x93 OK
[  203.310307] sensor_write: reg=0x8c val=0x12, client=85568c00, adapter=i2c0, addr=0x37
[  203.310620] sensor_write: reg=0x8c val=0x12 SUCCESS
[  203.310629] sensor_write: reg=0x8d val=0x92, client=85568c00, adapter=i2c0, addr=0x37
[  203.310941] sensor_write: reg=0x8d val=0x92 SUCCESS
[  203.310950] sensor_write: reg=0x90 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.311263] sensor_write: reg=0x90 val=0x00 SUCCESS
[  203.311271] sensor_write: reg=0x41 val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.311585] sensor_write: reg=0x41 val=0x04 SUCCESS
[  203.311593] sensor_write: reg=0x42 val=0x9d, client=85568c00, adapter=i2c0, addr=0x37
[  203.311906] sensor_write: reg=0x42 val=0x9d SUCCESS
[  203.311915] sensor_write: reg=0x9d val=0x10, client=85568c00, adapter=i2c0, addr=0x37
[  203.312227] sensor_write: reg=0x9d val=0x10 SUCCESS
[  203.312236] sensor_write: reg=0xce val=0x7c, client=85568c00, adapter=i2c0, addr=0x37
[  203.312549] sensor_write: reg=0xce val=0x7c SUCCESS
[  203.312558] sensor_write: reg=0xd2 val=0x41, client=85568c00, adapter=i2c0, addr=0x37
[  203.312897] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  203.312907] sensor_write: reg=0xd3 val=0xdc, client=85568c00, adapter=i2c0, addr=0x37
[  203.313219] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  203.313228] sensor_write: reg=0xe6 val=0x50, client=85568c00, adapter=i2c0, addr=0x37
[  203.313542] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  203.313551] sensor_write: reg=0xb6 val=0xc0, client=85568c00, adapter=i2c0, addr=0x37
[  203.313864] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  203.313873] sensor_write: reg=0xb0 val=0x70, client=85568c00, adapter=i2c0, addr=0x37
[  203.314186] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  203.314195] sensor_write: reg=0xb1 val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.314508] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  203.314517] sensor_write: reg=0xb2 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.314829] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  203.314838] sensor_write: reg=0xb3 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.315151] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  203.315159] sensor_write: reg=0xb4 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.315473] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  203.315481] sensor_write: reg=0xb8 val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.315794] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  203.315802] sensor_write: reg=0xb9 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.316115] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  203.316124] sensor_write: reg=0x26 val=0x30, client=85568c00, adapter=i2c0, addr=0x37
[  203.316437] sensor_write: reg=0x26 val=0x30 SUCCESS
[  203.316445] sensor_write: reg=0xfe val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.316758] sensor_write: reg=0xfe val=0x01 SUCCESS
[  203.316767] sensor_write: reg=0x40 val=0x23, client=85568c00, adapter=i2c0, addr=0x37
[  203.317099] sensor_write: reg=0x40 val=0x23 SUCCESS
[  203.317109] sensor_write: reg=0x55 val=0x07, client=85568c00, adapter=i2c0, addr=0x37
[  203.317421] sensor_write: reg=0x55 val=0x07 SUCCESS
[  203.317430] sensor_write: reg=0x60 val=0x40, client=85568c00, adapter=i2c0, addr=0x37
[  203.317744] sensor_write: reg=0x60 val=0x40 SUCCESS
[  203.317753] sensor_write: reg=0xfe val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.318066] sensor_write: reg=0xfe val=0x04 SUCCESS
[  203.318075] sensor_write: reg=0x14 val=0x78, client=85568c00, adapter=i2c0, addr=0x37
[  203.318388] sensor_write: reg=0x14 val=0x78 SUCCESS
[  203.318397] sensor_write: reg=0x15 val=0x78, client=85568c00, adapter=i2c0, addr=0x37
[  203.318733] sensor_write: reg=0x15 val=0x78 SUCCESS
[  203.318743] sensor_write: reg=0x16 val=0x78, client=85568c00, adapter=i2c0, addr=0x37
[  203.319085] sensor_write: reg=0x16 val=0x78 SUCCESS
[  203.319099] sensor_write: reg=0x17 val=0x78, client=85568c00, adapter=i2c0, addr=0x37
[  203.319413] sensor_write: reg=0x17 val=0x78 SUCCESS
[  203.319423] sensor_write: reg=0xfe val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.319739] sensor_write: reg=0xfe val=0x01 SUCCESS
[  203.319749] sensor_write: reg=0x92 val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.320482] sensor_write: reg=0x92 val=0x00 SUCCESS
[  203.320501] sensor_write: reg=0x94 val=0x03, client=85568c00, adapter=i2c0, addr=0x37
[  203.320817] sensor_write: reg=0x94 val=0x03 SUCCESS
[  203.320825] sensor_write: reg=0x95 val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.321145] sensor_write: reg=0x95 val=0x04 SUCCESS
[  203.321155] sensor_write: reg=0x96 val=0x38, client=85568c00, adapter=i2c0, addr=0x37
[  203.321469] sensor_write: reg=0x96 val=0x38 SUCCESS
[  203.321477] sensor_write: reg=0x97 val=0x07, client=85568c00, adapter=i2c0, addr=0x37
[  203.321981] sensor_write: reg=0x97 val=0x07 SUCCESS
[  203.321993] sensor_write: reg=0x98 val=0x80, client=85568c00, adapter=i2c0, addr=0x37
[  203.322306] sensor_write: reg=0x98 val=0x80 SUCCESS
[  203.322315] sensor_write: reg=0xfe val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.322630] sensor_write: reg=0xfe val=0x01 SUCCESS
[  203.322639] sensor_write: reg=0x01 val=0x05, client=85568c00, adapter=i2c0, addr=0x37
[  203.323001] sensor_write: reg=0x01 val=0x05 SUCCESS
[  203.323012] sensor_write: reg=0x02 val=0x89, client=85568c00, adapter=i2c0, addr=0x37
[  203.323325] sensor_write: reg=0x02 val=0x89 SUCCESS
[  203.323335] sensor_write: reg=0x04 val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.323920] sensor_write: reg=0x04 val=0x01 SUCCESS
[  203.323939] sensor_write: reg=0x07 val=0xa6, client=85568c00, adapter=i2c0, addr=0x37
[  203.324254] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  203.324263] sensor_write: reg=0x08 val=0xa9, client=85568c00, adapter=i2c0, addr=0x37
[  203.324588] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  203.324597] sensor_write: reg=0x09 val=0xa8, client=85568c00, adapter=i2c0, addr=0x37
[  203.324911] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  203.324919] sensor_write: reg=0x0a val=0xa7, client=85568c00, adapter=i2c0, addr=0x37
[  203.325273] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  203.325285] sensor_write: reg=0x0b val=0xff, client=85568c00, adapter=i2c0, addr=0x37
[  203.325597] sensor_write: reg=0x0b val=0xff SUCCESS
[  203.325607] sensor_write: reg=0x0c val=0xff, client=85568c00, adapter=i2c0, addr=0x37
[  203.325922] sensor_write: reg=0x0c val=0xff SUCCESS
[  203.325931] sensor_write: reg=0x0f val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.326244] sensor_write: reg=0x0f val=0x00 SUCCESS
[  203.326253] sensor_write: reg=0x50 val=0x1c, client=85568c00, adapter=i2c0, addr=0x37
[  203.326566] sensor_write: reg=0x50 val=0x1c SUCCESS
[  203.326575] sensor_write: reg=0x89 val=0x03, client=85568c00, adapter=i2c0, addr=0x37
[  203.326885] sensor_write: reg=0x89 val=0x03 SUCCESS
[  203.326897] sensor_write: reg=0xfe val=0x04, client=85568c00, adapter=i2c0, addr=0x37
[  203.327211] sensor_write: reg=0xfe val=0x04 SUCCESS
[  203.327220] sensor_write: reg=0x28 val=0x86, client=85568c00, adapter=i2c0, addr=0x37
[  203.327535] sensor_write: reg=0x28 val=0x86 SUCCESS
[  203.327542] sensor_write_array: reg[100] 0x28=0x86 OK
[  203.327551] sensor_write: reg=0x29 val=0x86, client=85568c00, adapter=i2c0, addr=0x37
[  203.327865] sensor_write: reg=0x29 val=0x86 SUCCESS
[  203.327873] sensor_write: reg=0x2a val=0x86, client=85568c00, adapter=i2c0, addr=0x37
[  203.328186] sensor_write: reg=0x2a val=0x86 SUCCESS
[  203.328195] sensor_write: reg=0x2b val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.328530] sensor_write: reg=0x2b val=0x68 SUCCESS
[  203.328605] sensor_write: reg=0x2c val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.328927] sensor_write: reg=0x2c val=0x68 SUCCESS
[  203.328935] sensor_write: reg=0x2d val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.329249] sensor_write: reg=0x2d val=0x68 SUCCESS
[  203.329259] sensor_write: reg=0x2e val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.329572] sensor_write: reg=0x2e val=0x68 SUCCESS
[  203.329581] sensor_write: reg=0x2f val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.329894] sensor_write: reg=0x2f val=0x68 SUCCESS
[  203.329903] sensor_write: reg=0x30 val=0x4f, client=85568c00, adapter=i2c0, addr=0x37
[  203.330216] sensor_write: reg=0x30 val=0x4f SUCCESS
[  203.330225] sensor_write: reg=0x31 val=0x68, client=85568c00, adapter=i2c0, addr=0x37
[  203.330537] sensor_write: reg=0x31 val=0x68 SUCCESS
[  203.330546] sensor_write: reg=0x32 val=0x67, client=85568c00, adapter=i2c0, addr=0x37
[  203.330859] sensor_write: reg=0x32 val=0x67 SUCCESS
[  203.330868] sensor_write: reg=0x33 val=0x66, client=85568c00, adapter=i2c0, addr=0x37
[  203.331181] sensor_write: reg=0x33 val=0x66 SUCCESS
[  203.331189] sensor_write: reg=0x34 val=0x66, client=85568c00, adapter=i2c0, addr=0x37
[  203.331503] sensor_write: reg=0x34 val=0x66 SUCCESS
[  203.331511] sensor_write: reg=0x35 val=0x66, client=85568c00, adapter=i2c0, addr=0x37
[  203.331825] sensor_write: reg=0x35 val=0x66 SUCCESS
[  203.331833] sensor_write: reg=0x36 val=0x66, client=85568c00, adapter=i2c0, addr=0x37
[  203.332146] sensor_write: reg=0x36 val=0x66 SUCCESS
[  203.332155] sensor_write: reg=0x37 val=0x66, client=85568c00, adapter=i2c0, addr=0x37
[  203.332468] sensor_write: reg=0x37 val=0x66 SUCCESS
[  203.332477] sensor_write: reg=0x38 val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.332789] sensor_write: reg=0x38 val=0x62 SUCCESS
[  203.332798] sensor_write: reg=0x39 val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.333139] sensor_write: reg=0x39 val=0x62 SUCCESS
[  203.333149] sensor_write: reg=0x3a val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.333462] sensor_write: reg=0x3a val=0x62 SUCCESS
[  203.333471] sensor_write: reg=0x3b val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.333787] sensor_write: reg=0x3b val=0x62 SUCCESS
[  203.333796] sensor_write: reg=0x3c val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.334109] sensor_write: reg=0x3c val=0x62 SUCCESS
[  203.334119] sensor_write: reg=0x3d val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.334432] sensor_write: reg=0x3d val=0x62 SUCCESS
[  203.334441] sensor_write: reg=0x3e val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.334754] sensor_write: reg=0x3e val=0x62 SUCCESS
[  203.334763] sensor_write: reg=0x3f val=0x62, client=85568c00, adapter=i2c0, addr=0x37
[  203.335075] sensor_write: reg=0x3f val=0x62 SUCCESS
[  203.335084] sensor_write: reg=0xfe val=0x01, client=85568c00, adapter=i2c0, addr=0x37
[  203.335397] sensor_write: reg=0xfe val=0x01 SUCCESS
[  203.335406] sensor_write: reg=0x9a val=0x06, client=85568c00, adapter=i2c0, addr=0x37
[  203.335719] sensor_write: reg=0x9a val=0x06 SUCCESS
[  203.335727] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.336041] sensor_write: reg=0xfe val=0x00 SUCCESS
[  203.336049] sensor_write: reg=0x7b val=0x2a, client=85568c00, adapter=i2c0, addr=0x37
[  203.336362] sensor_write: reg=0x7b val=0x2a SUCCESS
[  203.336371] sensor_write: reg=0x23 val=0x2d, client=85568c00, adapter=i2c0, addr=0x37
[  203.336684] sensor_write: reg=0x23 val=0x2d SUCCESS
[  203.336693] sensor_write: reg=0xfe val=0x03, client=85568c00, adapter=i2c0, addr=0x37
[  203.337039] sensor_write: reg=0xfe val=0x03 SUCCESS
[  203.337049] sensor_write: reg=0x01 val=0x27, client=85568c00, adapter=i2c0, addr=0x37
[  203.337361] sensor_write: reg=0x01 val=0x27 SUCCESS
[  203.337370] sensor_write: reg=0x02 val=0x56, client=85568c00, adapter=i2c0, addr=0x37
[  203.337684] sensor_write: reg=0x02 val=0x56 SUCCESS
[  203.337693] sensor_write: reg=0x03 val=0x8e, client=85568c00, adapter=i2c0, addr=0x37
[  203.338007] sensor_write: reg=0x03 val=0x8e SUCCESS
[  203.338015] sensor_write: reg=0x12 val=0x80, client=85568c00, adapter=i2c0, addr=0x37
[  203.338329] sensor_write: reg=0x12 val=0x80 SUCCESS
[  203.338337] sensor_write: reg=0x13 val=0x07, client=85568c00, adapter=i2c0, addr=0x37
[  203.338675] sensor_write: reg=0x13 val=0x07 SUCCESS
[  203.338685] sensor_write: reg=0x15 val=0x12, client=85568c00, adapter=i2c0, addr=0x37
[  203.338997] sensor_write: reg=0x15 val=0x12 SUCCESS
[  203.339006] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  203.339321] sensor_write: reg=0xfe val=0x00 SUCCESS
[  203.339329] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  203.339643] sensor_write: reg=0x3e val=0x91 SUCCESS
[  203.339649] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  203.339656] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  203.339663] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  203.339670] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  203.339677] *** SENSOR_INIT: gc2053 enable=1 ***
[  203.339683] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  203.339689] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  203.339696] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  203.339703] *** ispcore_core_ops_init: ENTRY - sd=85f38400, on=1 ***
[  203.339710] *** ispcore_core_ops_init: sd->dev_priv=85f38400, sd->host_priv=85f38400 ***
[  203.339717] *** ispcore_core_ops_init: sd->pdev=c06ad5f0, sd->ops=c06adcf8 ***
[  203.339724] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  203.339730] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  203.339738] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  203.339747] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  203.339753] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  203.339759] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  203.339764] *** ispcore_core_ops_init: s0 (core_dev) = 85f38400 from sd->host_priv ***
[  203.339772] ispcore_core_ops_init: core_dev=85f38400, vic_dev=85f38000, vic_state=2
[  203.339777] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  203.339785] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  203.339794] *** VIC STATE 4: Initializing clocks for streaming ***
[  203.339801] *** Initializing CSI clocks (1 clocks) ***
[  203.339808] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  203.339815] isp_subdev_init_clks: Using platform data clock arrays: c06ada10
[  203.339822] isp_subdev_init_clks: Using platform data clock configs
[  203.339829] Platform data clock[0]: name=csi, rate=65535
[  203.339839] Clock csi enabled successfully
[  203.362859] CPM clock gates configured
[  203.362869] isp_subdev_init_clks: Successfully initialized 1 clocks
[  203.362876] *** Initializing VIC clocks (2 clocks) ***
[  203.362882] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  203.362889] isp_subdev_init_clks: Using platform data clock arrays: c06adb20
[  203.362895] isp_subdev_init_clks: Using platform data clock configs
[  203.362903] Platform data clock[0]: name=cgu_isp, rate=100000000
[  203.362914] Clock cgu_isp: set rate 100000000 Hz, result=0
[  203.362921] Clock cgu_isp enabled successfully
[  203.362928] Platform data clock[1]: name=isp, rate=65535
[  203.362935] Clock isp enabled successfully
[  203.393417] CPM clock gates configured
[  203.393556] isp_subdev_init_clks: Successfully initialized 2 clocks
[  203.393979] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  203.393998] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  203.394005] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  203.394011] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  203.394017] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  203.394023] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  203.394031] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  203.394037] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  203.394043] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  203.394049] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  203.394054] tisp_event_init: Initializing ISP event system
[  203.394062] tisp_event_init: SAFE event system initialized with 20 nodes
[  203.394068] tisp_event_set_cb: Setting callback for event 4
[  203.394075] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  203.394081] tisp_event_set_cb: Setting callback for event 5
[  203.394087] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  203.394093] tisp_event_set_cb: Setting callback for event 7
[  203.394099] tisp_event_set_cb: Event 7 callback set to c067c758
[  203.394105] tisp_event_set_cb: Setting callback for event 9
[  203.394111] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  203.394117] tisp_event_set_cb: Setting callback for event 8
[  203.394124] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  203.394131] *** system_irq_func_set: Registered handler c0674ef4 at index 13 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  203.615438] tiziano_sdns_init: Using linear SDNS parameters
[  203.615444] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  203.615450] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  203.615456] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  203.615490] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  203.615496] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  203.615502] tiziano_sdns_init: SDNS processing initialized successfully
[  203.615508] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  203.615514] tiziano_mdns_init: Using linear MDNS parameters
[  203.615524] tiziano_mdns_init: MDNS processing initialized successfully
[  203.615530] tiziano_clm_init: Initializing CLM processing
[  203.615535] tiziano_dpc_init: Initializing DPC processing
[  203.615540] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  203.615546] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  203.615554] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  203.615559] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  203.615574] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  203.615580] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  203.615586] tiziano_hldc_init: Initializing HLDC processing
[  203.615593] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  203.615600] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  203.615606] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  203.615614] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  203.615620] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  203.615628] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  203.615634] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  203.615641] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  203.615648] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  203.615655] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  203.615662] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  203.615669] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  203.615676] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  203.615682] tiziano_adr_params_refresh: Refreshing ADR parameters
[  203.615688] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  203.615693] tiziano_adr_params_init: Initializing ADR parameter arrays
[  203.615700] tisp_adr_set_params: Writing ADR parameters to registers
[  203.615732] tisp_adr_set_params: ADR parameters written to hardware
[  203.615738] tisp_event_set_cb: Setting callback for event 18
[  203.615745] tisp_event_set_cb: Event 18 callback set to c067db94
[  203.615751] tisp_event_set_cb: Setting callback for event 2
[  203.615757] tisp_event_set_cb: Event 2 callback set to c067c698
[  203.615763] tiziano_adr_init: ADR processing initialized successfully
[  203.615769] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  203.615774] tiziano_bcsh_init: Initializing BCSH processing
[  203.615780] tiziano_ydns_init: Initializing YDNS processing
[  203.615785] tiziano_rdns_init: Initializing RDNS processing
[  203.615790] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  203.615796] tisp_event_init: Initializing ISP event system
[  203.615803] tisp_event_init: SAFE event system initialized with 20 nodes
[  203.615809] tisp_event_set_cb: Setting callback for event 4
[  203.615816] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  203.615821] tisp_event_set_cb: Setting callback for event 5
[  203.615828] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  203.615833] tisp_event_set_cb: Setting callback for event 7
[  203.615840] tisp_event_set_cb: Event 7 callback set to c067c758
[  203.615846] tisp_event_set_cb: Setting callback for event 9
[  203.615852] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  203.615858] tisp_event_set_cb: Setting callback for event 8
[  203.615864] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  203.615870] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  203.615876] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  203.615882] tisp_param_operate_init: Initializing parameter operations
[  203.615890] tisp_netlink_init: Initializing netlink communication
[  203.615895] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  203.615927] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  203.615939] tisp_netlink_init: Netlink socket created successfully
[  203.615945] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  203.615951] tisp_code_create_tuning_node: Device already created, skipping
[  203.615957] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  203.615963] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  203.615970] *** ispcore_core_ops_init: Second tisp_init completed ***
[  203.615975] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  203.615984] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  203.615992] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  203.615998] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  203.616003] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  203.616009] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  203.616014] ispcore_core_ops_init: Complete, result=0<6>[  203.616022] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  203.616029] *** vic_core_ops_init: ENTRY - sd=85f38000, enable=1 ***
[  203.616036] *** vic_core_ops_init: vic_dev=85f38000, current state check ***
[  203.616042] *** vic_core_ops_init: current_state=3, enable=1 ***
[  203.616048] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  203.616056] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[  203.616062] *** VIC device final state set to 2 (fully activated) ***
[  203.616068] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  203.616074] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  203.616080] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  203.616087] *** vic_core_ops_init: ENTRY - sd=85f38000, enable=1 ***
[  203.616093] *** vic_core_ops_init: vic_dev=85f38000, current state check ***
[  203.616099] *** vic_core_ops_init: current_state=2, enable=1 ***
[  203.616105] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  203.616111] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  203.616116] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  203.616123] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  203.616129] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  203.616136] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  203.616142] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  203.616148] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  203.616154] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  203.616160] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  203.616166] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  203.616172] tx_vic_enable_irq: Calling VIC interrupt callback
[  203.616178] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  203.616185] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  203.616192] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  203.616201] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  203.616207] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  203.616215] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  203.616222] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  203.616228] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  203.616234] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  203.616240] *** tx_vic_enable_irq: completed successfully ***
[  203.616246] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  203.616252] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  203.616258] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  203.616266] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  203.616274] *** ispcore_core_ops_init: ENTRY - sd=85f38400, on=1 ***
[  203.616280] *** ispcore_core_ops_init: sd->dev_priv=85f38400, sd->host_priv=85f38400 ***
[  203.616288] *** ispcore_core_ops_init: sd->pdev=c06ad5f0, sd->ops=c06adcf8 ***
[  203.616294] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  203.616298] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  203.616307] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  203.616316] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  203.616322] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  203.616328] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  203.616334] *** ispcore_core_ops_init: s0 (core_dev) = 85f38400 from sd->host_priv ***
[  203.616342] ispcore_core_ops_init: core_dev=85f38400, vic_dev=85f38000, vic_state=3
[  203.616346] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  203.616355] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  203.616363] *** VIC STATE 4: Initializing clocks for streaming ***
[  203.616370] *** Initializing CSI clocks (1 clocks) ***
[  203.616376] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[  203.616382] isp_subdev_init_clks: Using platform data clock arrays: c06ada10
[  203.616388] isp_subdev_init_clks: Using platform data clock configs
[  203.616396] Platform data clock[0]: name=csi, rate=65535
[  203.616405] Clock csi enabled successfully
[  203.642870] CPM clock gates configured
[  203.642884] isp_subdev_init_clks: Successfully initialized 1 clocks
[  203.642890] *** Initializing VIC clocks (2 clocks) ***
[  203.642897] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  203.642904] isp_subdev_init_clks: Using platform data clock arrays: c06adb20
[  203.642912] isp_subdev_init_clks: Using platform data clock configs
[  203.642920] Platform data clock[0]: name=cgu_isp, rate=100000000
[  203.642930] Clock cgu_isp: set rate 100000000 Hz, result=0
[  203.642936] Clock cgu_isp enabled successfully
[  203.642943] Platform data clock[1]: name=isp, rate=65535
[  203.642950] Clock isp enabled successfully
[  203.672854] CPM clock gates configured
[  203.672862] isp_subdev_init_clks: Successfully initialized 2 clocks
[  203.672868] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  203.672878] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  203.672884] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  203.672890] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  203.672896] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  203.672902] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  203.672909] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  203.672916] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  203.672922] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  203.672927] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  203.672932] tisp_event_init: Initializing ISP event system
[  203.672940] tisp_event_init: SAFE event system initialized with 20 nodes
[  203.672946] tisp_event_set_cb: Setting callback for event 4
[  203.672953] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  203.672959] tisp_event_set_cb: Setting callback for event 5
[  203.672965] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  203.672971] tisp_event_set_cb: Setting callback for event 7
[  203.672978] tisp_event_set_cb: Event 7 callback set to c067c758
[  203.672983] tisp_event_set_cb: Setting callback for event 9
[  203.672990] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  203.672996] tisp_event_set_cb: Setting callback for event 8
[  203.673002] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  203.673009] *** system_irq_func_set: Registered handler c0674ef4 at index 13 ***
[  203.680688] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  203.680698] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  203.680705] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680712] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680719] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680726] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  203.680733] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680740] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680747] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  203.680754] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  203.680761] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  203.680768] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  203.680775] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  203.680782] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  203.680789] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  203.680796] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  203.680802] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  203.680808] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  203.680815] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  203.680822] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  203.680829] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  203.680836] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  203.680842] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  203.680847] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  203.680854] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  203.680861] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  203.680868] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  203.680875] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  203.680882] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  203.680888] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  203.680896] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  203.680902] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  203.680908] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  203.680915] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  203.680922] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  203.680929] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  203.680936] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  203.680943] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  203.680950] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  203.680956] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  203.680963] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  203.680970] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  203.680976] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  203.680982] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  203.680990] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  203.680998] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  203.681004] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  203.681011] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  203.681016] *** tisp_init: ISP control register set to enable processing pipeline ***
[  203.681023] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  203.681030] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  203.681036] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  203.681042] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  203.681048] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  203.681055] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  203.681064] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[  203.688510] *** isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[  203.688516] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  203.696232] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85f34000 ***
[  203.703684] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  203.711403] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  203.718946] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  203.725136] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  203.733212] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067d89c ***
[  203.741463] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  203.750707] ae0_interrupt_static: Processing AE0 static interrupt
[  203.750714] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  203.750720] ae0_interrupt_static: AE0 static interrupt processed
[  203.750726] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  203.758887] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  203.766830] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  203.766843] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  203.766850] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  203.766856] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  203.766862] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  203.766870] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  203.766876] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  203.766883] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  203.766890] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  203.766897] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  203.767004] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  203.767015] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  203.767022] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  203.767028] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  203.767035] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  203.767042] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  203.767049] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  203.767056] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  203.767065] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  203.767072] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  203.767079] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  203.767086] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  203.767093] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  203.767100] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  203.767105] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  203.767111] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  203.767116] *** This should eliminate green frames by enabling proper color processing ***
[  203.767123] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  203.767130] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  203.767137] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  203.767144] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  203.767150] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  203.767157] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  203.767164] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  203.767170] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  203.767177] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  203.767183] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  203.767188] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  203.767194] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  203.767200] *** tisp_init: Standard tuning parameters loaded successfully ***
[  203.767205] *** tisp_init: Custom tuning parameters loaded successfully ***
[  203.767211] tisp_set_csc_version: Setting CSC version 0
[  203.767218] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  203.767224] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  203.767230] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  203.767237] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  203.767244] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  203.767250] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  203.767255] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  203.767262] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  203.767268] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  203.767274] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  203.767280] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  203.767287] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  203.767292] *** tisp_init: ISP processing pipeline fully enabled ***
[  203.767299] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  203.767306] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  203.767312] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  203.767319] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  203.767326] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  203.767331] tisp_init: ISP memory buffers configured
[  203.767336] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  203.767344] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  203.767352] tiziano_ae_params_refresh: Refreshing AE parameters
[  203.767364] tiziano_ae_params_refresh: AE parameters refreshed
[  203.767370] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  203.767376] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  203.767382] tiziano_ae_para_addr: Setting up AE parameter addresses
[  203.767387] tiziano_ae_para_addr: AE parameter addresses configured
[  203.767394] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  203.767400] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  203.767408] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  203.767414] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  203.767422] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  203.767428] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  203.767436] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  203.767442] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aed0814 (Binary Ninja EXACT) ***
[  203.767450] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  203.767456] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  203.767463] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  203.767470] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  203.767476] tiziano_ae_set_hardware_param: Parameters written to AE0
[  203.767482] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  203.767489] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  203.767496] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  203.767502] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  203.767509] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  203.767516] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  203.767523] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  203.767530] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  203.767536] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  203.767543] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  203.767550] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  203.767556] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  203.767562] tiziano_ae_set_hardware_param: Parameters written to AE1
[  203.767568] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  203.767576] *** system_irq_func_set: Registered handler c067d89c at index 10 ***
[  203.775242] *** system_irq_func_set: Registered handler c067d990 at index 27 ***
[  203.782935] *** system_irq_func_set: Registered handler c067d89c at index 26 ***
[  203.790592] *** system_irq_func_set: Registered handler c067da78 at index 29 ***
[  203.798251] *** system_irq_func_set: Registered handler c067da04 at index 28 ***
[  203.805889] *** system_irq_func_set: Registered handler c067daec at index 30 ***
[  203.813554] *** system_irq_func_set: Registered handler c067db40 at index 20 ***
[  203.821182] *** system_irq_func_set: Registered handler c067db94 at index 18 ***
[  203.828908] *** system_irq_func_set: Registered handler c067dbe8 at index 31 ***
[  203.838072] *** system_irq_func_set: Registered handler c067dc3c at index 11 ***
[  203.845874] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  203.845996] tiziano_deflicker_expt: Generated 119 LUT entries
[  203.846379] tisp_event_set_cb: Setting callback for event 1
[  203.846394] tisp_event_set_cb: Event 1 callback set to c067d49c
[  203.846400] tisp_event_set_cb: Setting callback for event 6
[  203.846407] tisp_event_set_cb: Event 6 callback set to c067c9fc
[  203.846413] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  203.846419] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  203.846426] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  203.846434] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  203.846441] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  203.846447] tiziano_awb_init: AWB hardware blocks enabled
[  203.846452] tiziano_gamma_init: Initializing Gamma processing
[  203.846458] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  203.846518] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  203.846524] tiziano_gib_init: Initializing GIB processing
[  203.846529] tiziano_lsc_init: Initializing LSC processing
[  203.846534] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  203.846541] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  203.846548] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  203.846555] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  203.846560] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  203.846628] tiziano_ccm_init: Initializing Color Correction Matrix
[  203.846634] tiziano_ccm_init: Using linear CCM parameters
[  203.846640] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  203.846647] jz_isp_ccm: EV=64, CT=9984
[  203.846654] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  203.846659] cm_control: saturation=128
[  203.846665] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  203.846672] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  203.846677] tiziano_ccm_init: CCM initialized successfully
[  203.846682] tiziano_dmsc_init: Initializing DMSC processing
[  203.846688] tiziano_sharpen_init: Initializing Sharpening
[  203.846693] tiziano_sharpen_init: Using linear sharpening parameters
[  203.846699] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  203.846706] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  203.846712] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  203.846739] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  203.846746] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  203.846752] tiziano_sharpen_init: Sharpening initialized successfully
[  203.846757] tiziano_sdns_init: Initializing SDNS processing
[  203.846766] tiziano_sdns_init: Using linear SDNS parameters
[  203.846772] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  203.846778] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  203.846784] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  203.846818] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  203.846825] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  203.846830] tiziano_sdns_init: SDNS processing initialized successfully
[  203.846837] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  203.846842] tiziano_mdns_init: Using linear MDNS parameters
[  203.846853] tiziano_mdns_init: MDNS processing initialized successfully
[  203.846858] tiziano_clm_init: Initializing CLM processing
[  203.846864] tiziano_dpc_init: Initializing DPC processing
[  203.846869] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  203.846876] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  203.846882] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  203.846888] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  203.846904] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  203.846910] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  203.846916] tiziano_hldc_init: Initializing HLDC processing
[  203.846922] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  203.846929] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  203.846936] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  203.846943] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  203.846950] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  203.846957] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  203.846964] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  203.846971] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  203.846978] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  203.846985] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  203.846992] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  203.846999] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  203.847006] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  203.847012] tiziano_adr_params_refresh: Refreshing ADR parameters
[  203.847018] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  203.847024] tiziano_adr_params_init: Initializing ADR parameter arrays
[  203.847030] tisp_adr_set_params: Writing ADR parameters to registers
[  203.847063] tisp_adr_set_params: ADR parameters written to hardware
[  203.847069] tisp_event_set_cb: Setting callback for event 18
[  203.847076] tisp_event_set_cb: Event 18 callback set to c067db94
[  203.847082] tisp_event_set_cb: Setting callback for event 2
[  203.847088] tisp_event_set_cb: Event 2 callback set to c067c698
[  203.847094] tiziano_adr_init: ADR processing initialized successfully
[  203.847100] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  203.847106] tiziano_bcsh_init: Initializing BCSH processing
[  203.847111] tiziano_ydns_init: Initializing YDNS processing
[  203.847116] tiziano_rdns_init: Initializing RDNS processing
[  203.847122] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  203.847136] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x530000 (Binary Ninja EXACT) ***
[  203.847144] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x531000 (Binary Ninja EXACT) ***
[  203.847151] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x532000 (Binary Ninja EXACT) ***
[  203.847158] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x533000 (Binary Ninja EXACT) ***
[  203.847165] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x534000 (Binary Ninja EXACT) ***
[  203.847172] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x534800 (Binary Ninja EXACT) ***
[  203.847179] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x535000 (Binary Ninja EXACT) ***
[  203.847186] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x535800 (Binary Ninja EXACT) ***
[  203.847192] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  203.847199] *** tisp_init: AE0 buffer allocated at 0x00530000 ***
[  203.847206] *** CRITICAL FIX: data_b2f3c initialized to 0x80530000 (prevents stack corruption) ***
[  203.847214] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x538000 (Binary Ninja EXACT) ***
[  203.847221] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x539000 (Binary Ninja EXACT) ***
[  203.847228] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x53a000 (Binary Ninja EXACT) ***
[  203.847235] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x53b000 (Binary Ninja EXACT) ***
[  203.847242] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x53c000 (Binary Ninja EXACT) ***
[  203.847249] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x53c800 (Binary Ninja EXACT) ***
[  203.847256] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x53d000 (Binary Ninja EXACT) ***
[  203.847263] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x53d800 (Binary Ninja EXACT) ***
[  203.847270] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  203.847276] *** tisp_init: AE1 buffer allocated at 0x00538000 ***
[  203.847281] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  203.847288] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  203.847294] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  203.847300] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  203.847307] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  203.847312] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  203.847320] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  203.847330] tiziano_ae_params_refresh: Refreshing AE parameters
[  203.847342] tiziano_ae_params_refresh: AE parameters refreshed
[  203.847348] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  203.847354] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  203.847360] tiziano_ae_para_addr: Setting up AE parameter addresses
[  203.847365] tiziano_ae_para_addr: AE parameter addresses configured
[  203.847372] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  203.847379] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  203.847386] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  203.847393] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  203.847400] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  203.847407] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  203.847414] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  203.847421] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aed0814 (Binary Ninja EXACT) ***
[  203.847428] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  203.847435] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  203.847442] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  203.847448] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  203.847454] tiziano_ae_set_hardware_param: Parameters written to AE0
[  203.847461] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  203.847468] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  203.847474] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  203.847481] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  203.847488] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  203.847494] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  203.847501] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  203.847508] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  203.847514] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  203.847521] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  203.847528] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  203.847534] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  203.847540] tiziano_ae_set_hardware_param: Parameters written to AE1
[  203.847546] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  203.847554] *** system_irq_func_set: Registered handler c067d89c at index 10 ***
[  203.855234] *** system_irq_func_set: Registered handler c067d990 at index 27 ***
[  203.862960] *** system_irq_func_set: Registered handler c067d89c at index 26 ***
[  203.870599] *** system_irq_func_set: Registered handler c067da78 at index 29 ***
[  203.878254] *** system_irq_func_set: Registered handler c067da04 at index 28 ***
[  203.885904] *** system_irq_func_set: Registered handler c067daec at index 30 ***
[  203.893644] *** system_irq_func_set: Registered handler c067db40 at index 20 ***
[  203.901406] *** system_irq_func_set: Registered handler c067db94 at index 18 ***
[  203.909638] *** system_irq_func_set: Registered handler c067dbe8 at index 31 ***
[  203.917298] *** system_irq_func_set: Registered handler c067dc3c at index 11 ***
[  203.924982] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  203.925000] tiziano_deflicker_expt: Generated 119 LUT entries
[  203.925007] tisp_event_set_cb: Setting callback for event 1
[  203.925014] tisp_event_set_cb: Event 1 callback set to c067d49c
[  203.925020] tisp_event_set_cb: Setting callback for event 6
[  203.925026] tisp_event_set_cb: Event 6 callback set to c067c9fc
[  203.925032] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  203.925038] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  203.925046] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  203.925053] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  203.925060] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  203.925066] tiziano_awb_init: AWB hardware blocks enabled
[  203.925071] tiziano_gamma_init: Initializing Gamma processing
[  203.925076] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  203.925136] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  203.925142] tiziano_gib_init: Initializing GIB processing
[  203.925147] tiziano_lsc_init: Initializing LSC processing
[  203.925152] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  203.925159] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  203.925166] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  203.925173] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  203.925178] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  203.925238] tiziano_ccm_init: Initializing Color Correction Matrix
[  203.925244] tiziano_ccm_init: Using linear CCM parameters
[  203.925249] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  203.925256] jz_isp_ccm: EV=64, CT=9984
[  203.925262] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  203.925268] cm_control: saturation=128
[  203.925274] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  203.925280] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  203.925286] tiziano_ccm_init: CCM initialized successfully
[  203.925291] tiziano_dmsc_init: Initializing DMSC processing
[  203.925296] tiziano_sharpen_init: Initializing Sharpening
[  203.925302] tiziano_sharpen_init: Using linear sharpening parameters
[  203.925308] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  203.925314] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  203.925320] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  203.925347] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  203.925354] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  203.925360] tiziano_sharpen_init: Sharpening initialized successfully
[  203.925365] tiziano_sdns_init: Initializing SDNS processing
[  203.925373] tiziano_sdns_init: Using linear SDNS parameters
[  203.925379] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  203.925386] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  203.925392] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  203.925424] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  203.925431] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  203.925436] tiziano_sdns_init: SDNS processing initialized successfully
[  203.925443] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  203.925448] tiziano_mdns_init: Using linear MDNS parameters
[  203.925459] tiziano_mdns_init: MDNS processing initialized successfully
[  203.925464] tiziano_clm_init: Initializing CLM processing
[  203.925470] tiziano_dpc_init: Initializing DPC processing
[  203.925475] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  203.925481] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  203.925488] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  203.925494] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  203.925508] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  203.925515] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  203.925521] tiziano_hldc_init: Initializing HLDC processing
[  203.925528] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  203.925534] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  203.925541] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  203.925548] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  203.925555] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  203.925562] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  203.925569] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  203.925576] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  203.925583] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  203.925590] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  203.925596] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  203.925604] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  203.925610] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  203.925616] tiziano_adr_params_refresh: Refreshing ADR parameters
[  203.925622] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  203.925628] tiziano_adr_params_init: Initializing ADR parameter arrays
[  203.925634] tisp_adr_set_params: Writing ADR parameters to registers
[  203.925667] tisp_adr_set_params: ADR parameters written to hardware
[  203.925673] tisp_event_set_cb: Setting callback for event 18
[  203.925680] tisp_event_set_cb: Event 18 callback set to c067db94
[  203.925685] tisp_event_set_cb: Setting callback for event 2
[  203.925692] tisp_event_set_cb: Event 2 callback set to c067c698
[  203.925697] tiziano_adr_init: ADR processing initialized successfully
[  203.925704] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  203.925709] tiziano_bcsh_init: Initializing BCSH processing
[  203.925714] tiziano_ydns_init: Initializing YDNS processing
[  203.925720] tiziano_rdns_init: Initializing RDNS processing
[  203.925724] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  203.925730] tisp_event_init: Initializing ISP event system
[  203.925737] tisp_event_init: SAFE event system initialized with 20 nodes
[  203.925743] tisp_event_set_cb: Setting callback for event 4
[  203.925750] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  203.925756] tisp_event_set_cb: Setting callback for event 5
[  203.925762] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  203.925768] tisp_event_set_cb: Setting callback for event 7
[  203.925774] tisp_event_set_cb: Event 7 callback set to c067c758
[  203.925780] tisp_event_set_cb: Setting callback for event 9
[  203.925786] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  203.925792] tisp_event_set_cb: Setting callback for event 8
[  203.925798] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  203.925804] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  203.925810] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  203.925816] tisp_param_operate_init: Initializing parameter operations
[  203.925824] tisp_netlink_init: Initializing netlink communication
[  203.925829] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  203.925862] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  203.925877] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  203.925889] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  203.925896] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  203.925902] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  203.925907] tisp_code_create_tuning_node: Device already created, skipping
[  203.925914] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  203.925920] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  203.925926] *** ispcore_core_ops_init: Second tisp_init completed ***
[  203.925931] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  203.925940] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  203.925948] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  203.925954] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  203.925959] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  203.925966] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  203.925970] ispcore_core_ops_init: Complete, result=0<6>[  203.925976] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  203.925982] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[  203.925990] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[  203.925997] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  203.926005] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  203.926011] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  203.926020] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[  203.926026] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  203.926035] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  203.926042] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  203.926049] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  203.926055] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[  204.002875] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  204.002888] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  204.002897] *** vic_core_ops_init: ENTRY - sd=85f38000, enable=1 ***
[  204.002904] *** vic_core_ops_init: vic_dev=85f38000, current state check ***
[  204.002910] *** vic_core_ops_init: current_state=3, enable=1 ***
[  204.002916] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  204.002922] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  204.002930] *** SENSOR_INIT: gc2053 enable=1 ***
[  204.002937] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  204.002943] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  204.002948] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  204.002954] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  204.002962] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  204.002968] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  204.002974] csi_video_s_stream: sd=8521b800, enable=1
[  204.002980] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  204.002986] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  204.002993] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  204.003000] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=1 ***
[  204.003006] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  204.003012] *** vic_core_s_stream: STREAM ON ***
[  204.003018] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  204.003024] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  204.003030] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  204.003036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  204.003044] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  204.003050] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  204.003057] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[  204.003064] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  204.003070] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  204.003076] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  204.003082] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  204.003087] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  204.003094] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  204.032865] MIPI interface configuration
[  204.032874] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  204.032880] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  204.032886] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[  204.032892] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  204.032899] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  204.032906] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  204.032912] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  204.045085] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  204.045095] *** Continuing anyway to prevent infinite hang ***
[  204.045102] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  204.045107] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  204.045113] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  204.045119] tx_isp_vic_start: Linear mode enabled
[  204.045124] *** VIC start completed - vic_start_ok = 1 ***
[  204.045132] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  204.045137] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  204.045143] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  204.045150] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  204.045157] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.045165] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.045172] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  204.045178] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  204.045184] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  204.045191] ispvic_frame_channel_s_stream: arg1=85f38000, arg2=1
[  204.045197] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f38000
[  204.045204] ispvic_frame_channel_s_stream[2524]: streamon
[  204.045210] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  204.045216] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  204.045222] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  204.045228] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  204.045234] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  204.045242] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  204.045247] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  204.045254] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  204.045260] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  204.045266] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  204.045272] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  204.045278] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  204.045285] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  204.045292] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  204.045300] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  204.045308] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  204.045316] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  204.045324] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  204.045330] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  204.045336] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  204.045342] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  204.045348] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  204.045364] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  204.045372] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  204.045377] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  204.045383] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.045390] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.045395] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  204.045408] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  204.045416] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  204.045482] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  204.045494] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  204.045500] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  204.045509] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  204.045516] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  204.045521] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  204.045530] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  204.045538] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  204.046600] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  204.046608] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  204.046614] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  204.046722] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.046732] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.054186] *** isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.054192] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.061914] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.069996] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[  204.077536] *** VIC IRQ: Got vic_dev=85f38000 ***
[  204.082386] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f38000 ***
[  204.089302] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  204.095318] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  204.100257] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  204.107353] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  204.116146] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  204.122698] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  204.131491] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  204.137953] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 ***
[  204.144680] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  204.151052] *** VIC IRQ: Register writes completed ***
[  204.156352] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  204.163348] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  204.169987] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  204.176440] *** VIC ERROR: control limit error (bit 21) ***
[  204.182183] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  204.191434] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  204.192593] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.192606] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  204.192612] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  204.192618] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  204.192624] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  204.192629] tx_vic_enable_irq: Calling VIC interrupt callback
[  204.192637] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  204.192643] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  204.192649] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  204.192658] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  204.192665] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  204.192673] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  204.192679] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  204.192685] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  204.192691] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  204.192697] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  204.192606] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  204.192612] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  204.192618] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  204.192624] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  204.192629] tx_vic_enable_irq: Calling VIC interrupt callback
[  204.192637] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  204.192643] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  204.192649] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  204.192658] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  204.192665] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  204.192673] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  204.192679] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  204.192685] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  204.192691] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  204.192697] *** tx_vic_enable_irq: completed successfully ***
[  204.451932] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  204.451945] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  204.451951] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  204.451957] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  204.451965] ispcore_slake_module: VIC device=85f38000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[  204.451974] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  204.451984] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  204.451990] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  204.451995] ispcore_slake_module: Using sensor attributes from connected sensor
[  204.452002] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=85f34000, sensor_attr=c06d80cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[  204.452011] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[  204.452021] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  204.452027] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  204.452033] *** tisp_init: Invalid sensor dimensions 56364x49254, using defaults 1920x1080 ***
[  204.452041] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[  204.452047] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[  204.452053] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  204.452058] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  204.452064] tisp_event_init: Initializing ISP event system
[  204.452071] tisp_event_init: SAFE event system initialized with 20 nodes
[  204.452077] tisp_event_set_cb: Setting callback for event 4
[  204.452084] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  204.452090] tisp_event_set_cb: Setting callback for event 5
[  204.452096] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  204.452102] tisp_event_set_cb: Setting callback for event 7
[  204.452108] tisp_event_set_cb: Event 7 callback set to c067c758
[  204.452114] tisp_event_set_cb: Setting callback for event 9
[  204.452121] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  204.452126] tisp_event_set_cb: Setting callback for event 8
[  204.452133] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  204.452139] *** system_irq_func_set: Registered handler c0674ef4 at index 13 ***
[  204.459829] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  204.459838] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  204.459845] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  204.459853] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  204.459859] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  204.459867] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  204.459874] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  204.459881] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  204.459889] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  204.459897] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  204.459903] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  204.459911] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  204.459917] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  204.459925] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  204.459931] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  204.459938] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  204.459945] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  204.459951] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  204.459957] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  204.459964] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  204.459971] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  204.459978] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  204.459983] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  204.459989] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  204.459996] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  204.460003] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  204.460010] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  204.460017] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  204.460023] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  204.460030] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  204.460037] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  204.460044] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  204.460050] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  204.460057] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  204.460064] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  204.460071] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  204.460077] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  204.460084] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  204.460091] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  204.460097] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  204.460104] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  204.460111] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  204.460117] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  204.460123] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  204.460131] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  204.460139] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  204.460145] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  204.460152] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  204.460157] *** tisp_init: ISP control register set to enable processing pipeline ***
[  204.460164] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  204.460171] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  204.460177] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  204.460183] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  204.460189] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  204.460196] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  204.460205] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[  204.467662] *** isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[  204.467668] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.475385] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85f34000 ***
[  204.482841] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  204.490562] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  204.498105] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  204.504307] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  204.512383] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067d89c ***
[  204.520635] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  204.529879] ae0_interrupt_static: Processing AE0 static interrupt
[  204.529886] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  204.529892] ae0_interrupt_static: AE0 static interrupt processed
[  204.529898] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  204.538068] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  204.545938] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  204.545947] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  204.545953] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  204.545959] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  204.545965] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  204.545973] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  204.545979] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  204.545986] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  204.545993] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  204.545999] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  204.546005] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  204.546012] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  204.546019] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  204.546025] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  204.546032] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  204.546039] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  204.546045] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  204.546052] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  204.546061] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  204.546068] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  204.546075] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  204.546082] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  204.546089] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  204.546095] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  204.546101] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  204.546107] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  204.546112] *** This should eliminate green frames by enabling proper color processing ***
[  204.546119] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  204.546125] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  204.546132] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  204.546139] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  204.546145] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  204.546152] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  204.546159] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  204.546165] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  204.546172] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  204.546178] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  204.546183] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  204.546189] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  204.546195] *** tisp_init: Standard tuning parameters loaded successfully ***
[  204.546200] *** tisp_init: Custom tuning parameters loaded successfully ***
[  204.546206] tisp_set_csc_version: Setting CSC version 0
[  204.546213] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  204.546219] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  204.546225] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  204.546232] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  204.546239] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  204.546245] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  204.546250] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  204.546257] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  204.546263] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  204.546269] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  204.546275] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  204.546282] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  204.546287] *** tisp_init: ISP processing pipeline fully enabled ***
[  204.546294] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  204.546301] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  204.546306] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  204.546313] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  204.546320] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  204.546325] tisp_init: ISP memory buffers configured
[  204.546330] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  204.546338] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  204.546347] tiziano_ae_params_refresh: Refreshing AE parameters
[  204.546358] tiziano_ae_params_refresh: AE parameters refreshed
[  204.546364] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  204.546370] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  204.546375] tiziano_ae_para_addr: Setting up AE parameter addresses
[  204.546381] tiziano_ae_para_addr: AE parameter addresses configured
[  204.546387] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  204.546394] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  204.546401] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  204.546408] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  204.546415] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  204.546422] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  204.546429] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  204.546436] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aed0814 (Binary Ninja EXACT) ***
[  204.546443] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  204.546450] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  204.546457] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  204.546463] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  204.546469] tiziano_ae_set_hardware_param: Parameters written to AE0
[  204.546476] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  204.546482] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  204.546489] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  204.546495] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  204.546502] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  204.546509] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  204.546515] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  204.546522] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  204.546529] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  204.546535] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  204.546542] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  204.546549] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  204.546555] tiziano_ae_set_hardware_param: Parameters written to AE1
[  204.546560] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  204.546568] *** system_irq_func_set: Registered handler c067d89c at index 10 ***
[  204.554293] *** system_irq_func_set: Registered handler c067d990 at index 27 ***
[  204.562083] *** system_irq_func_set: Registered handler c067d89c at index 26 ***
[  204.569768] *** system_irq_func_set: Registered handler c067da78 at index 29 ***
[  204.577440] *** system_irq_func_set: Registered handler c067da04 at index 28 ***
[  204.585079] *** system_irq_func_set: Registered handler c067daec at index 30 ***
[  204.592735] *** system_irq_func_set: Registered handler c067db40 at index 20 ***
[  204.600371] *** system_irq_func_set: Registered handler c067db94 at index 18 ***
[  204.608026] *** system_irq_func_set: Registered handler c067dbe8 at index 31 ***
[  204.615677] *** system_irq_func_set: Registered handler c067dc3c at index 11 ***
[  204.623338] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  204.623355] tiziano_deflicker_expt: Generated 119 LUT entries
[  204.623362] tisp_event_set_cb: Setting callback for event 1
[  204.623369] tisp_event_set_cb: Event 1 callback set to c067d49c
[  204.623374] tisp_event_set_cb: Setting callback for event 6
[  204.623381] tisp_event_set_cb: Event 6 callback set to c067c9fc
[  204.623387] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  204.623393] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  204.623400] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  204.623407] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  204.623414] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  204.623419] tiziano_awb_init: AWB hardware blocks enabled
[  204.623425] tiziano_gamma_init: Initializing Gamma processing
[  204.623431] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  204.623490] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  204.623496] tiziano_gib_init: Initializing GIB processing
[  204.623501] tiziano_lsc_init: Initializing LSC processing
[  204.623507] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  204.623513] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  204.623520] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  204.623527] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  204.623533] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  204.623593] tiziano_ccm_init: Initializing Color Correction Matrix
[  204.623598] tiziano_ccm_init: Using linear CCM parameters
[  204.623604] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  204.623611] jz_isp_ccm: EV=64, CT=9984
[  204.623617] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  204.623623] cm_control: saturation=128
[  204.623628] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  204.623635] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  204.623641] tiziano_ccm_init: CCM initialized successfully
[  204.623646] tiziano_dmsc_init: Initializing DMSC processing
[  204.623651] tiziano_sharpen_init: Initializing Sharpening
[  204.623656] tiziano_sharpen_init: Using linear sharpening parameters
[  204.623662] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  204.623669] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  204.623675] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  204.623702] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  204.623709] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  204.623714] tiziano_sharpen_init: Sharpening initialized successfully
[  204.623720] tiziano_sdns_init: Initializing SDNS processing
[  204.623727] tiziano_sdns_init: Using linear SDNS parameters
[  204.623733] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  204.623740] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  204.623746] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  204.623779] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  204.623785] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  204.623791] tiziano_sdns_init: SDNS processing initialized successfully
[  204.623797] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  204.623803] tiziano_mdns_init: Using linear MDNS parameters
[  204.623813] tiziano_mdns_init: MDNS processing initialized successfully
[  204.623819] tiziano_clm_init: Initializing CLM processing
[  204.623824] tiziano_dpc_init: Initializing DPC processing
[  204.623829] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  204.623835] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  204.623843] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  204.623849] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  204.623863] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  204.623870] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  204.623875] tiziano_hldc_init: Initializing HLDC processing
[  204.623882] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  204.623889] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  204.623895] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  204.623903] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  204.623909] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  204.623917] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  204.623923] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  204.623930] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  204.623937] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  204.623944] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  204.623951] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  204.623958] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  204.623965] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  204.623971] tiziano_adr_params_refresh: Refreshing ADR parameters
[  204.623977] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  204.623982] tiziano_adr_params_init: Initializing ADR parameter arrays
[  204.623989] tisp_adr_set_params: Writing ADR parameters to registers
[  204.624021] tisp_adr_set_params: ADR parameters written to hardware
[  204.624027] tisp_event_set_cb: Setting callback for event 18
[  204.624033] tisp_event_set_cb: Event 18 callback set to c067db94
[  204.624039] tisp_event_set_cb: Setting callback for event 2
[  204.624045] tisp_event_set_cb: Event 2 callback set to c067c698
[  204.624051] tiziano_adr_init: ADR processing initialized successfully
[  204.624057] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  204.624063] tiziano_bcsh_init: Initializing BCSH processing
[  204.624068] tiziano_ydns_init: Initializing YDNS processing
[  204.624073] tiziano_rdns_init: Initializing RDNS processing
[  204.624079] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  204.624093] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x520000 (Binary Ninja EXACT) ***
[  204.624100] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x521000 (Binary Ninja EXACT) ***
[  204.624107] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x522000 (Binary Ninja EXACT) ***
[  204.624114] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x523000 (Binary Ninja EXACT) ***
[  204.624121] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x524000 (Binary Ninja EXACT) ***
[  204.624128] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x524800 (Binary Ninja EXACT) ***
[  204.624135] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x525000 (Binary Ninja EXACT) ***
[  204.624142] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x525800 (Binary Ninja EXACT) ***
[  204.624149] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  204.624155] *** tisp_init: AE0 buffer allocated at 0x00520000 ***
[  204.624161] *** CRITICAL FIX: data_b2f3c initialized to 0x80520000 (prevents stack corruption) ***
[  204.624170] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x488000 (Binary Ninja EXACT) ***
[  204.624177] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x489000 (Binary Ninja EXACT) ***
[  204.624184] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x48a000 (Binary Ninja EXACT) ***
[  204.624191] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x48b000 (Binary Ninja EXACT) ***
[  204.624197] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x48c000 (Binary Ninja EXACT) ***
[  204.624205] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x48c800 (Binary Ninja EXACT) ***
[  204.624211] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x48d000 (Binary Ninja EXACT) ***
[  204.624219] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x48d800 (Binary Ninja EXACT) ***
[  204.624225] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  204.624231] *** tisp_init: AE1 buffer allocated at 0x00488000 ***
[  204.624237] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  204.624243] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  204.624249] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  204.624255] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  204.624261] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  204.624268] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  204.624277] tiziano_ae_params_refresh: Refreshing AE parameters
[  204.624287] tiziano_ae_params_refresh: AE parameters refreshed
[  204.624293] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  204.624300] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  204.624305] tiziano_ae_para_addr: Setting up AE parameter addresses
[  204.624311] tiziano_ae_para_addr: AE parameter addresses configured
[  204.624317] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  204.624324] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  204.624331] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  204.624338] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  204.624345] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  204.624353] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  204.624359] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  204.624367] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6aed0814 (Binary Ninja EXACT) ***
[  204.624373] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  204.624380] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  204.624387] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  204.624394] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  204.624400] tiziano_ae_set_hardware_param: Parameters written to AE0
[  204.624406] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  204.624413] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  204.624419] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  204.624426] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  204.624433] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  204.624439] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  204.624446] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  204.624453] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  204.624459] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  204.624466] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  204.624473] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  204.624479] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  204.624485] tiziano_ae_set_hardware_param: Parameters written to AE1
[  204.624491] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  204.624499] *** system_irq_func_set: Registered handler c067d89c at index 10 ***
[  204.632135] *** system_irq_func_set: Registered handler c067d990 at index 27 ***
[  204.639867] *** system_irq_func_set: Registered handler c067d89c at index 26 ***
[  204.647515] *** system_irq_func_set: Registered handler c067da78 at index 29 ***
[  204.655263] *** system_irq_func_set: Registered handler c067da04 at index 28 ***
[  204.663035] *** system_irq_func_set: Registered handler c067daec at index 30 ***
[  204.670711] *** system_irq_func_set: Registered handler c067db40 at index 20 ***
[  204.678353] *** system_irq_func_set: Registered handler c067db94 at index 18 ***
[  204.686033] *** system_irq_func_set: Registered handler c067dbe8 at index 31 ***
[  204.693679] *** system_irq_func_set: Registered handler c067dc3c at index 11 ***
[  204.701336] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  204.701354] tiziano_deflicker_expt: Generated 119 LUT entries
[  204.701361] tisp_event_set_cb: Setting callback for event 1
[  204.701367] tisp_event_set_cb: Event 1 callback set to c067d49c
[  204.701373] tisp_event_set_cb: Setting callback for event 6
[  204.701380] tisp_event_set_cb: Event 6 callback set to c067c9fc
[  204.701385] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  204.701391] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  204.701399] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  204.701407] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  204.701413] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  204.701419] tiziano_awb_init: AWB hardware blocks enabled
[  204.701424] tiziano_gamma_init: Initializing Gamma processing
[  204.701430] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  204.701489] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  204.701495] tiziano_gib_init: Initializing GIB processing
[  204.701501] tiziano_lsc_init: Initializing LSC processing
[  204.701506] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  204.701513] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  204.701519] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  204.701526] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  204.701532] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  204.701592] tiziano_ccm_init: Initializing Color Correction Matrix
[  204.701597] tiziano_ccm_init: Using linear CCM parameters
[  204.701603] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  204.701610] jz_isp_ccm: EV=64, CT=9984
[  204.701617] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  204.701622] cm_control: saturation=128
[  204.701627] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  204.701634] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  204.701639] tiziano_ccm_init: CCM initialized successfully
[  204.701645] tiziano_dmsc_init: Initializing DMSC processing
[  204.701650] tiziano_sharpen_init: Initializing Sharpening
[  204.701655] tiziano_sharpen_init: Using linear sharpening parameters
[  204.701661] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  204.701668] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  204.701674] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  204.701701] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  204.701707] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  204.701713] tiziano_sharpen_init: Sharpening initialized successfully
[  204.701719] tiziano_sdns_init: Initializing SDNS processing
[  204.701727] tiziano_sdns_init: Using linear SDNS parameters
[  204.701733] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  204.701739] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  204.701745] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  204.701779] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  204.701785] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  204.701791] tiziano_sdns_init: SDNS processing initialized successfully
[  204.701797] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  204.701803] tiziano_mdns_init: Using linear MDNS parameters
[  204.701813] tiziano_mdns_init: MDNS processing initialized successfully
[  204.701819] tiziano_clm_init: Initializing CLM processing
[  204.701824] tiziano_dpc_init: Initializing DPC processing
[  204.701829] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  204.701835] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  204.701843] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  204.701849] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  204.701863] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  204.701870] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  204.701876] tiziano_hldc_init: Initializing HLDC processing
[  204.701882] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  204.701889] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  204.701895] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  204.701902] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  204.701909] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  204.701916] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  204.701923] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  204.701930] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  204.701937] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  204.701944] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  204.701951] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  204.701958] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  204.701965] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  204.701971] tiziano_adr_params_refresh: Refreshing ADR parameters
[  204.701977] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  204.701982] tiziano_adr_params_init: Initializing ADR parameter arrays
[  204.701989] tisp_adr_set_params: Writing ADR parameters to registers
[  204.702021] tisp_adr_set_params: ADR parameters written to hardware
[  204.702027] tisp_event_set_cb: Setting callback for event 18
[  204.702034] tisp_event_set_cb: Event 18 callback set to c067db94
[  204.702039] tisp_event_set_cb: Setting callback for event 2
[  204.702046] tisp_event_set_cb: Event 2 callback set to c067c698
[  204.702051] tiziano_adr_init: ADR processing initialized successfully
[  204.702057] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  204.702063] tiziano_bcsh_init: Initializing BCSH processing
[  204.702068] tiziano_ydns_init: Initializing YDNS processing
[  204.702073] tiziano_rdns_init: Initializing RDNS processing
[  204.702079] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  204.702084] tisp_event_init: Initializing ISP event system
[  204.702091] tisp_event_init: SAFE event system initialized with 20 nodes
[  204.702097] tisp_event_set_cb: Setting callback for event 4
[  204.702104] tisp_event_set_cb: Event 4 callback set to c067c6c4
[  204.702110] tisp_event_set_cb: Setting callback for event 5
[  204.702116] tisp_event_set_cb: Event 5 callback set to c067cb8c
[  204.702122] tisp_event_set_cb: Setting callback for event 7
[  204.702128] tisp_event_set_cb: Event 7 callback set to c067c758
[  204.702134] tisp_event_set_cb: Setting callback for event 9
[  204.702140] tisp_event_set_cb: Event 9 callback set to c067c7e0
[  204.702146] tisp_event_set_cb: Setting callback for event 8
[  204.702153] tisp_event_set_cb: Event 8 callback set to c067c8a4
[  204.702158] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  204.702164] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  204.702169] tisp_param_operate_init: Initializing parameter operations
[  204.702177] tisp_netlink_init: Initializing netlink communication
[  204.702183] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  204.702215] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  204.702229] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  204.702241] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  204.702247] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  204.702254] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  204.702259] tisp_code_create_tuning_node: Device already created, skipping
[  204.702266] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  204.702272] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  204.702279] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[  204.702285] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[  204.702294] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  204.702301] tx_isp_subdev_pipo: entry - sd=85f38000, arg=85f34000
[  204.702308] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85f38000
[  204.702313] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  204.702319] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  204.702325] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  204.702331] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  204.702337] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  204.702342] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[  204.702348] *** Buffers will be allocated on-demand during QBUF operations ***
[  204.702354] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[  204.702361] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  204.702367] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[  204.702373] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  204.702379] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[  204.702386] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  204.702392] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[  204.702399] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  204.702405] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[  204.702411] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  204.702417] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[  204.702423] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  204.702429] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  204.702435] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  204.702441] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  204.702447] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.702455] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.702461] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  204.702468] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  204.702474] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  204.702481] ispvic_frame_channel_s_stream: arg1=85f38000, arg2=1
[  204.702487] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f38000
[  204.702493] ispvic_frame_channel_s_stream[2524]: streamon
[  204.702500] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  204.702506] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  204.702512] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  204.702518] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  204.702523] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  204.702531] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  204.702537] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  204.702544] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  204.702550] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  204.702556] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  204.702561] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  204.702568] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  204.702575] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  204.702582] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  204.702590] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  204.702598] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  204.702606] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  204.702613] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  204.702619] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  204.702625] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  204.702631] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  204.702639] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  204.702645] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  204.702650] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  204.702658] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=1 ***
[  204.702664] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  204.702669] *** vic_core_s_stream: STREAM ON ***
[  204.702675] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  204.702681] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  204.702687] tx_isp_subdev_pipo: completed successfully, returning 0
[  204.702692] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[  204.702697] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  204.702705] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  204.702713] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  204.702721] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  204.702729] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  204.702737] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f34000, isp_dev->subdevs=85f37274 ***
[  204.702750] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  204.702757] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  204.702762] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  204.702768] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  204.702775] csi_video_s_stream: sd=8521b800, enable=0
[  204.702781] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  204.702787] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  204.702795] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[  204.702802] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  204.702808] tx_isp_csi_slake_subdev: Disabled clock 0
[  204.702814] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  204.702819] ispcore_slake_module: CSI slake success
[  204.702824] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  204.702830] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f38000 ***
[  204.702837] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f38000, current state=1 ***
[  204.702884] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  204.702891] ispcore_slake_module: VIC slake success
[  204.702897] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  204.702903] ispcore_slake_module: Managing ISP clocks
[  204.702907] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  204.702915] ispcore_slake_module: Complete, result=0<6>[  204.702922] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  204.702928] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  204.702934] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  204.702941] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  204.702949] gc2053: s_stream called with enable=1
[  204.702956] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  204.702963] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  204.702969] gc2053: About to write streaming registers for interface 1
[  204.702975] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  204.702985] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  204.703305] sensor_write: reg=0xfe val=0x00 SUCCESS
[  204.703313] sensor_write_array: reg[1] 0xfe=0x00 OK
[  204.703322] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  204.703644] sensor_write: reg=0x3e val=0x91 SUCCESS
[  204.703651] sensor_write_array: reg[2] 0x3e=0x91 OK
[  204.703658] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  204.703665] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  204.703671] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  204.703677] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  204.703683] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  204.703689] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  204.703696] gc2053: s_stream called with enable=1
[  204.703703] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  204.703709] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  204.703715] gc2053: About to write streaming registers for interface 1
[  204.703721] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  204.703730] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  204.704041] sensor_write: reg=0xfe val=0x00 SUCCESS
[  204.704049] sensor_write_array: reg[1] 0xfe=0x00 OK
[  204.704057] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  204.704371] sensor_write: reg=0x3e val=0x91 SUCCESS
[  204.704378] sensor_write_array: reg[2] 0x3e=0x91 OK
[  204.704384] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  204.704391] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  204.704397] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  204.704403] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  204.704409] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  204.704415] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  204.722869] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[  204.722879] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  204.742965] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  204.742980] ISP IOCTL: cmd=0x800456d0 arg=0x7fdf2570
[  204.742987] TX_ISP_VIDEO_LINK_SETUP: config=0
[  204.742993] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  204.743000] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  204.743007] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  204.743013] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  204.743019] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  204.743026] VIC activated: state 1 -> 2 (READY)
[  204.743033] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  204.743039] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  204.743045] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  204.743051] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  204.743057] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  204.743063] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  204.743070] csi_video_s_stream: sd=8521b800, enable=1
[  204.743076] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  204.743084] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=1 ***
[  204.743090] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  204.743095] *** vic_core_s_stream: STREAM ON ***
[  204.743101] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  204.743107] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  204.743113] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  204.743119] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  204.743128] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  204.743135] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  204.743142] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[  204.743149] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  204.743155] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  204.743161] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  204.743167] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  204.743172] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  204.743179] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  204.772896] MIPI interface configuration
[  204.772911] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  204.772917] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  204.772923] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[  204.772930] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  204.772936] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  204.772943] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  204.772949] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  204.791159] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  204.791170] *** Continuing anyway to prevent infinite hang ***
[  204.791177] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  204.791183] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  204.791189] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  204.791195] tx_isp_vic_start: Linear mode enabled
[  204.791200] *** VIC start completed - vic_start_ok = 1 ***
[  204.791207] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  204.791213] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  204.791219] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  204.791227] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  204.791233] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.791242] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.791249] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  204.791255] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  204.791261] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  204.791268] ispvic_frame_channel_s_stream: arg1=85f38000, arg2=1
[  204.791274] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f38000
[  204.791281] ispvic_frame_channel_s_stream[2524]: streamon
[  204.791287] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  204.791294] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  204.791300] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  204.791305] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  204.791311] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  204.791319] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  204.791325] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  204.791332] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  204.791338] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  204.791344] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  204.791349] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  204.791355] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  204.791363] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  204.791370] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  204.791378] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  204.791385] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  204.791393] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  204.791401] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  204.791407] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  204.791413] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  204.791419] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  204.791426] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  204.791442] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  204.791449] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  204.791455] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  204.791461] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.791467] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.791473] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  204.791485] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  204.791494] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  204.791559] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  204.791571] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  204.791578] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  204.791587] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  204.791593] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  204.791599] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  204.791608] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  204.791615] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  204.793183] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  204.793197] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  204.793203] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  204.793311] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.793322] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.800778] *** isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.800784] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.808498] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.816578] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[  204.824116] *** VIC IRQ: Got vic_dev=85f38000 ***
[  204.828966] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f38000 ***
[  204.835882] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  204.841896] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  204.846835] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  204.853930] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  204.862726] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  204.869276] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  204.878068] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  204.884531] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 ***
[  204.891257] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  204.897631] *** VIC IRQ: Register writes completed ***
[  204.902930] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  204.909935] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  204.916576] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  204.923031] *** VIC ERROR: control limit error (bit 21) ***
[  204.928777] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  204.985052] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  204.985164] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.985173] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  204.985178] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  204.985185] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  204.985190] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  204.985196] tx_vic_enable_irq: Calling VIC interrupt callback
[  204.985202] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  204.985210] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  204.985216] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  204.985225] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  204.985232] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  204.985240] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  204.985246] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  204.985252] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  204.985258] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  204.985264] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess

[  204.702664] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  204.702669] *** vic_core_s_stream: STREAM ON ***
[  204.702675] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  204.702681] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  204.702687] tx_isp_subdev_pipo: completed successfully, returning 0
[  204.702692] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[  204.702697] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  204.702705] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  204.702713] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  204.702721] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  204.702729] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  204.702737] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=85f34000, isp_dev->subdevs=85f37274 ***
[  204.702750] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  204.702757] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  204.702762] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  204.702768] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  204.702775] csi_video_s_stream: sd=8521b800, enable=0
[  204.702781] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  204.702787] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  204.702795] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[  204.702802] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  204.702808] tx_isp_csi_slake_subdev: Disabled clock 0
[  204.702814] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  204.702819] ispcore_slake_module: CSI slake success
[  204.702824] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  204.702830] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f38000 ***
[  204.702837] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f38000, current state=1 ***
[  204.702884] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  204.702891] ispcore_slake_module: VIC slake success
[  204.702897] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  204.702903] ispcore_slake_module: Managing ISP clocks
[  204.702907] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  204.702915] ispcore_slake_module: Complete, result=0<6>[  204.702922] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  204.702928] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  204.702934] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  204.702941] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  204.702949] gc2053: s_stream called with enable=1
[  204.702956] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  204.702963] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  204.702969] gc2053: About to write streaming registers for interface 1
[  204.702975] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  204.702985] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  204.703305] sensor_write: reg=0xfe val=0x00 SUCCESS
[  204.703313] sensor_write_array: reg[1] 0xfe=0x00 OK
[  204.703322] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  204.703644] sensor_write: reg=0x3e val=0x91 SUCCESS
[  204.703651] sensor_write_array: reg[2] 0x3e=0x91 OK
[  204.703658] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  204.703665] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  204.703671] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  204.703677] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  204.703683] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  204.703689] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  204.703696] gc2053: s_stream called with enable=1
[  204.703703] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  204.703709] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  204.703715] gc2053: About to write streaming registers for interface 1
[  204.703721] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  204.703730] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  204.704041] sensor_write: reg=0xfe val=0x00 SUCCESS
[  204.704049] sensor_write_array: reg[1] 0xfe=0x00 OK
[  204.704057] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  204.704371] sensor_write: reg=0x3e val=0x91 SUCCESS
[  204.704378] sensor_write_array: reg[2] 0x3e=0x91 OK
[  204.704384] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  204.704391] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  204.704397] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  204.704403] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  204.704409] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  204.704415] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  204.722869] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[  204.722879] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  204.742965] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  204.742980] ISP IOCTL: cmd=0x800456d0 arg=0x7fdf2570
[  204.742987] TX_ISP_VIDEO_LINK_SETUP: config=0
[  204.742993] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  204.743000] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  204.743007] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  204.743013] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  204.743019] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  204.743026] VIC activated: state 1 -> 2 (READY)
[  204.743033] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  204.743039] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  204.743045] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  204.743051] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  204.743057] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  204.743063] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  204.743070] csi_video_s_stream: sd=8521b800, enable=1
[  204.743076] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  204.743084] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=1 ***
[  204.743090] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  204.743095] *** vic_core_s_stream: STREAM ON ***
[  204.743101] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  204.743107] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  204.743113] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  204.743119] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  204.743128] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  204.743135] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  204.743142] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[  204.743149] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  204.743155] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  204.743161] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  204.743167] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  204.743172] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  204.743179] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  204.772896] MIPI interface configuration
[  204.772911] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  204.772917] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  204.772923] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[  204.772930] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  204.772936] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  204.772943] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  204.772949] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  204.791159] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  204.791170] *** Continuing anyway to prevent infinite hang ***
[  204.791177] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  204.791183] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  204.791189] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  204.791195] tx_isp_vic_start: Linear mode enabled
[  204.791200] *** VIC start completed - vic_start_ok = 1 ***
[  204.791207] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  204.791213] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  204.791219] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  204.791227] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  204.791233] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.791242] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.791249] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  204.791255] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  204.791261] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  204.791268] ispvic_frame_channel_s_stream: arg1=85f38000, arg2=1
[  204.791274] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f38000
[  204.791281] ispvic_frame_channel_s_stream[2524]: streamon
[  204.791287] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  204.791294] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  204.791300] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  204.791305] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  204.791311] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  204.791319] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  204.791325] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  204.791332] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  204.791338] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  204.791344] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  204.791349] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  204.791355] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  204.791363] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  204.791370] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  204.791378] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  204.791385] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  204.791393] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  204.791401] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  204.791407] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  204.791413] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  204.791419] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  204.791426] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  204.791442] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  204.791449] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  204.791455] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  204.791461] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  204.791467] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  204.791473] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  204.791485] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  204.791494] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  204.791559] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  204.791571] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  204.791578] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  204.791587] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  204.791593] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  204.791599] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  204.791608] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  204.791615] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  204.793183] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  204.793197] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  204.793203] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  204.793311] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.793322] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.800778] *** isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  204.800784] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.808498] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  204.816578] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[  204.824116] *** VIC IRQ: Got vic_dev=85f38000 ***
[  204.828966] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f38000 ***
[  204.835882] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  204.841896] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  204.846835] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  204.853930] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  204.862726] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  204.869276] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  204.878068] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  204.884531] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 ***
[  204.891257] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  204.897631] *** VIC IRQ: Register writes completed ***
[  204.902930] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  204.909935] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  204.916576] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  204.923031] *** VIC ERROR: control limit error (bit 21) ***
[  204.928777] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  204.985052] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  204.985164] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  204.985173] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  204.985178] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  204.985185] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  204.985190] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  204.985196] tx_vic_enable_irq: Calling VIC interrupt callback
[  204.985202] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  204.985210] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  204.985216] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  204.985225] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  204.985232] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  204.985240] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  204.985246] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  204.985252] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  204.985258] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  204.985264] *** tx_vic_enable_irq: completed successfully ***
[  205.245152] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  205.245167] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[  205.245174] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  205.245185] gc2053: s_stream called with enable=1
[  205.245192] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.245198] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.245205] gc2053: About to write streaming registers for interface 1
[  205.245211] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.245222] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.245540] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.245548] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.245556] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.245872] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.245880] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.245886] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.245893] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.245899] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.245905] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.245912] gc2053: s_stream called with enable=1
[  205.245919] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.245925] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.245931] gc2053: About to write streaming registers for interface 1
[  205.245937] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.245946] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.246260] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.246267] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.246276] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.246589] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.246596] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.246602] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.246609] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.246615] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.246621] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.297678] ISP M0 device open called from pid 2721
[  205.297710] *** REFERENCE DRIVER IMPLEMENTATION ***
[  205.297718] ISP M0 tuning buffer allocated: 82058000 (size=0x500c, aligned)
[  205.297724] tisp_par_ioctl global variable set: 82058000
[  205.297778] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  205.297786] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  205.297792] isp_core_tuning_init: Initializing tuning data structure
[  205.297811] isp_core_tuning_init: Tuning data structure initialized at 82060000
[  205.297818] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  205.297824] *** SAFE: mode_flag properly initialized using struct member access ***
[  205.297830] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82060000
[  205.297836] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  205.297842] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  205.297849] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.297856] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  205.297862] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  205.297868] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  205.297874] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  205.297897] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  205.297905] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  205.297911] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  205.297919] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  205.297926] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  205.297932] CRITICAL: Cannot access saturation field at 82060024 - PREVENTING BadVA CRASH
[  205.298445] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.298458] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  205.298466] Set control: cmd=0x980901 value=128
[  205.298606] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.298615] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  205.298622] Set control: cmd=0x98091b value=128
[  205.298750] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.298760] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  205.298766] Set control: cmd=0x980902 value=128
[  205.298773] tisp_bcsh_saturation: saturation=128
[  205.298778] tiziano_bcsh_update: Updating BCSH parameters
[  205.298786]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  205.298791] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  205.298920] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.298930] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  205.298937] Set control: cmd=0x980900 value=128
[  205.299088] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.299098] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  205.299104] Set control: cmd=0x980901 value=128
[  205.299233] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.299242] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  205.299249] Set control: cmd=0x98091b value=128
[  205.299374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.299383] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  205.299390] Set control: cmd=0x980902 value=128
[  205.299396] tisp_bcsh_saturation: saturation=128
[  205.299401] tiziano_bcsh_update: Updating BCSH parameters
[  205.299408]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  205.299414] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  205.299539] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.299548] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  205.299556] Set control: cmd=0x980900 value=128
[  205.299690] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.299700] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.299706] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.299845] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.299854] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.299860] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.299988] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.299998] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  205.300005] Set control: cmd=0x980914 value=0
[  205.300360] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.300372] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  205.300380] Set control: cmd=0x980915 value=0
[  205.300558] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.300569] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.300575] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.300725] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  205.300736] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  205.300743] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  205.300750] csi_video_s_stream: sd=8521b800, enable=0
[  205.300757] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  205.300765] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=0 ***
[  205.300772] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  205.300777] *** vic_core_s_stream: STREAM OFF ***
[  205.300786] gc2053: s_stream called with enable=0
[  205.300793] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.300799] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  205.300805] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  205.300815] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.301270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.301282] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  205.301289] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  205.301295] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  205.301300] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  205.301591] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.301602] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.301612] sensor_write: reg=0x3e val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.301926] sensor_write: reg=0x3e val=0x00 SUCCESS
[  205.301933] sensor_write_array: reg[2] 0x3e=0x00 OK
[  205.301940] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.301946] gc2053: Sensor hardware streaming stopped
[  205.301954] gc2053: s_stream called with enable=0
[  205.301960] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.301967] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  205.301973] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  205.301982] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.302293] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.302300] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.302308] sensor_write: reg=0x3e val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.302680] sensor_write: reg=0x3e val=0x00 SUCCESS
[  205.302688] sensor_write_array: reg[2] 0x3e=0x00 OK
[  205.302695] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.302701] gc2053: Sensor hardware streaming stopped
[  205.302712] ISP IOCTL: cmd=0x800456d1 arg=0x7fdf2570
[  205.302720] tx_isp_video_link_destroy: Destroying links for config 0
[  205.302728] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  205.302736] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.302743] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  205.302750] Set control: cmd=0x8000164 value=1
[  205.302758] ISP IOCTL: cmd=0x800456d0 arg=0x7fdf2570
[  205.302764] TX_ISP_VIDEO_LINK_SETUP: config=0
[  205.302770] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  205.302776] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  205.302782] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  205.302789] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  205.302795] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  205.302802] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  205.302810] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  205.302816] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  205.302822] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  205.302828] csi_video_s_stream: sd=8521b800, enable=1
[  205.302835] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  205.302870] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f38000, enable=1 ***
[  205.302878] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  205.302884] *** vic_core_s_stream: STREAM ON ***
[  205.302889] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  205.302895] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  205.302901] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[  205.302907] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  205.302916] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  205.302923] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  205.302930] *** DEBUG: sensor_attr=c06d80cc, dbus_type=1 ***
[  205.302936] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[  205.302942] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[  205.302948] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[  205.302954] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[  205.302960] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[  205.302966] *** Interface type: 1, Format: 0x2b (RAW10) ***
[  205.332887] MIPI interface configuration
[  205.332902] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[  205.332907] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[  205.332914] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[  205.332920] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[  205.332926] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[  205.332934] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[  205.332940] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[  205.344804] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[  205.344810] *** Continuing anyway to prevent infinite hang ***
[  205.344816] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[  205.344822] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[  205.344828] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[  205.344834] tx_isp_vic_start: Linear mode enabled
[  205.344839] *** VIC start completed - vic_start_ok = 1 ***
[  205.344846] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  205.344852] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[  205.344858] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  205.344866] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  205.344872] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  205.344880] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  205.344887] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  205.344893] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  205.344899] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  205.344906] ispvic_frame_channel_s_stream: arg1=85f38000, arg2=1
[  205.344912] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f38000
[  205.344919] ispvic_frame_channel_s_stream[2524]: streamon
[  205.344926] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  205.344932] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  205.344938] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  205.344944] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  205.344949] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  205.344956] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  205.344962] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  205.344970] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  205.344976] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  205.344982] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  205.344987] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  205.344994] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  205.345000] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  205.345008] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  205.345016] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  205.345023] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  205.345031] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  205.345039] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  205.345045] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  205.345051] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  205.345056] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  205.345064] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  205.345080] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[  205.345087] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[  205.345092] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  205.345098] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  205.345105] ispvic_frame_channel_qbuf: arg1=85f38000, arg2=  (null)
[  205.345110] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  205.345123] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  205.345132] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  205.345197] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  205.345209] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  205.345216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  205.345224] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  205.345231] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  205.345237] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  205.345246] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  205.345254] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  205.346262] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  205.346268] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  205.346274] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  205.346382] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  205.346392] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  205.353845] *** isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  205.353850] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  205.361570] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  205.369652] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[  205.377191] *** VIC IRQ: Got vic_dev=85f38000 ***
[  205.382038] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f38000 ***
[  205.388953] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  205.394968] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  205.399908] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  205.407002] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  205.415798] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  205.422350] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  205.431146] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  205.437604] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 ***
[  205.444342] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  205.450714] *** VIC IRQ: Register writes completed ***
[  205.456013] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  205.463014] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  205.469656] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  205.476113] *** VIC ERROR: control limit error (bit 21) ***
[  205.481850] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  205.491072] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  205.491305] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  205.491316] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  205.491321] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  205.491327] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  205.491443] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  205.491451] tx_vic_enable_irq: Calling VIC interrupt callback
[  205.491459] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  205.491465] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  205.491471] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  205.491481] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  205.491487] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  205.491495] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  205.491501] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  205.491508] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  205.491514] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  205.491519] *** tx_vic_enable_irq: completed successfully ***
[  205.695921] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  205.695936] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[  205.695943] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  205.695953] gc2053: s_stream called with enable=1
[  205.695961] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.695967] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.695973] gc2053: About to write streaming registers for interface 1
[  205.695980] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.695990] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.696309] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.696316] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.696325] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.696642] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.696649] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.696656] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.696663] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.696669] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.696675] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.696682] gc2053: s_stream called with enable=1
[  205.696689] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.696695] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.696701] gc2053: About to write streaming registers for interface 1
[  205.696707] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.696716] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.697027] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.697035] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.697043] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.697357] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.697364] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.697370] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.697377] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.697383] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.697389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.697608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.697619] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  205.697626] Set control: cmd=0x980918 value=2
[  205.697779] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.697790] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.697796] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.697936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.697945] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.697951] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698081] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698090] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698095] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698213] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698227] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698383] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698392] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698398] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698535] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698541] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698673] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698688] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698819] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698828] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698834] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.699053] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.699062] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.699068] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.699209] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.699218] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.699224] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.804565] *** FRAME CHANNEL OPEN: minor=54 ***
[  205.804578] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  205.804584] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  205.804591] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  205.804597] *** SAFE: Frame channel device stored in file->private_data ***
[  205.804603] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  205.804611] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  205.804630] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  205.804637] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  205.804646] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  205.805243] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  205.805253] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  205.805260] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  205.805267] Channel 0: Request 4 buffers, type=1 memory=2
[  205.805273] Channel 0: USERPTR mode - client will provide buffers
[  205.805280] Channel 0: USERPTR mode - 4 user buffers expected
[  205.805289] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85f63000 ***
[  205.805297] *** Channel 0: VIC active_buffer_count set to 4 ***
[  205.805303] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  205.805309] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  205.805335] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805343] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805349] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805355] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805363] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  205.805371] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  205.805377] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805385] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  205.805391] *** Channel 0: QBUF - Queue buffer index=0 ***
[  205.805397] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  205.805405] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  205.805412] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805419] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805426] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  205.805434] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  205.805442] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  205.805450] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=1 ***
[  205.805457] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  205.805463] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  205.805471] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805481] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805488] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805494] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805500] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805507] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  205.805515] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  205.805522] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805529] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  205.805535] *** Channel 0: QBUF - Queue buffer index=1 ***
[  205.805541] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  205.805549] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  205.805555] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805561] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805568] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  205.805576] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  205.805584] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  205.805591] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=2 ***
[  205.805598] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  205.805605] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  205.805611] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805619] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805626] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805633] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805639] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805646] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  205.805653] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  205.805661] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805668] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  205.805674] *** Channel 0: QBUF - Queue buffer index=2 ***
[  205.805680] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  205.805687] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  205.805693] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805699] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805706] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  205.805714] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  205.805722] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  205.805729] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=3 ***
[  205.805736] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  205.805743] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  205.805749] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805758] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805765] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805771] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805777] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805784] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  205.805792] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  205.805799] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805806] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  205.805812] *** Channel 0: QBUF - Queue buffer index=3 ***
[  205.805818] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  205.805825] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  205.805831] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805837] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805844] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  205.805852] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  205.805860] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  205.805868] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  205.805875] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  205.805881] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  205.805888] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  205.805989] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  205.805995] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  205.806002] Channel 0: STREAMON - Enqueuing buffers in driver
[  205.806008] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  205.811104] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.811117] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.811124] *** Channel 0: Frame completion wait ***
[  205.811130] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.811137] *** Channel 0: Frame wait returned 10 ***
[  205.811143] *** Channel 0: Frame was ready, consuming it ***
[  205.811230] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.811238] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.811245] *** Channel 0: Frame completion wait ***
[  205.811251] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.811313] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  205.811322] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  205.811328] *** Channel 0: DQBUF - dequeue buffer request ***
[  205.811334] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  205.811345] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  205.811351] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  205.811358] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  205.837279] *** FRAME CHANNEL OPEN: minor=53 ***
[  205.837291] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  205.837297] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  205.837304] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  205.837310] *** SAFE: Frame channel device stored in file->private_data ***
[  205.837316] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  205.837324] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  205.837341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  205.837349] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  205.837357] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  205.838209] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  205.838220] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  205.838227] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  205.838235] Channel 1: Request 2 buffers, type=1 memory=2
[  205.838241] Channel 1: USERPTR mode - client will provide buffers
[  205.838247] Channel 1: USERPTR mode - 2 user buffers expected
[  205.838257] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85f63600 ***
[  205.838264] *** Channel 1: VIC active_buffer_count set to 2 ***
[  205.838269] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  205.838276] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  205.838291] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.838299] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.838305] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.838311] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  205.838319] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  205.838326] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  205.838333] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.838340] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  205.838347] *** Channel 1: QBUF - Queue buffer index=0 ***
[  205.838353] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  205.838361] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  205.838368] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  205.838377] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  205.838385] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  205.838392] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=1 ***
[  205.838399] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  205.838406] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  205.838413] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  205.838423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.838429] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.838435] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.838442] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  205.838449] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  205.838457] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  205.838464] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.838471] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  205.838477] *** Channel 1: QBUF - Queue buffer index=1 ***
[  205.838483] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  205.838491] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  205.838497] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  205.838505] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  205.838513] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  205.838521] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=2 ***
[  205.838527] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  205.838535] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  205.838541] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  205.838633] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  205.838644] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  205.838651] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  205.838657] Channel 1: STREAMON - Enqueuing buffers in driver
[  205.838663] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  205.842925] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.842939] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.842945] *** Channel 1: Frame completion wait ***
[  205.842951] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  205.842958] *** Channel 1: Frame wait returned 10 ***
[  205.842964] *** Channel 1: Frame was ready, consuming it ***
[  205.843023] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  205.843031] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  205.843038] *** Channel 1: DQBUF - dequeue buffer request ***
[  205.843044] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  205.843054] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  205.843061] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  205.843068] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  205.843083] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.843091] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.843097] *** Channel 1: Frame completion wait ***
[  205.843102] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[  205.345132] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[  205.345197] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  205.345209] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  205.345216] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  205.345224] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  205.345231] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  205.345237] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  205.345246] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[  205.345254] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  205.346262] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  205.346268] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  205.346274] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  205.346382] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  205.346392] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  205.353845] *** isp_irq_handle: IRQ 38 received, dev_id=85f34000 ***
[  205.353850] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  205.361570] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  205.369652] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[  205.377191] *** VIC IRQ: Got vic_dev=85f38000 ***
[  205.382038] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f38000 ***
[  205.388953] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  205.394968] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  205.399908] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  205.407002] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  205.415798] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  205.422350] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[  205.431146] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[  205.437604] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 ***
[  205.444342] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  205.450714] *** VIC IRQ: Register writes completed ***
[  205.456013] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  205.463014] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[  205.469656] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  205.476113] *** VIC ERROR: control limit error (bit 21) ***
[  205.481850] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[  205.491072] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[  205.491305] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  205.491316] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  205.491321] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  205.491327] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  205.491443] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  205.491451] tx_vic_enable_irq: Calling VIC interrupt callback
[  205.491459] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[  205.491465] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[  205.491471] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  205.491481] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[  205.491487] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[  205.491495] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[  205.491501] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  205.491508] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  205.491514] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  205.491519] *** tx_vic_enable_irq: completed successfully ***
[  205.695921] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  205.695936] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[  205.695943] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  205.695953] gc2053: s_stream called with enable=1
[  205.695961] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.695967] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.695973] gc2053: About to write streaming registers for interface 1
[  205.695980] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.695990] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.696309] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.696316] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.696325] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.696642] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.696649] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.696656] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.696663] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.696669] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.696675] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.696682] gc2053: s_stream called with enable=1
[  205.696689] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  205.696695] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  205.696701] gc2053: About to write streaming registers for interface 1
[  205.696707] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  205.696716] sensor_write: reg=0xfe val=0x00, client=85568c00, adapter=i2c0, addr=0x37
[  205.697027] sensor_write: reg=0xfe val=0x00 SUCCESS
[  205.697035] sensor_write_array: reg[1] 0xfe=0x00 OK
[  205.697043] sensor_write: reg=0x3e val=0x91, client=85568c00, adapter=i2c0, addr=0x37
[  205.697357] sensor_write: reg=0x3e val=0x91 SUCCESS
[  205.697364] sensor_write_array: reg[2] 0x3e=0x91 OK
[  205.697370] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  205.697377] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  205.697383] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  205.697389] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  205.697608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  205.697619] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  205.697626] Set control: cmd=0x980918 value=2
[  205.697779] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.697790] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.697796] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.697936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.697945] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.697951] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698081] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698090] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698095] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698213] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698222] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698227] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698383] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698392] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698398] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698526] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698535] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698541] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698673] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698688] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.698819] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.698828] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.698834] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.699053] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.699062] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.699068] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.699209] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  205.699218] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  205.699224] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  205.804565] *** FRAME CHANNEL OPEN: minor=54 ***
[  205.804578] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  205.804584] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  205.804591] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  205.804597] *** SAFE: Frame channel device stored in file->private_data ***
[  205.804603] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  205.804611] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  205.804630] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  205.804637] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  205.804646] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  205.805243] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  205.805253] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  205.805260] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  205.805267] Channel 0: Request 4 buffers, type=1 memory=2
[  205.805273] Channel 0: USERPTR mode - client will provide buffers
[  205.805280] Channel 0: USERPTR mode - 4 user buffers expected
[  205.805289] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85f63000 ***
[  205.805297] *** Channel 0: VIC active_buffer_count set to 4 ***
[  205.805303] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  205.805309] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  205.805335] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805343] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805349] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805355] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805363] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  205.805371] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  205.805377] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805385] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  205.805391] *** Channel 0: QBUF - Queue buffer index=0 ***
[  205.805397] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  205.805405] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  205.805412] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805419] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805426] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  205.805434] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  205.805442] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  205.805450] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=1 ***
[  205.805457] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  205.805463] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  205.805471] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805481] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805488] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805494] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805500] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805507] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  205.805515] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  205.805522] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805529] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  205.805535] *** Channel 0: QBUF - Queue buffer index=1 ***
[  205.805541] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  205.805549] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  205.805555] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805561] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805568] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  205.805576] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  205.805584] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  205.805591] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=2 ***
[  205.805598] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  205.805605] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  205.805611] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805619] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805626] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805633] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805639] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805646] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  205.805653] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  205.805661] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805668] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  205.805674] *** Channel 0: QBUF - Queue buffer index=2 ***
[  205.805680] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  205.805687] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  205.805693] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805699] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805706] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  205.805714] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  205.805722] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  205.805729] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=3 ***
[  205.805736] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  205.805743] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  205.805749] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805758] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.805765] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.805771] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.805777] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  205.805784] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  205.805792] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  205.805799] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.805806] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  205.805812] *** Channel 0: QBUF - Queue buffer index=3 ***
[  205.805818] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  205.805825] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  205.805831] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  205.805837] *** Channel 0: QBUF EVENT - No VIC callback ***
[  205.805844] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  205.805852] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  205.805860] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  205.805868] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  205.805875] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  205.805881] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  205.805888] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  205.805979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  205.805989] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  205.805995] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  205.806002] Channel 0: STREAMON - Enqueuing buffers in driver
[  205.806008] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  205.811104] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.811117] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.811124] *** Channel 0: Frame completion wait ***
[  205.811130] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.811137] *** Channel 0: Frame wait returned 10 ***
[  205.811143] *** Channel 0: Frame was ready, consuming it ***
[  205.811230] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.811238] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.811245] *** Channel 0: Frame completion wait ***
[  205.811251] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.811313] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  205.811322] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  205.811328] *** Channel 0: DQBUF - dequeue buffer request ***
[  205.811334] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  205.811345] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  205.811351] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  205.811358] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  205.837279] *** FRAME CHANNEL OPEN: minor=53 ***
[  205.837291] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  205.837297] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  205.837304] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  205.837310] *** SAFE: Frame channel device stored in file->private_data ***
[  205.837316] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  205.837324] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  205.837341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  205.837349] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  205.837357] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  205.838209] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  205.838220] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  205.838227] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  205.838235] Channel 1: Request 2 buffers, type=1 memory=2
[  205.838241] Channel 1: USERPTR mode - client will provide buffers
[  205.838247] Channel 1: USERPTR mode - 2 user buffers expected
[  205.838257] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85f63600 ***
[  205.838264] *** Channel 1: VIC active_buffer_count set to 2 ***
[  205.838269] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  205.838276] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  205.838291] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.838299] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.838305] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.838311] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  205.838319] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  205.838326] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  205.838333] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.838340] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  205.838347] *** Channel 1: QBUF - Queue buffer index=0 ***
[  205.838353] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  205.838361] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  205.838368] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  205.838377] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  205.838385] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  205.838392] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=1 ***
[  205.838399] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  205.838406] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  205.838413] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  205.838423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  205.838429] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  205.838435] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  205.838442] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  205.838449] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  205.838457] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  205.838464] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  205.838471] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  205.838477] *** Channel 1: QBUF - Queue buffer index=1 ***
[  205.838483] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  205.838491] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  205.838497] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  205.838505] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  205.838513] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  205.838521] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=2 ***
[  205.838527] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  205.838535] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  205.838541] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  205.838633] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  205.838644] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  205.838651] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  205.838657] Channel 1: STREAMON - Enqueuing buffers in driver
[  205.838663] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  205.842925] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.842939] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.842945] *** Channel 1: Frame completion wait ***
[  205.842951] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  205.842958] *** Channel 1: Frame wait returned 10 ***
[  205.842964] *** Channel 1: Frame was ready, consuming it ***
[  205.843023] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  205.843031] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  205.843038] *** Channel 1: DQBUF - dequeue buffer request ***
[  205.843044] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  205.843054] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  205.843061] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  205.843068] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  205.843083] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.843091] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.843097] *** Channel 1: Frame completion wait ***
[  205.843102] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  205.902885] *** Channel 0: Frame wait returned 0 ***
[  205.902897] *** Channel 0: Frame wait timeout/error, generating frame ***
[  205.902931] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.902939] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.902945] *** Channel 0: Frame completion wait ***
[  205.902951] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.902957] *** Channel 0: Frame wait returned 10 ***
[  205.902963] *** Channel 0: Frame was ready, consuming it ***
[  205.902971] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.902977] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.902983] *** Channel 0: Frame completion wait ***
[  205.902989] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  205.942883] *** Channel 1: Frame wait returned 0 ***
[  205.942895] *** Channel 1: Frame wait timeout/error, generating frame ***
[  205.942918] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.942926] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.942932] *** Channel 1: Frame completion wait ***
[  205.942938] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  205.942944] *** Channel 1: Frame wait returned 10 ***
[  205.942950] *** Channel 1: Frame was ready, consuming it ***
[  205.942958] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  205.942965] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  205.942971] *** Channel 1: Frame completion wait ***
[  205.942976] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.002867] *** Channel 0: DQBUF wait returned 0 ***
[  206.002878] *** Channel 0: DQBUF timeout, generating frame ***
[  206.002887] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  206.002925] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.002933] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.002939] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.002945] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.002951] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.003073] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.003084] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.003090] *** Channel 0: DQBUF - dequeue buffer request ***
[  206.003096] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.003106] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.003113] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.003119] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.003137] *** Channel 0: Frame wait returned 0 ***
[  206.003144] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.003157] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.003164] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.003170] *** Channel 0: Frame completion wait ***
[  206.003176] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.003182] *** Channel 0: Frame wait returned 10 ***
[  206.003187] *** Channel 0: Frame was ready, consuming it ***
[  206.003195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.003202] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.003208] *** Channel 0: Frame completion wait ***
[  206.003213] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.013015] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.013028] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.013035] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.013041] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  206.013048] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  206.013056] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  206.013063] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.013070] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  206.013077] *** Channel 0: QBUF - Queue buffer index=0 ***
[  206.013083] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  206.013091] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  206.013097] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  206.013105] *** Channel 0: QBUF EVENT - No VIC callback ***
[  206.013111] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  206.013120] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  206.013128] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  206.013136] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  206.013160] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  206.013167] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  206.013178] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  206.014448] *** Channel 0: Frame wait returned 9 ***
[  206.014461] *** Channel 0: Frame was ready, consuming it ***
[  206.014483] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.014492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.014498] *** Channel 0: Frame completion wait ***
[  206.014504] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.042877] *** Channel 1: DQBUF wait returned 0 ***
[  206.042889] *** Channel 1: DQBUF timeout, generating frame ***
[  206.042898] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  206.043006] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.043015] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.043022] *** Channel 1: DQBUF - dequeue buffer request ***
[  206.043028] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.043038] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.043045] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.043051] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.043068] *** Channel 1: Frame wait returned 0 ***
[  206.043075] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.043087] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.043094] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.043101] *** Channel 1: Frame completion wait ***
[  206.043106] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.043113] *** Channel 1: Frame wait returned 10 ***
[  206.043119] *** Channel 1: Frame was ready, consuming it ***
[  206.043126] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.043133] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.043139] *** Channel 1: Frame completion wait ***
[  206.043145] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.044763] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.044789] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.044795] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.044802] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  206.044809] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  206.044817] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  206.044824] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.044831] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  206.044838] *** Channel 1: QBUF - Queue buffer index=0 ***
[  206.044844] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  206.044851] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  206.044859] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  206.044867] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  206.044875] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  206.044883] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=2 ***
[  206.044890] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  206.044897] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  206.044909] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  206.045106] *** Channel 1: Frame wait returned 10 ***
[  206.045115] *** Channel 1: Frame was ready, consuming it ***
[  206.045130] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.045137] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.045144] *** Channel 1: Frame completion wait ***
[  206.045150] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.112866] *** Channel 0: Frame wait returned 0 ***
[  206.112877] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.112897] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.112905] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.112911] *** Channel 0: Frame completion wait ***
[  206.112917] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.112923] *** Channel 0: Frame wait returned 10 ***
[  206.112929] *** Channel 0: Frame was ready, consuming it ***
[  206.112937] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.112944] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.112950] *** Channel 0: Frame completion wait ***
[  206.112955] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.142857] *** Channel 1: Frame wait returned 0 ***
[  206.142865] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.142879] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.142887] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.142893] *** Channel 1: Frame completion wait ***
[  206.142899] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.142905] *** Channel 1: Frame wait returned 10 ***
[  206.142911] *** Channel 1: Frame was ready, consuming it ***
[  206.142919] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.142925] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.142931] *** Channel 1: Frame completion wait ***
[  206.142937] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.202865] *** Channel 0: DQBUF wait returned 0 ***
[  206.202876] *** Channel 0: DQBUF timeout, generating frame ***
[  206.202885] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  206.202907] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.202915] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.202921] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.202927] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.202932] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.203051] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.203061] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.203068] *** Channel 0: DQBUF - dequeue buffer request ***
[  206.203074] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.203084] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.203090] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.203097] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.212888] *** Channel 0: Frame wait returned 0 ***
[  206.212902] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.212924] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.212932] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.212938] *** Channel 0: Frame completion wait ***
[  206.212944] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.212950] *** Channel 0: Frame wait returned 10 ***
[  206.212956] *** Channel 0: Frame was ready, consuming it ***
[  206.212976] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.212983] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.212989] *** Channel 0: Frame completion wait ***
[  206.212994] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.213153] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.213162] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.213168] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.213175] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  206.213182] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  206.213190] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  206.213197] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.213204] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  206.213211] *** Channel 0: QBUF - Queue buffer index=1 ***
[  206.213217] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  206.213225] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  206.213232] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  206.213239] *** Channel 0: QBUF EVENT - No VIC callback ***
[  206.213246] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  206.213254] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  206.213262] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  206.213270] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  206.213278] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  206.213284] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  206.213296] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  206.213458] *** Channel 0: Frame wait returned 10 ***
[  206.213468] *** Channel 0: Frame was ready, consuming it ***
[  206.213482] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.213489] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.213496] *** Channel 0: Frame completion wait ***
[  206.213501] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.242872] *** Channel 1: DQBUF wait returned 0 ***
[  206.242884] *** Channel 1: DQBUF timeout, generating frame ***
[  206.242892] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  206.242995] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.243004] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.243011] *** Channel 1: DQBUF - dequeue buffer request ***
[  206.243017] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.243027] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.243034] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.243041] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.243059] *** Channel 1: Frame wait returned 0 ***
[  206.243066] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.243078] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.243086] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.243092] *** Channel 1: Frame completion wait ***
[  206.243098] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.243104] *** Channel 1: Frame wait returned 10 ***
[  206.243110] *** Channel 1: Frame was ready, consuming it ***
[  206.243118] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.243124] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.243130] *** Channel 1: Frame completion wait ***
[  206.243136] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.245526] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.245539] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.245546] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.245552] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  206.245559] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  206.245567] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  206.245574] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.245581] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  206.245588] *** Channel 1: QBUF - Queue buffer index=1 ***
[  206.245594] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  206.245602] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  206.245609] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  206.245617] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  206.245625] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  206.245633] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=2 ***
[  206.245640] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  206.245647] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  206.245659] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  206.245791] *** Channel 1: Frame wait returned 10 ***
[  206.245799] *** Channel 1: Frame was ready, consuming it ***
[  206.245812] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.245820] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.245826] *** Channel 1: Frame completion wait ***
[  206.245832] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.301603] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.301616] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.301622] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.301628] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.301634] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.312872] *** Channel 0: Frame wait returned 0 ***
[  206.312883] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.312902] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.312910] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.312916] *** Channel 0: Frame completion wait ***
[  206.312922] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.312928] *** Channel 0: Frame wait returned 10 ***
[  206.312934] *** Channel 0: Frame was ready, consuming it ***
[  206.312942] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.312949] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.312954] *** Channel 0: Frame completion wait ***
[  206.312960] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.342858] *** Channel 1: Frame wait returned 0 ***
[  206.342867] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.342882] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.342890] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.342896] *** Channel 1: Frame completion wait ***
[  206.342902] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.342908] *** Channel 1: Frame wait returned 10 ***
[  206.342914] *** Channel 1: Frame was ready, consuming it ***
[  206.342922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.342928] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.342934] *** Channel 1: Frame completion wait ***
[  206.342940] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.402869] *** Channel 0: DQBUF wait returned 0 ***
[  206.402880] *** Channel 0: DQBUF timeout, generating frame ***
[  206.402890] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  206.402912] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.402920] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.402926] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.402932] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.402938] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.403056] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.403065] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.403072] *** Channel 0: DQBUF - dequeue buffer request ***
[  206.403078] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.403088] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.403094] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.403101] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.412885] *** Channel 0: Frame wait returned 0 ***
[  206.412899] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.412928] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.412936] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.412942] *** Channel 0: Frame completion wait ***
[  206.412948] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.412954] *** Channel 0: Frame wait returned 10 ***
[  206.412960] *** Channel 0: Frame was ready, consuming it ***
[  206.412968] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.412975] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.412981] *** Channel 0: Frame completion wait ***
[  206.412986] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.413155] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.413165] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.413172] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.413178] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  206.413186] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  206.413193] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  206.413200] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.413208] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  206.413214] *** Channel 0: QBUF - Queue buffer index=2 ***
[  206.413220] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  206.413228] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  206.413235] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  206.413242] *** Channel 0: QBUF EVENT - No VIC callback ***
[  206.413249] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  206.413257] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  206.413266] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  206.413274] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  206.413280] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  206.413288] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  206.413299] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  206.413460] *** Channel 0: Frame wait returned 10 ***
[  206.413470] *** Channel 0: Frame was ready, consuming it ***
[  206.413484] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.413491] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.413497] *** Channel 0: Frame completion wait ***
[  206.413503] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.442884] *** Channel 1: DQBUF wait returned 0 ***
[  206.442896] *** Channel 1: DQBUF timeout, generating frame ***
[  206.442905] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  206.443009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.443018] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.443025] *** Channel 1: DQBUF - dequeue buffer request ***
[  206.443031] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.443041] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.443048] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.443054] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.443071] *** Channel 1: Frame wait returned 0 ***
[  206.443078] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.443090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.443097] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.443103] *** Channel 1: Frame completion wait ***
[  206.443109] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.443115] *** Channel 1: Frame wait returned 10 ***
[  206.443121] *** Channel 1: Frame was ready, consuming it ***
[  206.443129] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.443136] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.443142] *** Channel 1: Frame completion wait ***
[  206.443147] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.445523] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.445536] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.445543] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.445549] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  206.445556] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  206.445564] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  206.445571] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.445578] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  206.445585] *** Channel 1: QBUF - Queue buffer index=0 ***
[  206.445591] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  206.445599] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  206.445606] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  206.445614] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  206.445622] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  206.445630] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85f63600, vbm_buffer_count=2 ***
[  206.445637] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  206.445644] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  206.445656] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  206.445717] *** Channel 1: Frame wait returned 10 ***
[  206.445724] *** Channel 1: Frame was ready, consuming it ***
[  206.445736] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.445743] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.445750] *** Channel 1: Frame completion wait ***
[  206.445755] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.512867] *** Channel 0: Frame wait returned 0 ***
[  206.512879] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.512898] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.512906] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.512912] *** Channel 0: Frame completion wait ***
[  206.512918] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.512925] *** Channel 0: Frame wait returned 10 ***
[  206.512930] *** Channel 0: Frame was ready, consuming it ***
[  206.512938] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.512945] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.512951] *** Channel 0: Frame completion wait ***
[  206.512957] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.542868] *** Channel 1: Frame wait returned 0 ***
[  206.542880] *** Channel 1: Frame wait timeout/error, generating frame ***
[  206.542900] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.542908] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.542914] *** Channel 1: Frame completion wait ***
[  206.542920] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.542926] *** Channel 1: Frame wait returned 10 ***
[  206.542932] *** Channel 1: Frame was ready, consuming it ***
[  206.542940] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.542946] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.542952] *** Channel 1: Frame completion wait ***
[  206.542958] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  206.602870] *** Channel 0: DQBUF wait returned 0 ***
[  206.602880] *** Channel 0: DQBUF timeout, generating frame ***
[  206.602889] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  206.602912] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.602920] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.602926] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.602932] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.602938] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.603056] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.603065] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.603072] *** Channel 0: DQBUF - dequeue buffer request ***
[  206.603078] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.603088] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.603094] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.603101] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.612883] *** Channel 0: Frame wait returned 0 ***
[  206.612905] *** Channel 0: Frame wait timeout/error, generating frame ***
[  206.612922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.612930] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.612936] *** Channel 0: Frame completion wait ***
[  206.612942] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.612948] *** Channel 0: Frame wait returned 10 ***
[  206.612954] *** Channel 0: Frame was ready, consuming it ***
[  206.612962] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.612968] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.612974] *** Channel 0: Frame completion wait ***
[  206.612980] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  206.613146] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.613155] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.613162] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.613168] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  206.613176] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  206.613183] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  206.613190] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.613198] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  206.613204] *** Channel 0: QBUF - Queue buffer index=3 ***
[  206.613210] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  206.613218] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  206.613225] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  206.613232] *** Channel 0: QBUF EVENT - No VIC callback ***
[  206.613239] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  206.613247] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  206.613255] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  206.613263] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  206.613270] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  206.613277] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  206.613289] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  206.613451] *** Channel 0: DQBUF wait returned 19 ***
[  206.613464] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[  206.613484] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  206.613491] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  206.613498] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  206.613521] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  206.613528] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  206.613640] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  206.613650] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  206.613657] *** Channel 0: DQBUF - dequeue buffer request ***
[  206.613663] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  206.613673] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85f39000 (name=gc2053) ***
[  206.613680] *** tx_isp_get_sensor: Found real sensor: 85f39000 ***
[  206.613686] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  206.624360] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  206.624374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  206.624381] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  206.624388] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  206.624395] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  206.624402] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  206.624410] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  206.624417] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  206.624424] *** Channel 0: QBUF - Queue buffer index=0 ***
[  206.624430] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  206.624438] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  206.624444] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  206.624452] *** Channel 0: QBUF EVENT - No VIC callback ***
[  206.624458] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  206.624467] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  206.624475] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  206.624483] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f63000, vbm_buffer_count=4 ***
[  206.624490] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  206.624497] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  206.624510] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  206.624580] *** Channel 0: Frame wait returned 9 ***
[  206.624607] *** Channel 0: Frame was ready, consuming it ***
[  206.624621] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  206.624628] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  206.624635] *** Channel 0: Frame completion wait ***
[  206.624640] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      34389   jz-intc  jz-timerost
 14:         72   jz-intc  ipu
 15:      69321   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          3   jz-intc  isp-w02
 44:      16132   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         17   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      37271   jz-intc  jz-timerost
 14:        168   jz-intc  ipu
 15:      69321   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          3   jz-intc  isp-w02
 44:      16354   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         31   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
