//! `trig_` — the trigger layer, which nothing else tests directly.
//!
//! Every chapter example awaits a `Timer` or a clock edge, so a broken
//! trigger fails twenty testbenches at once and names none of them. These
//! tests fail one at a time, with the mechanism in the test's name.

use std::cell::Cell;
use std::future::{Future, poll_fn};
use std::pin::Pin;
use std::rc::Rc;
use std::sync::{
    Arc,
    atomic::{AtomicUsize, Ordering},
    mpsc,
};
use std::task::{Context, Poll, Wake, Waker};
use std::time::Duration;

use rustdv::prelude::*;
use rustdv::sim::phase::{PhaseFut, SimPhase, current_phase};

use crate::steps_per_ns;

// ---------------------------------------------------------------------------
// Timer
// ---------------------------------------------------------------------------

// `Timer::ns(n)` advances exactly n, and consecutive timers accumulate.
//
// The claim every transcript in the book rests on: a figure that says
// "@20ns" is only right if this is.
#[rustdv::test]
async fn trig_timer_advances_exactly(_ctx: RustdvCtx) -> Result<(), TestError> {
    let t0 = sim_time_ns();
    Timer::ns(10).await;
    let dt = sim_time_ns() - t0;
    check!(dt == 10.0, "Timer::ns(10) advanced {dt} ns");

    let t1 = sim_time_ns();
    Timer::ns(3).await;
    Timer::ns(7).await;
    let dt = sim_time_ns() - t1;
    check!(dt == 10.0, "3ns then 7ns advanced {dt} ns, not 10");
    Ok(())
}

// The two time functions describe the same instant.
//
// `sim_time_ns` is a convenience over `sim_time_steps`; if they ever
// disagreed, every log line would be right and every measurement wrong.
#[rustdv::test]
async fn trig_time_units_agree(_ctx: RustdvCtx) -> Result<(), TestError> {
    let per_ns = steps_per_ns().await;
    check!(per_ns > 0, "1 ns advanced {per_ns} time steps");

    let (s0, n0) = (rustdv::sim_time_steps(), sim_time_ns());
    Timer::ns(7).await;
    let steps = rustdv::sim_time_steps() - s0;
    let ns = sim_time_ns() - n0;
    check!(
        steps == 7 * per_ns && ns == 7.0,
        "7ns read as {steps} steps ({} expected) and {ns} ns",
        7 * per_ns
    );
    Ok(())
}

// ---------------------------------------------------------------------------
// Edges
// ---------------------------------------------------------------------------

// Rising and falling fire on their own transitions, and on no others.
#[rustdv::test]
async fn trig_edges_fire_on_the_right_transition(ctx: RustdvCtx) -> Result<(), TestError> {
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    // Land on a known edge first, so the measurement below starts from a
    // defined phase of the clock rather than from wherever the test began.
    clk.rising_edge().await;
    let t0 = sim_time_ns();
    for _ in 0..5 {
        clk.rising_edge().await;
    }
    let dt = sim_time_ns() - t0;
    check!(dt == 10.0, "five 2ns rising edges took {dt} ns");
    check!(clk.is_high(), "rising_edge returned with the clock low");

    // A falling edge is half a period past a rising one.
    let t1 = sim_time_ns();
    clk.falling_edge().await;
    let dt = sim_time_ns() - t1;
    check!(
        dt == 1.0,
        "the falling edge came {dt} ns after the rising edge"
    );
    check!(clk.is_low(), "falling_edge returned with the clock high");
    Ok(())
}

// `value_change` sees both edges: two per period, where each directed
// trigger sees one.
#[rustdv::test]
async fn trig_value_change_sees_both_edges(ctx: RustdvCtx) -> Result<(), TestError> {
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    clk.rising_edge().await;
    let t0 = sim_time_ns();
    for _ in 0..4 {
        clk.value_change().await;
    }
    let dt = sim_time_ns() - t0;
    check!(
        dt == 4.0,
        "four value changes on a 2ns clock took {dt} ns, not 4"
    );
    Ok(())
}

// A signal nobody drives produces no edge — the negative half of the claim.
//
// Without this, an edge trigger that fired on every simulator callback
// regardless of value would pass every test above.
#[rustdv::test]
async fn trig_no_edge_without_a_change(ctx: RustdvCtx) -> Result<(), TestError> {
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();
    let quiet = ctx.dut().signal("never_driven")?;

    // The clock is running, so the simulator is busy; `never_driven` is not
    // part of that traffic and must stay silent through all of it.
    let r = with_timeout(quiet.value_change(), SimDuration::ns(50)).await;
    check!(
        r.is_err(),
        "a signal nothing assigns reported a value change"
    );
    Ok(())
}

// ---------------------------------------------------------------------------
// RAII deregistration
// ---------------------------------------------------------------------------

// Dropping a `CallbackHandle` removes the callback from the simulator.
//
// This is the leak the trigger design exists to prevent: every abandoned
// `with_timeout`, every cancelled task, every `first2` loser drops a
// registration, and a simulator holding thousands of dead callbacks slows to
// a crawl and fires closures into freed state.
//
// The mechanism is `CallbackHandle`'s `Drop`, and it is tested here rather
// than through `Timer` because a live callback is only observable if it does
// something — so these two do, into a counter.
#[rustdv::test]
async fn trig_dropped_callback_deregisters(_ctx: RustdvCtx) -> Result<(), TestError> {
    let per_ns = steps_per_ns().await;

    let kept = Rc::new(Cell::new(0u32));
    let dropped = Rc::new(Cell::new(0u32));

    let k = kept.clone();
    let _live = rustdv::gpi::register_timer(5 * per_ns, Box::new(move || k.set(k.get() + 1)));

    let d = dropped.clone();
    let doomed = rustdv::gpi::register_timer(5 * per_ns, Box::new(move || d.set(d.get() + 1)));
    drop(doomed);

    Timer::ns(20).await;

    // The control matters as much as the assertion: if neither fired, the
    // test would pass while proving nothing at all.
    check!(
        kept.get() == 1,
        "the live callback fired {} time(s), not once",
        kept.get()
    );
    check!(
        dropped.get() == 0,
        "a deregistered callback fired {} time(s)",
        dropped.get()
    );
    Ok(())
}

// ---------------------------------------------------------------------------
// with_timeout
// ---------------------------------------------------------------------------

// The timeout fires, and the abandoned inner future stops costing anything.
#[rustdv::test]
async fn trig_with_timeout_fires(_ctx: RustdvCtx) -> Result<(), TestError> {
    let t0 = sim_time_ns();
    let r = with_timeout(Timer::ns(100), SimDuration::ns(5)).await;
    check!(r.is_err(), "a 100ns timer beat a 5ns timeout");
    let dt = sim_time_ns() - t0;
    check!(dt == 5.0, "the 5ns timeout returned after {dt} ns");
    Ok(())
}

// The inner future wins when it is faster, and its value comes back.
#[rustdv::test]
async fn trig_with_timeout_inner_wins(_ctx: RustdvCtx) -> Result<(), TestError> {
    let t0 = sim_time_ns();
    let r = with_timeout(
        async {
            Timer::ns(3).await;
            42u32
        },
        SimDuration::ns(100),
    )
    .await;
    check!(
        r == Ok(42),
        "the inner future's value did not come back: {r:?}"
    );
    let dt = sim_time_ns() - t0;
    check!(dt == 3.0, "the inner future finished at {dt} ns, not 3");
    Ok(())
}

// The Verilator host owns two independent time queues: delayed RTL events and
// VPI timers. It must always advance to the earlier deadline rather than
// starving one queue behind the other.
#[rustdv::test]
async fn trig_earliest_rtl_or_vpi_deadline_wins(ctx: RustdvCtx) -> Result<(), TestError> {
    let request = ctx.dut().signal("rtl_event_request")?;
    let done = ctx.dut().signal("rtl_event_done")?;
    request.set_u64_now(0);
    request.set_u64(1);
    read_write().await;

    let t0 = sim_time_ns();
    Timer::ns(3).await;
    check!(
        sim_time_ns() - t0 == 3.0,
        "the earlier VPI deadline did not win"
    );
    check!(
        !done.is_high(),
        "the 7ns RTL event fired before the 3ns VPI timer"
    );

    let edge = with_timeout(done.rising_edge(), SimDuration::ns(5)).await;
    check!(
        edge.is_ok(),
        "the earlier RTL event lost to a later VPI timeout"
    );
    check!(
        sim_time_ns() - t0 == 7.0,
        "the RTL event did not fire after 7ns"
    );
    Ok(())
}

// Verilator's callback regions are AtEnd -> ReadWrite -> ReadOnly. An AtEnd
// callback may write the DUT, and the host must re-evaluate that write before
// any ReadOnly waiter observes the combinational result.
#[rustdv::test]
async fn trig_at_end_write_settles_before_read_only(ctx: RustdvCtx) -> Result<(), TestError> {
    let input = ctx.dut().signal("comb_in")?;
    let output = ctx.dut().signal("comb_out")?;
    input.set_u64_now(0);
    read_write().await;

    rustdv::gpi::register_at_end_of_sim_time(Box::new(move || {
        input.set_u64_now(0x5A);
    }))
    .forget();
    read_only().await;

    let got = output.get_u64().unwrap_or(0);
    check!(
        got == (0x5A ^ 0xA5),
        "ReadOnly saw {got:#x} before the AtEnd write settled"
    );
    Ok(())
}

// The test itself passes before simulation shutdown. The marker printed by
// this detached callback proves the host delivered cbEndOfSimulation.
#[rustdv::test]
async fn trig_end_of_simulation_callback_is_delivered(_ctx: RustdvCtx) -> Result<(), TestError> {
    rustdv::gpi::register_end_of_simulation(Box::new(|| {
        println!("END OF SIMULATION CALLBACK: PASS");
    }))
    .forget();
    Ok(())
}

// ---------------------------------------------------------------------------
// Phase triggers
// ---------------------------------------------------------------------------

// A `set` is buffered and applied at the next ReadWrite phase.
//
// This is cocotb's scheduling rule and the reason a driver can write a signal
// in the same delta a monitor reads it without either seeing the other's
// half-finished work. `set_u64_now` is the escape hatch that skips it.
#[rustdv::test]
async fn trig_writes_are_scheduled_not_immediate(ctx: RustdvCtx) -> Result<(), TestError> {
    let sig = ctx.dut().signal("byte_sig")?;
    sig.set_u64_now(0);

    sig.set_u64(0xA5);
    let immediate = sig.get_u64().unwrap_or(0);
    check!(
        immediate == 0,
        "a scheduled write landed immediately ({immediate:#x})"
    );

    // The buffer drains at the *start* of the next ReadWrite phase, before
    // any ReadWrite callback runs — so this is the first moment the write is
    // visible, and it is still the same time step.
    read_write().await;
    let settled = sig.get_u64().unwrap_or(0);
    check!(
        settled == 0xA5,
        "the scheduled write never landed (read {settled:#x})"
    );

    // The immediate form skips the buffer entirely.
    sig.set_u64_now(0x5A);
    let now = sig.get_u64().unwrap_or(0);
    check!(
        now == 0x5A,
        "set_u64_now did not take effect immediately (read {now:#x})"
    );
    Ok(())
}

// A VPI write made in ReadWrite must reach the RTL and settle before
// ReadOnly.  Verilator hosts have to perform the intervening eval explicitly;
// without it this reads the previous value even though phase callbacks fire.
#[rustdv::test]
async fn trig_read_only_sees_settled_rtl(ctx: RustdvCtx) -> Result<(), TestError> {
    let input = ctx.dut().signal("comb_in")?;
    let output = ctx.dut().signal("comb_out")?;

    input.set_u64(0x3C);
    read_write().await;
    read_only().await;

    let got = output.get_u64().unwrap_or(0);
    check!(
        got == (0x3C ^ 0xA5),
        "ReadOnly saw comb_out={got:#x} before RTL settled"
    );
    Ok(())
}

// An opted-in service runs only after the design has fixed-point settled at
// ReadOnly. It may synchronously wait for an ordinary OS worker while the
// simulator thread — and therefore simulation time — remains held.
#[rustdv::test]
async fn stable_point_service_holds_settled_read_only(
    ctx: RustdvCtx,
) -> Result<(), TestError> {
    let input = ctx.dut().signal("comb_in")?;
    let output = ctx.dut().signal("comb_out")?;
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    input.set_u64(0x6C);

    let (entered_tx, entered_rx) = mpsc::channel();
    let (release_tx, release_rx) = mpsc::channel();
    let worker = std::thread::spawn(move || -> Result<(), String> {
        let held_time = entered_rx
            .recv_timeout(Duration::from_secs(5))
            .map_err(|e| format!("worker did not observe the held stable point: {e}"))?;
        std::thread::sleep(Duration::from_millis(50));
        release_tx
            .send(held_time)
            .map_err(|e| format!("worker could not release the stable point: {e}"))
    });

    let held = service_read_only(move || -> Result<_, String> {
        let before = rustdv::sim_time_steps();
        let settled = output
            .get_u64()
            .map_err(|e| format!("could not read settled combinational output: {e}"))?;
        entered_tx
            .send(before)
            .map_err(|e| format!("could not notify worker of stable point: {e}"))?;
        let worker_time = release_rx
            .recv_timeout(Duration::from_secs(5))
            .map_err(|e| format!("worker did not release the stable point: {e}"))?;
        let after = rustdv::sim_time_steps();
        Ok((settled, before, after, worker_time))
    })
    .await
    .map_err(TestError::new)?;

    worker
        .join()
        .map_err(|_| TestError::new("stable-point worker panicked"))?
        .map_err(TestError::new)?;

    check!(
        held.0 == (0x6C ^ 0xA5),
        "stable-point service saw comb_out={:#x} before RTL settled",
        held.0
    );
    check!(
        held.1 == held.2 && held.1 == held.3,
        "simulation time changed while held: entered={}, released={}, worker={}",
        held.1,
        held.2,
        held.3
    );

    let released_at = rustdv::sim_time_steps();
    Timer::ns(2).await;
    check!(
        rustdv::sim_time_steps() > released_at,
        "simulation did not advance after the worker released the stable point"
    );
    Ok(())
}

// A service panic unwinds to RustDV's task boundary. The runner contains it
// as this test's expected failure instead of losing the simulator callback or
// aborting the process. The following test proves a later test can service the
// simulator normally after the runner has left the prior ReadOnly phase.
#[rustdv::test(expect_fail)]
async fn stable_point_service_panic_is_contained(_ctx: RustdvCtx) -> Result<(), TestError> {
    service_read_only(|| {
        panic!("deliberate stable-point service panic");
    })
    .await;
    Ok(())
}

#[rustdv::test]
async fn stable_point_service_is_available_after_prior_panic(
    ctx: RustdvCtx,
) -> Result<(), TestError> {
    let input = ctx.dut().signal("comb_in")?;
    let output = ctx.dut().signal("comb_out")?;
    input.set_u64(0x93);

    let (settled, held_at) = service_read_only(move || {
        (output.get_u64().unwrap_or(0), rustdv::sim_time_steps())
    })
    .await;
    check!(
        settled == (0x93 ^ 0xA5),
        "later stable-point service saw comb_out={settled:#x} before RTL settled"
    );

    Timer::ns(1).await;
    check!(
        rustdv::sim_time_steps() > held_at,
        "simulation did not advance after the recovered stable-point service"
    );
    Ok(())
}

// This test is run against TinyALU rather than the normal framework probe.
// `start_single` is not a port: resolving and reading it proves Verilator's
// INSPECT control file applied selected internal VPI visibility without FST.
#[rustdv::test]
async fn inspect_visibility_selected_internal_is_readable(
    ctx: RustdvCtx,
) -> Result<(), TestError> {
    if std::env::var_os("RUSTDV_VERIFY_INSPECT_VISIBILITY").is_none() {
        return Ok(());
    }
    let selected = ctx.dut().signal("start_single")?;
    check!(
        selected.size() == 1,
        "INSPECT exposed start_single with width {}, not 1",
        selected.size()
    );
    check!(
        selected.get_binstr().len() == 1,
        "INSPECT could not read a one-bit value from start_single"
    );
    println!("INSPECT INTERNAL VISIBILITY: PASS");
    Ok(())
}

// A phase future may be repolled because another branch of `first2` fired at
// the same deadline. It must not complete until its own simulator callback
// fires, or the following ReadOnly service can run early in Normal phase.
#[rustdv::test]
async fn stable_point_phase_wait_ignores_an_unrelated_wake(
    ctx: RustdvCtx,
) -> Result<(), TestError> {
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    let _ = first2(next_time_step(), Timer::ns(1)).await;
    let phase = service_read_only(rustdv::sim::phase::current_phase).await;
    check!(
        phase == rustdv::sim::phase::SimPhase::ReadOnly,
        "ReadOnly service ran early after a tied phase/timer wake: {phase:?}"
    );
    Ok(())
}

// Runtime trace control is an optional Verilator host capability.  The API
// must remain callable in ordinary simulator builds and report a structured
// unavailable result rather than failing to load the VPI module.
#[rustdv::test]
async fn runtime_trace_uninstrumented_reports_unsupported(
    _ctx: RustdvCtx,
) -> Result<(), TestError> {
    if std::env::var_os("RUSTDV_VERIFY_NO_RUNTIME_TRACE").is_none() {
        return Ok(());
    }

    let wrong_phase = rustdv::sim::verilator_trace::status();
    check!(
        matches!(
            wrong_phase,
            Err(rustdv::sim::verilator_trace::TraceError::WrongState(_))
        ),
        "trace control outside ReadOnly returned {wrong_phase:?}"
    );

    let status = service_read_only(rustdv::sim::verilator_trace::status).await;
    check!(
        matches!(
            status,
            Err(rustdv::sim::verilator_trace::TraceError::Unavailable(_))
        ),
        "uninstrumented simulator returned {status:?} instead of unsupported"
    );
    println!("RUNTIME TRACE UNINSTRUMENTED REJECTION: PASS");
    Ok(())
}

// In a trace-capable build capture begins at the settled ReadOnly point that
// arms it, ends at the point that stops it, and never creates or extends the
// private FST outside that interval.
#[rustdv::test]
async fn runtime_trace_capture_is_gated_and_stops_exactly(
    ctx: RustdvCtx,
) -> Result<(), TestError> {
    if std::env::var_os("RUSTDV_VERIFY_RUNTIME_TRACE").is_none() {
        return Ok(());
    }

    let path = std::env::temp_dir().join(format!(
        "rustdv-runtime-trace-test-{}.fst",
        std::process::id()
    ));
    let _ = std::fs::remove_file(&path);
    check!(!path.exists(), "trace file existed before capture was armed");

    let wrong_phase = rustdv::sim::verilator_trace::status();
    check!(
        matches!(
            wrong_phase,
            Err(rustdv::sim::verilator_trace::TraceError::WrongState(_))
        ),
        "trace control outside ReadOnly returned {wrong_phase:?}"
    );

    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    let missing_parent = std::env::temp_dir().join(format!(
        "rustdv-runtime-trace-missing-parent-{}",
        std::process::id()
    ));
    let _ = std::fs::remove_dir_all(&missing_parent);
    let invalid_path = missing_parent.join("capture.fst");
    let (failed, after_failure) = service_read_only(move || {
        let failed = rustdv::sim::verilator_trace::start(&invalid_path);
        let after_failure = rustdv::sim::verilator_trace::status();
        (failed, after_failure)
    })
    .await;
    check!(
        matches!(
            failed,
            Err(rustdv::sim::verilator_trace::TraceError::Host(_))
        ),
        "unopenable FST path returned {failed:?} instead of a host error"
    );
    let after_failure = after_failure.map_err(|error| TestError::new(error.to_string()))?;
    check!(
        after_failure.state == rustdv::sim::verilator_trace::TraceState::Idle
            && after_failure.start_time_steps == 0
            && after_failure.end_time_steps == 0
            && after_failure.dump_count == 0,
        "failed FST open left the trace host active: {after_failure:?}"
    );
    println!("RUNTIME TRACE OPEN FAILURE: PASS");

    Timer::ns(2).await;

    let start_path = path.clone();
    let started = service_read_only(move || rustdv::sim::verilator_trace::start(&start_path))
        .await
        .map_err(|error| TestError::new(error.to_string()))?;
    check!(
        started.state == rustdv::sim::verilator_trace::TraceState::Active,
        "trace host did not enter active state: {started:?}"
    );
    check!(path.exists(), "arming capture did not create its private FST");

    Timer::ns(4).await;
    let stopped = service_read_only(rustdv::sim::verilator_trace::stop)
        .await
        .map_err(|error| TestError::new(error.to_string()))?;
    check!(
        stopped.state == rustdv::sim::verilator_trace::TraceState::Idle,
        "trace host remained active after stop: {stopped:?}"
    );
    check!(
        stopped.end_time_steps > stopped.start_time_steps && stopped.dump_count > 1,
        "trace window did not contain settled simulation progress: {stopped:?}"
    );

    let bytes_at_stop = std::fs::metadata(&path)
        .map_err(|error| TestError::new(format!("could not stat stopped FST: {error}")))?
        .len();
    check!(bytes_at_stop > 0, "stopped FST is empty");
    Timer::ns(4).await;
    let bytes_after = std::fs::metadata(&path)
        .map_err(|error| TestError::new(format!("could not restat stopped FST: {error}")))?
        .len();
    check!(
        bytes_after == bytes_at_stop,
        "stopped FST grew from {bytes_at_stop} to {bytes_after} bytes"
    );

    std::fs::remove_file(&path)
        .map_err(|error| TestError::new(format!("could not remove private FST: {error}")))?;
    println!("RUNTIME TRACE GATING: PASS");
    Ok(())
}

// ReadWrite and ReadOnly land inside the same time step; NextTimeStep does not.
#[rustdv::test]
async fn trig_phase_order_within_a_step(ctx: RustdvCtx) -> Result<(), TestError> {
    // `next_time_step` waits for the simulator to have a next step, and a
    // simulator with an empty event queue does not have one — vvp exits
    // instead. A running clock guarantees there is always another step to
    // wait for. Nothing here reads the clock; it is there to keep the
    // simulation alive, which is a real constraint on any test that awaits
    // a phase rather than a duration.
    let clk = ctx.dut().signal("clk")?;
    Clock::new(&clk, SimDuration::ns(2)).start();

    next_time_step().await;
    let t0 = sim_time_ns();

    read_write().await;
    check!(
        sim_time_ns() == t0,
        "ReadWrite advanced time from {t0} to {}",
        sim_time_ns()
    );

    read_only().await;
    check!(
        sim_time_ns() == t0,
        "ReadOnly advanced time from {t0} to {}",
        sim_time_ns()
    );

    next_time_step().await;
    let advanced = sim_time_ns() > t0;
    check!(advanced, "NextTimeStep did not advance past {t0}");
    Ok(())
}

// Phase registrations must survive unrelated parent polls without completing.
async fn poll_twice_then_wait(mut phase: PhaseFut) {
    poll_fn(|cx| {
        assert!(
            Pin::new(&mut phase).poll(cx).is_pending(),
            "first phase poll"
        );
        assert!(
            Pin::new(&mut phase).poll(cx).is_pending(),
            "phase completed before callback"
        );
        Poll::Ready(())
    })
    .await;
    phase.await;
}

#[rustdv::test]
async fn trig_phase_repoll_requires_callback(ctx: RustdvCtx) -> Result<(), TestError> {
    Clock::new(&ctx.dut().signal("clk")?, SimDuration::ns(2)).start();
    poll_twice_then_wait(read_write()).await;
    assert_eq!(current_phase(), SimPhase::ReadWrite);
    // Registered during the first callback's drain: requires a new callback.
    poll_twice_then_wait(read_write()).await;
    assert_eq!(current_phase(), SimPhase::ReadWrite);
    poll_twice_then_wait(read_only()).await;
    assert_eq!(current_phase(), SimPhase::ReadOnly);
    for _ in 0..2 {
        let before = rustdv::sim_time_steps();
        poll_twice_then_wait(next_time_step()).await;
        assert!(rustdv::sim_time_steps() > before);
    }
    Ok(())
}

async fn sibling_yields() {
    for _ in 0..4 {
        NullTrigger::new().await;
    }
}

#[rustdv::test]
async fn trig_phase_join_all_sibling_wakeup(ctx: RustdvCtx) -> Result<(), TestError> {
    Clock::new(&ctx.dut().signal("clk")?, SimDuration::ns(2)).start();
    for make in [read_write, read_only, next_time_step] {
        let done = Cell::new(false);
        let before = rustdv::sim_time_steps();
        let futures: Vec<Pin<Box<dyn Future<Output = ()> + '_>>> = vec![
            Box::pin(async {
                make().await;
                done.set(true);
            }),
            Box::pin(async {
                sibling_yields().await;
                assert!(!done.get(), "sibling polls completed a phase wait");
                assert_eq!(rustdv::sim_time_steps(), before);
            }),
        ];
        rustdv::sim::combinators::join_all(futures).await;
        assert!(done.get());
    }
    Ok(())
}

#[derive(Default)]
struct WakeCount(AtomicUsize);
impl Wake for WakeCount {
    fn wake(self: Arc<Self>) {
        self.0.fetch_add(1, Ordering::SeqCst);
    }
}

#[rustdv::test]
async fn trig_phase_batch_cancellation_and_latest_waker(ctx: RustdvCtx) -> Result<(), TestError> {
    Clock::new(&ctx.dut().signal("clk")?, SimDuration::ns(2)).start();
    for make in [read_write, read_only, next_time_step] {
        let old = Arc::new(WakeCount::default());
        let latest = Arc::new(WakeCount::default());
        let cancelled = Arc::new(WakeCount::default());
        let old_waker = Waker::from(old.clone());
        let latest_waker = Waker::from(latest.clone());
        let mut survivor = make();
        let mut second = make();
        assert!(
            Pin::new(&mut survivor)
                .poll(&mut Context::from_waker(&old_waker))
                .is_pending()
        );
        assert!(
            Pin::new(&mut survivor)
                .poll(&mut Context::from_waker(&latest_waker))
                .is_pending()
        );
        assert!(
            Pin::new(&mut second)
                .poll(&mut Context::from_waker(&latest_waker))
                .is_pending()
        );
        {
            let waker = Waker::from(cancelled.clone());
            let mut doomed = make();
            assert!(
                Pin::new(&mut doomed)
                    .poll(&mut Context::from_waker(&waker))
                    .is_pending()
            );
        }
        assert_eq!(Arc::strong_count(&cancelled), 1, "cancelled waker retained");
        make().await; // A live task waker drives the same callback batch.
        assert_eq!(old.0.load(Ordering::SeqCst), 0);
        assert_eq!(latest.0.load(Ordering::SeqCst), 2);
        assert_eq!(cancelled.0.load(Ordering::SeqCst), 0);
        assert!(
            Pin::new(&mut survivor)
                .poll(&mut Context::from_waker(&latest_waker))
                .is_ready()
        );
        assert!(
            Pin::new(&mut second)
                .poll(&mut Context::from_waker(&latest_waker))
                .is_ready()
        );
    }
    Ok(())
}

#[derive(Component, Default)]
struct PhaseWakeSibling;
impl Component for PhaseWakeSibling {
    async fn run(&mut self, ctx: &mut RustdvCtx) -> Result<(), TestError> {
        let clk = ctx.dut().signal("clk")?;
        clk.falling_edge().await;
        sibling_yields().await;
        Ok(())
    }
}

#[rustdv::test]
#[derive(Component, Default)]
struct TrigPhaseComponentSettledData {
    #[component]
    sibling: RustdvComp,
}
impl Component for TrigPhaseComponentSettledData {
    fn build(&mut self, _ctx: &mut RustdvCtx) {
        self.sibling = PhaseWakeSibling::new_comp();
    }
    async fn run(&mut self, ctx: &mut RustdvCtx) -> Result<(), TestError> {
        let _objection = ctx.raise_objection("phase sampling");
        let clk = ctx.dut().signal("clk")?;
        let input = ctx.dut().signal("comb_in")?;
        let output = ctx.dut().signal("comb_out")?;
        Clock::new(&clk, SimDuration::ns(2)).start();
        clk.falling_edge().await;
        input.set_u64(0x69);
        read_write().await;
        assert_eq!(current_phase(), SimPhase::ReadWrite);
        assert_eq!(
            input.get_u64().unwrap(),
            0x69,
            "writes must precede waiters"
        );
        read_only().await;
        assert_eq!(current_phase(), SimPhase::ReadOnly);
        assert_eq!(output.get_u64().unwrap(), 0x69 ^ 0xA5);
        Ok(())
    }
}

#[rustdv::test]
async fn trig_phase_cancel_preserves_scheduled_write(ctx: RustdvCtx) -> Result<(), TestError> {
    let sig = ctx.dut().signal("byte_sig")?;
    sig.set_u64(0x42);
    let mut doomed = read_write();
    poll_fn(|cx| {
        assert!(Pin::new(&mut doomed).poll(cx).is_pending());
        Poll::Ready(())
    })
    .await;
    drop(doomed);
    read_only().await;
    assert_eq!(sig.get_u64().unwrap(), 0x42);
    Ok(())
}

#[rustdv::test]
async fn trig_phase_read_only_rejects_illegal_operations(ctx: RustdvCtx) -> Result<(), TestError> {
    let sig = ctx.dut().signal("byte_sig")?;
    read_only().await;
    for make in [read_write, read_only] {
        let result = std::panic::catch_unwind(std::panic::AssertUnwindSafe(|| {
            let mut future = make();
            let _ = Pin::new(&mut future).poll(&mut Context::from_waker(Waker::noop()));
        }));
        assert!(result.is_err(), "illegal phase transition accepted");
    }
    assert!(std::panic::catch_unwind(std::panic::AssertUnwindSafe(|| sig.set_u64(1))).is_err());
    assert!(std::panic::catch_unwind(std::panic::AssertUnwindSafe(|| sig.set_u64_now(1))).is_err());
    assert_eq!(current_phase(), SimPhase::ReadOnly);
    Ok(())
}
