Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 16:35:25 2024
| Host         : SID running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_FPGA_control_sets_placed.rpt
| Design       : main_FPGA
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             126 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |             278 |          125 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+
|  toggle_OBUF_BUFG | T0/control/npcre_i_1_n_0                    | T0/control/npcre0            |                1 |              2 |         2.00 |
|  toggle_OBUF_BUFG | T0/control/alusel[3]_i_2_n_0                | T0/control/alusel[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  toggle_OBUF_BUFG | T0/control/substate__0                      |                              |                3 |              4 |         1.33 |
|  toggle_OBUF_BUFG | T0/control/irst                             |                              |                2 |              6 |         3.00 |
|  toggle_OBUF_BUFG | T0/control/FSM_onehot_mainstate[11]_i_1_n_0 |                              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG    |                                             |                              |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG    |                                             | counter[31]_i_1_n_0          |                8 |             31 |         3.88 |
|  toggle_OBUF_BUFG | T0/control/npcwe                            |                              |                8 |             32 |         4.00 |
|  toggle_OBUF_BUFG | T0/control/E[0]                             |                              |               31 |             32 |         1.03 |
|  toggle_OBUF_BUFG | T0/control/aluoutwe_reg_0[0]                |                              |               13 |             32 |         2.46 |
|  toggle_OBUF_BUFG | T0/control/datapathoutenwe_reg_0[0]         |                              |                9 |             32 |         3.56 |
|  toggle_OBUF_BUFG | T0/control/lmdwe_reg_0[0]                   |                              |               10 |             32 |         3.20 |
|  toggle_OBUF_BUFG | T0/control/pcwe_reg_0[0]                    |                              |               15 |             32 |         2.13 |
|  toggle_OBUF_BUFG | T0/control/Awe_reg_0[0]                     |                              |               30 |             64 |         2.13 |
|  toggle_OBUF_BUFG |                                             |                              |               40 |            108 |         2.70 |
|  toggle_OBUF_BUFG | T0/control/rdwecs                           |                              |               16 |            128 |         8.00 |
+-------------------+---------------------------------------------+------------------------------+------------------+----------------+--------------+


