
8_freeRTOS_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08006434  08006434  00016434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006624  08006624  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006624  08006624  00016624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800662c  0800662c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800662c  0800662c  0001662c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006630  08006630  00016630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006634  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001064  20000074  080066a8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010d8  080066a8  000210d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001960a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003456  00000000  00000000  000396ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014a8  00000000  00000000  0003cb08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001310  00000000  00000000  0003dfb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d968  00000000  00000000  0003f2c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011c89  00000000  00000000  0005cc28  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b4917  00000000  00000000  0006e8b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001231c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c44  00000000  00000000  00123244  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800641c 	.word	0x0800641c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800641c 	.word	0x0800641c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	; (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	; (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800058e:	bf00      	nop
 8000590:	3714      	adds	r7, #20
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000090 	.word	0x20000090
 80005a0:	200000e4 	.word	0x200000e4

080005a4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005a4:	b5b0      	push	{r4, r5, r7, lr}
 80005a6:	b09a      	sub	sp, #104	; 0x68
 80005a8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005aa:	4b25      	ldr	r3, [pc, #148]	; (8000640 <MX_FREERTOS_Init+0x9c>)
 80005ac:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80005b0:	461d      	mov	r5, r3
 80005b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80005c2:	2100      	movs	r1, #0
 80005c4:	4618      	mov	r0, r3
 80005c6:	f002 fdae 	bl	8003126 <osThreadCreate>
 80005ca:	4602      	mov	r2, r0
 80005cc:	4b1d      	ldr	r3, [pc, #116]	; (8000644 <MX_FREERTOS_Init+0xa0>)
 80005ce:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  osMessageQDef(Queue1, 32, _Message);
 80005d0:	4b1d      	ldr	r3, [pc, #116]	; (8000648 <MX_FREERTOS_Init+0xa4>)
 80005d2:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80005d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Queue1Handle = osMessageCreate(osMessageQ(Queue1), NULL);
 80005dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fdff 	bl	80031e6 <osMessageCreate>
 80005e8:	4602      	mov	r2, r0
 80005ea:	4b18      	ldr	r3, [pc, #96]	; (800064c <MX_FREERTOS_Init+0xa8>)
 80005ec:	601a      	str	r2, [r3, #0]

  osThreadDef(Sender, SenderTask, osPriorityNormal, 0, 128);
 80005ee:	4b18      	ldr	r3, [pc, #96]	; (8000650 <MX_FREERTOS_Init+0xac>)
 80005f0:	f107 0420 	add.w	r4, r7, #32
 80005f4:	461d      	mov	r5, r3
 80005f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SenderHandle = osThreadCreate(osThread(Sender), NULL);
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f002 fd8c 	bl	8003126 <osThreadCreate>
 800060e:	4602      	mov	r2, r0
 8000610:	4b10      	ldr	r3, [pc, #64]	; (8000654 <MX_FREERTOS_Init+0xb0>)
 8000612:	601a      	str	r2, [r3, #0]

  osThreadDef(Receiver, ReceiverTask, osPriorityNormal, 0, 128);
 8000614:	4b10      	ldr	r3, [pc, #64]	; (8000658 <MX_FREERTOS_Init+0xb4>)
 8000616:	1d3c      	adds	r4, r7, #4
 8000618:	461d      	mov	r5, r3
 800061a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000622:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiverHandle = osThreadCreate(osThread(Receiver), NULL);
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f002 fd7b 	bl	8003126 <osThreadCreate>
 8000630:	4602      	mov	r2, r0
 8000632:	4b0a      	ldr	r3, [pc, #40]	; (800065c <MX_FREERTOS_Init+0xb8>)
 8000634:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_THREADS */

}
 8000636:	bf00      	nop
 8000638:	3768      	adds	r7, #104	; 0x68
 800063a:	46bd      	mov	sp, r7
 800063c:	bdb0      	pop	{r4, r5, r7, pc}
 800063e:	bf00      	nop
 8000640:	08006440 	.word	0x08006440
 8000644:	20000ff4 	.word	0x20000ff4
 8000648:	0800645c 	.word	0x0800645c
 800064c:	20000ff8 	.word	0x20000ff8
 8000650:	08006474 	.word	0x08006474
 8000654:	20001000 	.word	0x20001000
 8000658:	0800649c 	.word	0x0800649c
 800065c:	20000ffc 	.word	0x20000ffc

08000660 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000668:	2001      	movs	r0, #1
 800066a:	f002 fda8 	bl	80031be <osDelay>
 800066e:	e7fb      	b.n	8000668 <StartDefaultTask+0x8>

08000670 <SenderTask>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void SenderTask(void const * argument)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SenderTask */
    _Message msg;
    msg.buf[0] = 0xAA;
 8000678:	23aa      	movs	r3, #170	; 0xaa
 800067a:	733b      	strb	r3, [r7, #12]
    msg.buf[1] = 0xBB;
 800067c:	23bb      	movs	r3, #187	; 0xbb
 800067e:	737b      	strb	r3, [r7, #13]
    msg.idx = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	753b      	strb	r3, [r7, #20]

    /* Infinite loop */
    for (;;)
    {
        printf("Sender enqueues \r\n");
 8000684:	480b      	ldr	r0, [pc, #44]	; (80006b4 <SenderTask+0x44>)
 8000686:	f004 fff5 	bl	8005674 <puts>
        osMessagePut(Queue1Handle, &msg, 100); //enqueue
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <SenderTask+0x48>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f107 010c 	add.w	r1, r7, #12
 8000692:	2264      	movs	r2, #100	; 0x64
 8000694:	4618      	mov	r0, r3
 8000696:	f002 fdcf 	bl	8003238 <osMessagePut>
        msg.idx++;
 800069a:	7d3b      	ldrb	r3, [r7, #20]
 800069c:	3301      	adds	r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	753b      	strb	r3, [r7, #20]
        printf("Sender delays for a sec.\r\n");
 80006a2:	4806      	ldr	r0, [pc, #24]	; (80006bc <SenderTask+0x4c>)
 80006a4:	f004 ffe6 	bl	8005674 <puts>
        osDelay(1000);
 80006a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ac:	f002 fd87 	bl	80031be <osDelay>
        printf("Sender enqueues \r\n");
 80006b0:	e7e8      	b.n	8000684 <SenderTask+0x14>
 80006b2:	bf00      	nop
 80006b4:	080064b8 	.word	0x080064b8
 80006b8:	20000ff8 	.word	0x20000ff8
 80006bc:	080064cc 	.word	0x080064cc

080006c0 <ReceiverTask>:
  /* USER CODE END SenderTask */
}


void ReceiverTask(void const * argument)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b086      	sub	sp, #24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    osEvent retVal;

    /* Infinite loop */
    for (;;)
    {
        printf("Receiver is trying to dequeue \r\n");
 80006c8:	480f      	ldr	r0, [pc, #60]	; (8000708 <ReceiverTask+0x48>)
 80006ca:	f004 ffd3 	bl	8005674 <puts>
        retVal = osMessageGet(Queue1Handle, 500); //dequeue
 80006ce:	4b0f      	ldr	r3, [pc, #60]	; (800070c <ReceiverTask+0x4c>)
 80006d0:	6819      	ldr	r1, [r3, #0]
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 fdec 	bl	80032b8 <osMessageGet>
        if(retVal.status == osEventMessage)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	2b10      	cmp	r3, #16
 80006e4:	d10a      	bne.n	80006fc <ReceiverTask+0x3c>
        {
            pMsg = retVal.value.p;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	617b      	str	r3, [r7, #20]
            printf("Receiver received: msg.buf[0]=0x%X, msg.idx=%u \r\n", pMsg->buf[0]  , pMsg->idx);
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	4619      	mov	r1, r3
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	7a1b      	ldrb	r3, [r3, #8]
 80006f4:	461a      	mov	r2, r3
 80006f6:	4806      	ldr	r0, [pc, #24]	; (8000710 <ReceiverTask+0x50>)
 80006f8:	f004 ff48 	bl	800558c <iprintf>
        }
        osDelay(500);
 80006fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000700:	f002 fd5d 	bl	80031be <osDelay>
        printf("Receiver is trying to dequeue \r\n");
 8000704:	e7e0      	b.n	80006c8 <ReceiverTask+0x8>
 8000706:	bf00      	nop
 8000708:	080064e8 	.word	0x080064e8
 800070c:	20000ff8 	.word	0x20000ff8
 8000710:	08006508 	.word	0x08006508

08000714 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_GPIO_Init+0x2c>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071e:	4a08      	ldr	r2, [pc, #32]	; (8000740 <MX_GPIO_Init+0x2c>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_GPIO_Init+0x2c>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	40021000 	.word	0x40021000

08000744 <__io_putchar>:
#else
    #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800074c:	1d39      	adds	r1, r7, #4
 800074e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000752:	2201      	movs	r2, #1
 8000754:	4803      	ldr	r0, [pc, #12]	; (8000764 <__io_putchar+0x20>)
 8000756:	f002 f889 	bl	800286c <HAL_UART_Transmit>
  return ch;
 800075a:	687b      	ldr	r3, [r7, #4]
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20001050 	.word	0x20001050

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076c:	f000 fa9e 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000770:	f000 f809 	bl	8000786 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000774:	f7ff ffce 	bl	8000714 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000778:	f000 f9c4 	bl	8000b04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800077c:	f7ff ff12 	bl	80005a4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000780:	f002 fcca 	bl	8003118 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000784:	e7fe      	b.n	8000784 <main+0x1c>

08000786 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b0a4      	sub	sp, #144	; 0x90
 800078a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000790:	2244      	movs	r2, #68	; 0x44
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f004 fef0 	bl	800557a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	2234      	movs	r2, #52	; 0x34
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f004 fee2 	bl	800557a <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007ba:	f000 fd11 	bl	80011e0 <HAL_PWREx_ControlVoltageScaling>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0x42>
  {
    Error_Handler();
 80007c4:	f000 f857 	bl	8000876 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007c8:	2310      	movs	r3, #16
 80007ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007cc:	2301      	movs	r3, #1
 80007ce:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007d4:	2360      	movs	r3, #96	; 0x60
 80007d6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d8:	2302      	movs	r3, #2
 80007da:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007dc:	2301      	movs	r3, #1
 80007de:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007e0:	2301      	movs	r3, #1
 80007e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007e6:	2328      	movs	r3, #40	; 0x28
 80007e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 fd45 	bl	800128c <HAL_RCC_OscConfig>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000808:	f000 f835 	bl	8000876 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080c:	230f      	movs	r3, #15
 800080e:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000810:	2303      	movs	r3, #3
 8000812:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000814:	2300      	movs	r3, #0
 8000816:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000820:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000824:	2104      	movs	r1, #4
 8000826:	4618      	mov	r0, r3
 8000828:	f001 f996 	bl	8001b58 <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000832:	f000 f820 	bl	8000876 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000836:	2301      	movs	r3, #1
 8000838:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	4618      	mov	r0, r3
 8000842:	f001 fbbf 	bl	8001fc4 <HAL_RCCEx_PeriphCLKConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800084c:	f000 f813 	bl	8000876 <Error_Handler>
  }
}
 8000850:	bf00      	nop
 8000852:	3790      	adds	r7, #144	; 0x90
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000868:	d101      	bne.n	800086e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800086a:	f000 fa37 	bl	8000cdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800087a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	e7fe      	b.n	800087c <Error_Handler+0x6>
	...

08000880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <HAL_MspInit+0x4c>)
 8000888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800088a:	4a10      	ldr	r2, [pc, #64]	; (80008cc <HAL_MspInit+0x4c>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6613      	str	r3, [r2, #96]	; 0x60
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <HAL_MspInit+0x4c>)
 8000894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <HAL_MspInit+0x4c>)
 80008a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008a2:	4a0a      	ldr	r2, [pc, #40]	; (80008cc <HAL_MspInit+0x4c>)
 80008a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a8:	6593      	str	r3, [r2, #88]	; 0x58
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <HAL_MspInit+0x4c>)
 80008ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	210f      	movs	r1, #15
 80008ba:	f06f 0001 	mvn.w	r0, #1
 80008be:	f000 fae5 	bl	8000e8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08c      	sub	sp, #48	; 0x30
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 80008e0:	2200      	movs	r2, #0
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	201c      	movs	r0, #28
 80008e6:	f000 fad1 	bl	8000e8c <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008ea:	201c      	movs	r0, #28
 80008ec:	f000 faea 	bl	8000ec4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80008f0:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <HAL_InitTick+0xa0>)
 80008f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f4:	4a1e      	ldr	r2, [pc, #120]	; (8000970 <HAL_InitTick+0xa0>)
 80008f6:	f043 0301 	orr.w	r3, r3, #1
 80008fa:	6593      	str	r3, [r2, #88]	; 0x58
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <HAL_InitTick+0xa0>)
 80008fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000908:	f107 0210 	add.w	r2, r7, #16
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4611      	mov	r1, r2
 8000912:	4618      	mov	r0, r3
 8000914:	f001 fac4 	bl	8001ea0 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000918:	f001 fa96 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 800091c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800091e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000920:	4a14      	ldr	r2, [pc, #80]	; (8000974 <HAL_InitTick+0xa4>)
 8000922:	fba2 2303 	umull	r2, r3, r2, r3
 8000926:	0c9b      	lsrs	r3, r3, #18
 8000928:	3b01      	subs	r3, #1
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <HAL_InitTick+0xa8>)
 800092e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000932:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000934:	4b10      	ldr	r3, [pc, #64]	; (8000978 <HAL_InitTick+0xa8>)
 8000936:	f240 32e7 	movw	r2, #999	; 0x3e7
 800093a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800093c:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <HAL_InitTick+0xa8>)
 800093e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000940:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <HAL_InitTick+0xa8>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000948:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <HAL_InitTick+0xa8>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800094e:	480a      	ldr	r0, [pc, #40]	; (8000978 <HAL_InitTick+0xa8>)
 8000950:	f001 fcbe 	bl	80022d0 <HAL_TIM_Base_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d104      	bne.n	8000964 <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800095a:	4807      	ldr	r0, [pc, #28]	; (8000978 <HAL_InitTick+0xa8>)
 800095c:	f001 fd1a 	bl	8002394 <HAL_TIM_Base_Start_IT>
 8000960:	4603      	mov	r3, r0
 8000962:	e000      	b.n	8000966 <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
}
 8000966:	4618      	mov	r0, r3
 8000968:	3730      	adds	r7, #48	; 0x30
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40021000 	.word	0x40021000
 8000974:	431bde83 	.word	0x431bde83
 8000978:	20001004 	.word	0x20001004

0800097c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <NMI_Handler+0x4>

08000982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <HardFault_Handler+0x4>

08000988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler+0x4>

0800098e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <BusFault_Handler+0x4>

08000994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <UsageFault_Handler+0x4>

0800099a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80009ac:	4802      	ldr	r0, [pc, #8]	; (80009b8 <TIM2_IRQHandler+0x10>)
 80009ae:	f001 fd45 	bl	800243c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20001004 	.word	0x20001004

080009bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e00a      	b.n	80009e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ce:	f3af 8000 	nop.w
 80009d2:	4601      	mov	r1, r0
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	60ba      	str	r2, [r7, #8]
 80009da:	b2ca      	uxtb	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dbf0      	blt.n	80009ce <_read+0x12>
	}

return len;
 80009ec:	687b      	ldr	r3, [r7, #4]
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	60f8      	str	r0, [r7, #12]
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	e009      	b.n	8000a1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fe97 	bl	8000744 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dbf1      	blt.n	8000a08 <_write+0x12>
	}
	return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <_close>:

int _close(int file)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
	return -1;
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
 8000a4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a56:	605a      	str	r2, [r3, #4]
	return 0;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_isatty>:

int _isatty(int file)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
	return 0;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa0:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <_sbrk+0x5c>)
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <_sbrk+0x60>)
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aac:	4b13      	ldr	r3, [pc, #76]	; (8000afc <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d102      	bne.n	8000aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <_sbrk+0x64>)
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <_sbrk+0x68>)
 8000ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <_sbrk+0x64>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d207      	bcs.n	8000ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac8:	f004 fd22 	bl	8005510 <__errno>
 8000acc:	4602      	mov	r2, r0
 8000ace:	230c      	movs	r3, #12
 8000ad0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	e009      	b.n	8000aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <_sbrk+0x64>)
 8000ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aea:	68fb      	ldr	r3, [r7, #12]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	2000a000 	.word	0x2000a000
 8000af8:	00000400 	.word	0x00000400
 8000afc:	200002e4 	.word	0x200002e4
 8000b00:	200010d8 	.word	0x200010d8

08000b04 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b0a:	4a15      	ldr	r2, [pc, #84]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b48:	f001 fe42 	bl	80027d0 <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b52:	f7ff fe90 	bl	8000876 <Error_Handler>
  }

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20001050 	.word	0x20001050
 8000b60:	40013800 	.word	0x40013800

08000b64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	; 0x28
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a18      	ldr	r2, [pc, #96]	; (8000be4 <HAL_UART_MspInit+0x80>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d129      	bne.n	8000bda <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b8a:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b90:	6613      	str	r3, [r2, #96]	; 0x60
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	4b12      	ldr	r3, [pc, #72]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba2:	4a11      	ldr	r2, [pc, #68]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000baa:	4b0f      	ldr	r3, [pc, #60]	; (8000be8 <HAL_UART_MspInit+0x84>)
 8000bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bb6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bc8:	2307      	movs	r3, #7
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd6:	f000 f983 	bl	8000ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000bda:	bf00      	nop
 8000bdc:	3728      	adds	r7, #40	; 0x28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40013800 	.word	0x40013800
 8000be8:	40021000 	.word	0x40021000

08000bec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000bec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bf0:	f000 f826 	bl	8000c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bf4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bf6:	e003      	b.n	8000c00 <LoopCopyDataInit>

08000bf8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bfa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bfc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bfe:	3104      	adds	r1, #4

08000c00 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c00:	480a      	ldr	r0, [pc, #40]	; (8000c2c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c04:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c06:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c08:	d3f6      	bcc.n	8000bf8 <CopyDataInit>
	ldr	r2, =_sbss
 8000c0a:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c0c:	e002      	b.n	8000c14 <LoopFillZerobss>

08000c0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c0e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c10:	f842 3b04 	str.w	r3, [r2], #4

08000c14 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <LoopForever+0x16>)
	cmp	r2, r3
 8000c16:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c18:	d3f9      	bcc.n	8000c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c1a:	f004 fc7f 	bl	800551c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c1e:	f7ff fda3 	bl	8000768 <main>

08000c22 <LoopForever>:

LoopForever:
    b LoopForever
 8000c22:	e7fe      	b.n	8000c22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c24:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000c28:	08006634 	.word	0x08006634
	ldr	r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c30:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8000c34:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8000c38:	200010d8 	.word	0x200010d8

08000c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c3c:	e7fe      	b.n	8000c3c <ADC1_2_IRQHandler>
	...

08000c40 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c44:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <SystemInit+0x64>)
 8000c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c4a:	4a16      	ldr	r2, [pc, #88]	; (8000ca4 <SystemInit+0x64>)
 8000c4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000c54:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <SystemInit+0x68>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a13      	ldr	r2, [pc, #76]	; (8000ca8 <SystemInit+0x68>)
 8000c5a:	f043 0301 	orr.w	r3, r3, #1
 8000c5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <SystemInit+0x68>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000c66:	4b10      	ldr	r3, [pc, #64]	; (8000ca8 <SystemInit+0x68>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a0f      	ldr	r2, [pc, #60]	; (8000ca8 <SystemInit+0x68>)
 8000c6c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000c70:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000c74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000c76:	4b0c      	ldr	r3, [pc, #48]	; (8000ca8 <SystemInit+0x68>)
 8000c78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c7c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ca8 <SystemInit+0x68>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a09      	ldr	r2, [pc, #36]	; (8000ca8 <SystemInit+0x68>)
 8000c84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <SystemInit+0x68>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c90:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <SystemInit+0x64>)
 8000c92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c96:	609a      	str	r2, [r3, #8]
#endif
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00
 8000ca8:	40021000 	.word	0x40021000

08000cac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb6:	2003      	movs	r0, #3
 8000cb8:	f000 f8dd 	bl	8000e76 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f7ff fe07 	bl	80008d0 <HAL_InitTick>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d002      	beq.n	8000cce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	71fb      	strb	r3, [r7, #7]
 8000ccc:	e001      	b.n	8000cd2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cce:	f7ff fdd7 	bl	8000880 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x24>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <HAL_IncTick+0x24>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	200010d0 	.word	0x200010d0

08000d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return uwTick;
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_GetTick+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	200010d0 	.word	0x200010d0

08000d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4e:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	60d3      	str	r3, [r2, #12]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <__NVIC_GetPriorityGrouping+0x18>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	f003 0307 	and.w	r3, r3, #7
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	db0b      	blt.n	8000daa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f003 021f 	and.w	r2, r3, #31
 8000d98:	4907      	ldr	r1, [pc, #28]	; (8000db8 <__NVIC_EnableIRQ+0x38>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	2001      	movs	r0, #1
 8000da2:	fa00 f202 	lsl.w	r2, r0, r2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e100 	.word	0xe000e100

08000dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	; (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	; (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
         );
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	; 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff ff4c 	bl	8000d1c <__NVIC_SetPriorityGrouping>
}
 8000e84:	bf00      	nop
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
 8000e98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9e:	f7ff ff61 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 8000ea2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	68b9      	ldr	r1, [r7, #8]
 8000ea8:	6978      	ldr	r0, [r7, #20]
 8000eaa:	f7ff ffb1 	bl	8000e10 <NVIC_EncodePriority>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb4:	4611      	mov	r1, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff80 	bl	8000dbc <__NVIC_SetPriority>
}
 8000ebc:	bf00      	nop
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff54 	bl	8000d80 <__NVIC_EnableIRQ>
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b087      	sub	sp, #28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eee:	e14e      	b.n	800118e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f000 8140 	beq.w	8001188 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d00b      	beq.n	8000f28 <HAL_GPIO_Init+0x48>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d007      	beq.n	8000f28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f1c:	2b11      	cmp	r3, #17
 8000f1e:	d003      	beq.n	8000f28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	2b12      	cmp	r3, #18
 8000f26:	d130      	bne.n	8000f8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	2203      	movs	r2, #3
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	68da      	ldr	r2, [r3, #12]
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f5e:	2201      	movs	r2, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	091b      	lsrs	r3, r3, #4
 8000f74:	f003 0201 	and.w	r2, r3, #1
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	2203      	movs	r2, #3
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	689a      	ldr	r2, [r3, #8]
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d003      	beq.n	8000fca <HAL_GPIO_Init+0xea>
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b12      	cmp	r3, #18
 8000fc8:	d123      	bne.n	8001012 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	691a      	ldr	r2, [r3, #16]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	6939      	ldr	r1, [r7, #16]
 800100e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	2203      	movs	r2, #3
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0203 	and.w	r2, r3, #3
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104e:	2b00      	cmp	r3, #0
 8001050:	f000 809a 	beq.w	8001188 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001054:	4b55      	ldr	r3, [pc, #340]	; (80011ac <HAL_GPIO_Init+0x2cc>)
 8001056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001058:	4a54      	ldr	r2, [pc, #336]	; (80011ac <HAL_GPIO_Init+0x2cc>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	6613      	str	r3, [r2, #96]	; 0x60
 8001060:	4b52      	ldr	r3, [pc, #328]	; (80011ac <HAL_GPIO_Init+0x2cc>)
 8001062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800106c:	4a50      	ldr	r2, [pc, #320]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	089b      	lsrs	r3, r3, #2
 8001072:	3302      	adds	r3, #2
 8001074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001096:	d013      	beq.n	80010c0 <HAL_GPIO_Init+0x1e0>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a46      	ldr	r2, [pc, #280]	; (80011b4 <HAL_GPIO_Init+0x2d4>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d00d      	beq.n	80010bc <HAL_GPIO_Init+0x1dc>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a45      	ldr	r2, [pc, #276]	; (80011b8 <HAL_GPIO_Init+0x2d8>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d007      	beq.n	80010b8 <HAL_GPIO_Init+0x1d8>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a44      	ldr	r2, [pc, #272]	; (80011bc <HAL_GPIO_Init+0x2dc>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d101      	bne.n	80010b4 <HAL_GPIO_Init+0x1d4>
 80010b0:	2303      	movs	r3, #3
 80010b2:	e006      	b.n	80010c2 <HAL_GPIO_Init+0x1e2>
 80010b4:	2307      	movs	r3, #7
 80010b6:	e004      	b.n	80010c2 <HAL_GPIO_Init+0x1e2>
 80010b8:	2302      	movs	r3, #2
 80010ba:	e002      	b.n	80010c2 <HAL_GPIO_Init+0x1e2>
 80010bc:	2301      	movs	r3, #1
 80010be:	e000      	b.n	80010c2 <HAL_GPIO_Init+0x1e2>
 80010c0:	2300      	movs	r3, #0
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	f002 0203 	and.w	r2, r2, #3
 80010c8:	0092      	lsls	r2, r2, #2
 80010ca:	4093      	lsls	r3, r2
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010d2:	4937      	ldr	r1, [pc, #220]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	3302      	adds	r3, #2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80010e0:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4013      	ands	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001104:	4a2e      	ldr	r2, [pc, #184]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800110a:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	43db      	mvns	r3, r3
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	4013      	ands	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	4313      	orrs	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800112e:	4a24      	ldr	r2, [pc, #144]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	43db      	mvns	r3, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	4313      	orrs	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001158:	4a19      	ldr	r2, [pc, #100]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	43db      	mvns	r3, r3
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4013      	ands	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4313      	orrs	r3, r2
 8001180:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001182:	4a0f      	ldr	r2, [pc, #60]	; (80011c0 <HAL_GPIO_Init+0x2e0>)
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	3301      	adds	r3, #1
 800118c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	fa22 f303 	lsr.w	r3, r2, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	f47f aea9 	bne.w	8000ef0 <HAL_GPIO_Init+0x10>
  }
}
 800119e:	bf00      	nop
 80011a0:	371c      	adds	r7, #28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40010000 	.word	0x40010000
 80011b4:	48000400 	.word	0x48000400
 80011b8:	48000800 	.word	0x48000800
 80011bc:	48000c00 	.word	0x48000c00
 80011c0:	40010400 	.word	0x40010400

080011c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011c8:	4b04      	ldr	r3, [pc, #16]	; (80011dc <HAL_PWREx_GetVoltageRange+0x18>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40007000 	.word	0x40007000

080011e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011ee:	d130      	bne.n	8001252 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011f0:	4b23      	ldr	r3, [pc, #140]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011fc:	d038      	beq.n	8001270 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011fe:	4b20      	ldr	r3, [pc, #128]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001206:	4a1e      	ldr	r2, [pc, #120]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001208:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800120c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800120e:	4b1d      	ldr	r3, [pc, #116]	; (8001284 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2232      	movs	r2, #50	; 0x32
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	4a1b      	ldr	r2, [pc, #108]	; (8001288 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	0c9b      	lsrs	r3, r3, #18
 8001220:	3301      	adds	r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001224:	e002      	b.n	800122c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	3b01      	subs	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800122c:	4b14      	ldr	r3, [pc, #80]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122e:	695b      	ldr	r3, [r3, #20]
 8001230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001238:	d102      	bne.n	8001240 <HAL_PWREx_ControlVoltageScaling+0x60>
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1f2      	bne.n	8001226 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001248:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800124c:	d110      	bne.n	8001270 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e00f      	b.n	8001272 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800125a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800125e:	d007      	beq.n	8001270 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001268:	4a05      	ldr	r2, [pc, #20]	; (8001280 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800126a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800126e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40007000 	.word	0x40007000
 8001284:	20000000 	.word	0x20000000
 8001288:	431bde83 	.word	0x431bde83

0800128c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	; 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d102      	bne.n	80012a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	f000 bc56 	b.w	8001b4c <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012a0:	4ba1      	ldr	r3, [pc, #644]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012aa:	4b9f      	ldr	r3, [pc, #636]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0310 	and.w	r3, r3, #16
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 80e6 	beq.w	800148e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012c2:	6a3b      	ldr	r3, [r7, #32]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d007      	beq.n	80012d8 <HAL_RCC_OscConfig+0x4c>
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	2b0c      	cmp	r3, #12
 80012cc:	f040 808d 	bne.w	80013ea <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	f040 8089 	bne.w	80013ea <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012d8:	4b93      	ldr	r3, [pc, #588]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d006      	beq.n	80012f2 <HAL_RCC_OscConfig+0x66>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	f000 bc2d 	b.w	8001b4c <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f6:	4b8c      	ldr	r3, [pc, #560]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d004      	beq.n	800130c <HAL_RCC_OscConfig+0x80>
 8001302:	4b89      	ldr	r3, [pc, #548]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800130a:	e005      	b.n	8001318 <HAL_RCC_OscConfig+0x8c>
 800130c:	4b86      	ldr	r3, [pc, #536]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800130e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001312:	091b      	lsrs	r3, r3, #4
 8001314:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001318:	4293      	cmp	r3, r2
 800131a:	d224      	bcs.n	8001366 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fdef 	bl	8001f04 <RCC_SetFlashLatencyFromMSIRange>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	f000 bc0d 	b.w	8001b4c <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001332:	4b7d      	ldr	r3, [pc, #500]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a7c      	ldr	r2, [pc, #496]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001338:	f043 0308 	orr.w	r3, r3, #8
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	4b7a      	ldr	r3, [pc, #488]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134a:	4977      	ldr	r1, [pc, #476]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800134c:	4313      	orrs	r3, r2
 800134e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001350:	4b75      	ldr	r3, [pc, #468]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	4972      	ldr	r1, [pc, #456]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001360:	4313      	orrs	r3, r2
 8001362:	604b      	str	r3, [r1, #4]
 8001364:	e025      	b.n	80013b2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001366:	4b70      	ldr	r3, [pc, #448]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a6f      	ldr	r2, [pc, #444]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800136c:	f043 0308 	orr.w	r3, r3, #8
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	4b6d      	ldr	r3, [pc, #436]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137e:	496a      	ldr	r1, [pc, #424]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001380:	4313      	orrs	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001384:	4b68      	ldr	r3, [pc, #416]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a1b      	ldr	r3, [r3, #32]
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	4965      	ldr	r1, [pc, #404]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001394:	4313      	orrs	r3, r2
 8001396:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001398:	6a3b      	ldr	r3, [r7, #32]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d109      	bne.n	80013b2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 fdae 	bl	8001f04 <RCC_SetFlashLatencyFromMSIRange>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e3cc      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013b2:	f000 fcb3 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 80013b6:	4601      	mov	r1, r0
 80013b8:	4b5b      	ldr	r3, [pc, #364]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	f003 030f 	and.w	r3, r3, #15
 80013c2:	4a5a      	ldr	r2, [pc, #360]	; (800152c <HAL_RCC_OscConfig+0x2a0>)
 80013c4:	5cd3      	ldrb	r3, [r2, r3]
 80013c6:	f003 031f 	and.w	r3, r3, #31
 80013ca:	fa21 f303 	lsr.w	r3, r1, r3
 80013ce:	4a58      	ldr	r2, [pc, #352]	; (8001530 <HAL_RCC_OscConfig+0x2a4>)
 80013d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013d2:	4b58      	ldr	r3, [pc, #352]	; (8001534 <HAL_RCC_OscConfig+0x2a8>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fa7a 	bl	80008d0 <HAL_InitTick>
 80013dc:	4603      	mov	r3, r0
 80013de:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80013e0:	7dfb      	ldrb	r3, [r7, #23]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d052      	beq.n	800148c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80013e6:	7dfb      	ldrb	r3, [r7, #23]
 80013e8:	e3b0      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d032      	beq.n	8001458 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013f2:	4b4d      	ldr	r3, [pc, #308]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a4c      	ldr	r2, [pc, #304]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013fe:	f7ff fc81 	bl	8000d04 <HAL_GetTick>
 8001402:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001406:	f7ff fc7d 	bl	8000d04 <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e399      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001418:	4b43      	ldr	r3, [pc, #268]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001424:	4b40      	ldr	r3, [pc, #256]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a3f      	ldr	r2, [pc, #252]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b3d      	ldr	r3, [pc, #244]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	493a      	ldr	r1, [pc, #232]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800143e:	4313      	orrs	r3, r2
 8001440:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001442:	4b39      	ldr	r3, [pc, #228]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a1b      	ldr	r3, [r3, #32]
 800144e:	021b      	lsls	r3, r3, #8
 8001450:	4935      	ldr	r1, [pc, #212]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001452:	4313      	orrs	r3, r2
 8001454:	604b      	str	r3, [r1, #4]
 8001456:	e01a      	b.n	800148e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001458:	4b33      	ldr	r3, [pc, #204]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a32      	ldr	r2, [pc, #200]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800145e:	f023 0301 	bic.w	r3, r3, #1
 8001462:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001464:	f7ff fc4e 	bl	8000d04 <HAL_GetTick>
 8001468:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800146c:	f7ff fc4a 	bl	8000d04 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e366      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800147e:	4b2a      	ldr	r3, [pc, #168]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f0      	bne.n	800146c <HAL_RCC_OscConfig+0x1e0>
 800148a:	e000      	b.n	800148e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800148c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	d073      	beq.n	8001582 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	2b08      	cmp	r3, #8
 800149e:	d005      	beq.n	80014ac <HAL_RCC_OscConfig+0x220>
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	2b0c      	cmp	r3, #12
 80014a4:	d10e      	bne.n	80014c4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d10b      	bne.n	80014c4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d063      	beq.n	8001580 <HAL_RCC_OscConfig+0x2f4>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d15f      	bne.n	8001580 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e343      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014cc:	d106      	bne.n	80014dc <HAL_RCC_OscConfig+0x250>
 80014ce:	4b16      	ldr	r3, [pc, #88]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a15      	ldr	r2, [pc, #84]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	e01d      	b.n	8001518 <HAL_RCC_OscConfig+0x28c>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014e4:	d10c      	bne.n	8001500 <HAL_RCC_OscConfig+0x274>
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a0c      	ldr	r2, [pc, #48]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 80014f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0x28c>
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a08      	ldr	r2, [pc, #32]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a05      	ldr	r2, [pc, #20]	; (8001528 <HAL_RCC_OscConfig+0x29c>)
 8001512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d01b      	beq.n	8001558 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff fbf0 	bl	8000d04 <HAL_GetTick>
 8001524:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001526:	e010      	b.n	800154a <HAL_RCC_OscConfig+0x2be>
 8001528:	40021000 	.word	0x40021000
 800152c:	08006544 	.word	0x08006544
 8001530:	20000000 	.word	0x20000000
 8001534:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff fbe4 	bl	8000d04 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e300      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800154a:	4ba0      	ldr	r3, [pc, #640]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0x2ac>
 8001556:	e014      	b.n	8001582 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001558:	f7ff fbd4 	bl	8000d04 <HAL_GetTick>
 800155c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7ff fbd0 	bl	8000d04 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	; 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e2ec      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001572:	4b96      	ldr	r3, [pc, #600]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <HAL_RCC_OscConfig+0x2d4>
 800157e:	e000      	b.n	8001582 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d060      	beq.n	8001650 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800158e:	6a3b      	ldr	r3, [r7, #32]
 8001590:	2b04      	cmp	r3, #4
 8001592:	d005      	beq.n	80015a0 <HAL_RCC_OscConfig+0x314>
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	2b0c      	cmp	r3, #12
 8001598:	d119      	bne.n	80015ce <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d116      	bne.n	80015ce <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015a0:	4b8a      	ldr	r3, [pc, #552]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d005      	beq.n	80015b8 <HAL_RCC_OscConfig+0x32c>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d101      	bne.n	80015b8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e2c9      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015b8:	4b84      	ldr	r3, [pc, #528]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	061b      	lsls	r3, r3, #24
 80015c6:	4981      	ldr	r1, [pc, #516]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015cc:	e040      	b.n	8001650 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d023      	beq.n	800161e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015d6:	4b7d      	ldr	r3, [pc, #500]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a7c      	ldr	r2, [pc, #496]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e2:	f7ff fb8f 	bl	8000d04 <HAL_GetTick>
 80015e6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ea:	f7ff fb8b 	bl	8000d04 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e2a7      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015fc:	4b73      	ldr	r3, [pc, #460]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001608:	4b70      	ldr	r3, [pc, #448]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	061b      	lsls	r3, r3, #24
 8001616:	496d      	ldr	r1, [pc, #436]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001618:	4313      	orrs	r3, r2
 800161a:	604b      	str	r3, [r1, #4]
 800161c:	e018      	b.n	8001650 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161e:	4b6b      	ldr	r3, [pc, #428]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a6a      	ldr	r2, [pc, #424]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001628:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162a:	f7ff fb6b 	bl	8000d04 <HAL_GetTick>
 800162e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001632:	f7ff fb67 	bl	8000d04 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e283      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001644:	4b61      	ldr	r3, [pc, #388]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1f0      	bne.n	8001632 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b00      	cmp	r3, #0
 800165a:	d07f      	beq.n	800175c <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	695b      	ldr	r3, [r3, #20]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d05f      	beq.n	8001724 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8001664:	4b59      	ldr	r3, [pc, #356]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001666:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800166a:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699a      	ldr	r2, [r3, #24]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	f003 0310 	and.w	r3, r3, #16
 8001676:	429a      	cmp	r2, r3
 8001678:	d037      	beq.n	80016ea <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d006      	beq.n	8001692 <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e25c      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	2b00      	cmp	r3, #0
 800169a:	d01b      	beq.n	80016d4 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 800169c:	4b4b      	ldr	r3, [pc, #300]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800169e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016a2:	4a4a      	ldr	r2, [pc, #296]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016a4:	f023 0301 	bic.w	r3, r3, #1
 80016a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80016ac:	f7ff fb2a 	bl	8000d04 <HAL_GetTick>
 80016b0:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b4:	f7ff fb26 	bl	8000d04 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b11      	cmp	r3, #17
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e242      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016c6:	4b41      	ldr	r3, [pc, #260]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1ef      	bne.n	80016b4 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80016d4:	4b3d      	ldr	r3, [pc, #244]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016da:	f023 0210 	bic.w	r2, r3, #16
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	493a      	ldr	r1, [pc, #232]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ea:	4b38      	ldr	r3, [pc, #224]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f0:	4a36      	ldr	r2, [pc, #216]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fa:	f7ff fb03 	bl	8000d04 <HAL_GetTick>
 80016fe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001702:	f7ff faff 	bl	8000d04 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b11      	cmp	r3, #17
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e21b      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001714:	4b2d      	ldr	r3, [pc, #180]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0ef      	beq.n	8001702 <HAL_RCC_OscConfig+0x476>
 8001722:	e01b      	b.n	800175c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001724:	4b29      	ldr	r3, [pc, #164]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001726:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800172a:	4a28      	ldr	r2, [pc, #160]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800172c:	f023 0301 	bic.w	r3, r3, #1
 8001730:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7ff fae6 	bl	8000d04 <HAL_GetTick>
 8001738:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800173c:	f7ff fae2 	bl	8000d04 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b11      	cmp	r3, #17
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e1fe      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800174e:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001750:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1ef      	bne.n	800173c <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80c1 	beq.w	80018ec <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001770:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d10e      	bne.n	800179a <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001780:	4a12      	ldr	r2, [pc, #72]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 8001782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001786:	6593      	str	r3, [r2, #88]	; 0x58
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <HAL_RCC_OscConfig+0x540>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001794:	2301      	movs	r3, #1
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179a:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <HAL_RCC_OscConfig+0x544>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d11c      	bne.n	80017e0 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_RCC_OscConfig+0x544>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <HAL_RCC_OscConfig+0x544>)
 80017ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017b2:	f7ff faa7 	bl	8000d04 <HAL_GetTick>
 80017b6:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017b8:	e00c      	b.n	80017d4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017ba:	f7ff faa3 	bl	8000d04 <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d905      	bls.n	80017d4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e1bf      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017d4:	4bb1      	ldr	r3, [pc, #708]	; (8001a9c <HAL_RCC_OscConfig+0x810>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0ec      	beq.n	80017ba <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d02c      	beq.n	8001846 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80017ec:	4bac      	ldr	r3, [pc, #688]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80017ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017fe:	49a8      	ldr	r1, [pc, #672]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001800:	4313      	orrs	r3, r2
 8001802:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	2b00      	cmp	r3, #0
 8001810:	d010      	beq.n	8001834 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001812:	4ba3      	ldr	r3, [pc, #652]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001818:	4aa1      	ldr	r2, [pc, #644]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001822:	4b9f      	ldr	r3, [pc, #636]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001828:	4a9d      	ldr	r2, [pc, #628]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800182a:	f043 0301 	orr.w	r3, r3, #1
 800182e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001832:	e018      	b.n	8001866 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001834:	4b9a      	ldr	r3, [pc, #616]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800183a:	4a99      	ldr	r2, [pc, #612]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001844:	e00f      	b.n	8001866 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001846:	4b96      	ldr	r3, [pc, #600]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800184c:	4a94      	ldr	r2, [pc, #592]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800184e:	f023 0301 	bic.w	r3, r3, #1
 8001852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001856:	4b92      	ldr	r3, [pc, #584]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800185c:	4a90      	ldr	r2, [pc, #576]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800185e:	f023 0304 	bic.w	r3, r3, #4
 8001862:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d016      	beq.n	800189c <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186e:	f7ff fa49 	bl	8000d04 <HAL_GetTick>
 8001872:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001874:	e00a      	b.n	800188c <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001876:	f7ff fa45 	bl	8000d04 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	f241 3288 	movw	r2, #5000	; 0x1388
 8001884:	4293      	cmp	r3, r2
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e15f      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800188c:	4b84      	ldr	r3, [pc, #528]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800188e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d0ed      	beq.n	8001876 <HAL_RCC_OscConfig+0x5ea>
 800189a:	e01d      	b.n	80018d8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800189c:	f7ff fa32 	bl	8000d04 <HAL_GetTick>
 80018a0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a2:	e00a      	b.n	80018ba <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a4:	f7ff fa2e 	bl	8000d04 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e148      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018ba:	4b79      	ldr	r3, [pc, #484]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80018bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1ed      	bne.n	80018a4 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80018c8:	4b75      	ldr	r3, [pc, #468]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80018ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ce:	4a74      	ldr	r2, [pc, #464]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80018d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d105      	bne.n	80018ec <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e0:	4b6f      	ldr	r3, [pc, #444]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80018e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e4:	4a6e      	ldr	r2, [pc, #440]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80018e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0320 	and.w	r3, r3, #32
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d03c      	beq.n	8001972 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d01c      	beq.n	800193a <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001900:	4b67      	ldr	r3, [pc, #412]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001902:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001906:	4a66      	ldr	r2, [pc, #408]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001910:	f7ff f9f8 	bl	8000d04 <HAL_GetTick>
 8001914:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001918:	f7ff f9f4 	bl	8000d04 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e110      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800192a:	4b5d      	ldr	r3, [pc, #372]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800192c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0ef      	beq.n	8001918 <HAL_RCC_OscConfig+0x68c>
 8001938:	e01b      	b.n	8001972 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800193a:	4b59      	ldr	r3, [pc, #356]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 800193c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001940:	4a57      	ldr	r2, [pc, #348]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001942:	f023 0301 	bic.w	r3, r3, #1
 8001946:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194a:	f7ff f9db 	bl	8000d04 <HAL_GetTick>
 800194e:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001952:	f7ff f9d7 	bl	8000d04 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e0f3      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001964:	4b4e      	ldr	r3, [pc, #312]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001966:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1ef      	bne.n	8001952 <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	2b00      	cmp	r3, #0
 8001978:	f000 80e7 	beq.w	8001b4a <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001980:	2b02      	cmp	r3, #2
 8001982:	f040 80b7 	bne.w	8001af4 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001986:	4b46      	ldr	r3, [pc, #280]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0203 	and.w	r2, r3, #3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	429a      	cmp	r2, r3
 8001998:	d124      	bne.n	80019e4 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019a4:	3b01      	subs	r3, #1
 80019a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d11b      	bne.n	80019e4 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d113      	bne.n	80019e4 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c6:	085b      	lsrs	r3, r3, #1
 80019c8:	3b01      	subs	r3, #1
 80019ca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d109      	bne.n	80019e4 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019da:	085b      	lsrs	r3, r3, #1
 80019dc:	3b01      	subs	r3, #1
 80019de:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d061      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	2b0c      	cmp	r3, #12
 80019e8:	d056      	beq.n	8001a98 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019ea:	4b2d      	ldr	r3, [pc, #180]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a2c      	ldr	r2, [pc, #176]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 80019f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019f6:	f7ff f985 	bl	8000d04 <HAL_GetTick>
 80019fa:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fe:	f7ff f981 	bl	8000d04 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e09d      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a10:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1f0      	bne.n	80019fe <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a1c:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <HAL_RCC_OscConfig+0x818>)
 8001a22:	4013      	ands	r3, r2
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a2c:	3a01      	subs	r2, #1
 8001a2e:	0112      	lsls	r2, r2, #4
 8001a30:	4311      	orrs	r1, r2
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a36:	0212      	lsls	r2, r2, #8
 8001a38:	4311      	orrs	r1, r2
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a3e:	0852      	lsrs	r2, r2, #1
 8001a40:	3a01      	subs	r2, #1
 8001a42:	0552      	lsls	r2, r2, #21
 8001a44:	4311      	orrs	r1, r2
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a4a:	0852      	lsrs	r2, r2, #1
 8001a4c:	3a01      	subs	r2, #1
 8001a4e:	0652      	lsls	r2, r2, #25
 8001a50:	430a      	orrs	r2, r1
 8001a52:	4913      	ldr	r1, [pc, #76]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a58:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a10      	ldr	r2, [pc, #64]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a62:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a64:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	4a0d      	ldr	r2, [pc, #52]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a70:	f7ff f948 	bl	8000d04 <HAL_GetTick>
 8001a74:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a78:	f7ff f944 	bl	8000d04 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e060      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8a:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_RCC_OscConfig+0x814>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d0f0      	beq.n	8001a78 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a96:	e058      	b.n	8001b4a <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e057      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
 8001a9c:	40007000 	.word	0x40007000
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa8:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d14a      	bne.n	8001b4a <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ab4:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a26      	ldr	r2, [pc, #152]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001abe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ac0:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	4a23      	ldr	r2, [pc, #140]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001acc:	f7ff f91a 	bl	8000d04 <HAL_GetTick>
 8001ad0:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad4:	f7ff f916 	bl	8000d04 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e032      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x848>
 8001af2:	e02a      	b.n	8001b4a <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	2b0c      	cmp	r3, #12
 8001af8:	d025      	beq.n	8001b46 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a15      	ldr	r2, [pc, #84]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b04:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001b06:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b0c:	f023 0303 	bic.w	r3, r3, #3
 8001b10:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	4a0f      	ldr	r2, [pc, #60]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b18:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001b1c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1e:	f7ff f8f1 	bl	8000d04 <HAL_GetTick>
 8001b22:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b24:	e008      	b.n	8001b38 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b26:	f7ff f8ed 	bl	8000d04 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e009      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b38:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_RCC_OscConfig+0x8c8>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1f0      	bne.n	8001b26 <HAL_RCC_OscConfig+0x89a>
 8001b44:	e001      	b.n	8001b4a <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3728      	adds	r7, #40	; 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000

08001b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0c8      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b6c:	4b66      	ldr	r3, [pc, #408]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0307 	and.w	r3, r3, #7
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d910      	bls.n	8001b9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7a:	4b63      	ldr	r3, [pc, #396]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f023 0207 	bic.w	r2, r3, #7
 8001b82:	4961      	ldr	r1, [pc, #388]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b8a:	4b5f      	ldr	r3, [pc, #380]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	683a      	ldr	r2, [r7, #0]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d001      	beq.n	8001b9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e0b0      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d04c      	beq.n	8001c42 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	2b03      	cmp	r3, #3
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb0:	4b56      	ldr	r3, [pc, #344]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d121      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e09e      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d107      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc8:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d115      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e092      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001be0:	4b4a      	ldr	r3, [pc, #296]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d109      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e086      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bf0:	4b46      	ldr	r3, [pc, #280]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e07e      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c00:	4b42      	ldr	r3, [pc, #264]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f023 0203 	bic.w	r2, r3, #3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	493f      	ldr	r1, [pc, #252]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c12:	f7ff f877 	bl	8000d04 <HAL_GetTick>
 8001c16:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c18:	e00a      	b.n	8001c30 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1a:	f7ff f873 	bl	8000d04 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e066      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f003 020c 	and.w	r2, r3, #12
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d1eb      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d008      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c4e:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	492c      	ldr	r1, [pc, #176]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c60:	4b29      	ldr	r3, [pc, #164]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0307 	and.w	r3, r3, #7
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d210      	bcs.n	8001c90 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	4b26      	ldr	r3, [pc, #152]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 0207 	bic.w	r2, r3, #7
 8001c76:	4924      	ldr	r1, [pc, #144]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7e:	4b22      	ldr	r3, [pc, #136]	; (8001d08 <HAL_RCC_ClockConfig+0x1b0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e036      	b.n	8001cfe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d008      	beq.n	8001cae <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4918      	ldr	r1, [pc, #96]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0308 	and.w	r3, r3, #8
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d009      	beq.n	8001cce <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4910      	ldr	r1, [pc, #64]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cce:	f000 f825 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <HAL_RCC_ClockConfig+0x1b4>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	091b      	lsrs	r3, r3, #4
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce0:	5cd3      	ldrb	r3, [r2, r3]
 8001ce2:	f003 031f 	and.w	r3, r3, #31
 8001ce6:	fa21 f303 	lsr.w	r3, r1, r3
 8001cea:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <HAL_RCC_ClockConfig+0x1bc>)
 8001cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fdec 	bl	80008d0 <HAL_InitTick>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cfc:	7afb      	ldrb	r3, [r7, #11]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	08006544 	.word	0x08006544
 8001d14:	20000000 	.word	0x20000000
 8001d18:	20000004 	.word	0x20000004

08001d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d2a:	4b3d      	ldr	r3, [pc, #244]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d34:	4b3a      	ldr	r3, [pc, #232]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x34>
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d121      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d11e      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d107      	bne.n	8001d6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d5c:	4b30      	ldr	r3, [pc, #192]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d62:	0a1b      	lsrs	r3, r3, #8
 8001d64:	f003 030f 	and.w	r3, r3, #15
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e005      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d6c:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d78:	4a2a      	ldr	r2, [pc, #168]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10d      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d102      	bne.n	8001d9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	e004      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da0:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001da2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d133      	bne.n	8001e12 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001daa:	4b1d      	ldr	r3, [pc, #116]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d002      	beq.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xa4>
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xaa>
 8001dbe:	e005      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dc0:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dc2:	617b      	str	r3, [r7, #20]
      break;
 8001dc4:	e005      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001dc8:	617b      	str	r3, [r7, #20]
      break;
 8001dca:	e002      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	617b      	str	r3, [r7, #20]
      break;
 8001dd0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd2:	4b13      	ldr	r3, [pc, #76]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	f003 0307 	and.w	r3, r3, #7
 8001ddc:	3301      	adds	r3, #1
 8001dde:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	fb02 f203 	mul.w	r2, r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0e5b      	lsrs	r3, r3, #25
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	3301      	adds	r3, #1
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e12:	69bb      	ldr	r3, [r7, #24]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3724      	adds	r7, #36	; 0x24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40021000 	.word	0x40021000
 8001e24:	0800655c 	.word	0x0800655c
 8001e28:	00f42400 	.word	0x00f42400
 8001e2c:	007a1200 	.word	0x007a1200

08001e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	20000000 	.word	0x20000000

08001e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e4c:	f7ff fff0 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e50:	4601      	mov	r1, r0
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08006554 	.word	0x08006554

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e78:	f7ff ffda 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e7c:	4601      	mov	r1, r0
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e8a:	5cd3      	ldrb	r3, [r2, r3]
 8001e8c:	f003 031f 	and.w	r3, r3, #31
 8001e90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	08006554 	.word	0x08006554

08001ea0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	220f      	movs	r2, #15
 8001eae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001eb0:	4b12      	ldr	r3, [pc, #72]	; (8001efc <HAL_RCC_GetClockConfig+0x5c>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 0203 	and.w	r2, r3, #3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <HAL_RCC_GetClockConfig+0x5c>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <HAL_RCC_GetClockConfig+0x5c>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001ed4:	4b09      	ldr	r3, [pc, #36]	; (8001efc <HAL_RCC_GetClockConfig+0x5c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001ee2:	4b07      	ldr	r3, [pc, #28]	; (8001f00 <HAL_RCC_GetClockConfig+0x60>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0207 	and.w	r2, r3, #7
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	601a      	str	r2, [r3, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40022000 	.word	0x40022000

08001f04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f10:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d003      	beq.n	8001f24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f1c:	f7ff f952 	bl	80011c4 <HAL_PWREx_GetVoltageRange>
 8001f20:	6178      	str	r0, [r7, #20]
 8001f22:	e014      	b.n	8001f4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f24:	4b25      	ldr	r3, [pc, #148]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f28:	4a24      	ldr	r2, [pc, #144]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f30:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f3c:	f7ff f942 	bl	80011c4 <HAL_PWREx_GetVoltageRange>
 8001f40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f42:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f46:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f54:	d10b      	bne.n	8001f6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b80      	cmp	r3, #128	; 0x80
 8001f5a:	d919      	bls.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2ba0      	cmp	r3, #160	; 0xa0
 8001f60:	d902      	bls.n	8001f68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f62:	2302      	movs	r3, #2
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	e013      	b.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f68:	2301      	movs	r3, #1
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	e010      	b.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b80      	cmp	r3, #128	; 0x80
 8001f72:	d902      	bls.n	8001f7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f74:	2303      	movs	r3, #3
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	e00a      	b.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b80      	cmp	r3, #128	; 0x80
 8001f7e:	d102      	bne.n	8001f86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f80:	2302      	movs	r3, #2
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	e004      	b.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b70      	cmp	r3, #112	; 0x70
 8001f8a:	d101      	bne.n	8001f90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f023 0207 	bic.w	r2, r3, #7
 8001f98:	4909      	ldr	r1, [pc, #36]	; (8001fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001fa0:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d001      	beq.n	8001fb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e000      	b.n	8001fb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40022000 	.word	0x40022000

08001fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001fcc:	2300      	movs	r3, #0
 8001fce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 809e 	beq.w	800211e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001fe6:	4b46      	ldr	r3, [pc, #280]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00d      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffc:	4b40      	ldr	r3, [pc, #256]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002000:	4a3f      	ldr	r2, [pc, #252]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002006:	6593      	str	r3, [r2, #88]	; 0x58
 8002008:	4b3d      	ldr	r3, [pc, #244]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800200a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002014:	2301      	movs	r3, #1
 8002016:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002018:	4b3a      	ldr	r3, [pc, #232]	; (8002104 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a39      	ldr	r2, [pc, #228]	; (8002104 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800201e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002022:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002024:	f7fe fe6e 	bl	8000d04 <HAL_GetTick>
 8002028:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800202a:	e009      	b.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202c:	f7fe fe6a 	bl	8000d04 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d902      	bls.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	74fb      	strb	r3, [r7, #19]
        break;
 800203e:	e005      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002040:	4b30      	ldr	r3, [pc, #192]	; (8002104 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ef      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d15a      	bne.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002052:	4b2b      	ldr	r3, [pc, #172]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800205c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d01e      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	429a      	cmp	r2, r3
 800206c:	d019      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800206e:	4b24      	ldr	r3, [pc, #144]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002074:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002078:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800207a:	4b21      	ldr	r3, [pc, #132]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800207c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002080:	4a1f      	ldr	r2, [pc, #124]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002082:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002086:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800208a:	4b1d      	ldr	r3, [pc, #116]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002090:	4a1b      	ldr	r2, [pc, #108]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002096:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800209a:	4a19      	ldr	r2, [pc, #100]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d016      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ac:	f7fe fe2a 	bl	8000d04 <HAL_GetTick>
 80020b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020b2:	e00b      	b.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7fe fe26 	bl	8000d04 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d902      	bls.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	74fb      	strb	r3, [r7, #19]
            break;
 80020ca:	e006      	b.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0ec      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80020da:	7cfb      	ldrb	r3, [r7, #19]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10b      	bne.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020e0:	4b07      	ldr	r3, [pc, #28]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	4904      	ldr	r1, [pc, #16]	; (8002100 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80020f6:	e009      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020f8:	7cfb      	ldrb	r3, [r7, #19]
 80020fa:	74bb      	strb	r3, [r7, #18]
 80020fc:	e006      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x148>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002108:	7cfb      	ldrb	r3, [r7, #19]
 800210a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800210c:	7c7b      	ldrb	r3, [r7, #17]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d105      	bne.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002112:	4b6e      	ldr	r3, [pc, #440]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	4a6d      	ldr	r2, [pc, #436]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800211c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00a      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800212a:	4b68      	ldr	r3, [pc, #416]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800212c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002130:	f023 0203 	bic.w	r2, r3, #3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4964      	ldr	r1, [pc, #400]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800213a:	4313      	orrs	r3, r2
 800213c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d00a      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800214c:	4b5f      	ldr	r3, [pc, #380]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002152:	f023 020c 	bic.w	r2, r3, #12
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	495c      	ldr	r1, [pc, #368]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800215c:	4313      	orrs	r3, r2
 800215e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00a      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800216e:	4b57      	ldr	r3, [pc, #348]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002174:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4953      	ldr	r1, [pc, #332]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800217e:	4313      	orrs	r3, r2
 8002180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00a      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002190:	4b4e      	ldr	r3, [pc, #312]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002196:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	494b      	ldr	r1, [pc, #300]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00a      	beq.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021b2:	4b46      	ldr	r3, [pc, #280]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	4942      	ldr	r1, [pc, #264]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d00a      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80021d4:	4b3d      	ldr	r3, [pc, #244]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	493a      	ldr	r1, [pc, #232]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00a      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021f6:	4b35      	ldr	r3, [pc, #212]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	4931      	ldr	r1, [pc, #196]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002206:	4313      	orrs	r3, r2
 8002208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00a      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002218:	4b2c      	ldr	r3, [pc, #176]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800221a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800221e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	4929      	ldr	r1, [pc, #164]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002228:	4313      	orrs	r3, r2
 800222a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800223a:	4b24      	ldr	r3, [pc, #144]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800223c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002240:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	4920      	ldr	r1, [pc, #128]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800224a:	4313      	orrs	r3, r2
 800224c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d015      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800225c:	4b1b      	ldr	r3, [pc, #108]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002262:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226a:	4918      	ldr	r1, [pc, #96]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800226c:	4313      	orrs	r3, r2
 800226e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002276:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800227a:	d105      	bne.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800227c:	4b13      	ldr	r3, [pc, #76]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	4a12      	ldr	r2, [pc, #72]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002282:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002286:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d015      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002294:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a2:	490a      	ldr	r1, [pc, #40]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022b2:	d105      	bne.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	4a04      	ldr	r2, [pc, #16]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80022ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80022c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000

080022d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e049      	b.n	8002376 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f841 	bl	800237e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2202      	movs	r2, #2
 8002300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3304      	adds	r3, #4
 800230c:	4619      	mov	r1, r3
 800230e:	4610      	mov	r0, r2
 8002310:	f000 f9dc 	bl	80026cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d001      	beq.n	80023ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e03b      	b.n	8002424 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a19      	ldr	r2, [pc, #100]	; (8002430 <HAL_TIM_Base_Start_IT+0x9c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d009      	beq.n	80023e2 <HAL_TIM_Base_Start_IT+0x4e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d6:	d004      	beq.n	80023e2 <HAL_TIM_Base_Start_IT+0x4e>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a15      	ldr	r2, [pc, #84]	; (8002434 <HAL_TIM_Base_Start_IT+0xa0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d115      	bne.n	800240e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <HAL_TIM_Base_Start_IT+0xa4>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2b06      	cmp	r3, #6
 80023f2:	d015      	beq.n	8002420 <HAL_TIM_Base_Start_IT+0x8c>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023fa:	d011      	beq.n	8002420 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800240c:	e008      	b.n	8002420 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0201 	orr.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e000      	b.n	8002422 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002420:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	40012c00 	.word	0x40012c00
 8002434:	40014000 	.word	0x40014000
 8002438:	00010007 	.word	0x00010007

0800243c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d122      	bne.n	8002498 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b02      	cmp	r3, #2
 800245e:	d11b      	bne.n	8002498 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0202 	mvn.w	r2, #2
 8002468:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f905 	bl	800268e <HAL_TIM_IC_CaptureCallback>
 8002484:	e005      	b.n	8002492 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f8f7 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f000 f908 	bl	80026a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d122      	bne.n	80024ec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d11b      	bne.n	80024ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f06f 0204 	mvn.w	r2, #4
 80024bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2202      	movs	r2, #2
 80024c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f8db 	bl	800268e <HAL_TIM_IC_CaptureCallback>
 80024d8:	e005      	b.n	80024e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f8cd 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f8de 	bl	80026a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	2b08      	cmp	r3, #8
 80024f8:	d122      	bne.n	8002540 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 0308 	and.w	r3, r3, #8
 8002504:	2b08      	cmp	r3, #8
 8002506:	d11b      	bne.n	8002540 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f06f 0208 	mvn.w	r2, #8
 8002510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2204      	movs	r2, #4
 8002516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f8b1 	bl	800268e <HAL_TIM_IC_CaptureCallback>
 800252c:	e005      	b.n	800253a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f8a3 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f000 f8b4 	bl	80026a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	2b10      	cmp	r3, #16
 800254c:	d122      	bne.n	8002594 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	f003 0310 	and.w	r3, r3, #16
 8002558:	2b10      	cmp	r3, #16
 800255a:	d11b      	bne.n	8002594 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f06f 0210 	mvn.w	r2, #16
 8002564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2208      	movs	r2, #8
 800256a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f887 	bl	800268e <HAL_TIM_IC_CaptureCallback>
 8002580:	e005      	b.n	800258e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f879 	bl	800267a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f88a 	bl	80026a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d10e      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d107      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f06f 0201 	mvn.w	r2, #1
 80025b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7fe f94c 	bl	8000858 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ca:	2b80      	cmp	r3, #128	; 0x80
 80025cc:	d10e      	bne.n	80025ec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025d8:	2b80      	cmp	r3, #128	; 0x80
 80025da:	d107      	bne.n	80025ec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f8de 	bl	80027a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025fa:	d10e      	bne.n	800261a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002606:	2b80      	cmp	r3, #128	; 0x80
 8002608:	d107      	bne.n	800261a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f8d1 	bl	80027bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002624:	2b40      	cmp	r3, #64	; 0x40
 8002626:	d10e      	bne.n	8002646 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b40      	cmp	r3, #64	; 0x40
 8002634:	d107      	bne.n	8002646 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800263e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f838 	bl	80026b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	f003 0320 	and.w	r3, r3, #32
 8002650:	2b20      	cmp	r3, #32
 8002652:	d10e      	bne.n	8002672 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b20      	cmp	r3, #32
 8002660:	d107      	bne.n	8002672 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f06f 0220 	mvn.w	r2, #32
 800266a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f891 	bl	8002794 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
	...

080026cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a2a      	ldr	r2, [pc, #168]	; (8002788 <TIM_Base_SetConfig+0xbc>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d003      	beq.n	80026ec <TIM_Base_SetConfig+0x20>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ea:	d108      	bne.n	80026fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a21      	ldr	r2, [pc, #132]	; (8002788 <TIM_Base_SetConfig+0xbc>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d00b      	beq.n	800271e <TIM_Base_SetConfig+0x52>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270c:	d007      	beq.n	800271e <TIM_Base_SetConfig+0x52>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a1e      	ldr	r2, [pc, #120]	; (800278c <TIM_Base_SetConfig+0xc0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d003      	beq.n	800271e <TIM_Base_SetConfig+0x52>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a1d      	ldr	r2, [pc, #116]	; (8002790 <TIM_Base_SetConfig+0xc4>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d108      	bne.n	8002730 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002724:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	4313      	orrs	r3, r2
 800272e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	4313      	orrs	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a0c      	ldr	r2, [pc, #48]	; (8002788 <TIM_Base_SetConfig+0xbc>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d007      	beq.n	800276c <TIM_Base_SetConfig+0xa0>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a0b      	ldr	r2, [pc, #44]	; (800278c <TIM_Base_SetConfig+0xc0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d003      	beq.n	800276c <TIM_Base_SetConfig+0xa0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <TIM_Base_SetConfig+0xc4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d103      	bne.n	8002774 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	615a      	str	r2, [r3, #20]
}
 800277a:	bf00      	nop
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40012c00 	.word	0x40012c00
 800278c:	40014000 	.word	0x40014000
 8002790:	40014400 	.word	0x40014400

08002794 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e040      	b.n	8002864 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d106      	bne.n	80027f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f7fe f9b6 	bl	8000b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2224      	movs	r2, #36	; 0x24
 80027fc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0201 	bic.w	r2, r2, #1
 800280c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f8c0 	bl	8002994 <UART_SetConfig>
 8002814:	4603      	mov	r3, r0
 8002816:	2b01      	cmp	r3, #1
 8002818:	d101      	bne.n	800281e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e022      	b.n	8002864 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	2b00      	cmp	r3, #0
 8002824:	d002      	beq.n	800282c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 faea 	bl	8002e00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800283a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800284a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0201 	orr.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 fb71 	bl	8002f44 <UART_CheckIdleState>
 8002862:	4603      	mov	r3, r0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	; 0x28
 8002870:	af02      	add	r7, sp, #8
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	603b      	str	r3, [r7, #0]
 8002878:	4613      	mov	r3, r2
 800287a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002880:	2b20      	cmp	r3, #32
 8002882:	f040 8081 	bne.w	8002988 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <HAL_UART_Transmit+0x26>
 800288c:	88fb      	ldrh	r3, [r7, #6]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e079      	b.n	800298a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800289c:	2b01      	cmp	r3, #1
 800289e:	d101      	bne.n	80028a4 <HAL_UART_Transmit+0x38>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e072      	b.n	800298a <HAL_UART_Transmit+0x11e>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2221      	movs	r2, #33	; 0x21
 80028b6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80028b8:	f7fe fa24 	bl	8000d04 <HAL_GetTick>
 80028bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	88fa      	ldrh	r2, [r7, #6]
 80028c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	88fa      	ldrh	r2, [r7, #6]
 80028ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028d6:	d108      	bne.n	80028ea <HAL_UART_Transmit+0x7e>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d104      	bne.n	80028ea <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	61bb      	str	r3, [r7, #24]
 80028e8:	e003      	b.n	80028f2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80028fa:	e02d      	b.n	8002958 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	9300      	str	r3, [sp, #0]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2200      	movs	r2, #0
 8002904:	2180      	movs	r1, #128	; 0x80
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 fb61 	bl	8002fce <UART_WaitOnFlagUntilTimeout>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e039      	b.n	800298a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10b      	bne.n	8002934 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	881a      	ldrh	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002928:	b292      	uxth	r2, r2
 800292a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	3302      	adds	r3, #2
 8002930:	61bb      	str	r3, [r7, #24]
 8002932:	e008      	b.n	8002946 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	781a      	ldrb	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	b292      	uxth	r2, r2
 800293e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	3301      	adds	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800295e:	b29b      	uxth	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1cb      	bne.n	80028fc <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2200      	movs	r2, #0
 800296c:	2140      	movs	r1, #64	; 0x40
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fb2d 	bl	8002fce <UART_WaitOnFlagUntilTimeout>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e005      	b.n	800298a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2220      	movs	r2, #32
 8002982:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002984:	2300      	movs	r3, #0
 8002986:	e000      	b.n	800298a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002988:	2302      	movs	r3, #2
  }
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002994:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002998:	b088      	sub	sp, #32
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	431a      	orrs	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	4baa      	ldr	r3, [pc, #680]	; (8002c6c <UART_SetConfig+0x2d8>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	69f9      	ldr	r1, [r7, #28]
 80029ca:	430b      	orrs	r3, r1
 80029cc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4aa0      	ldr	r2, [pc, #640]	; (8002c70 <UART_SetConfig+0x2dc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d004      	beq.n	80029fe <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	69fa      	ldr	r2, [r7, #28]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	69fa      	ldr	r2, [r7, #28]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a97      	ldr	r2, [pc, #604]	; (8002c74 <UART_SetConfig+0x2e0>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d121      	bne.n	8002a60 <UART_SetConfig+0xcc>
 8002a1c:	4b96      	ldr	r3, [pc, #600]	; (8002c78 <UART_SetConfig+0x2e4>)
 8002a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d816      	bhi.n	8002a58 <UART_SetConfig+0xc4>
 8002a2a:	a201      	add	r2, pc, #4	; (adr r2, 8002a30 <UART_SetConfig+0x9c>)
 8002a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a30:	08002a41 	.word	0x08002a41
 8002a34:	08002a4d 	.word	0x08002a4d
 8002a38:	08002a47 	.word	0x08002a47
 8002a3c:	08002a53 	.word	0x08002a53
 8002a40:	2301      	movs	r3, #1
 8002a42:	76fb      	strb	r3, [r7, #27]
 8002a44:	e098      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002a46:	2302      	movs	r3, #2
 8002a48:	76fb      	strb	r3, [r7, #27]
 8002a4a:	e095      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	76fb      	strb	r3, [r7, #27]
 8002a50:	e092      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002a52:	2308      	movs	r3, #8
 8002a54:	76fb      	strb	r3, [r7, #27]
 8002a56:	e08f      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002a58:	2310      	movs	r3, #16
 8002a5a:	76fb      	strb	r3, [r7, #27]
 8002a5c:	bf00      	nop
 8002a5e:	e08b      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a85      	ldr	r2, [pc, #532]	; (8002c7c <UART_SetConfig+0x2e8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d134      	bne.n	8002ad4 <UART_SetConfig+0x140>
 8002a6a:	4b83      	ldr	r3, [pc, #524]	; (8002c78 <UART_SetConfig+0x2e4>)
 8002a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a70:	f003 030c 	and.w	r3, r3, #12
 8002a74:	2b0c      	cmp	r3, #12
 8002a76:	d829      	bhi.n	8002acc <UART_SetConfig+0x138>
 8002a78:	a201      	add	r2, pc, #4	; (adr r2, 8002a80 <UART_SetConfig+0xec>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002ab5 	.word	0x08002ab5
 8002a84:	08002acd 	.word	0x08002acd
 8002a88:	08002acd 	.word	0x08002acd
 8002a8c:	08002acd 	.word	0x08002acd
 8002a90:	08002ac1 	.word	0x08002ac1
 8002a94:	08002acd 	.word	0x08002acd
 8002a98:	08002acd 	.word	0x08002acd
 8002a9c:	08002acd 	.word	0x08002acd
 8002aa0:	08002abb 	.word	0x08002abb
 8002aa4:	08002acd 	.word	0x08002acd
 8002aa8:	08002acd 	.word	0x08002acd
 8002aac:	08002acd 	.word	0x08002acd
 8002ab0:	08002ac7 	.word	0x08002ac7
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	76fb      	strb	r3, [r7, #27]
 8002ab8:	e05e      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002aba:	2302      	movs	r3, #2
 8002abc:	76fb      	strb	r3, [r7, #27]
 8002abe:	e05b      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002ac0:	2304      	movs	r3, #4
 8002ac2:	76fb      	strb	r3, [r7, #27]
 8002ac4:	e058      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002ac6:	2308      	movs	r3, #8
 8002ac8:	76fb      	strb	r3, [r7, #27]
 8002aca:	e055      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002acc:	2310      	movs	r3, #16
 8002ace:	76fb      	strb	r3, [r7, #27]
 8002ad0:	bf00      	nop
 8002ad2:	e051      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a69      	ldr	r2, [pc, #420]	; (8002c80 <UART_SetConfig+0x2ec>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d120      	bne.n	8002b20 <UART_SetConfig+0x18c>
 8002ade:	4b66      	ldr	r3, [pc, #408]	; (8002c78 <UART_SetConfig+0x2e4>)
 8002ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ae8:	2b10      	cmp	r3, #16
 8002aea:	d00f      	beq.n	8002b0c <UART_SetConfig+0x178>
 8002aec:	2b10      	cmp	r3, #16
 8002aee:	d802      	bhi.n	8002af6 <UART_SetConfig+0x162>
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <UART_SetConfig+0x16c>
 8002af4:	e010      	b.n	8002b18 <UART_SetConfig+0x184>
 8002af6:	2b20      	cmp	r3, #32
 8002af8:	d005      	beq.n	8002b06 <UART_SetConfig+0x172>
 8002afa:	2b30      	cmp	r3, #48	; 0x30
 8002afc:	d009      	beq.n	8002b12 <UART_SetConfig+0x17e>
 8002afe:	e00b      	b.n	8002b18 <UART_SetConfig+0x184>
 8002b00:	2300      	movs	r3, #0
 8002b02:	76fb      	strb	r3, [r7, #27]
 8002b04:	e038      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b06:	2302      	movs	r3, #2
 8002b08:	76fb      	strb	r3, [r7, #27]
 8002b0a:	e035      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b0c:	2304      	movs	r3, #4
 8002b0e:	76fb      	strb	r3, [r7, #27]
 8002b10:	e032      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b12:	2308      	movs	r3, #8
 8002b14:	76fb      	strb	r3, [r7, #27]
 8002b16:	e02f      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b18:	2310      	movs	r3, #16
 8002b1a:	76fb      	strb	r3, [r7, #27]
 8002b1c:	bf00      	nop
 8002b1e:	e02b      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a52      	ldr	r2, [pc, #328]	; (8002c70 <UART_SetConfig+0x2dc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d124      	bne.n	8002b74 <UART_SetConfig+0x1e0>
 8002b2a:	4b53      	ldr	r3, [pc, #332]	; (8002c78 <UART_SetConfig+0x2e4>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b38:	d012      	beq.n	8002b60 <UART_SetConfig+0x1cc>
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	d802      	bhi.n	8002b46 <UART_SetConfig+0x1b2>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d007      	beq.n	8002b54 <UART_SetConfig+0x1c0>
 8002b44:	e012      	b.n	8002b6c <UART_SetConfig+0x1d8>
 8002b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b4a:	d006      	beq.n	8002b5a <UART_SetConfig+0x1c6>
 8002b4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b50:	d009      	beq.n	8002b66 <UART_SetConfig+0x1d2>
 8002b52:	e00b      	b.n	8002b6c <UART_SetConfig+0x1d8>
 8002b54:	2300      	movs	r3, #0
 8002b56:	76fb      	strb	r3, [r7, #27]
 8002b58:	e00e      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	76fb      	strb	r3, [r7, #27]
 8002b5e:	e00b      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b60:	2304      	movs	r3, #4
 8002b62:	76fb      	strb	r3, [r7, #27]
 8002b64:	e008      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b66:	2308      	movs	r3, #8
 8002b68:	76fb      	strb	r3, [r7, #27]
 8002b6a:	e005      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b6c:	2310      	movs	r3, #16
 8002b6e:	76fb      	strb	r3, [r7, #27]
 8002b70:	bf00      	nop
 8002b72:	e001      	b.n	8002b78 <UART_SetConfig+0x1e4>
 8002b74:	2310      	movs	r3, #16
 8002b76:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a3c      	ldr	r2, [pc, #240]	; (8002c70 <UART_SetConfig+0x2dc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	f040 8082 	bne.w	8002c88 <UART_SetConfig+0x2f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b84:	7efb      	ldrb	r3, [r7, #27]
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d823      	bhi.n	8002bd2 <UART_SetConfig+0x23e>
 8002b8a:	a201      	add	r2, pc, #4	; (adr r2, 8002b90 <UART_SetConfig+0x1fc>)
 8002b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b90:	08002bb5 	.word	0x08002bb5
 8002b94:	08002bd3 	.word	0x08002bd3
 8002b98:	08002bbd 	.word	0x08002bbd
 8002b9c:	08002bd3 	.word	0x08002bd3
 8002ba0:	08002bc3 	.word	0x08002bc3
 8002ba4:	08002bd3 	.word	0x08002bd3
 8002ba8:	08002bd3 	.word	0x08002bd3
 8002bac:	08002bd3 	.word	0x08002bd3
 8002bb0:	08002bcb 	.word	0x08002bcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bb4:	f7ff f948 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002bb8:	6178      	str	r0, [r7, #20]
        break;
 8002bba:	e00f      	b.n	8002bdc <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002bbc:	4b31      	ldr	r3, [pc, #196]	; (8002c84 <UART_SetConfig+0x2f0>)
 8002bbe:	617b      	str	r3, [r7, #20]
        break;
 8002bc0:	e00c      	b.n	8002bdc <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bc2:	f7ff f8ab 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002bc6:	6178      	str	r0, [r7, #20]
        break;
 8002bc8:	e008      	b.n	8002bdc <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bce:	617b      	str	r3, [r7, #20]
        break;
 8002bd0:	e004      	b.n	8002bdc <UART_SetConfig+0x248>
      default:
        pclk = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	76bb      	strb	r3, [r7, #26]
        break;
 8002bda:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8100 	beq.w	8002de4 <UART_SetConfig+0x450>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d305      	bcc.n	8002c00 <UART_SetConfig+0x26c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d902      	bls.n	8002c06 <UART_SetConfig+0x272>
      {
        ret = HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	76bb      	strb	r3, [r7, #26]
 8002c04:	e0ee      	b.n	8002de4 <UART_SetConfig+0x450>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	f04f 0400 	mov.w	r4, #0
 8002c16:	0214      	lsls	r4, r2, #8
 8002c18:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002c1c:	020b      	lsls	r3, r1, #8
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6852      	ldr	r2, [r2, #4]
 8002c22:	0852      	lsrs	r2, r2, #1
 8002c24:	4611      	mov	r1, r2
 8002c26:	f04f 0200 	mov.w	r2, #0
 8002c2a:	eb13 0b01 	adds.w	fp, r3, r1
 8002c2e:	eb44 0c02 	adc.w	ip, r4, r2
 8002c32:	4658      	mov	r0, fp
 8002c34:	4661      	mov	r1, ip
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f04f 0400 	mov.w	r4, #0
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4623      	mov	r3, r4
 8002c42:	f7fd fb15 	bl	8000270 <__aeabi_uldivmod>
 8002c46:	4603      	mov	r3, r0
 8002c48:	460c      	mov	r4, r1
 8002c4a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c52:	d308      	bcc.n	8002c66 <UART_SetConfig+0x2d2>
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c5a:	d204      	bcs.n	8002c66 <UART_SetConfig+0x2d2>
        {
          huart->Instance->BRR = usartdiv;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	e0be      	b.n	8002de4 <UART_SetConfig+0x450>
        }
        else
        {
          ret = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	76bb      	strb	r3, [r7, #26]
 8002c6a:	e0bb      	b.n	8002de4 <UART_SetConfig+0x450>
 8002c6c:	efff69f3 	.word	0xefff69f3
 8002c70:	40008000 	.word	0x40008000
 8002c74:	40013800 	.word	0x40013800
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40004400 	.word	0x40004400
 8002c80:	40004800 	.word	0x40004800
 8002c84:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c90:	d15c      	bne.n	8002d4c <UART_SetConfig+0x3b8>
  {
    switch (clocksource)
 8002c92:	7efb      	ldrb	r3, [r7, #27]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d828      	bhi.n	8002cea <UART_SetConfig+0x356>
 8002c98:	a201      	add	r2, pc, #4	; (adr r2, 8002ca0 <UART_SetConfig+0x30c>)
 8002c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9e:	bf00      	nop
 8002ca0:	08002cc5 	.word	0x08002cc5
 8002ca4:	08002ccd 	.word	0x08002ccd
 8002ca8:	08002cd5 	.word	0x08002cd5
 8002cac:	08002ceb 	.word	0x08002ceb
 8002cb0:	08002cdb 	.word	0x08002cdb
 8002cb4:	08002ceb 	.word	0x08002ceb
 8002cb8:	08002ceb 	.word	0x08002ceb
 8002cbc:	08002ceb 	.word	0x08002ceb
 8002cc0:	08002ce3 	.word	0x08002ce3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cc4:	f7ff f8c0 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002cc8:	6178      	str	r0, [r7, #20]
        break;
 8002cca:	e013      	b.n	8002cf4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ccc:	f7ff f8d2 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002cd0:	6178      	str	r0, [r7, #20]
        break;
 8002cd2:	e00f      	b.n	8002cf4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cd4:	4b49      	ldr	r3, [pc, #292]	; (8002dfc <UART_SetConfig+0x468>)
 8002cd6:	617b      	str	r3, [r7, #20]
        break;
 8002cd8:	e00c      	b.n	8002cf4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cda:	f7ff f81f 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002cde:	6178      	str	r0, [r7, #20]
        break;
 8002ce0:	e008      	b.n	8002cf4 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ce6:	617b      	str	r3, [r7, #20]
        break;
 8002ce8:	e004      	b.n	8002cf4 <UART_SetConfig+0x360>
      default:
        pclk = 0U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	76bb      	strb	r3, [r7, #26]
        break;
 8002cf2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d074      	beq.n	8002de4 <UART_SetConfig+0x450>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	005a      	lsls	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	085b      	lsrs	r3, r3, #1
 8002d04:	441a      	add	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b0f      	cmp	r3, #15
 8002d16:	d916      	bls.n	8002d46 <UART_SetConfig+0x3b2>
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1e:	d212      	bcs.n	8002d46 <UART_SetConfig+0x3b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	f023 030f 	bic.w	r3, r3, #15
 8002d28:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	085b      	lsrs	r3, r3, #1
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	89fb      	ldrh	r3, [r7, #14]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	89fa      	ldrh	r2, [r7, #14]
 8002d42:	60da      	str	r2, [r3, #12]
 8002d44:	e04e      	b.n	8002de4 <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	76bb      	strb	r3, [r7, #26]
 8002d4a:	e04b      	b.n	8002de4 <UART_SetConfig+0x450>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d4c:	7efb      	ldrb	r3, [r7, #27]
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d827      	bhi.n	8002da2 <UART_SetConfig+0x40e>
 8002d52:	a201      	add	r2, pc, #4	; (adr r2, 8002d58 <UART_SetConfig+0x3c4>)
 8002d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d58:	08002d7d 	.word	0x08002d7d
 8002d5c:	08002d85 	.word	0x08002d85
 8002d60:	08002d8d 	.word	0x08002d8d
 8002d64:	08002da3 	.word	0x08002da3
 8002d68:	08002d93 	.word	0x08002d93
 8002d6c:	08002da3 	.word	0x08002da3
 8002d70:	08002da3 	.word	0x08002da3
 8002d74:	08002da3 	.word	0x08002da3
 8002d78:	08002d9b 	.word	0x08002d9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d7c:	f7ff f864 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002d80:	6178      	str	r0, [r7, #20]
        break;
 8002d82:	e013      	b.n	8002dac <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d84:	f7ff f876 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002d88:	6178      	str	r0, [r7, #20]
        break;
 8002d8a:	e00f      	b.n	8002dac <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d8c:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <UART_SetConfig+0x468>)
 8002d8e:	617b      	str	r3, [r7, #20]
        break;
 8002d90:	e00c      	b.n	8002dac <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d92:	f7fe ffc3 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002d96:	6178      	str	r0, [r7, #20]
        break;
 8002d98:	e008      	b.n	8002dac <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d9e:	617b      	str	r3, [r7, #20]
        break;
 8002da0:	e004      	b.n	8002dac <UART_SetConfig+0x418>
      default:
        pclk = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	76bb      	strb	r3, [r7, #26]
        break;
 8002daa:	bf00      	nop
    }

    if (pclk != 0U)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d018      	beq.n	8002de4 <UART_SetConfig+0x450>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	085a      	lsrs	r2, r3, #1
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	441a      	add	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	2b0f      	cmp	r3, #15
 8002dcc:	d908      	bls.n	8002de0 <UART_SetConfig+0x44c>
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dd4:	d204      	bcs.n	8002de0 <UART_SetConfig+0x44c>
      {
        huart->Instance->BRR = usartdiv;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	60da      	str	r2, [r3, #12]
 8002dde:	e001      	b.n	8002de4 <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002df0:	7ebb      	ldrb	r3, [r7, #26]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3720      	adds	r7, #32
 8002df6:	46bd      	mov	sp, r7
 8002df8:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8002dfc:	00f42400 	.word	0x00f42400

08002e00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00a      	beq.n	8002e2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00a      	beq.n	8002e4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00a      	beq.n	8002e6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00a      	beq.n	8002e90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00a      	beq.n	8002eb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	f003 0320 	and.w	r3, r3, #32
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00a      	beq.n	8002ed4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01a      	beq.n	8002f16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002efe:	d10a      	bne.n	8002f16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00a      	beq.n	8002f38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	605a      	str	r2, [r3, #4]
  }
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af02      	add	r7, sp, #8
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002f52:	f7fd fed7 	bl	8000d04 <HAL_GetTick>
 8002f56:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d10e      	bne.n	8002f84 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f66:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f82a 	bl	8002fce <UART_WaitOnFlagUntilTimeout>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e020      	b.n	8002fc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d10e      	bne.n	8002fb0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f814 	bl	8002fce <UART_WaitOnFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e00a      	b.n	8002fc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	603b      	str	r3, [r7, #0]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fde:	e05d      	b.n	800309c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe6:	d059      	beq.n	800309c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe8:	f7fd fe8c 	bl	8000d04 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d302      	bcc.n	8002ffe <UART_WaitOnFlagUntilTimeout+0x30>
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d11b      	bne.n	8003036 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800300c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0201 	bic.w	r2, r2, #1
 800301c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2220      	movs	r2, #32
 8003022:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e042      	b.n	80030bc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d02b      	beq.n	800309c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800304e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003052:	d123      	bne.n	800309c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800305c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800306c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0201 	bic.w	r2, r2, #1
 800307c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2220      	movs	r2, #32
 800308e:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e00f      	b.n	80030bc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	4013      	ands	r3, r2
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	bf0c      	ite	eq
 80030ac:	2301      	moveq	r3, #1
 80030ae:	2300      	movne	r3, #0
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	461a      	mov	r2, r3
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d092      	beq.n	8002fe0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	4603      	mov	r3, r0
 80030cc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80030ce:	2300      	movs	r3, #0
 80030d0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80030d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030d6:	2b84      	cmp	r3, #132	; 0x84
 80030d8:	d005      	beq.n	80030e6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80030da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	4413      	add	r3, r2
 80030e2:	3303      	adds	r3, #3
 80030e4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80030e6:	68fb      	ldr	r3, [r7, #12]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80030fa:	f3ef 8305 	mrs	r3, IPSR
 80030fe:	607b      	str	r3, [r7, #4]
  return(result);
 8003100:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003102:	2b00      	cmp	r3, #0
 8003104:	bf14      	ite	ne
 8003106:	2301      	movne	r3, #1
 8003108:	2300      	moveq	r3, #0
 800310a:	b2db      	uxtb	r3, r3
}
 800310c:	4618      	mov	r0, r3
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800311c:	f001 fcfc 	bl	8004b18 <vTaskStartScheduler>
  
  return osOK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	bd80      	pop	{r7, pc}

08003126 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003126:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003128:	b089      	sub	sp, #36	; 0x24
 800312a:	af04      	add	r7, sp, #16
 800312c:	6078      	str	r0, [r7, #4]
 800312e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <osThreadCreate+0x54>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d01c      	beq.n	800317a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685c      	ldr	r4, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681d      	ldr	r5, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691e      	ldr	r6, [r3, #16]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff ffb6 	bl	80030c4 <makeFreeRtosPriority>
 8003158:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003162:	9202      	str	r2, [sp, #8]
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	9100      	str	r1, [sp, #0]
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	4632      	mov	r2, r6
 800316c:	4629      	mov	r1, r5
 800316e:	4620      	mov	r0, r4
 8003170:	f001 fb0f 	bl	8004792 <xTaskCreateStatic>
 8003174:	4603      	mov	r3, r0
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	e01c      	b.n	80031b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685c      	ldr	r4, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003186:	b29e      	uxth	r6, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff98 	bl	80030c4 <makeFreeRtosPriority>
 8003194:	4602      	mov	r2, r0
 8003196:	f107 030c 	add.w	r3, r7, #12
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	9200      	str	r2, [sp, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	4632      	mov	r2, r6
 80031a2:	4629      	mov	r1, r5
 80031a4:	4620      	mov	r0, r4
 80031a6:	f001 fb4e 	bl	8004846 <xTaskCreate>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d001      	beq.n	80031b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	e000      	b.n	80031b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80031b4:	68fb      	ldr	r3, [r7, #12]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3714      	adds	r7, #20
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b084      	sub	sp, #16
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <osDelay+0x16>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	e000      	b.n	80031d6 <osDelay+0x18>
 80031d4:	2301      	movs	r3, #1
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fc6a 	bl	8004ab0 <vTaskDelay>
  
  return osOK;
 80031dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80031e6:	b590      	push	{r4, r7, lr}
 80031e8:	b085      	sub	sp, #20
 80031ea:	af02      	add	r7, sp, #8
 80031ec:	6078      	str	r0, [r7, #4]
 80031ee:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d012      	beq.n	800321e <osMessageCreate+0x38>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00e      	beq.n	800321e <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6818      	ldr	r0, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6859      	ldr	r1, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68dc      	ldr	r4, [r3, #12]
 8003210:	2300      	movs	r3, #0
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	4623      	mov	r3, r4
 8003216:	f000 fdf3 	bl	8003e00 <xQueueGenericCreateStatic>
 800321a:	4603      	mov	r3, r0
 800321c:	e008      	b.n	8003230 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6818      	ldr	r0, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	4619      	mov	r1, r3
 800322a:	f000 fe5c 	bl	8003ee6 <xQueueGenericCreate>
 800322e:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	bd90      	pop	{r4, r7, pc}

08003238 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003244:	2300      	movs	r3, #0
 8003246:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <osMessagePut+0x1e>
    ticks = 1;
 8003252:	2301      	movs	r3, #1
 8003254:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003256:	f7ff ff4d 	bl	80030f4 <inHandlerMode>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d018      	beq.n	8003292 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003260:	f107 0210 	add.w	r2, r7, #16
 8003264:	f107 0108 	add.w	r1, r7, #8
 8003268:	2300      	movs	r3, #0
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 ff94 	bl	8004198 <xQueueGenericSendFromISR>
 8003270:	4603      	mov	r3, r0
 8003272:	2b01      	cmp	r3, #1
 8003274:	d001      	beq.n	800327a <osMessagePut+0x42>
      return osErrorOS;
 8003276:	23ff      	movs	r3, #255	; 0xff
 8003278:	e018      	b.n	80032ac <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d014      	beq.n	80032aa <osMessagePut+0x72>
 8003280:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <osMessagePut+0x7c>)
 8003282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	f3bf 8f4f 	dsb	sy
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	e00b      	b.n	80032aa <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003292:	f107 0108 	add.w	r1, r7, #8
 8003296:	2300      	movs	r3, #0
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fe82 	bl	8003fa4 <xQueueGenericSend>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d001      	beq.n	80032aa <osMessagePut+0x72>
      return osErrorOS;
 80032a6:	23ff      	movs	r3, #255	; 0xff
 80032a8:	e000      	b.n	80032ac <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	e000ed04 	.word	0xe000ed04

080032b8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80032b8:	b590      	push	{r4, r7, lr}
 80032ba:	b08b      	sub	sp, #44	; 0x2c
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80032c8:	2300      	movs	r3, #0
 80032ca:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10a      	bne.n	80032e8 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80032d2:	2380      	movs	r3, #128	; 0x80
 80032d4:	617b      	str	r3, [r7, #20]
    return event;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	461c      	mov	r4, r3
 80032da:	f107 0314 	add.w	r3, r7, #20
 80032de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80032e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80032e6:	e054      	b.n	8003392 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80032e8:	2300      	movs	r3, #0
 80032ea:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f6:	d103      	bne.n	8003300 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80032f8:	f04f 33ff 	mov.w	r3, #4294967295
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
 80032fe:	e009      	b.n	8003314 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d006      	beq.n	8003314 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <osMessageGet+0x5c>
      ticks = 1;
 8003310:	2301      	movs	r3, #1
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8003314:	f7ff feee 	bl	80030f4 <inHandlerMode>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d01c      	beq.n	8003358 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800331e:	f107 0220 	add.w	r2, r7, #32
 8003322:	f107 0314 	add.w	r3, r7, #20
 8003326:	3304      	adds	r3, #4
 8003328:	4619      	mov	r1, r3
 800332a:	68b8      	ldr	r0, [r7, #8]
 800332c:	f001 f8a4 	bl	8004478 <xQueueReceiveFromISR>
 8003330:	4603      	mov	r3, r0
 8003332:	2b01      	cmp	r3, #1
 8003334:	d102      	bne.n	800333c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8003336:	2310      	movs	r3, #16
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	e001      	b.n	8003340 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d01d      	beq.n	8003382 <osMessageGet+0xca>
 8003346:	4b15      	ldr	r3, [pc, #84]	; (800339c <osMessageGet+0xe4>)
 8003348:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800334c:	601a      	str	r2, [r3, #0]
 800334e:	f3bf 8f4f 	dsb	sy
 8003352:	f3bf 8f6f 	isb	sy
 8003356:	e014      	b.n	8003382 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003358:	f107 0314 	add.w	r3, r7, #20
 800335c:	3304      	adds	r3, #4
 800335e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003360:	4619      	mov	r1, r3
 8003362:	68b8      	ldr	r0, [r7, #8]
 8003364:	f000 ffac 	bl	80042c0 <xQueueReceive>
 8003368:	4603      	mov	r3, r0
 800336a:	2b01      	cmp	r3, #1
 800336c:	d102      	bne.n	8003374 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800336e:	2310      	movs	r3, #16
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	e006      	b.n	8003382 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <osMessageGet+0xc6>
 800337a:	2300      	movs	r3, #0
 800337c:	e000      	b.n	8003380 <osMessageGet+0xc8>
 800337e:	2340      	movs	r3, #64	; 0x40
 8003380:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	461c      	mov	r4, r3
 8003386:	f107 0314 	add.w	r3, r7, #20
 800338a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800338e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	372c      	adds	r7, #44	; 0x2c
 8003396:	46bd      	mov	sp, r7
 8003398:	bd90      	pop	{r4, r7, pc}
 800339a:	bf00      	nop
 800339c:	e000ed04 	.word	0xe000ed04

080033a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	; 0x28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80033ac:	f001 fc12 	bl	8004bd4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80033b0:	4b57      	ldr	r3, [pc, #348]	; (8003510 <pvPortMalloc+0x170>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80033b8:	f000 f90c 	bl	80035d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80033bc:	4b55      	ldr	r3, [pc, #340]	; (8003514 <pvPortMalloc+0x174>)
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	f040 808c 	bne.w	80034e2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d01c      	beq.n	800340a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80033d0:	2208      	movs	r2, #8
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d013      	beq.n	800340a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f023 0307 	bic.w	r3, r3, #7
 80033e8:	3308      	adds	r3, #8
 80033ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d009      	beq.n	800340a <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80033f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fa:	f383 8811 	msr	BASEPRI, r3
 80033fe:	f3bf 8f6f 	isb	sy
 8003402:	f3bf 8f4f 	dsb	sy
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	e7fe      	b.n	8003408 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d068      	beq.n	80034e2 <pvPortMalloc+0x142>
 8003410:	4b41      	ldr	r3, [pc, #260]	; (8003518 <pvPortMalloc+0x178>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	429a      	cmp	r2, r3
 8003418:	d863      	bhi.n	80034e2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800341a:	4b40      	ldr	r3, [pc, #256]	; (800351c <pvPortMalloc+0x17c>)
 800341c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800341e:	4b3f      	ldr	r3, [pc, #252]	; (800351c <pvPortMalloc+0x17c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003424:	e004      	b.n	8003430 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003428:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	429a      	cmp	r2, r3
 8003438:	d903      	bls.n	8003442 <pvPortMalloc+0xa2>
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f1      	bne.n	8003426 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003442:	4b33      	ldr	r3, [pc, #204]	; (8003510 <pvPortMalloc+0x170>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003448:	429a      	cmp	r2, r3
 800344a:	d04a      	beq.n	80034e2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2208      	movs	r2, #8
 8003452:	4413      	add	r3, r2
 8003454:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	1ad2      	subs	r2, r2, r3
 8003466:	2308      	movs	r3, #8
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	429a      	cmp	r2, r3
 800346c:	d91e      	bls.n	80034ac <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800346e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4413      	add	r3, r2
 8003474:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	f003 0307 	and.w	r3, r3, #7
 800347c:	2b00      	cmp	r3, #0
 800347e:	d009      	beq.n	8003494 <pvPortMalloc+0xf4>
 8003480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003484:	f383 8811 	msr	BASEPRI, r3
 8003488:	f3bf 8f6f 	isb	sy
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	e7fe      	b.n	8003492 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	1ad2      	subs	r2, r2, r3
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80034a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80034a6:	69b8      	ldr	r0, [r7, #24]
 80034a8:	f000 f8f6 	bl	8003698 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80034ac:	4b1a      	ldr	r3, [pc, #104]	; (8003518 <pvPortMalloc+0x178>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	4a18      	ldr	r2, [pc, #96]	; (8003518 <pvPortMalloc+0x178>)
 80034b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80034ba:	4b17      	ldr	r3, [pc, #92]	; (8003518 <pvPortMalloc+0x178>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	4b18      	ldr	r3, [pc, #96]	; (8003520 <pvPortMalloc+0x180>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d203      	bcs.n	80034ce <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80034c6:	4b14      	ldr	r3, [pc, #80]	; (8003518 <pvPortMalloc+0x178>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a15      	ldr	r2, [pc, #84]	; (8003520 <pvPortMalloc+0x180>)
 80034cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	4b10      	ldr	r3, [pc, #64]	; (8003514 <pvPortMalloc+0x174>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	431a      	orrs	r2, r3
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80034dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80034e2:	f001 fb85 	bl	8004bf0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d009      	beq.n	8003504 <pvPortMalloc+0x164>
 80034f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f4:	f383 8811 	msr	BASEPRI, r3
 80034f8:	f3bf 8f6f 	isb	sy
 80034fc:	f3bf 8f4f 	dsb	sy
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	e7fe      	b.n	8003502 <pvPortMalloc+0x162>
	return pvReturn;
 8003504:	69fb      	ldr	r3, [r7, #28]
}
 8003506:	4618      	mov	r0, r3
 8003508:	3728      	adds	r7, #40	; 0x28
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000ea8 	.word	0x20000ea8
 8003514:	20000eb4 	.word	0x20000eb4
 8003518:	20000eac 	.word	0x20000eac
 800351c:	20000ea0 	.word	0x20000ea0
 8003520:	20000eb0 	.word	0x20000eb0

08003524 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d046      	beq.n	80035c4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003536:	2308      	movs	r3, #8
 8003538:	425b      	negs	r3, r3
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4413      	add	r3, r2
 800353e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	4b20      	ldr	r3, [pc, #128]	; (80035cc <vPortFree+0xa8>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4013      	ands	r3, r2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d109      	bne.n	8003566 <vPortFree+0x42>
 8003552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003556:	f383 8811 	msr	BASEPRI, r3
 800355a:	f3bf 8f6f 	isb	sy
 800355e:	f3bf 8f4f 	dsb	sy
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e7fe      	b.n	8003564 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d009      	beq.n	8003582 <vPortFree+0x5e>
 800356e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	e7fe      	b.n	8003580 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	4b11      	ldr	r3, [pc, #68]	; (80035cc <vPortFree+0xa8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4013      	ands	r3, r2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d019      	beq.n	80035c4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d115      	bne.n	80035c4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <vPortFree+0xa8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	401a      	ands	r2, r3
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80035a8:	f001 fb14 	bl	8004bd4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <vPortFree+0xac>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4413      	add	r3, r2
 80035b6:	4a06      	ldr	r2, [pc, #24]	; (80035d0 <vPortFree+0xac>)
 80035b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80035ba:	6938      	ldr	r0, [r7, #16]
 80035bc:	f000 f86c 	bl	8003698 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80035c0:	f001 fb16 	bl	8004bf0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80035c4:	bf00      	nop
 80035c6:	3718      	adds	r7, #24
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	20000eb4 	.word	0x20000eb4
 80035d0:	20000eac 	.word	0x20000eac

080035d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80035da:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80035de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80035e0:	4b27      	ldr	r3, [pc, #156]	; (8003680 <prvHeapInit+0xac>)
 80035e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00c      	beq.n	8003608 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	3307      	adds	r3, #7
 80035f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 0307 	bic.w	r3, r3, #7
 80035fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	4a1f      	ldr	r2, [pc, #124]	; (8003680 <prvHeapInit+0xac>)
 8003604:	4413      	add	r3, r2
 8003606:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800360c:	4a1d      	ldr	r2, [pc, #116]	; (8003684 <prvHeapInit+0xb0>)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003612:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <prvHeapInit+0xb0>)
 8003614:	2200      	movs	r2, #0
 8003616:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	4413      	add	r3, r2
 800361e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003620:	2208      	movs	r2, #8
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f023 0307 	bic.w	r3, r3, #7
 800362e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4a15      	ldr	r2, [pc, #84]	; (8003688 <prvHeapInit+0xb4>)
 8003634:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003636:	4b14      	ldr	r3, [pc, #80]	; (8003688 <prvHeapInit+0xb4>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2200      	movs	r2, #0
 800363c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800363e:	4b12      	ldr	r3, [pc, #72]	; (8003688 <prvHeapInit+0xb4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	1ad2      	subs	r2, r2, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003654:	4b0c      	ldr	r3, [pc, #48]	; (8003688 <prvHeapInit+0xb4>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a0a      	ldr	r2, [pc, #40]	; (800368c <prvHeapInit+0xb8>)
 8003662:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	4a09      	ldr	r2, [pc, #36]	; (8003690 <prvHeapInit+0xbc>)
 800366a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800366c:	4b09      	ldr	r3, [pc, #36]	; (8003694 <prvHeapInit+0xc0>)
 800366e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003672:	601a      	str	r2, [r3, #0]
}
 8003674:	bf00      	nop
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	200002e8 	.word	0x200002e8
 8003684:	20000ea0 	.word	0x20000ea0
 8003688:	20000ea8 	.word	0x20000ea8
 800368c:	20000eb0 	.word	0x20000eb0
 8003690:	20000eac 	.word	0x20000eac
 8003694:	20000eb4 	.word	0x20000eb4

08003698 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80036a0:	4b28      	ldr	r3, [pc, #160]	; (8003744 <prvInsertBlockIntoFreeList+0xac>)
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	e002      	b.n	80036ac <prvInsertBlockIntoFreeList+0x14>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	60fb      	str	r3, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d8f7      	bhi.n	80036a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	4413      	add	r3, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d108      	bne.n	80036da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	441a      	add	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	441a      	add	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d118      	bne.n	8003720 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	4b15      	ldr	r3, [pc, #84]	; (8003748 <prvInsertBlockIntoFreeList+0xb0>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d00d      	beq.n	8003716 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	441a      	add	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	e008      	b.n	8003728 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003716:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <prvInsertBlockIntoFreeList+0xb0>)
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	e003      	b.n	8003728 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	429a      	cmp	r2, r3
 800372e:	d002      	beq.n	8003736 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003736:	bf00      	nop
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	20000ea0 	.word	0x20000ea0
 8003748:	20000ea8 	.word	0x20000ea8

0800374c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f103 0208 	add.w	r2, r3, #8
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f04f 32ff 	mov.w	r2, #4294967295
 8003764:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f103 0208 	add.w	r2, r3, #8
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f103 0208 	add.w	r2, r3, #8
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037a6:	b480      	push	{r7}
 80037a8:	b085      	sub	sp, #20
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
 80037ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	1c5a      	adds	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
}
 80037e2:	bf00      	nop
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
 80037f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003804:	d103      	bne.n	800380e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	e00c      	b.n	8003828 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3308      	adds	r3, #8
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	e002      	b.n	800381c <vListInsert+0x2e>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	429a      	cmp	r2, r3
 8003826:	d2f6      	bcs.n	8003816 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	601a      	str	r2, [r3, #0]
}
 8003854:	bf00      	nop
 8003856:	3714      	adds	r7, #20
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	6892      	ldr	r2, [r2, #8]
 8003876:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6852      	ldr	r2, [r2, #4]
 8003880:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	429a      	cmp	r2, r3
 800388a:	d103      	bne.n	8003894 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	1e5a      	subs	r2, r3, #1
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	3b04      	subs	r3, #4
 80038c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3b04      	subs	r3, #4
 80038d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f023 0201 	bic.w	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3b04      	subs	r3, #4
 80038e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80038e4:	4a0c      	ldr	r2, [pc, #48]	; (8003918 <pxPortInitialiseStack+0x64>)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3b14      	subs	r3, #20
 80038ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3b04      	subs	r3, #4
 80038fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f06f 0202 	mvn.w	r2, #2
 8003902:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	3b20      	subs	r3, #32
 8003908:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	0800391d 	.word	0x0800391d

0800391c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003926:	4b11      	ldr	r3, [pc, #68]	; (800396c <prvTaskExitError+0x50>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392e:	d009      	beq.n	8003944 <prvTaskExitError+0x28>
 8003930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	e7fe      	b.n	8003942 <prvTaskExitError+0x26>
 8003944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003948:	f383 8811 	msr	BASEPRI, r3
 800394c:	f3bf 8f6f 	isb	sy
 8003950:	f3bf 8f4f 	dsb	sy
 8003954:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003956:	bf00      	nop
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0fc      	beq.n	8003958 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800395e:	bf00      	nop
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	2000000c 	.word	0x2000000c

08003970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003970:	4b07      	ldr	r3, [pc, #28]	; (8003990 <pxCurrentTCBConst2>)
 8003972:	6819      	ldr	r1, [r3, #0]
 8003974:	6808      	ldr	r0, [r1, #0]
 8003976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800397a:	f380 8809 	msr	PSP, r0
 800397e:	f3bf 8f6f 	isb	sy
 8003982:	f04f 0000 	mov.w	r0, #0
 8003986:	f380 8811 	msr	BASEPRI, r0
 800398a:	4770      	bx	lr
 800398c:	f3af 8000 	nop.w

08003990 <pxCurrentTCBConst2>:
 8003990:	20000ec0 	.word	0x20000ec0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003994:	bf00      	nop
 8003996:	bf00      	nop

08003998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003998:	4808      	ldr	r0, [pc, #32]	; (80039bc <prvPortStartFirstTask+0x24>)
 800399a:	6800      	ldr	r0, [r0, #0]
 800399c:	6800      	ldr	r0, [r0, #0]
 800399e:	f380 8808 	msr	MSP, r0
 80039a2:	f04f 0000 	mov.w	r0, #0
 80039a6:	f380 8814 	msr	CONTROL, r0
 80039aa:	b662      	cpsie	i
 80039ac:	b661      	cpsie	f
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	f3bf 8f6f 	isb	sy
 80039b6:	df00      	svc	0
 80039b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80039ba:	bf00      	nop
 80039bc:	e000ed08 	.word	0xe000ed08

080039c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80039c6:	4b44      	ldr	r3, [pc, #272]	; (8003ad8 <xPortStartScheduler+0x118>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a44      	ldr	r2, [pc, #272]	; (8003adc <xPortStartScheduler+0x11c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d109      	bne.n	80039e4 <xPortStartScheduler+0x24>
 80039d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d4:	f383 8811 	msr	BASEPRI, r3
 80039d8:	f3bf 8f6f 	isb	sy
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	e7fe      	b.n	80039e2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80039e4:	4b3c      	ldr	r3, [pc, #240]	; (8003ad8 <xPortStartScheduler+0x118>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a3d      	ldr	r2, [pc, #244]	; (8003ae0 <xPortStartScheduler+0x120>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d109      	bne.n	8003a02 <xPortStartScheduler+0x42>
 80039ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f2:	f383 8811 	msr	BASEPRI, r3
 80039f6:	f3bf 8f6f 	isb	sy
 80039fa:	f3bf 8f4f 	dsb	sy
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	e7fe      	b.n	8003a00 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a02:	4b38      	ldr	r3, [pc, #224]	; (8003ae4 <xPortStartScheduler+0x124>)
 8003a04:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	22ff      	movs	r2, #255	; 0xff
 8003a12:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a1c:	78fb      	ldrb	r3, [r7, #3]
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a24:	b2da      	uxtb	r2, r3
 8003a26:	4b30      	ldr	r3, [pc, #192]	; (8003ae8 <xPortStartScheduler+0x128>)
 8003a28:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a2a:	4b30      	ldr	r3, [pc, #192]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a2c:	2207      	movs	r2, #7
 8003a2e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a30:	e009      	b.n	8003a46 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003a32:	4b2e      	ldr	r3, [pc, #184]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	4a2c      	ldr	r2, [pc, #176]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a3a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a3c:	78fb      	ldrb	r3, [r7, #3]
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a46:	78fb      	ldrb	r3, [r7, #3]
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a4e:	2b80      	cmp	r3, #128	; 0x80
 8003a50:	d0ef      	beq.n	8003a32 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a52:	4b26      	ldr	r3, [pc, #152]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f1c3 0307 	rsb	r3, r3, #7
 8003a5a:	2b04      	cmp	r3, #4
 8003a5c:	d009      	beq.n	8003a72 <xPortStartScheduler+0xb2>
 8003a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a62:	f383 8811 	msr	BASEPRI, r3
 8003a66:	f3bf 8f6f 	isb	sy
 8003a6a:	f3bf 8f4f 	dsb	sy
 8003a6e:	60bb      	str	r3, [r7, #8]
 8003a70:	e7fe      	b.n	8003a70 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003a72:	4b1e      	ldr	r3, [pc, #120]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	4a1c      	ldr	r2, [pc, #112]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a7a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003a7c:	4b1b      	ldr	r3, [pc, #108]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a84:	4a19      	ldr	r2, [pc, #100]	; (8003aec <xPortStartScheduler+0x12c>)
 8003a86:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003a90:	4b17      	ldr	r3, [pc, #92]	; (8003af0 <xPortStartScheduler+0x130>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a16      	ldr	r2, [pc, #88]	; (8003af0 <xPortStartScheduler+0x130>)
 8003a96:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a9a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <xPortStartScheduler+0x130>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a13      	ldr	r2, [pc, #76]	; (8003af0 <xPortStartScheduler+0x130>)
 8003aa2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003aa6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003aa8:	f000 f8d6 	bl	8003c58 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003aac:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <xPortStartScheduler+0x134>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003ab2:	f000 f8f5 	bl	8003ca0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003ab6:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <xPortStartScheduler+0x138>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a0f      	ldr	r2, [pc, #60]	; (8003af8 <xPortStartScheduler+0x138>)
 8003abc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003ac0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003ac2:	f7ff ff69 	bl	8003998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003ac6:	f001 f9e7 	bl	8004e98 <vTaskSwitchContext>
	prvTaskExitError();
 8003aca:	f7ff ff27 	bl	800391c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	e000ed00 	.word	0xe000ed00
 8003adc:	410fc271 	.word	0x410fc271
 8003ae0:	410fc270 	.word	0x410fc270
 8003ae4:	e000e400 	.word	0xe000e400
 8003ae8:	20000eb8 	.word	0x20000eb8
 8003aec:	20000ebc 	.word	0x20000ebc
 8003af0:	e000ed20 	.word	0xe000ed20
 8003af4:	2000000c 	.word	0x2000000c
 8003af8:	e000ef34 	.word	0xe000ef34

08003afc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b14:	4b0e      	ldr	r3, [pc, #56]	; (8003b50 <vPortEnterCritical+0x54>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	4a0d      	ldr	r2, [pc, #52]	; (8003b50 <vPortEnterCritical+0x54>)
 8003b1c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	; (8003b50 <vPortEnterCritical+0x54>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d10e      	bne.n	8003b44 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b26:	4b0b      	ldr	r3, [pc, #44]	; (8003b54 <vPortEnterCritical+0x58>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d009      	beq.n	8003b44 <vPortEnterCritical+0x48>
 8003b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b34:	f383 8811 	msr	BASEPRI, r3
 8003b38:	f3bf 8f6f 	isb	sy
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	e7fe      	b.n	8003b42 <vPortEnterCritical+0x46>
	}
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	2000000c 	.word	0x2000000c
 8003b54:	e000ed04 	.word	0xe000ed04

08003b58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003b5e:	4b11      	ldr	r3, [pc, #68]	; (8003ba4 <vPortExitCritical+0x4c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <vPortExitCritical+0x22>
 8003b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	607b      	str	r3, [r7, #4]
 8003b78:	e7fe      	b.n	8003b78 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ba4 <vPortExitCritical+0x4c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	4a08      	ldr	r2, [pc, #32]	; (8003ba4 <vPortExitCritical+0x4c>)
 8003b82:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003b84:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <vPortExitCritical+0x4c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <vPortExitCritical+0x3e>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	2000000c 	.word	0x2000000c
	...

08003bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003bb0:	f3ef 8009 	mrs	r0, PSP
 8003bb4:	f3bf 8f6f 	isb	sy
 8003bb8:	4b15      	ldr	r3, [pc, #84]	; (8003c10 <pxCurrentTCBConst>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	f01e 0f10 	tst.w	lr, #16
 8003bc0:	bf08      	it	eq
 8003bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bca:	6010      	str	r0, [r2, #0]
 8003bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003bd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003bd4:	f380 8811 	msr	BASEPRI, r0
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	f3bf 8f6f 	isb	sy
 8003be0:	f001 f95a 	bl	8004e98 <vTaskSwitchContext>
 8003be4:	f04f 0000 	mov.w	r0, #0
 8003be8:	f380 8811 	msr	BASEPRI, r0
 8003bec:	bc09      	pop	{r0, r3}
 8003bee:	6819      	ldr	r1, [r3, #0]
 8003bf0:	6808      	ldr	r0, [r1, #0]
 8003bf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bf6:	f01e 0f10 	tst.w	lr, #16
 8003bfa:	bf08      	it	eq
 8003bfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c00:	f380 8809 	msr	PSP, r0
 8003c04:	f3bf 8f6f 	isb	sy
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	f3af 8000 	nop.w

08003c10 <pxCurrentTCBConst>:
 8003c10:	20000ec0 	.word	0x20000ec0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c14:	bf00      	nop
 8003c16:	bf00      	nop

08003c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c22:	f383 8811 	msr	BASEPRI, r3
 8003c26:	f3bf 8f6f 	isb	sy
 8003c2a:	f3bf 8f4f 	dsb	sy
 8003c2e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c30:	f001 f87a 	bl	8004d28 <xTaskIncrementTick>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c3a:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <SysTick_Handler+0x3c>)
 8003c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	2300      	movs	r3, #0
 8003c44:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c4c:	bf00      	nop
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	e000ed04 	.word	0xe000ed04

08003c58 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <vPortSetupTimerInterrupt+0x34>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c62:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <vPortSetupTimerInterrupt+0x38>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c68:	4b0a      	ldr	r3, [pc, #40]	; (8003c94 <vPortSetupTimerInterrupt+0x3c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a0a      	ldr	r2, [pc, #40]	; (8003c98 <vPortSetupTimerInterrupt+0x40>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	099b      	lsrs	r3, r3, #6
 8003c74:	4a09      	ldr	r2, [pc, #36]	; (8003c9c <vPortSetupTimerInterrupt+0x44>)
 8003c76:	3b01      	subs	r3, #1
 8003c78:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003c7a:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <vPortSetupTimerInterrupt+0x34>)
 8003c7c:	2207      	movs	r2, #7
 8003c7e:	601a      	str	r2, [r3, #0]
}
 8003c80:	bf00      	nop
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	e000e010 	.word	0xe000e010
 8003c90:	e000e018 	.word	0xe000e018
 8003c94:	20000000 	.word	0x20000000
 8003c98:	10624dd3 	.word	0x10624dd3
 8003c9c:	e000e014 	.word	0xe000e014

08003ca0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003ca0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003cb0 <vPortEnableVFP+0x10>
 8003ca4:	6801      	ldr	r1, [r0, #0]
 8003ca6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003caa:	6001      	str	r1, [r0, #0]
 8003cac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003cae:	bf00      	nop
 8003cb0:	e000ed88 	.word	0xe000ed88

08003cb4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003cba:	f3ef 8305 	mrs	r3, IPSR
 8003cbe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b0f      	cmp	r3, #15
 8003cc4:	d913      	bls.n	8003cee <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003cc6:	4a16      	ldr	r2, [pc, #88]	; (8003d20 <vPortValidateInterruptPriority+0x6c>)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4413      	add	r3, r2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003cd0:	4b14      	ldr	r3, [pc, #80]	; (8003d24 <vPortValidateInterruptPriority+0x70>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	7afa      	ldrb	r2, [r7, #11]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d209      	bcs.n	8003cee <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	607b      	str	r3, [r7, #4]
 8003cec:	e7fe      	b.n	8003cec <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003cee:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <vPortValidateInterruptPriority+0x74>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cf6:	4b0d      	ldr	r3, [pc, #52]	; (8003d2c <vPortValidateInterruptPriority+0x78>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d909      	bls.n	8003d12 <vPortValidateInterruptPriority+0x5e>
 8003cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d02:	f383 8811 	msr	BASEPRI, r3
 8003d06:	f3bf 8f6f 	isb	sy
 8003d0a:	f3bf 8f4f 	dsb	sy
 8003d0e:	603b      	str	r3, [r7, #0]
 8003d10:	e7fe      	b.n	8003d10 <vPortValidateInterruptPriority+0x5c>
	}
 8003d12:	bf00      	nop
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	e000e3f0 	.word	0xe000e3f0
 8003d24:	20000eb8 	.word	0x20000eb8
 8003d28:	e000ed0c 	.word	0xe000ed0c
 8003d2c:	20000ebc 	.word	0x20000ebc

08003d30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d109      	bne.n	8003d58 <xQueueGenericReset+0x28>
 8003d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d48:	f383 8811 	msr	BASEPRI, r3
 8003d4c:	f3bf 8f6f 	isb	sy
 8003d50:	f3bf 8f4f 	dsb	sy
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	e7fe      	b.n	8003d56 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003d58:	f7ff fed0 	bl	8003afc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d64:	68f9      	ldr	r1, [r7, #12]
 8003d66:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d68:	fb01 f303 	mul.w	r3, r1, r3
 8003d6c:	441a      	add	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	68f9      	ldr	r1, [r7, #12]
 8003d8c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d8e:	fb01 f303 	mul.w	r3, r1, r3
 8003d92:	441a      	add	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	22ff      	movs	r2, #255	; 0xff
 8003d9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	22ff      	movs	r2, #255	; 0xff
 8003da4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d114      	bne.n	8003dd8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d01a      	beq.n	8003dec <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	3310      	adds	r3, #16
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f001 f8ea 	bl	8004f94 <xTaskRemoveFromEventList>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d012      	beq.n	8003dec <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003dc6:	4b0d      	ldr	r3, [pc, #52]	; (8003dfc <xQueueGenericReset+0xcc>)
 8003dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	f3bf 8f6f 	isb	sy
 8003dd6:	e009      	b.n	8003dec <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3310      	adds	r3, #16
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff fcb5 	bl	800374c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3324      	adds	r3, #36	; 0x24
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff fcb0 	bl	800374c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003dec:	f7ff feb4 	bl	8003b58 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003df0:	2301      	movs	r3, #1
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	e000ed04 	.word	0xe000ed04

08003e00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b08e      	sub	sp, #56	; 0x38
 8003e04:	af02      	add	r7, sp, #8
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d109      	bne.n	8003e28 <xQueueGenericCreateStatic+0x28>
 8003e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e26:	e7fe      	b.n	8003e26 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <xQueueGenericCreateStatic+0x42>
 8003e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e40:	e7fe      	b.n	8003e40 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d002      	beq.n	8003e4e <xQueueGenericCreateStatic+0x4e>
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <xQueueGenericCreateStatic+0x52>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <xQueueGenericCreateStatic+0x54>
 8003e52:	2300      	movs	r3, #0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d109      	bne.n	8003e6c <xQueueGenericCreateStatic+0x6c>
 8003e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	623b      	str	r3, [r7, #32]
 8003e6a:	e7fe      	b.n	8003e6a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d102      	bne.n	8003e78 <xQueueGenericCreateStatic+0x78>
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <xQueueGenericCreateStatic+0x7c>
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <xQueueGenericCreateStatic+0x7e>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d109      	bne.n	8003e96 <xQueueGenericCreateStatic+0x96>
 8003e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e86:	f383 8811 	msr	BASEPRI, r3
 8003e8a:	f3bf 8f6f 	isb	sy
 8003e8e:	f3bf 8f4f 	dsb	sy
 8003e92:	61fb      	str	r3, [r7, #28]
 8003e94:	e7fe      	b.n	8003e94 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003e96:	2348      	movs	r3, #72	; 0x48
 8003e98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b48      	cmp	r3, #72	; 0x48
 8003e9e:	d009      	beq.n	8003eb4 <xQueueGenericCreateStatic+0xb4>
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	61bb      	str	r3, [r7, #24]
 8003eb2:	e7fe      	b.n	8003eb2 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003eb4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00d      	beq.n	8003edc <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ec8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	68b9      	ldr	r1, [r7, #8]
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f844 	bl	8003f64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3730      	adds	r7, #48	; 0x30
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b08a      	sub	sp, #40	; 0x28
 8003eea:	af02      	add	r7, sp, #8
 8003eec:	60f8      	str	r0, [r7, #12]
 8003eee:	60b9      	str	r1, [r7, #8]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d109      	bne.n	8003f0e <xQueueGenericCreate+0x28>
 8003efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003efe:	f383 8811 	msr	BASEPRI, r3
 8003f02:	f3bf 8f6f 	isb	sy
 8003f06:	f3bf 8f4f 	dsb	sy
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	e7fe      	b.n	8003f0c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
 8003f18:	e004      	b.n	8003f24 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	68ba      	ldr	r2, [r7, #8]
 8003f1e:	fb02 f303 	mul.w	r3, r2, r3
 8003f22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	3348      	adds	r3, #72	; 0x48
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff fa39 	bl	80033a0 <pvPortMalloc>
 8003f2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d011      	beq.n	8003f5a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	3348      	adds	r3, #72	; 0x48
 8003f3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f48:	79fa      	ldrb	r2, [r7, #7]
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	68b9      	ldr	r1, [r7, #8]
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 f805 	bl	8003f64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f5a:	69bb      	ldr	r3, [r7, #24]
	}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3720      	adds	r7, #32
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d103      	bne.n	8003f80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	e002      	b.n	8003f86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f92:	2101      	movs	r1, #1
 8003f94:	69b8      	ldr	r0, [r7, #24]
 8003f96:	f7ff fecb 	bl	8003d30 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f9a:	bf00      	nop
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
	...

08003fa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08e      	sub	sp, #56	; 0x38
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
 8003fb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d109      	bne.n	8003fd4 <xQueueGenericSend+0x30>
 8003fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc4:	f383 8811 	msr	BASEPRI, r3
 8003fc8:	f3bf 8f6f 	isb	sy
 8003fcc:	f3bf 8f4f 	dsb	sy
 8003fd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fd2:	e7fe      	b.n	8003fd2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d103      	bne.n	8003fe2 <xQueueGenericSend+0x3e>
 8003fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <xQueueGenericSend+0x42>
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <xQueueGenericSend+0x44>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d109      	bne.n	8004000 <xQueueGenericSend+0x5c>
 8003fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ffe:	e7fe      	b.n	8003ffe <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d103      	bne.n	800400e <xQueueGenericSend+0x6a>
 8004006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400a:	2b01      	cmp	r3, #1
 800400c:	d101      	bne.n	8004012 <xQueueGenericSend+0x6e>
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <xQueueGenericSend+0x70>
 8004012:	2300      	movs	r3, #0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d109      	bne.n	800402c <xQueueGenericSend+0x88>
 8004018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800401c:	f383 8811 	msr	BASEPRI, r3
 8004020:	f3bf 8f6f 	isb	sy
 8004024:	f3bf 8f4f 	dsb	sy
 8004028:	623b      	str	r3, [r7, #32]
 800402a:	e7fe      	b.n	800402a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800402c:	f001 f968 	bl	8005300 <xTaskGetSchedulerState>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d102      	bne.n	800403c <xQueueGenericSend+0x98>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <xQueueGenericSend+0x9c>
 800403c:	2301      	movs	r3, #1
 800403e:	e000      	b.n	8004042 <xQueueGenericSend+0x9e>
 8004040:	2300      	movs	r3, #0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d109      	bne.n	800405a <xQueueGenericSend+0xb6>
 8004046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800404a:	f383 8811 	msr	BASEPRI, r3
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	f3bf 8f4f 	dsb	sy
 8004056:	61fb      	str	r3, [r7, #28]
 8004058:	e7fe      	b.n	8004058 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800405a:	f7ff fd4f 	bl	8003afc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800405e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004066:	429a      	cmp	r2, r3
 8004068:	d302      	bcc.n	8004070 <xQueueGenericSend+0xcc>
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d129      	bne.n	80040c4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	68b9      	ldr	r1, [r7, #8]
 8004074:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004076:	f000 fa7c 	bl	8004572 <prvCopyDataToQueue>
 800407a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	2b00      	cmp	r3, #0
 8004082:	d010      	beq.n	80040a6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004086:	3324      	adds	r3, #36	; 0x24
 8004088:	4618      	mov	r0, r3
 800408a:	f000 ff83 	bl	8004f94 <xTaskRemoveFromEventList>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d013      	beq.n	80040bc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004094:	4b3f      	ldr	r3, [pc, #252]	; (8004194 <xQueueGenericSend+0x1f0>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	e00a      	b.n	80040bc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80040a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d007      	beq.n	80040bc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80040ac:	4b39      	ldr	r3, [pc, #228]	; (8004194 <xQueueGenericSend+0x1f0>)
 80040ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	f3bf 8f4f 	dsb	sy
 80040b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80040bc:	f7ff fd4c 	bl	8003b58 <vPortExitCritical>
				return pdPASS;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e063      	b.n	800418c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d103      	bne.n	80040d2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040ca:	f7ff fd45 	bl	8003b58 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e05c      	b.n	800418c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d106      	bne.n	80040e6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040d8:	f107 0314 	add.w	r3, r7, #20
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 ffbb 	bl	8005058 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040e2:	2301      	movs	r3, #1
 80040e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040e6:	f7ff fd37 	bl	8003b58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040ea:	f000 fd73 	bl	8004bd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040ee:	f7ff fd05 	bl	8003afc <vPortEnterCritical>
 80040f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040f8:	b25b      	sxtb	r3, r3
 80040fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fe:	d103      	bne.n	8004108 <xQueueGenericSend+0x164>
 8004100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800410e:	b25b      	sxtb	r3, r3
 8004110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004114:	d103      	bne.n	800411e <xQueueGenericSend+0x17a>
 8004116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800411e:	f7ff fd1b 	bl	8003b58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004122:	1d3a      	adds	r2, r7, #4
 8004124:	f107 0314 	add.w	r3, r7, #20
 8004128:	4611      	mov	r1, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f000 ffaa 	bl	8005084 <xTaskCheckForTimeOut>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d124      	bne.n	8004180 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004136:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004138:	f000 fb13 	bl	8004762 <prvIsQueueFull>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d018      	beq.n	8004174 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004144:	3310      	adds	r3, #16
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	4611      	mov	r1, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fefe 	bl	8004f4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004152:	f000 fa9e 	bl	8004692 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004156:	f000 fd4b 	bl	8004bf0 <xTaskResumeAll>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	f47f af7c 	bne.w	800405a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004162:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <xQueueGenericSend+0x1f0>)
 8004164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	e772      	b.n	800405a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004176:	f000 fa8c 	bl	8004692 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800417a:	f000 fd39 	bl	8004bf0 <xTaskResumeAll>
 800417e:	e76c      	b.n	800405a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004180:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004182:	f000 fa86 	bl	8004692 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004186:	f000 fd33 	bl	8004bf0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800418a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800418c:	4618      	mov	r0, r3
 800418e:	3738      	adds	r7, #56	; 0x38
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	e000ed04 	.word	0xe000ed04

08004198 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08e      	sub	sp, #56	; 0x38
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
 80041a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80041aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d109      	bne.n	80041c4 <xQueueGenericSendFromISR+0x2c>
 80041b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	627b      	str	r3, [r7, #36]	; 0x24
 80041c2:	e7fe      	b.n	80041c2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <xQueueGenericSendFromISR+0x3a>
 80041ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <xQueueGenericSendFromISR+0x3e>
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <xQueueGenericSendFromISR+0x40>
 80041d6:	2300      	movs	r3, #0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d109      	bne.n	80041f0 <xQueueGenericSendFromISR+0x58>
 80041dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	623b      	str	r3, [r7, #32]
 80041ee:	e7fe      	b.n	80041ee <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d103      	bne.n	80041fe <xQueueGenericSendFromISR+0x66>
 80041f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d101      	bne.n	8004202 <xQueueGenericSendFromISR+0x6a>
 80041fe:	2301      	movs	r3, #1
 8004200:	e000      	b.n	8004204 <xQueueGenericSendFromISR+0x6c>
 8004202:	2300      	movs	r3, #0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <xQueueGenericSendFromISR+0x84>
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	61fb      	str	r3, [r7, #28]
 800421a:	e7fe      	b.n	800421a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800421c:	f7ff fd4a 	bl	8003cb4 <vPortValidateInterruptPriority>
	__asm volatile
 8004220:	f3ef 8211 	mrs	r2, BASEPRI
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	61ba      	str	r2, [r7, #24]
 8004236:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004238:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800423a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800423c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004244:	429a      	cmp	r2, r3
 8004246:	d302      	bcc.n	800424e <xQueueGenericSendFromISR+0xb6>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2b02      	cmp	r3, #2
 800424c:	d12c      	bne.n	80042a8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800424e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004250:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004254:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	68b9      	ldr	r1, [r7, #8]
 800425c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800425e:	f000 f988 	bl	8004572 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004262:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800426a:	d112      	bne.n	8004292 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800426c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	2b00      	cmp	r3, #0
 8004272:	d016      	beq.n	80042a2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004276:	3324      	adds	r3, #36	; 0x24
 8004278:	4618      	mov	r0, r3
 800427a:	f000 fe8b 	bl	8004f94 <xTaskRemoveFromEventList>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00e      	beq.n	80042a2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2201      	movs	r2, #1
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	e007      	b.n	80042a2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004292:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004296:	3301      	adds	r3, #1
 8004298:	b2db      	uxtb	r3, r3
 800429a:	b25a      	sxtb	r2, r3
 800429c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800429e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80042a2:	2301      	movs	r3, #1
 80042a4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80042a6:	e001      	b.n	80042ac <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042a8:	2300      	movs	r3, #0
 80042aa:	637b      	str	r3, [r7, #52]	; 0x34
 80042ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ae:	613b      	str	r3, [r7, #16]
	__asm volatile
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80042b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3738      	adds	r7, #56	; 0x38
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08c      	sub	sp, #48	; 0x30
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80042cc:	2300      	movs	r3, #0
 80042ce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d109      	bne.n	80042ee <xQueueReceive+0x2e>
	__asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	623b      	str	r3, [r7, #32]
 80042ec:	e7fe      	b.n	80042ec <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d103      	bne.n	80042fc <xQueueReceive+0x3c>
 80042f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <xQueueReceive+0x40>
 80042fc:	2301      	movs	r3, #1
 80042fe:	e000      	b.n	8004302 <xQueueReceive+0x42>
 8004300:	2300      	movs	r3, #0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d109      	bne.n	800431a <xQueueReceive+0x5a>
 8004306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430a:	f383 8811 	msr	BASEPRI, r3
 800430e:	f3bf 8f6f 	isb	sy
 8004312:	f3bf 8f4f 	dsb	sy
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	e7fe      	b.n	8004318 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800431a:	f000 fff1 	bl	8005300 <xTaskGetSchedulerState>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d102      	bne.n	800432a <xQueueReceive+0x6a>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <xQueueReceive+0x6e>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <xQueueReceive+0x70>
 800432e:	2300      	movs	r3, #0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d109      	bne.n	8004348 <xQueueReceive+0x88>
 8004334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004338:	f383 8811 	msr	BASEPRI, r3
 800433c:	f3bf 8f6f 	isb	sy
 8004340:	f3bf 8f4f 	dsb	sy
 8004344:	61bb      	str	r3, [r7, #24]
 8004346:	e7fe      	b.n	8004346 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004348:	f7ff fbd8 	bl	8003afc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004350:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01f      	beq.n	8004398 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800435c:	f000 f973 	bl	8004646 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	1e5a      	subs	r2, r3, #1
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00f      	beq.n	8004390 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004372:	3310      	adds	r3, #16
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fe0d 	bl	8004f94 <xTaskRemoveFromEventList>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d007      	beq.n	8004390 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004380:	4b3c      	ldr	r3, [pc, #240]	; (8004474 <xQueueReceive+0x1b4>)
 8004382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004390:	f7ff fbe2 	bl	8003b58 <vPortExitCritical>
				return pdPASS;
 8004394:	2301      	movs	r3, #1
 8004396:	e069      	b.n	800446c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d103      	bne.n	80043a6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800439e:	f7ff fbdb 	bl	8003b58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043a2:	2300      	movs	r3, #0
 80043a4:	e062      	b.n	800446c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d106      	bne.n	80043ba <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043ac:	f107 0310 	add.w	r3, r7, #16
 80043b0:	4618      	mov	r0, r3
 80043b2:	f000 fe51 	bl	8005058 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043b6:	2301      	movs	r3, #1
 80043b8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043ba:	f7ff fbcd 	bl	8003b58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043be:	f000 fc09 	bl	8004bd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043c2:	f7ff fb9b 	bl	8003afc <vPortEnterCritical>
 80043c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80043cc:	b25b      	sxtb	r3, r3
 80043ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d2:	d103      	bne.n	80043dc <xQueueReceive+0x11c>
 80043d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043e2:	b25b      	sxtb	r3, r3
 80043e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e8:	d103      	bne.n	80043f2 <xQueueReceive+0x132>
 80043ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043f2:	f7ff fbb1 	bl	8003b58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043f6:	1d3a      	adds	r2, r7, #4
 80043f8:	f107 0310 	add.w	r3, r7, #16
 80043fc:	4611      	mov	r1, r2
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 fe40 	bl	8005084 <xTaskCheckForTimeOut>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d123      	bne.n	8004452 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800440a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800440c:	f000 f993 	bl	8004736 <prvIsQueueEmpty>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d017      	beq.n	8004446 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004418:	3324      	adds	r3, #36	; 0x24
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	4611      	mov	r1, r2
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fd94 	bl	8004f4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004424:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004426:	f000 f934 	bl	8004692 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800442a:	f000 fbe1 	bl	8004bf0 <xTaskResumeAll>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d189      	bne.n	8004348 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004434:	4b0f      	ldr	r3, [pc, #60]	; (8004474 <xQueueReceive+0x1b4>)
 8004436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	f3bf 8f6f 	isb	sy
 8004444:	e780      	b.n	8004348 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004448:	f000 f923 	bl	8004692 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800444c:	f000 fbd0 	bl	8004bf0 <xTaskResumeAll>
 8004450:	e77a      	b.n	8004348 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004452:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004454:	f000 f91d 	bl	8004692 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004458:	f000 fbca 	bl	8004bf0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800445c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800445e:	f000 f96a 	bl	8004736 <prvIsQueueEmpty>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	f43f af6f 	beq.w	8004348 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800446a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800446c:	4618      	mov	r0, r3
 800446e:	3730      	adds	r7, #48	; 0x30
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	e000ed04 	.word	0xe000ed04

08004478 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08e      	sub	sp, #56	; 0x38
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <xQueueReceiveFromISR+0x2a>
 800448e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004492:	f383 8811 	msr	BASEPRI, r3
 8004496:	f3bf 8f6f 	isb	sy
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	623b      	str	r3, [r7, #32]
 80044a0:	e7fe      	b.n	80044a0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d103      	bne.n	80044b0 <xQueueReceiveFromISR+0x38>
 80044a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d101      	bne.n	80044b4 <xQueueReceiveFromISR+0x3c>
 80044b0:	2301      	movs	r3, #1
 80044b2:	e000      	b.n	80044b6 <xQueueReceiveFromISR+0x3e>
 80044b4:	2300      	movs	r3, #0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d109      	bne.n	80044ce <xQueueReceiveFromISR+0x56>
 80044ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044be:	f383 8811 	msr	BASEPRI, r3
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	f3bf 8f4f 	dsb	sy
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e7fe      	b.n	80044cc <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044ce:	f7ff fbf1 	bl	8003cb4 <vPortValidateInterruptPriority>
	__asm volatile
 80044d2:	f3ef 8211 	mrs	r2, BASEPRI
 80044d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	61ba      	str	r2, [r7, #24]
 80044e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80044ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d02f      	beq.n	800455a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004508:	f000 f89d 	bl	8004646 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800450c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450e:	1e5a      	subs	r2, r3, #1
 8004510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004512:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004514:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d112      	bne.n	8004544 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800451e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d016      	beq.n	8004554 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	3310      	adds	r3, #16
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fd32 	bl	8004f94 <xTaskRemoveFromEventList>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00e      	beq.n	8004554 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00b      	beq.n	8004554 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	e007      	b.n	8004554 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004548:	3301      	adds	r3, #1
 800454a:	b2db      	uxtb	r3, r3
 800454c:	b25a      	sxtb	r2, r3
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8004554:	2301      	movs	r3, #1
 8004556:	637b      	str	r3, [r7, #52]	; 0x34
 8004558:	e001      	b.n	800455e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800455a:	2300      	movs	r3, #0
 800455c:	637b      	str	r3, [r7, #52]	; 0x34
 800455e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004560:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800456a:	4618      	mov	r0, r3
 800456c:	3738      	adds	r7, #56	; 0x38
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b086      	sub	sp, #24
 8004576:	af00      	add	r7, sp, #0
 8004578:	60f8      	str	r0, [r7, #12]
 800457a:	60b9      	str	r1, [r7, #8]
 800457c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800457e:	2300      	movs	r3, #0
 8004580:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004586:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10d      	bne.n	80045ac <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d14d      	bne.n	8004634 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fecd 	bl	800533c <xTaskPriorityDisinherit>
 80045a2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	609a      	str	r2, [r3, #8]
 80045aa:	e043      	b.n	8004634 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d119      	bne.n	80045e6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6858      	ldr	r0, [r3, #4]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	461a      	mov	r2, r3
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	f000 ffd1 	bl	8005564 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ca:	441a      	add	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d32b      	bcc.n	8004634 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	605a      	str	r2, [r3, #4]
 80045e4:	e026      	b.n	8004634 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	68d8      	ldr	r0, [r3, #12]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	461a      	mov	r2, r3
 80045f0:	68b9      	ldr	r1, [r7, #8]
 80045f2:	f000 ffb7 	bl	8005564 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	425b      	negs	r3, r3
 8004600:	441a      	add	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	429a      	cmp	r2, r3
 8004610:	d207      	bcs.n	8004622 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	425b      	negs	r3, r3
 800461c:	441a      	add	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b02      	cmp	r3, #2
 8004626:	d105      	bne.n	8004634 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	3b01      	subs	r3, #1
 8004632:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800463c:	697b      	ldr	r3, [r7, #20]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3718      	adds	r7, #24
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b082      	sub	sp, #8
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004654:	2b00      	cmp	r3, #0
 8004656:	d018      	beq.n	800468a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	441a      	add	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	429a      	cmp	r2, r3
 8004670:	d303      	bcc.n	800467a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68d9      	ldr	r1, [r3, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004682:	461a      	mov	r2, r3
 8004684:	6838      	ldr	r0, [r7, #0]
 8004686:	f000 ff6d 	bl	8005564 <memcpy>
	}
}
 800468a:	bf00      	nop
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800469a:	f7ff fa2f 	bl	8003afc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046a4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046a6:	e011      	b.n	80046cc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d012      	beq.n	80046d6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3324      	adds	r3, #36	; 0x24
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 fc6d 	bl	8004f94 <xTaskRemoveFromEventList>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046c0:	f000 fd40 	bl	8005144 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	dce9      	bgt.n	80046a8 <prvUnlockQueue+0x16>
 80046d4:	e000      	b.n	80046d8 <prvUnlockQueue+0x46>
					break;
 80046d6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	22ff      	movs	r2, #255	; 0xff
 80046dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80046e0:	f7ff fa3a 	bl	8003b58 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046e4:	f7ff fa0a 	bl	8003afc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046ee:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046f0:	e011      	b.n	8004716 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d012      	beq.n	8004720 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3310      	adds	r3, #16
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fc48 	bl	8004f94 <xTaskRemoveFromEventList>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800470a:	f000 fd1b 	bl	8005144 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800470e:	7bbb      	ldrb	r3, [r7, #14]
 8004710:	3b01      	subs	r3, #1
 8004712:	b2db      	uxtb	r3, r3
 8004714:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004716:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800471a:	2b00      	cmp	r3, #0
 800471c:	dce9      	bgt.n	80046f2 <prvUnlockQueue+0x60>
 800471e:	e000      	b.n	8004722 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004720:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	22ff      	movs	r2, #255	; 0xff
 8004726:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800472a:	f7ff fa15 	bl	8003b58 <vPortExitCritical>
}
 800472e:	bf00      	nop
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b084      	sub	sp, #16
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800473e:	f7ff f9dd 	bl	8003afc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	2b00      	cmp	r3, #0
 8004748:	d102      	bne.n	8004750 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800474a:	2301      	movs	r3, #1
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e001      	b.n	8004754 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004750:	2300      	movs	r3, #0
 8004752:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004754:	f7ff fa00 	bl	8003b58 <vPortExitCritical>

	return xReturn;
 8004758:	68fb      	ldr	r3, [r7, #12]
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800476a:	f7ff f9c7 	bl	8003afc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004776:	429a      	cmp	r2, r3
 8004778:	d102      	bne.n	8004780 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800477a:	2301      	movs	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	e001      	b.n	8004784 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004784:	f7ff f9e8 	bl	8003b58 <vPortExitCritical>

	return xReturn;
 8004788:	68fb      	ldr	r3, [r7, #12]
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004792:	b580      	push	{r7, lr}
 8004794:	b08e      	sub	sp, #56	; 0x38
 8004796:	af04      	add	r7, sp, #16
 8004798:	60f8      	str	r0, [r7, #12]
 800479a:	60b9      	str	r1, [r7, #8]
 800479c:	607a      	str	r2, [r7, #4]
 800479e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <xTaskCreateStatic+0x28>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	623b      	str	r3, [r7, #32]
 80047b8:	e7fe      	b.n	80047b8 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80047ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <xTaskCreateStatic+0x42>
 80047c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	61fb      	str	r3, [r7, #28]
 80047d2:	e7fe      	b.n	80047d2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047d4:	2354      	movs	r3, #84	; 0x54
 80047d6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	2b54      	cmp	r3, #84	; 0x54
 80047dc:	d009      	beq.n	80047f2 <xTaskCreateStatic+0x60>
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	61bb      	str	r3, [r7, #24]
 80047f0:	e7fe      	b.n	80047f0 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01e      	beq.n	8004838 <xTaskCreateStatic+0xa6>
 80047fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d01b      	beq.n	8004838 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004802:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004806:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004808:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480c:	2202      	movs	r2, #2
 800480e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004812:	2300      	movs	r3, #0
 8004814:	9303      	str	r3, [sp, #12]
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	9302      	str	r3, [sp, #8]
 800481a:	f107 0314 	add.w	r3, r7, #20
 800481e:	9301      	str	r3, [sp, #4]
 8004820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	68b9      	ldr	r1, [r7, #8]
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 f850 	bl	80048d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004830:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004832:	f000 f8d3 	bl	80049dc <prvAddNewTaskToReadyList>
 8004836:	e001      	b.n	800483c <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004838:	2300      	movs	r3, #0
 800483a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800483c:	697b      	ldr	r3, [r7, #20]
	}
 800483e:	4618      	mov	r0, r3
 8004840:	3728      	adds	r7, #40	; 0x28
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004846:	b580      	push	{r7, lr}
 8004848:	b08c      	sub	sp, #48	; 0x30
 800484a:	af04      	add	r7, sp, #16
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	60b9      	str	r1, [r7, #8]
 8004850:	603b      	str	r3, [r7, #0]
 8004852:	4613      	mov	r3, r2
 8004854:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004856:	88fb      	ldrh	r3, [r7, #6]
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4618      	mov	r0, r3
 800485c:	f7fe fda0 	bl	80033a0 <pvPortMalloc>
 8004860:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00e      	beq.n	8004886 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004868:	2054      	movs	r0, #84	; 0x54
 800486a:	f7fe fd99 	bl	80033a0 <pvPortMalloc>
 800486e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	631a      	str	r2, [r3, #48]	; 0x30
 800487c:	e005      	b.n	800488a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800487e:	6978      	ldr	r0, [r7, #20]
 8004880:	f7fe fe50 	bl	8003524 <vPortFree>
 8004884:	e001      	b.n	800488a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004886:	2300      	movs	r3, #0
 8004888:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d017      	beq.n	80048c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004898:	88fa      	ldrh	r2, [r7, #6]
 800489a:	2300      	movs	r3, #0
 800489c:	9303      	str	r3, [sp, #12]
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	9302      	str	r3, [sp, #8]
 80048a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a4:	9301      	str	r3, [sp, #4]
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	9300      	str	r3, [sp, #0]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 f80e 	bl	80048d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048b4:	69f8      	ldr	r0, [r7, #28]
 80048b6:	f000 f891 	bl	80049dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048ba:	2301      	movs	r3, #1
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	e002      	b.n	80048c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048c0:	f04f 33ff 	mov.w	r3, #4294967295
 80048c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048c6:	69bb      	ldr	r3, [r7, #24]
	}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3720      	adds	r7, #32
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b088      	sub	sp, #32
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80048e8:	3b01      	subs	r3, #1
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	f023 0307 	bic.w	r3, r3, #7
 80048f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d009      	beq.n	8004916 <prvInitialiseNewTask+0x46>
 8004902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004906:	f383 8811 	msr	BASEPRI, r3
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	617b      	str	r3, [r7, #20]
 8004914:	e7fe      	b.n	8004914 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d01f      	beq.n	800495c <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800491c:	2300      	movs	r3, #0
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	e012      	b.n	8004948 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	4413      	add	r3, r2
 8004928:	7819      	ldrb	r1, [r3, #0]
 800492a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	4413      	add	r3, r2
 8004930:	3334      	adds	r3, #52	; 0x34
 8004932:	460a      	mov	r2, r1
 8004934:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	4413      	add	r3, r2
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d006      	beq.n	8004950 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	3301      	adds	r3, #1
 8004946:	61fb      	str	r3, [r7, #28]
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	2b0f      	cmp	r3, #15
 800494c:	d9e9      	bls.n	8004922 <prvInitialiseNewTask+0x52>
 800494e:	e000      	b.n	8004952 <prvInitialiseNewTask+0x82>
			{
				break;
 8004950:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800495a:	e003      	b.n	8004964 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800495c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495e:	2200      	movs	r2, #0
 8004960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004966:	2b06      	cmp	r3, #6
 8004968:	d901      	bls.n	800496e <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800496a:	2306      	movs	r3, #6
 800496c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004972:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004978:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800497a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497c:	2200      	movs	r2, #0
 800497e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004982:	3304      	adds	r3, #4
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe ff01 	bl	800378c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	3318      	adds	r3, #24
 800498e:	4618      	mov	r0, r3
 8004990:	f7fe fefc 	bl	800378c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004996:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004998:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800499a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499c:	f1c3 0207 	rsb	r2, r3, #7
 80049a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049a8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ac:	2200      	movs	r2, #0
 80049ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	68f9      	ldr	r1, [r7, #12]
 80049bc:	69b8      	ldr	r0, [r7, #24]
 80049be:	f7fe ff79 	bl	80038b4 <pxPortInitialiseStack>
 80049c2:	4602      	mov	r2, r0
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049d4:	bf00      	nop
 80049d6:	3720      	adds	r7, #32
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049e4:	f7ff f88a 	bl	8003afc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80049e8:	4b2a      	ldr	r3, [pc, #168]	; (8004a94 <prvAddNewTaskToReadyList+0xb8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3301      	adds	r3, #1
 80049ee:	4a29      	ldr	r2, [pc, #164]	; (8004a94 <prvAddNewTaskToReadyList+0xb8>)
 80049f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80049f2:	4b29      	ldr	r3, [pc, #164]	; (8004a98 <prvAddNewTaskToReadyList+0xbc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d109      	bne.n	8004a0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049fa:	4a27      	ldr	r2, [pc, #156]	; (8004a98 <prvAddNewTaskToReadyList+0xbc>)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a00:	4b24      	ldr	r3, [pc, #144]	; (8004a94 <prvAddNewTaskToReadyList+0xb8>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d110      	bne.n	8004a2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a08:	f000 fbc0 	bl	800518c <prvInitialiseTaskLists>
 8004a0c:	e00d      	b.n	8004a2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a0e:	4b23      	ldr	r3, [pc, #140]	; (8004a9c <prvAddNewTaskToReadyList+0xc0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a16:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <prvAddNewTaskToReadyList+0xbc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d802      	bhi.n	8004a2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a24:	4a1c      	ldr	r2, [pc, #112]	; (8004a98 <prvAddNewTaskToReadyList+0xbc>)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a2a:	4b1d      	ldr	r3, [pc, #116]	; (8004aa0 <prvAddNewTaskToReadyList+0xc4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	4a1b      	ldr	r2, [pc, #108]	; (8004aa0 <prvAddNewTaskToReadyList+0xc4>)
 8004a32:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a38:	2201      	movs	r2, #1
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	4b19      	ldr	r3, [pc, #100]	; (8004aa4 <prvAddNewTaskToReadyList+0xc8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	4a18      	ldr	r2, [pc, #96]	; (8004aa4 <prvAddNewTaskToReadyList+0xc8>)
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	4a15      	ldr	r2, [pc, #84]	; (8004aa8 <prvAddNewTaskToReadyList+0xcc>)
 8004a54:	441a      	add	r2, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4610      	mov	r0, r2
 8004a5e:	f7fe fea2 	bl	80037a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a62:	f7ff f879 	bl	8003b58 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a66:	4b0d      	ldr	r3, [pc, #52]	; (8004a9c <prvAddNewTaskToReadyList+0xc0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00e      	beq.n	8004a8c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a6e:	4b0a      	ldr	r3, [pc, #40]	; (8004a98 <prvAddNewTaskToReadyList+0xbc>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d207      	bcs.n	8004a8c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a7c:	4b0b      	ldr	r3, [pc, #44]	; (8004aac <prvAddNewTaskToReadyList+0xd0>)
 8004a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	f3bf 8f4f 	dsb	sy
 8004a88:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a8c:	bf00      	nop
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20000fc0 	.word	0x20000fc0
 8004a98:	20000ec0 	.word	0x20000ec0
 8004a9c:	20000fcc 	.word	0x20000fcc
 8004aa0:	20000fdc 	.word	0x20000fdc
 8004aa4:	20000fc8 	.word	0x20000fc8
 8004aa8:	20000ec4 	.word	0x20000ec4
 8004aac:	e000ed04 	.word	0xe000ed04

08004ab0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d016      	beq.n	8004af0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ac2:	4b13      	ldr	r3, [pc, #76]	; (8004b10 <vTaskDelay+0x60>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d009      	beq.n	8004ade <vTaskDelay+0x2e>
 8004aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ace:	f383 8811 	msr	BASEPRI, r3
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	f3bf 8f4f 	dsb	sy
 8004ada:	60bb      	str	r3, [r7, #8]
 8004adc:	e7fe      	b.n	8004adc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004ade:	f000 f879 	bl	8004bd4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 fcad 	bl	8005444 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004aea:	f000 f881 	bl	8004bf0 <xTaskResumeAll>
 8004aee:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d107      	bne.n	8004b06 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <vTaskDelay+0x64>)
 8004af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b06:	bf00      	nop
 8004b08:	3710      	adds	r7, #16
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	20000fe8 	.word	0x20000fe8
 8004b14:	e000ed04 	.word	0xe000ed04

08004b18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08a      	sub	sp, #40	; 0x28
 8004b1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b22:	2300      	movs	r3, #0
 8004b24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b26:	463a      	mov	r2, r7
 8004b28:	1d39      	adds	r1, r7, #4
 8004b2a:	f107 0308 	add.w	r3, r7, #8
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7fb fd1e 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b34:	6839      	ldr	r1, [r7, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	9202      	str	r2, [sp, #8]
 8004b3c:	9301      	str	r3, [sp, #4]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	2300      	movs	r3, #0
 8004b44:	460a      	mov	r2, r1
 8004b46:	491d      	ldr	r1, [pc, #116]	; (8004bbc <vTaskStartScheduler+0xa4>)
 8004b48:	481d      	ldr	r0, [pc, #116]	; (8004bc0 <vTaskStartScheduler+0xa8>)
 8004b4a:	f7ff fe22 	bl	8004792 <xTaskCreateStatic>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	4b1c      	ldr	r3, [pc, #112]	; (8004bc4 <vTaskStartScheduler+0xac>)
 8004b52:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b54:	4b1b      	ldr	r3, [pc, #108]	; (8004bc4 <vTaskStartScheduler+0xac>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	e001      	b.n	8004b66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d115      	bne.n	8004b98 <vTaskStartScheduler+0x80>
 8004b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b7e:	4b12      	ldr	r3, [pc, #72]	; (8004bc8 <vTaskStartScheduler+0xb0>)
 8004b80:	f04f 32ff 	mov.w	r2, #4294967295
 8004b84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b86:	4b11      	ldr	r3, [pc, #68]	; (8004bcc <vTaskStartScheduler+0xb4>)
 8004b88:	2201      	movs	r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004b8c:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <vTaskStartScheduler+0xb8>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004b92:	f7fe ff15 	bl	80039c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004b96:	e00d      	b.n	8004bb4 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9e:	d109      	bne.n	8004bb4 <vTaskStartScheduler+0x9c>
 8004ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 8004ba8:	f3bf 8f6f 	isb	sy
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e7fe      	b.n	8004bb2 <vTaskStartScheduler+0x9a>
}
 8004bb4:	bf00      	nop
 8004bb6:	3718      	adds	r7, #24
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	0800653c 	.word	0x0800653c
 8004bc0:	0800515d 	.word	0x0800515d
 8004bc4:	20000fe4 	.word	0x20000fe4
 8004bc8:	20000fe0 	.word	0x20000fe0
 8004bcc:	20000fcc 	.word	0x20000fcc
 8004bd0:	20000fc4 	.word	0x20000fc4

08004bd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004bd8:	4b04      	ldr	r3, [pc, #16]	; (8004bec <vTaskSuspendAll+0x18>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	4a03      	ldr	r2, [pc, #12]	; (8004bec <vTaskSuspendAll+0x18>)
 8004be0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004be2:	bf00      	nop
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	20000fe8 	.word	0x20000fe8

08004bf0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004bfe:	4b41      	ldr	r3, [pc, #260]	; (8004d04 <xTaskResumeAll+0x114>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d109      	bne.n	8004c1a <xTaskResumeAll+0x2a>
 8004c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	e7fe      	b.n	8004c18 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c1a:	f7fe ff6f 	bl	8003afc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c1e:	4b39      	ldr	r3, [pc, #228]	; (8004d04 <xTaskResumeAll+0x114>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	4a37      	ldr	r2, [pc, #220]	; (8004d04 <xTaskResumeAll+0x114>)
 8004c26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c28:	4b36      	ldr	r3, [pc, #216]	; (8004d04 <xTaskResumeAll+0x114>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d161      	bne.n	8004cf4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c30:	4b35      	ldr	r3, [pc, #212]	; (8004d08 <xTaskResumeAll+0x118>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d05d      	beq.n	8004cf4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c38:	e02e      	b.n	8004c98 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c3a:	4b34      	ldr	r3, [pc, #208]	; (8004d0c <xTaskResumeAll+0x11c>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	3318      	adds	r3, #24
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe fe0a 	bl	8003860 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	3304      	adds	r3, #4
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7fe fe05 	bl	8003860 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	409a      	lsls	r2, r3
 8004c5e:	4b2c      	ldr	r3, [pc, #176]	; (8004d10 <xTaskResumeAll+0x120>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	4a2a      	ldr	r2, [pc, #168]	; (8004d10 <xTaskResumeAll+0x120>)
 8004c66:	6013      	str	r3, [r2, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	4a27      	ldr	r2, [pc, #156]	; (8004d14 <xTaskResumeAll+0x124>)
 8004c76:	441a      	add	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4610      	mov	r0, r2
 8004c80:	f7fe fd91 	bl	80037a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c88:	4b23      	ldr	r3, [pc, #140]	; (8004d18 <xTaskResumeAll+0x128>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d302      	bcc.n	8004c98 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004c92:	4b22      	ldr	r3, [pc, #136]	; (8004d1c <xTaskResumeAll+0x12c>)
 8004c94:	2201      	movs	r2, #1
 8004c96:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c98:	4b1c      	ldr	r3, [pc, #112]	; (8004d0c <xTaskResumeAll+0x11c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d1cc      	bne.n	8004c3a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ca6:	f000 fb0b 	bl	80052c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004caa:	4b1d      	ldr	r3, [pc, #116]	; (8004d20 <xTaskResumeAll+0x130>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d010      	beq.n	8004cd8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004cb6:	f000 f837 	bl	8004d28 <xTaskIncrementTick>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004cc0:	4b16      	ldr	r3, [pc, #88]	; (8004d1c <xTaskResumeAll+0x12c>)
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f1      	bne.n	8004cb6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8004cd2:	4b13      	ldr	r3, [pc, #76]	; (8004d20 <xTaskResumeAll+0x130>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004cd8:	4b10      	ldr	r3, [pc, #64]	; (8004d1c <xTaskResumeAll+0x12c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d009      	beq.n	8004cf4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004ce4:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <xTaskResumeAll+0x134>)
 8004ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004cf4:	f7fe ff30 	bl	8003b58 <vPortExitCritical>

	return xAlreadyYielded;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	20000fe8 	.word	0x20000fe8
 8004d08:	20000fc0 	.word	0x20000fc0
 8004d0c:	20000f80 	.word	0x20000f80
 8004d10:	20000fc8 	.word	0x20000fc8
 8004d14:	20000ec4 	.word	0x20000ec4
 8004d18:	20000ec0 	.word	0x20000ec0
 8004d1c:	20000fd4 	.word	0x20000fd4
 8004d20:	20000fd0 	.word	0x20000fd0
 8004d24:	e000ed04 	.word	0xe000ed04

08004d28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d32:	4b4e      	ldr	r3, [pc, #312]	; (8004e6c <xTaskIncrementTick+0x144>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f040 8087 	bne.w	8004e4a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d3c:	4b4c      	ldr	r3, [pc, #304]	; (8004e70 <xTaskIncrementTick+0x148>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	3301      	adds	r3, #1
 8004d42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d44:	4a4a      	ldr	r2, [pc, #296]	; (8004e70 <xTaskIncrementTick+0x148>)
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d11f      	bne.n	8004d90 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004d50:	4b48      	ldr	r3, [pc, #288]	; (8004e74 <xTaskIncrementTick+0x14c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d009      	beq.n	8004d6e <xTaskIncrementTick+0x46>
 8004d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5e:	f383 8811 	msr	BASEPRI, r3
 8004d62:	f3bf 8f6f 	isb	sy
 8004d66:	f3bf 8f4f 	dsb	sy
 8004d6a:	603b      	str	r3, [r7, #0]
 8004d6c:	e7fe      	b.n	8004d6c <xTaskIncrementTick+0x44>
 8004d6e:	4b41      	ldr	r3, [pc, #260]	; (8004e74 <xTaskIncrementTick+0x14c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	4b40      	ldr	r3, [pc, #256]	; (8004e78 <xTaskIncrementTick+0x150>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a3e      	ldr	r2, [pc, #248]	; (8004e74 <xTaskIncrementTick+0x14c>)
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	4a3e      	ldr	r2, [pc, #248]	; (8004e78 <xTaskIncrementTick+0x150>)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6013      	str	r3, [r2, #0]
 8004d82:	4b3e      	ldr	r3, [pc, #248]	; (8004e7c <xTaskIncrementTick+0x154>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	3301      	adds	r3, #1
 8004d88:	4a3c      	ldr	r2, [pc, #240]	; (8004e7c <xTaskIncrementTick+0x154>)
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	f000 fa98 	bl	80052c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004d90:	4b3b      	ldr	r3, [pc, #236]	; (8004e80 <xTaskIncrementTick+0x158>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d348      	bcc.n	8004e2c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d9a:	4b36      	ldr	r3, [pc, #216]	; (8004e74 <xTaskIncrementTick+0x14c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d104      	bne.n	8004dae <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004da4:	4b36      	ldr	r3, [pc, #216]	; (8004e80 <xTaskIncrementTick+0x158>)
 8004da6:	f04f 32ff 	mov.w	r2, #4294967295
 8004daa:	601a      	str	r2, [r3, #0]
					break;
 8004dac:	e03e      	b.n	8004e2c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dae:	4b31      	ldr	r3, [pc, #196]	; (8004e74 <xTaskIncrementTick+0x14c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d203      	bcs.n	8004dce <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004dc6:	4a2e      	ldr	r2, [pc, #184]	; (8004e80 <xTaskIncrementTick+0x158>)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004dcc:	e02e      	b.n	8004e2c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fe fd44 	bl	8003860 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d004      	beq.n	8004dea <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	3318      	adds	r3, #24
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7fe fd3b 	bl	8003860 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dee:	2201      	movs	r2, #1
 8004df0:	409a      	lsls	r2, r3
 8004df2:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <xTaskIncrementTick+0x15c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	4a22      	ldr	r2, [pc, #136]	; (8004e84 <xTaskIncrementTick+0x15c>)
 8004dfa:	6013      	str	r3, [r2, #0]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e00:	4613      	mov	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	4413      	add	r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	4a1f      	ldr	r2, [pc, #124]	; (8004e88 <xTaskIncrementTick+0x160>)
 8004e0a:	441a      	add	r2, r3
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	3304      	adds	r3, #4
 8004e10:	4619      	mov	r1, r3
 8004e12:	4610      	mov	r0, r2
 8004e14:	f7fe fcc7 	bl	80037a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e1c:	4b1b      	ldr	r3, [pc, #108]	; (8004e8c <xTaskIncrementTick+0x164>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d3b9      	bcc.n	8004d9a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004e26:	2301      	movs	r3, #1
 8004e28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e2a:	e7b6      	b.n	8004d9a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e2c:	4b17      	ldr	r3, [pc, #92]	; (8004e8c <xTaskIncrementTick+0x164>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e32:	4915      	ldr	r1, [pc, #84]	; (8004e88 <xTaskIncrementTick+0x160>)
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	440b      	add	r3, r1
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d907      	bls.n	8004e54 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8004e44:	2301      	movs	r3, #1
 8004e46:	617b      	str	r3, [r7, #20]
 8004e48:	e004      	b.n	8004e54 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004e4a:	4b11      	ldr	r3, [pc, #68]	; (8004e90 <xTaskIncrementTick+0x168>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	4a0f      	ldr	r2, [pc, #60]	; (8004e90 <xTaskIncrementTick+0x168>)
 8004e52:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004e54:	4b0f      	ldr	r3, [pc, #60]	; (8004e94 <xTaskIncrementTick+0x16c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004e60:	697b      	ldr	r3, [r7, #20]
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3718      	adds	r7, #24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000fe8 	.word	0x20000fe8
 8004e70:	20000fc4 	.word	0x20000fc4
 8004e74:	20000f78 	.word	0x20000f78
 8004e78:	20000f7c 	.word	0x20000f7c
 8004e7c:	20000fd8 	.word	0x20000fd8
 8004e80:	20000fe0 	.word	0x20000fe0
 8004e84:	20000fc8 	.word	0x20000fc8
 8004e88:	20000ec4 	.word	0x20000ec4
 8004e8c:	20000ec0 	.word	0x20000ec0
 8004e90:	20000fd0 	.word	0x20000fd0
 8004e94:	20000fd4 	.word	0x20000fd4

08004e98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e9e:	4b26      	ldr	r3, [pc, #152]	; (8004f38 <vTaskSwitchContext+0xa0>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ea6:	4b25      	ldr	r3, [pc, #148]	; (8004f3c <vTaskSwitchContext+0xa4>)
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004eac:	e03e      	b.n	8004f2c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004eae:	4b23      	ldr	r3, [pc, #140]	; (8004f3c <vTaskSwitchContext+0xa4>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eb4:	4b22      	ldr	r3, [pc, #136]	; (8004f40 <vTaskSwitchContext+0xa8>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004ec2:	7afb      	ldrb	r3, [r7, #11]
 8004ec4:	f1c3 031f 	rsb	r3, r3, #31
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	491e      	ldr	r1, [pc, #120]	; (8004f44 <vTaskSwitchContext+0xac>)
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <vTaskSwitchContext+0x5a>
	__asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	e7fe      	b.n	8004ef0 <vTaskSwitchContext+0x58>
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4a11      	ldr	r2, [pc, #68]	; (8004f44 <vTaskSwitchContext+0xac>)
 8004efe:	4413      	add	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	605a      	str	r2, [r3, #4]
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	3308      	adds	r3, #8
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d104      	bne.n	8004f22 <vTaskSwitchContext+0x8a>
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	605a      	str	r2, [r3, #4]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4a07      	ldr	r2, [pc, #28]	; (8004f48 <vTaskSwitchContext+0xb0>)
 8004f2a:	6013      	str	r3, [r2, #0]
}
 8004f2c:	bf00      	nop
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr
 8004f38:	20000fe8 	.word	0x20000fe8
 8004f3c:	20000fd4 	.word	0x20000fd4
 8004f40:	20000fc8 	.word	0x20000fc8
 8004f44:	20000ec4 	.word	0x20000ec4
 8004f48:	20000ec0 	.word	0x20000ec0

08004f4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d109      	bne.n	8004f70 <vTaskPlaceOnEventList+0x24>
 8004f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	60fb      	str	r3, [r7, #12]
 8004f6e:	e7fe      	b.n	8004f6e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f70:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <vTaskPlaceOnEventList+0x44>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3318      	adds	r3, #24
 8004f76:	4619      	mov	r1, r3
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f7fe fc38 	bl	80037ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f7e:	2101      	movs	r1, #1
 8004f80:	6838      	ldr	r0, [r7, #0]
 8004f82:	f000 fa5f 	bl	8005444 <prvAddCurrentTaskToDelayedList>
}
 8004f86:	bf00      	nop
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20000ec0 	.word	0x20000ec0

08004f94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d109      	bne.n	8004fbe <xTaskRemoveFromEventList+0x2a>
 8004faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fae:	f383 8811 	msr	BASEPRI, r3
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	f3bf 8f4f 	dsb	sy
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	e7fe      	b.n	8004fbc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	3318      	adds	r3, #24
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fe fc4c 	bl	8003860 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fc8:	4b1d      	ldr	r3, [pc, #116]	; (8005040 <xTaskRemoveFromEventList+0xac>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d11c      	bne.n	800500a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7fe fc43 	bl	8003860 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fde:	2201      	movs	r2, #1
 8004fe0:	409a      	lsls	r2, r3
 8004fe2:	4b18      	ldr	r3, [pc, #96]	; (8005044 <xTaskRemoveFromEventList+0xb0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	4a16      	ldr	r2, [pc, #88]	; (8005044 <xTaskRemoveFromEventList+0xb0>)
 8004fea:	6013      	str	r3, [r2, #0]
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4a13      	ldr	r2, [pc, #76]	; (8005048 <xTaskRemoveFromEventList+0xb4>)
 8004ffa:	441a      	add	r2, r3
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	3304      	adds	r3, #4
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f7fe fbcf 	bl	80037a6 <vListInsertEnd>
 8005008:	e005      	b.n	8005016 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	3318      	adds	r3, #24
 800500e:	4619      	mov	r1, r3
 8005010:	480e      	ldr	r0, [pc, #56]	; (800504c <xTaskRemoveFromEventList+0xb8>)
 8005012:	f7fe fbc8 	bl	80037a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <xTaskRemoveFromEventList+0xbc>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005020:	429a      	cmp	r2, r3
 8005022:	d905      	bls.n	8005030 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005024:	2301      	movs	r3, #1
 8005026:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005028:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <xTaskRemoveFromEventList+0xc0>)
 800502a:	2201      	movs	r2, #1
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	e001      	b.n	8005034 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005034:	697b      	ldr	r3, [r7, #20]
}
 8005036:	4618      	mov	r0, r3
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	20000fe8 	.word	0x20000fe8
 8005044:	20000fc8 	.word	0x20000fc8
 8005048:	20000ec4 	.word	0x20000ec4
 800504c:	20000f80 	.word	0x20000f80
 8005050:	20000ec0 	.word	0x20000ec0
 8005054:	20000fd4 	.word	0x20000fd4

08005058 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005060:	4b06      	ldr	r3, [pc, #24]	; (800507c <vTaskInternalSetTimeOutState+0x24>)
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005068:	4b05      	ldr	r3, [pc, #20]	; (8005080 <vTaskInternalSetTimeOutState+0x28>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	605a      	str	r2, [r3, #4]
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	20000fd8 	.word	0x20000fd8
 8005080:	20000fc4 	.word	0x20000fc4

08005084 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b088      	sub	sp, #32
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d109      	bne.n	80050a8 <xTaskCheckForTimeOut+0x24>
 8005094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005098:	f383 8811 	msr	BASEPRI, r3
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f3bf 8f4f 	dsb	sy
 80050a4:	613b      	str	r3, [r7, #16]
 80050a6:	e7fe      	b.n	80050a6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d109      	bne.n	80050c2 <xTaskCheckForTimeOut+0x3e>
 80050ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b2:	f383 8811 	msr	BASEPRI, r3
 80050b6:	f3bf 8f6f 	isb	sy
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	e7fe      	b.n	80050c0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80050c2:	f7fe fd1b 	bl	8003afc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80050c6:	4b1d      	ldr	r3, [pc, #116]	; (800513c <xTaskCheckForTimeOut+0xb8>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050de:	d102      	bne.n	80050e6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80050e0:	2300      	movs	r3, #0
 80050e2:	61fb      	str	r3, [r7, #28]
 80050e4:	e023      	b.n	800512e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	4b15      	ldr	r3, [pc, #84]	; (8005140 <xTaskCheckForTimeOut+0xbc>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d007      	beq.n	8005102 <xTaskCheckForTimeOut+0x7e>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d302      	bcc.n	8005102 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80050fc:	2301      	movs	r3, #1
 80050fe:	61fb      	str	r3, [r7, #28]
 8005100:	e015      	b.n	800512e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	429a      	cmp	r2, r3
 800510a:	d20b      	bcs.n	8005124 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	1ad2      	subs	r2, r2, r3
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff ff9d 	bl	8005058 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
 8005122:	e004      	b.n	800512e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800512a:	2301      	movs	r3, #1
 800512c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800512e:	f7fe fd13 	bl	8003b58 <vPortExitCritical>

	return xReturn;
 8005132:	69fb      	ldr	r3, [r7, #28]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3720      	adds	r7, #32
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	20000fc4 	.word	0x20000fc4
 8005140:	20000fd8 	.word	0x20000fd8

08005144 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005148:	4b03      	ldr	r3, [pc, #12]	; (8005158 <vTaskMissedYield+0x14>)
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
}
 800514e:	bf00      	nop
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	20000fd4 	.word	0x20000fd4

0800515c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005164:	f000 f852 	bl	800520c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005168:	4b06      	ldr	r3, [pc, #24]	; (8005184 <prvIdleTask+0x28>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d9f9      	bls.n	8005164 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005170:	4b05      	ldr	r3, [pc, #20]	; (8005188 <prvIdleTask+0x2c>)
 8005172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005180:	e7f0      	b.n	8005164 <prvIdleTask+0x8>
 8005182:	bf00      	nop
 8005184:	20000ec4 	.word	0x20000ec4
 8005188:	e000ed04 	.word	0xe000ed04

0800518c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005192:	2300      	movs	r3, #0
 8005194:	607b      	str	r3, [r7, #4]
 8005196:	e00c      	b.n	80051b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	4a12      	ldr	r2, [pc, #72]	; (80051ec <prvInitialiseTaskLists+0x60>)
 80051a4:	4413      	add	r3, r2
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7fe fad0 	bl	800374c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3301      	adds	r3, #1
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b06      	cmp	r3, #6
 80051b6:	d9ef      	bls.n	8005198 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80051b8:	480d      	ldr	r0, [pc, #52]	; (80051f0 <prvInitialiseTaskLists+0x64>)
 80051ba:	f7fe fac7 	bl	800374c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80051be:	480d      	ldr	r0, [pc, #52]	; (80051f4 <prvInitialiseTaskLists+0x68>)
 80051c0:	f7fe fac4 	bl	800374c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80051c4:	480c      	ldr	r0, [pc, #48]	; (80051f8 <prvInitialiseTaskLists+0x6c>)
 80051c6:	f7fe fac1 	bl	800374c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80051ca:	480c      	ldr	r0, [pc, #48]	; (80051fc <prvInitialiseTaskLists+0x70>)
 80051cc:	f7fe fabe 	bl	800374c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80051d0:	480b      	ldr	r0, [pc, #44]	; (8005200 <prvInitialiseTaskLists+0x74>)
 80051d2:	f7fe fabb 	bl	800374c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80051d6:	4b0b      	ldr	r3, [pc, #44]	; (8005204 <prvInitialiseTaskLists+0x78>)
 80051d8:	4a05      	ldr	r2, [pc, #20]	; (80051f0 <prvInitialiseTaskLists+0x64>)
 80051da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80051dc:	4b0a      	ldr	r3, [pc, #40]	; (8005208 <prvInitialiseTaskLists+0x7c>)
 80051de:	4a05      	ldr	r2, [pc, #20]	; (80051f4 <prvInitialiseTaskLists+0x68>)
 80051e0:	601a      	str	r2, [r3, #0]
}
 80051e2:	bf00      	nop
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000ec4 	.word	0x20000ec4
 80051f0:	20000f50 	.word	0x20000f50
 80051f4:	20000f64 	.word	0x20000f64
 80051f8:	20000f80 	.word	0x20000f80
 80051fc:	20000f94 	.word	0x20000f94
 8005200:	20000fac 	.word	0x20000fac
 8005204:	20000f78 	.word	0x20000f78
 8005208:	20000f7c 	.word	0x20000f7c

0800520c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005212:	e019      	b.n	8005248 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005214:	f7fe fc72 	bl	8003afc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <prvCheckTasksWaitingTermination+0x4c>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	3304      	adds	r3, #4
 8005224:	4618      	mov	r0, r3
 8005226:	f7fe fb1b 	bl	8003860 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800522a:	4b0c      	ldr	r3, [pc, #48]	; (800525c <prvCheckTasksWaitingTermination+0x50>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3b01      	subs	r3, #1
 8005230:	4a0a      	ldr	r2, [pc, #40]	; (800525c <prvCheckTasksWaitingTermination+0x50>)
 8005232:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005234:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <prvCheckTasksWaitingTermination+0x54>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3b01      	subs	r3, #1
 800523a:	4a09      	ldr	r2, [pc, #36]	; (8005260 <prvCheckTasksWaitingTermination+0x54>)
 800523c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800523e:	f7fe fc8b 	bl	8003b58 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f80e 	bl	8005264 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005248:	4b05      	ldr	r3, [pc, #20]	; (8005260 <prvCheckTasksWaitingTermination+0x54>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1e1      	bne.n	8005214 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005250:	bf00      	nop
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	20000f94 	.word	0x20000f94
 800525c:	20000fc0 	.word	0x20000fc0
 8005260:	20000fa8 	.word	0x20000fa8

08005264 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005272:	2b00      	cmp	r3, #0
 8005274:	d108      	bne.n	8005288 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527a:	4618      	mov	r0, r3
 800527c:	f7fe f952 	bl	8003524 <vPortFree>
				vPortFree( pxTCB );
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7fe f94f 	bl	8003524 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005286:	e017      	b.n	80052b8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800528e:	2b01      	cmp	r3, #1
 8005290:	d103      	bne.n	800529a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7fe f946 	bl	8003524 <vPortFree>
	}
 8005298:	e00e      	b.n	80052b8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d009      	beq.n	80052b8 <prvDeleteTCB+0x54>
 80052a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	e7fe      	b.n	80052b6 <prvDeleteTCB+0x52>
	}
 80052b8:	bf00      	nop
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052c6:	4b0c      	ldr	r3, [pc, #48]	; (80052f8 <prvResetNextTaskUnblockTime+0x38>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d104      	bne.n	80052da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80052d0:	4b0a      	ldr	r3, [pc, #40]	; (80052fc <prvResetNextTaskUnblockTime+0x3c>)
 80052d2:	f04f 32ff 	mov.w	r2, #4294967295
 80052d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80052d8:	e008      	b.n	80052ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052da:	4b07      	ldr	r3, [pc, #28]	; (80052f8 <prvResetNextTaskUnblockTime+0x38>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	4a04      	ldr	r2, [pc, #16]	; (80052fc <prvResetNextTaskUnblockTime+0x3c>)
 80052ea:	6013      	str	r3, [r2, #0]
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	20000f78 	.word	0x20000f78
 80052fc:	20000fe0 	.word	0x20000fe0

08005300 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <xTaskGetSchedulerState+0x34>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d102      	bne.n	8005314 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800530e:	2301      	movs	r3, #1
 8005310:	607b      	str	r3, [r7, #4]
 8005312:	e008      	b.n	8005326 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005314:	4b08      	ldr	r3, [pc, #32]	; (8005338 <xTaskGetSchedulerState+0x38>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d102      	bne.n	8005322 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800531c:	2302      	movs	r3, #2
 800531e:	607b      	str	r3, [r7, #4]
 8005320:	e001      	b.n	8005326 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005322:	2300      	movs	r3, #0
 8005324:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005326:	687b      	ldr	r3, [r7, #4]
	}
 8005328:	4618      	mov	r0, r3
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	20000fcc 	.word	0x20000fcc
 8005338:	20000fe8 	.word	0x20000fe8

0800533c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d06c      	beq.n	800542c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005352:	4b39      	ldr	r3, [pc, #228]	; (8005438 <xTaskPriorityDisinherit+0xfc>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	429a      	cmp	r2, r3
 800535a:	d009      	beq.n	8005370 <xTaskPriorityDisinherit+0x34>
 800535c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005360:	f383 8811 	msr	BASEPRI, r3
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	60fb      	str	r3, [r7, #12]
 800536e:	e7fe      	b.n	800536e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005374:	2b00      	cmp	r3, #0
 8005376:	d109      	bne.n	800538c <xTaskPriorityDisinherit+0x50>
 8005378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800537c:	f383 8811 	msr	BASEPRI, r3
 8005380:	f3bf 8f6f 	isb	sy
 8005384:	f3bf 8f4f 	dsb	sy
 8005388:	60bb      	str	r3, [r7, #8]
 800538a:	e7fe      	b.n	800538a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005390:	1e5a      	subs	r2, r3, #1
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539e:	429a      	cmp	r2, r3
 80053a0:	d044      	beq.n	800542c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d140      	bne.n	800542c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	3304      	adds	r3, #4
 80053ae:	4618      	mov	r0, r3
 80053b0:	f7fe fa56 	bl	8003860 <uxListRemove>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d115      	bne.n	80053e6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053be:	491f      	ldr	r1, [pc, #124]	; (800543c <xTaskPriorityDisinherit+0x100>)
 80053c0:	4613      	mov	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	440b      	add	r3, r1
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d10a      	bne.n	80053e6 <xTaskPriorityDisinherit+0xaa>
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d4:	2201      	movs	r2, #1
 80053d6:	fa02 f303 	lsl.w	r3, r2, r3
 80053da:	43da      	mvns	r2, r3
 80053dc:	4b18      	ldr	r3, [pc, #96]	; (8005440 <xTaskPriorityDisinherit+0x104>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4013      	ands	r3, r2
 80053e2:	4a17      	ldr	r2, [pc, #92]	; (8005440 <xTaskPriorityDisinherit+0x104>)
 80053e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f2:	f1c3 0207 	rsb	r2, r3, #7
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fe:	2201      	movs	r2, #1
 8005400:	409a      	lsls	r2, r3
 8005402:	4b0f      	ldr	r3, [pc, #60]	; (8005440 <xTaskPriorityDisinherit+0x104>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4313      	orrs	r3, r2
 8005408:	4a0d      	ldr	r2, [pc, #52]	; (8005440 <xTaskPriorityDisinherit+0x104>)
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005410:	4613      	mov	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	4a08      	ldr	r2, [pc, #32]	; (800543c <xTaskPriorityDisinherit+0x100>)
 800541a:	441a      	add	r2, r3
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	3304      	adds	r3, #4
 8005420:	4619      	mov	r1, r3
 8005422:	4610      	mov	r0, r2
 8005424:	f7fe f9bf 	bl	80037a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005428:	2301      	movs	r3, #1
 800542a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800542c:	697b      	ldr	r3, [r7, #20]
	}
 800542e:	4618      	mov	r0, r3
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20000ec0 	.word	0x20000ec0
 800543c:	20000ec4 	.word	0x20000ec4
 8005440:	20000fc8 	.word	0x20000fc8

08005444 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800544e:	4b29      	ldr	r3, [pc, #164]	; (80054f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005454:	4b28      	ldr	r3, [pc, #160]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3304      	adds	r3, #4
 800545a:	4618      	mov	r0, r3
 800545c:	f7fe fa00 	bl	8003860 <uxListRemove>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10b      	bne.n	800547e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005466:	4b24      	ldr	r3, [pc, #144]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	2201      	movs	r2, #1
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	43da      	mvns	r2, r3
 8005474:	4b21      	ldr	r3, [pc, #132]	; (80054fc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4013      	ands	r3, r2
 800547a:	4a20      	ldr	r2, [pc, #128]	; (80054fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800547c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005484:	d10a      	bne.n	800549c <prvAddCurrentTaskToDelayedList+0x58>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800548c:	4b1a      	ldr	r3, [pc, #104]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3304      	adds	r3, #4
 8005492:	4619      	mov	r1, r3
 8005494:	481a      	ldr	r0, [pc, #104]	; (8005500 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005496:	f7fe f986 	bl	80037a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800549a:	e026      	b.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4413      	add	r3, r2
 80054a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054a4:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d209      	bcs.n	80054c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054b4:	4b13      	ldr	r3, [pc, #76]	; (8005504 <prvAddCurrentTaskToDelayedList+0xc0>)
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3304      	adds	r3, #4
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f7fe f994 	bl	80037ee <vListInsert>
}
 80054c6:	e010      	b.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054c8:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <prvAddCurrentTaskToDelayedList+0xc4>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3304      	adds	r3, #4
 80054d2:	4619      	mov	r1, r3
 80054d4:	4610      	mov	r0, r2
 80054d6:	f7fe f98a 	bl	80037ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80054da:	4b0c      	ldr	r3, [pc, #48]	; (800550c <prvAddCurrentTaskToDelayedList+0xc8>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d202      	bcs.n	80054ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80054e4:	4a09      	ldr	r2, [pc, #36]	; (800550c <prvAddCurrentTaskToDelayedList+0xc8>)
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	6013      	str	r3, [r2, #0]
}
 80054ea:	bf00      	nop
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	20000fc4 	.word	0x20000fc4
 80054f8:	20000ec0 	.word	0x20000ec0
 80054fc:	20000fc8 	.word	0x20000fc8
 8005500:	20000fac 	.word	0x20000fac
 8005504:	20000f7c 	.word	0x20000f7c
 8005508:	20000f78 	.word	0x20000f78
 800550c:	20000fe0 	.word	0x20000fe0

08005510 <__errno>:
 8005510:	4b01      	ldr	r3, [pc, #4]	; (8005518 <__errno+0x8>)
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	20000010 	.word	0x20000010

0800551c <__libc_init_array>:
 800551c:	b570      	push	{r4, r5, r6, lr}
 800551e:	4e0d      	ldr	r6, [pc, #52]	; (8005554 <__libc_init_array+0x38>)
 8005520:	4c0d      	ldr	r4, [pc, #52]	; (8005558 <__libc_init_array+0x3c>)
 8005522:	1ba4      	subs	r4, r4, r6
 8005524:	10a4      	asrs	r4, r4, #2
 8005526:	2500      	movs	r5, #0
 8005528:	42a5      	cmp	r5, r4
 800552a:	d109      	bne.n	8005540 <__libc_init_array+0x24>
 800552c:	4e0b      	ldr	r6, [pc, #44]	; (800555c <__libc_init_array+0x40>)
 800552e:	4c0c      	ldr	r4, [pc, #48]	; (8005560 <__libc_init_array+0x44>)
 8005530:	f000 ff74 	bl	800641c <_init>
 8005534:	1ba4      	subs	r4, r4, r6
 8005536:	10a4      	asrs	r4, r4, #2
 8005538:	2500      	movs	r5, #0
 800553a:	42a5      	cmp	r5, r4
 800553c:	d105      	bne.n	800554a <__libc_init_array+0x2e>
 800553e:	bd70      	pop	{r4, r5, r6, pc}
 8005540:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005544:	4798      	blx	r3
 8005546:	3501      	adds	r5, #1
 8005548:	e7ee      	b.n	8005528 <__libc_init_array+0xc>
 800554a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800554e:	4798      	blx	r3
 8005550:	3501      	adds	r5, #1
 8005552:	e7f2      	b.n	800553a <__libc_init_array+0x1e>
 8005554:	0800662c 	.word	0x0800662c
 8005558:	0800662c 	.word	0x0800662c
 800555c:	0800662c 	.word	0x0800662c
 8005560:	08006630 	.word	0x08006630

08005564 <memcpy>:
 8005564:	b510      	push	{r4, lr}
 8005566:	1e43      	subs	r3, r0, #1
 8005568:	440a      	add	r2, r1
 800556a:	4291      	cmp	r1, r2
 800556c:	d100      	bne.n	8005570 <memcpy+0xc>
 800556e:	bd10      	pop	{r4, pc}
 8005570:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005574:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005578:	e7f7      	b.n	800556a <memcpy+0x6>

0800557a <memset>:
 800557a:	4402      	add	r2, r0
 800557c:	4603      	mov	r3, r0
 800557e:	4293      	cmp	r3, r2
 8005580:	d100      	bne.n	8005584 <memset+0xa>
 8005582:	4770      	bx	lr
 8005584:	f803 1b01 	strb.w	r1, [r3], #1
 8005588:	e7f9      	b.n	800557e <memset+0x4>
	...

0800558c <iprintf>:
 800558c:	b40f      	push	{r0, r1, r2, r3}
 800558e:	4b0a      	ldr	r3, [pc, #40]	; (80055b8 <iprintf+0x2c>)
 8005590:	b513      	push	{r0, r1, r4, lr}
 8005592:	681c      	ldr	r4, [r3, #0]
 8005594:	b124      	cbz	r4, 80055a0 <iprintf+0x14>
 8005596:	69a3      	ldr	r3, [r4, #24]
 8005598:	b913      	cbnz	r3, 80055a0 <iprintf+0x14>
 800559a:	4620      	mov	r0, r4
 800559c:	f000 fa22 	bl	80059e4 <__sinit>
 80055a0:	ab05      	add	r3, sp, #20
 80055a2:	9a04      	ldr	r2, [sp, #16]
 80055a4:	68a1      	ldr	r1, [r4, #8]
 80055a6:	9301      	str	r3, [sp, #4]
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 fbdb 	bl	8005d64 <_vfiprintf_r>
 80055ae:	b002      	add	sp, #8
 80055b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055b4:	b004      	add	sp, #16
 80055b6:	4770      	bx	lr
 80055b8:	20000010 	.word	0x20000010

080055bc <_puts_r>:
 80055bc:	b570      	push	{r4, r5, r6, lr}
 80055be:	460e      	mov	r6, r1
 80055c0:	4605      	mov	r5, r0
 80055c2:	b118      	cbz	r0, 80055cc <_puts_r+0x10>
 80055c4:	6983      	ldr	r3, [r0, #24]
 80055c6:	b90b      	cbnz	r3, 80055cc <_puts_r+0x10>
 80055c8:	f000 fa0c 	bl	80059e4 <__sinit>
 80055cc:	69ab      	ldr	r3, [r5, #24]
 80055ce:	68ac      	ldr	r4, [r5, #8]
 80055d0:	b913      	cbnz	r3, 80055d8 <_puts_r+0x1c>
 80055d2:	4628      	mov	r0, r5
 80055d4:	f000 fa06 	bl	80059e4 <__sinit>
 80055d8:	4b23      	ldr	r3, [pc, #140]	; (8005668 <_puts_r+0xac>)
 80055da:	429c      	cmp	r4, r3
 80055dc:	d117      	bne.n	800560e <_puts_r+0x52>
 80055de:	686c      	ldr	r4, [r5, #4]
 80055e0:	89a3      	ldrh	r3, [r4, #12]
 80055e2:	071b      	lsls	r3, r3, #28
 80055e4:	d51d      	bpl.n	8005622 <_puts_r+0x66>
 80055e6:	6923      	ldr	r3, [r4, #16]
 80055e8:	b1db      	cbz	r3, 8005622 <_puts_r+0x66>
 80055ea:	3e01      	subs	r6, #1
 80055ec:	68a3      	ldr	r3, [r4, #8]
 80055ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055f2:	3b01      	subs	r3, #1
 80055f4:	60a3      	str	r3, [r4, #8]
 80055f6:	b9e9      	cbnz	r1, 8005634 <_puts_r+0x78>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	da2e      	bge.n	800565a <_puts_r+0x9e>
 80055fc:	4622      	mov	r2, r4
 80055fe:	210a      	movs	r1, #10
 8005600:	4628      	mov	r0, r5
 8005602:	f000 f83f 	bl	8005684 <__swbuf_r>
 8005606:	3001      	adds	r0, #1
 8005608:	d011      	beq.n	800562e <_puts_r+0x72>
 800560a:	200a      	movs	r0, #10
 800560c:	e011      	b.n	8005632 <_puts_r+0x76>
 800560e:	4b17      	ldr	r3, [pc, #92]	; (800566c <_puts_r+0xb0>)
 8005610:	429c      	cmp	r4, r3
 8005612:	d101      	bne.n	8005618 <_puts_r+0x5c>
 8005614:	68ac      	ldr	r4, [r5, #8]
 8005616:	e7e3      	b.n	80055e0 <_puts_r+0x24>
 8005618:	4b15      	ldr	r3, [pc, #84]	; (8005670 <_puts_r+0xb4>)
 800561a:	429c      	cmp	r4, r3
 800561c:	bf08      	it	eq
 800561e:	68ec      	ldreq	r4, [r5, #12]
 8005620:	e7de      	b.n	80055e0 <_puts_r+0x24>
 8005622:	4621      	mov	r1, r4
 8005624:	4628      	mov	r0, r5
 8005626:	f000 f87f 	bl	8005728 <__swsetup_r>
 800562a:	2800      	cmp	r0, #0
 800562c:	d0dd      	beq.n	80055ea <_puts_r+0x2e>
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	bd70      	pop	{r4, r5, r6, pc}
 8005634:	2b00      	cmp	r3, #0
 8005636:	da04      	bge.n	8005642 <_puts_r+0x86>
 8005638:	69a2      	ldr	r2, [r4, #24]
 800563a:	429a      	cmp	r2, r3
 800563c:	dc06      	bgt.n	800564c <_puts_r+0x90>
 800563e:	290a      	cmp	r1, #10
 8005640:	d004      	beq.n	800564c <_puts_r+0x90>
 8005642:	6823      	ldr	r3, [r4, #0]
 8005644:	1c5a      	adds	r2, r3, #1
 8005646:	6022      	str	r2, [r4, #0]
 8005648:	7019      	strb	r1, [r3, #0]
 800564a:	e7cf      	b.n	80055ec <_puts_r+0x30>
 800564c:	4622      	mov	r2, r4
 800564e:	4628      	mov	r0, r5
 8005650:	f000 f818 	bl	8005684 <__swbuf_r>
 8005654:	3001      	adds	r0, #1
 8005656:	d1c9      	bne.n	80055ec <_puts_r+0x30>
 8005658:	e7e9      	b.n	800562e <_puts_r+0x72>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	200a      	movs	r0, #10
 800565e:	1c5a      	adds	r2, r3, #1
 8005660:	6022      	str	r2, [r4, #0]
 8005662:	7018      	strb	r0, [r3, #0]
 8005664:	e7e5      	b.n	8005632 <_puts_r+0x76>
 8005666:	bf00      	nop
 8005668:	080065b0 	.word	0x080065b0
 800566c:	080065d0 	.word	0x080065d0
 8005670:	08006590 	.word	0x08006590

08005674 <puts>:
 8005674:	4b02      	ldr	r3, [pc, #8]	; (8005680 <puts+0xc>)
 8005676:	4601      	mov	r1, r0
 8005678:	6818      	ldr	r0, [r3, #0]
 800567a:	f7ff bf9f 	b.w	80055bc <_puts_r>
 800567e:	bf00      	nop
 8005680:	20000010 	.word	0x20000010

08005684 <__swbuf_r>:
 8005684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005686:	460e      	mov	r6, r1
 8005688:	4614      	mov	r4, r2
 800568a:	4605      	mov	r5, r0
 800568c:	b118      	cbz	r0, 8005696 <__swbuf_r+0x12>
 800568e:	6983      	ldr	r3, [r0, #24]
 8005690:	b90b      	cbnz	r3, 8005696 <__swbuf_r+0x12>
 8005692:	f000 f9a7 	bl	80059e4 <__sinit>
 8005696:	4b21      	ldr	r3, [pc, #132]	; (800571c <__swbuf_r+0x98>)
 8005698:	429c      	cmp	r4, r3
 800569a:	d12a      	bne.n	80056f2 <__swbuf_r+0x6e>
 800569c:	686c      	ldr	r4, [r5, #4]
 800569e:	69a3      	ldr	r3, [r4, #24]
 80056a0:	60a3      	str	r3, [r4, #8]
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	071a      	lsls	r2, r3, #28
 80056a6:	d52e      	bpl.n	8005706 <__swbuf_r+0x82>
 80056a8:	6923      	ldr	r3, [r4, #16]
 80056aa:	b363      	cbz	r3, 8005706 <__swbuf_r+0x82>
 80056ac:	6923      	ldr	r3, [r4, #16]
 80056ae:	6820      	ldr	r0, [r4, #0]
 80056b0:	1ac0      	subs	r0, r0, r3
 80056b2:	6963      	ldr	r3, [r4, #20]
 80056b4:	b2f6      	uxtb	r6, r6
 80056b6:	4283      	cmp	r3, r0
 80056b8:	4637      	mov	r7, r6
 80056ba:	dc04      	bgt.n	80056c6 <__swbuf_r+0x42>
 80056bc:	4621      	mov	r1, r4
 80056be:	4628      	mov	r0, r5
 80056c0:	f000 f926 	bl	8005910 <_fflush_r>
 80056c4:	bb28      	cbnz	r0, 8005712 <__swbuf_r+0x8e>
 80056c6:	68a3      	ldr	r3, [r4, #8]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	60a3      	str	r3, [r4, #8]
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	1c5a      	adds	r2, r3, #1
 80056d0:	6022      	str	r2, [r4, #0]
 80056d2:	701e      	strb	r6, [r3, #0]
 80056d4:	6963      	ldr	r3, [r4, #20]
 80056d6:	3001      	adds	r0, #1
 80056d8:	4283      	cmp	r3, r0
 80056da:	d004      	beq.n	80056e6 <__swbuf_r+0x62>
 80056dc:	89a3      	ldrh	r3, [r4, #12]
 80056de:	07db      	lsls	r3, r3, #31
 80056e0:	d519      	bpl.n	8005716 <__swbuf_r+0x92>
 80056e2:	2e0a      	cmp	r6, #10
 80056e4:	d117      	bne.n	8005716 <__swbuf_r+0x92>
 80056e6:	4621      	mov	r1, r4
 80056e8:	4628      	mov	r0, r5
 80056ea:	f000 f911 	bl	8005910 <_fflush_r>
 80056ee:	b190      	cbz	r0, 8005716 <__swbuf_r+0x92>
 80056f0:	e00f      	b.n	8005712 <__swbuf_r+0x8e>
 80056f2:	4b0b      	ldr	r3, [pc, #44]	; (8005720 <__swbuf_r+0x9c>)
 80056f4:	429c      	cmp	r4, r3
 80056f6:	d101      	bne.n	80056fc <__swbuf_r+0x78>
 80056f8:	68ac      	ldr	r4, [r5, #8]
 80056fa:	e7d0      	b.n	800569e <__swbuf_r+0x1a>
 80056fc:	4b09      	ldr	r3, [pc, #36]	; (8005724 <__swbuf_r+0xa0>)
 80056fe:	429c      	cmp	r4, r3
 8005700:	bf08      	it	eq
 8005702:	68ec      	ldreq	r4, [r5, #12]
 8005704:	e7cb      	b.n	800569e <__swbuf_r+0x1a>
 8005706:	4621      	mov	r1, r4
 8005708:	4628      	mov	r0, r5
 800570a:	f000 f80d 	bl	8005728 <__swsetup_r>
 800570e:	2800      	cmp	r0, #0
 8005710:	d0cc      	beq.n	80056ac <__swbuf_r+0x28>
 8005712:	f04f 37ff 	mov.w	r7, #4294967295
 8005716:	4638      	mov	r0, r7
 8005718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800571a:	bf00      	nop
 800571c:	080065b0 	.word	0x080065b0
 8005720:	080065d0 	.word	0x080065d0
 8005724:	08006590 	.word	0x08006590

08005728 <__swsetup_r>:
 8005728:	4b32      	ldr	r3, [pc, #200]	; (80057f4 <__swsetup_r+0xcc>)
 800572a:	b570      	push	{r4, r5, r6, lr}
 800572c:	681d      	ldr	r5, [r3, #0]
 800572e:	4606      	mov	r6, r0
 8005730:	460c      	mov	r4, r1
 8005732:	b125      	cbz	r5, 800573e <__swsetup_r+0x16>
 8005734:	69ab      	ldr	r3, [r5, #24]
 8005736:	b913      	cbnz	r3, 800573e <__swsetup_r+0x16>
 8005738:	4628      	mov	r0, r5
 800573a:	f000 f953 	bl	80059e4 <__sinit>
 800573e:	4b2e      	ldr	r3, [pc, #184]	; (80057f8 <__swsetup_r+0xd0>)
 8005740:	429c      	cmp	r4, r3
 8005742:	d10f      	bne.n	8005764 <__swsetup_r+0x3c>
 8005744:	686c      	ldr	r4, [r5, #4]
 8005746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800574a:	b29a      	uxth	r2, r3
 800574c:	0715      	lsls	r5, r2, #28
 800574e:	d42c      	bmi.n	80057aa <__swsetup_r+0x82>
 8005750:	06d0      	lsls	r0, r2, #27
 8005752:	d411      	bmi.n	8005778 <__swsetup_r+0x50>
 8005754:	2209      	movs	r2, #9
 8005756:	6032      	str	r2, [r6, #0]
 8005758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800575c:	81a3      	strh	r3, [r4, #12]
 800575e:	f04f 30ff 	mov.w	r0, #4294967295
 8005762:	e03e      	b.n	80057e2 <__swsetup_r+0xba>
 8005764:	4b25      	ldr	r3, [pc, #148]	; (80057fc <__swsetup_r+0xd4>)
 8005766:	429c      	cmp	r4, r3
 8005768:	d101      	bne.n	800576e <__swsetup_r+0x46>
 800576a:	68ac      	ldr	r4, [r5, #8]
 800576c:	e7eb      	b.n	8005746 <__swsetup_r+0x1e>
 800576e:	4b24      	ldr	r3, [pc, #144]	; (8005800 <__swsetup_r+0xd8>)
 8005770:	429c      	cmp	r4, r3
 8005772:	bf08      	it	eq
 8005774:	68ec      	ldreq	r4, [r5, #12]
 8005776:	e7e6      	b.n	8005746 <__swsetup_r+0x1e>
 8005778:	0751      	lsls	r1, r2, #29
 800577a:	d512      	bpl.n	80057a2 <__swsetup_r+0x7a>
 800577c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800577e:	b141      	cbz	r1, 8005792 <__swsetup_r+0x6a>
 8005780:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005784:	4299      	cmp	r1, r3
 8005786:	d002      	beq.n	800578e <__swsetup_r+0x66>
 8005788:	4630      	mov	r0, r6
 800578a:	f000 fa19 	bl	8005bc0 <_free_r>
 800578e:	2300      	movs	r3, #0
 8005790:	6363      	str	r3, [r4, #52]	; 0x34
 8005792:	89a3      	ldrh	r3, [r4, #12]
 8005794:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005798:	81a3      	strh	r3, [r4, #12]
 800579a:	2300      	movs	r3, #0
 800579c:	6063      	str	r3, [r4, #4]
 800579e:	6923      	ldr	r3, [r4, #16]
 80057a0:	6023      	str	r3, [r4, #0]
 80057a2:	89a3      	ldrh	r3, [r4, #12]
 80057a4:	f043 0308 	orr.w	r3, r3, #8
 80057a8:	81a3      	strh	r3, [r4, #12]
 80057aa:	6923      	ldr	r3, [r4, #16]
 80057ac:	b94b      	cbnz	r3, 80057c2 <__swsetup_r+0x9a>
 80057ae:	89a3      	ldrh	r3, [r4, #12]
 80057b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80057b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057b8:	d003      	beq.n	80057c2 <__swsetup_r+0x9a>
 80057ba:	4621      	mov	r1, r4
 80057bc:	4630      	mov	r0, r6
 80057be:	f000 f9bf 	bl	8005b40 <__smakebuf_r>
 80057c2:	89a2      	ldrh	r2, [r4, #12]
 80057c4:	f012 0301 	ands.w	r3, r2, #1
 80057c8:	d00c      	beq.n	80057e4 <__swsetup_r+0xbc>
 80057ca:	2300      	movs	r3, #0
 80057cc:	60a3      	str	r3, [r4, #8]
 80057ce:	6963      	ldr	r3, [r4, #20]
 80057d0:	425b      	negs	r3, r3
 80057d2:	61a3      	str	r3, [r4, #24]
 80057d4:	6923      	ldr	r3, [r4, #16]
 80057d6:	b953      	cbnz	r3, 80057ee <__swsetup_r+0xc6>
 80057d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80057e0:	d1ba      	bne.n	8005758 <__swsetup_r+0x30>
 80057e2:	bd70      	pop	{r4, r5, r6, pc}
 80057e4:	0792      	lsls	r2, r2, #30
 80057e6:	bf58      	it	pl
 80057e8:	6963      	ldrpl	r3, [r4, #20]
 80057ea:	60a3      	str	r3, [r4, #8]
 80057ec:	e7f2      	b.n	80057d4 <__swsetup_r+0xac>
 80057ee:	2000      	movs	r0, #0
 80057f0:	e7f7      	b.n	80057e2 <__swsetup_r+0xba>
 80057f2:	bf00      	nop
 80057f4:	20000010 	.word	0x20000010
 80057f8:	080065b0 	.word	0x080065b0
 80057fc:	080065d0 	.word	0x080065d0
 8005800:	08006590 	.word	0x08006590

08005804 <__sflush_r>:
 8005804:	898a      	ldrh	r2, [r1, #12]
 8005806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800580a:	4605      	mov	r5, r0
 800580c:	0710      	lsls	r0, r2, #28
 800580e:	460c      	mov	r4, r1
 8005810:	d458      	bmi.n	80058c4 <__sflush_r+0xc0>
 8005812:	684b      	ldr	r3, [r1, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	dc05      	bgt.n	8005824 <__sflush_r+0x20>
 8005818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	dc02      	bgt.n	8005824 <__sflush_r+0x20>
 800581e:	2000      	movs	r0, #0
 8005820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005826:	2e00      	cmp	r6, #0
 8005828:	d0f9      	beq.n	800581e <__sflush_r+0x1a>
 800582a:	2300      	movs	r3, #0
 800582c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005830:	682f      	ldr	r7, [r5, #0]
 8005832:	6a21      	ldr	r1, [r4, #32]
 8005834:	602b      	str	r3, [r5, #0]
 8005836:	d032      	beq.n	800589e <__sflush_r+0x9a>
 8005838:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800583a:	89a3      	ldrh	r3, [r4, #12]
 800583c:	075a      	lsls	r2, r3, #29
 800583e:	d505      	bpl.n	800584c <__sflush_r+0x48>
 8005840:	6863      	ldr	r3, [r4, #4]
 8005842:	1ac0      	subs	r0, r0, r3
 8005844:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005846:	b10b      	cbz	r3, 800584c <__sflush_r+0x48>
 8005848:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800584a:	1ac0      	subs	r0, r0, r3
 800584c:	2300      	movs	r3, #0
 800584e:	4602      	mov	r2, r0
 8005850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005852:	6a21      	ldr	r1, [r4, #32]
 8005854:	4628      	mov	r0, r5
 8005856:	47b0      	blx	r6
 8005858:	1c43      	adds	r3, r0, #1
 800585a:	89a3      	ldrh	r3, [r4, #12]
 800585c:	d106      	bne.n	800586c <__sflush_r+0x68>
 800585e:	6829      	ldr	r1, [r5, #0]
 8005860:	291d      	cmp	r1, #29
 8005862:	d848      	bhi.n	80058f6 <__sflush_r+0xf2>
 8005864:	4a29      	ldr	r2, [pc, #164]	; (800590c <__sflush_r+0x108>)
 8005866:	40ca      	lsrs	r2, r1
 8005868:	07d6      	lsls	r6, r2, #31
 800586a:	d544      	bpl.n	80058f6 <__sflush_r+0xf2>
 800586c:	2200      	movs	r2, #0
 800586e:	6062      	str	r2, [r4, #4]
 8005870:	04d9      	lsls	r1, r3, #19
 8005872:	6922      	ldr	r2, [r4, #16]
 8005874:	6022      	str	r2, [r4, #0]
 8005876:	d504      	bpl.n	8005882 <__sflush_r+0x7e>
 8005878:	1c42      	adds	r2, r0, #1
 800587a:	d101      	bne.n	8005880 <__sflush_r+0x7c>
 800587c:	682b      	ldr	r3, [r5, #0]
 800587e:	b903      	cbnz	r3, 8005882 <__sflush_r+0x7e>
 8005880:	6560      	str	r0, [r4, #84]	; 0x54
 8005882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005884:	602f      	str	r7, [r5, #0]
 8005886:	2900      	cmp	r1, #0
 8005888:	d0c9      	beq.n	800581e <__sflush_r+0x1a>
 800588a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800588e:	4299      	cmp	r1, r3
 8005890:	d002      	beq.n	8005898 <__sflush_r+0x94>
 8005892:	4628      	mov	r0, r5
 8005894:	f000 f994 	bl	8005bc0 <_free_r>
 8005898:	2000      	movs	r0, #0
 800589a:	6360      	str	r0, [r4, #52]	; 0x34
 800589c:	e7c0      	b.n	8005820 <__sflush_r+0x1c>
 800589e:	2301      	movs	r3, #1
 80058a0:	4628      	mov	r0, r5
 80058a2:	47b0      	blx	r6
 80058a4:	1c41      	adds	r1, r0, #1
 80058a6:	d1c8      	bne.n	800583a <__sflush_r+0x36>
 80058a8:	682b      	ldr	r3, [r5, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0c5      	beq.n	800583a <__sflush_r+0x36>
 80058ae:	2b1d      	cmp	r3, #29
 80058b0:	d001      	beq.n	80058b6 <__sflush_r+0xb2>
 80058b2:	2b16      	cmp	r3, #22
 80058b4:	d101      	bne.n	80058ba <__sflush_r+0xb6>
 80058b6:	602f      	str	r7, [r5, #0]
 80058b8:	e7b1      	b.n	800581e <__sflush_r+0x1a>
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058c0:	81a3      	strh	r3, [r4, #12]
 80058c2:	e7ad      	b.n	8005820 <__sflush_r+0x1c>
 80058c4:	690f      	ldr	r7, [r1, #16]
 80058c6:	2f00      	cmp	r7, #0
 80058c8:	d0a9      	beq.n	800581e <__sflush_r+0x1a>
 80058ca:	0793      	lsls	r3, r2, #30
 80058cc:	680e      	ldr	r6, [r1, #0]
 80058ce:	bf08      	it	eq
 80058d0:	694b      	ldreq	r3, [r1, #20]
 80058d2:	600f      	str	r7, [r1, #0]
 80058d4:	bf18      	it	ne
 80058d6:	2300      	movne	r3, #0
 80058d8:	eba6 0807 	sub.w	r8, r6, r7
 80058dc:	608b      	str	r3, [r1, #8]
 80058de:	f1b8 0f00 	cmp.w	r8, #0
 80058e2:	dd9c      	ble.n	800581e <__sflush_r+0x1a>
 80058e4:	4643      	mov	r3, r8
 80058e6:	463a      	mov	r2, r7
 80058e8:	6a21      	ldr	r1, [r4, #32]
 80058ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058ec:	4628      	mov	r0, r5
 80058ee:	47b0      	blx	r6
 80058f0:	2800      	cmp	r0, #0
 80058f2:	dc06      	bgt.n	8005902 <__sflush_r+0xfe>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058fa:	81a3      	strh	r3, [r4, #12]
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	e78e      	b.n	8005820 <__sflush_r+0x1c>
 8005902:	4407      	add	r7, r0
 8005904:	eba8 0800 	sub.w	r8, r8, r0
 8005908:	e7e9      	b.n	80058de <__sflush_r+0xda>
 800590a:	bf00      	nop
 800590c:	20400001 	.word	0x20400001

08005910 <_fflush_r>:
 8005910:	b538      	push	{r3, r4, r5, lr}
 8005912:	690b      	ldr	r3, [r1, #16]
 8005914:	4605      	mov	r5, r0
 8005916:	460c      	mov	r4, r1
 8005918:	b1db      	cbz	r3, 8005952 <_fflush_r+0x42>
 800591a:	b118      	cbz	r0, 8005924 <_fflush_r+0x14>
 800591c:	6983      	ldr	r3, [r0, #24]
 800591e:	b90b      	cbnz	r3, 8005924 <_fflush_r+0x14>
 8005920:	f000 f860 	bl	80059e4 <__sinit>
 8005924:	4b0c      	ldr	r3, [pc, #48]	; (8005958 <_fflush_r+0x48>)
 8005926:	429c      	cmp	r4, r3
 8005928:	d109      	bne.n	800593e <_fflush_r+0x2e>
 800592a:	686c      	ldr	r4, [r5, #4]
 800592c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005930:	b17b      	cbz	r3, 8005952 <_fflush_r+0x42>
 8005932:	4621      	mov	r1, r4
 8005934:	4628      	mov	r0, r5
 8005936:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800593a:	f7ff bf63 	b.w	8005804 <__sflush_r>
 800593e:	4b07      	ldr	r3, [pc, #28]	; (800595c <_fflush_r+0x4c>)
 8005940:	429c      	cmp	r4, r3
 8005942:	d101      	bne.n	8005948 <_fflush_r+0x38>
 8005944:	68ac      	ldr	r4, [r5, #8]
 8005946:	e7f1      	b.n	800592c <_fflush_r+0x1c>
 8005948:	4b05      	ldr	r3, [pc, #20]	; (8005960 <_fflush_r+0x50>)
 800594a:	429c      	cmp	r4, r3
 800594c:	bf08      	it	eq
 800594e:	68ec      	ldreq	r4, [r5, #12]
 8005950:	e7ec      	b.n	800592c <_fflush_r+0x1c>
 8005952:	2000      	movs	r0, #0
 8005954:	bd38      	pop	{r3, r4, r5, pc}
 8005956:	bf00      	nop
 8005958:	080065b0 	.word	0x080065b0
 800595c:	080065d0 	.word	0x080065d0
 8005960:	08006590 	.word	0x08006590

08005964 <std>:
 8005964:	2300      	movs	r3, #0
 8005966:	b510      	push	{r4, lr}
 8005968:	4604      	mov	r4, r0
 800596a:	e9c0 3300 	strd	r3, r3, [r0]
 800596e:	6083      	str	r3, [r0, #8]
 8005970:	8181      	strh	r1, [r0, #12]
 8005972:	6643      	str	r3, [r0, #100]	; 0x64
 8005974:	81c2      	strh	r2, [r0, #14]
 8005976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800597a:	6183      	str	r3, [r0, #24]
 800597c:	4619      	mov	r1, r3
 800597e:	2208      	movs	r2, #8
 8005980:	305c      	adds	r0, #92	; 0x5c
 8005982:	f7ff fdfa 	bl	800557a <memset>
 8005986:	4b05      	ldr	r3, [pc, #20]	; (800599c <std+0x38>)
 8005988:	6263      	str	r3, [r4, #36]	; 0x24
 800598a:	4b05      	ldr	r3, [pc, #20]	; (80059a0 <std+0x3c>)
 800598c:	62a3      	str	r3, [r4, #40]	; 0x28
 800598e:	4b05      	ldr	r3, [pc, #20]	; (80059a4 <std+0x40>)
 8005990:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005992:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <std+0x44>)
 8005994:	6224      	str	r4, [r4, #32]
 8005996:	6323      	str	r3, [r4, #48]	; 0x30
 8005998:	bd10      	pop	{r4, pc}
 800599a:	bf00      	nop
 800599c:	080062c1 	.word	0x080062c1
 80059a0:	080062e3 	.word	0x080062e3
 80059a4:	0800631b 	.word	0x0800631b
 80059a8:	0800633f 	.word	0x0800633f

080059ac <_cleanup_r>:
 80059ac:	4901      	ldr	r1, [pc, #4]	; (80059b4 <_cleanup_r+0x8>)
 80059ae:	f000 b885 	b.w	8005abc <_fwalk_reent>
 80059b2:	bf00      	nop
 80059b4:	08005911 	.word	0x08005911

080059b8 <__sfmoreglue>:
 80059b8:	b570      	push	{r4, r5, r6, lr}
 80059ba:	1e4a      	subs	r2, r1, #1
 80059bc:	2568      	movs	r5, #104	; 0x68
 80059be:	4355      	muls	r5, r2
 80059c0:	460e      	mov	r6, r1
 80059c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80059c6:	f000 f949 	bl	8005c5c <_malloc_r>
 80059ca:	4604      	mov	r4, r0
 80059cc:	b140      	cbz	r0, 80059e0 <__sfmoreglue+0x28>
 80059ce:	2100      	movs	r1, #0
 80059d0:	e9c0 1600 	strd	r1, r6, [r0]
 80059d4:	300c      	adds	r0, #12
 80059d6:	60a0      	str	r0, [r4, #8]
 80059d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059dc:	f7ff fdcd 	bl	800557a <memset>
 80059e0:	4620      	mov	r0, r4
 80059e2:	bd70      	pop	{r4, r5, r6, pc}

080059e4 <__sinit>:
 80059e4:	6983      	ldr	r3, [r0, #24]
 80059e6:	b510      	push	{r4, lr}
 80059e8:	4604      	mov	r4, r0
 80059ea:	bb33      	cbnz	r3, 8005a3a <__sinit+0x56>
 80059ec:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80059f0:	6503      	str	r3, [r0, #80]	; 0x50
 80059f2:	4b12      	ldr	r3, [pc, #72]	; (8005a3c <__sinit+0x58>)
 80059f4:	4a12      	ldr	r2, [pc, #72]	; (8005a40 <__sinit+0x5c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6282      	str	r2, [r0, #40]	; 0x28
 80059fa:	4298      	cmp	r0, r3
 80059fc:	bf04      	itt	eq
 80059fe:	2301      	moveq	r3, #1
 8005a00:	6183      	streq	r3, [r0, #24]
 8005a02:	f000 f81f 	bl	8005a44 <__sfp>
 8005a06:	6060      	str	r0, [r4, #4]
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f000 f81b 	bl	8005a44 <__sfp>
 8005a0e:	60a0      	str	r0, [r4, #8]
 8005a10:	4620      	mov	r0, r4
 8005a12:	f000 f817 	bl	8005a44 <__sfp>
 8005a16:	2200      	movs	r2, #0
 8005a18:	60e0      	str	r0, [r4, #12]
 8005a1a:	2104      	movs	r1, #4
 8005a1c:	6860      	ldr	r0, [r4, #4]
 8005a1e:	f7ff ffa1 	bl	8005964 <std>
 8005a22:	2201      	movs	r2, #1
 8005a24:	2109      	movs	r1, #9
 8005a26:	68a0      	ldr	r0, [r4, #8]
 8005a28:	f7ff ff9c 	bl	8005964 <std>
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	2112      	movs	r1, #18
 8005a30:	68e0      	ldr	r0, [r4, #12]
 8005a32:	f7ff ff97 	bl	8005964 <std>
 8005a36:	2301      	movs	r3, #1
 8005a38:	61a3      	str	r3, [r4, #24]
 8005a3a:	bd10      	pop	{r4, pc}
 8005a3c:	0800658c 	.word	0x0800658c
 8005a40:	080059ad 	.word	0x080059ad

08005a44 <__sfp>:
 8005a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a46:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <__sfp+0x70>)
 8005a48:	681e      	ldr	r6, [r3, #0]
 8005a4a:	69b3      	ldr	r3, [r6, #24]
 8005a4c:	4607      	mov	r7, r0
 8005a4e:	b913      	cbnz	r3, 8005a56 <__sfp+0x12>
 8005a50:	4630      	mov	r0, r6
 8005a52:	f7ff ffc7 	bl	80059e4 <__sinit>
 8005a56:	3648      	adds	r6, #72	; 0x48
 8005a58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	d503      	bpl.n	8005a68 <__sfp+0x24>
 8005a60:	6833      	ldr	r3, [r6, #0]
 8005a62:	b133      	cbz	r3, 8005a72 <__sfp+0x2e>
 8005a64:	6836      	ldr	r6, [r6, #0]
 8005a66:	e7f7      	b.n	8005a58 <__sfp+0x14>
 8005a68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a6c:	b16d      	cbz	r5, 8005a8a <__sfp+0x46>
 8005a6e:	3468      	adds	r4, #104	; 0x68
 8005a70:	e7f4      	b.n	8005a5c <__sfp+0x18>
 8005a72:	2104      	movs	r1, #4
 8005a74:	4638      	mov	r0, r7
 8005a76:	f7ff ff9f 	bl	80059b8 <__sfmoreglue>
 8005a7a:	6030      	str	r0, [r6, #0]
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	d1f1      	bne.n	8005a64 <__sfp+0x20>
 8005a80:	230c      	movs	r3, #12
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	4604      	mov	r4, r0
 8005a86:	4620      	mov	r0, r4
 8005a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	; (8005ab8 <__sfp+0x74>)
 8005a8c:	6665      	str	r5, [r4, #100]	; 0x64
 8005a8e:	e9c4 5500 	strd	r5, r5, [r4]
 8005a92:	60a5      	str	r5, [r4, #8]
 8005a94:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005a98:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005aa4:	f7ff fd69 	bl	800557a <memset>
 8005aa8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005aac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ab0:	e7e9      	b.n	8005a86 <__sfp+0x42>
 8005ab2:	bf00      	nop
 8005ab4:	0800658c 	.word	0x0800658c
 8005ab8:	ffff0001 	.word	0xffff0001

08005abc <_fwalk_reent>:
 8005abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ac0:	4680      	mov	r8, r0
 8005ac2:	4689      	mov	r9, r1
 8005ac4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ac8:	2600      	movs	r6, #0
 8005aca:	b914      	cbnz	r4, 8005ad2 <_fwalk_reent+0x16>
 8005acc:	4630      	mov	r0, r6
 8005ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ad2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005ad6:	3f01      	subs	r7, #1
 8005ad8:	d501      	bpl.n	8005ade <_fwalk_reent+0x22>
 8005ada:	6824      	ldr	r4, [r4, #0]
 8005adc:	e7f5      	b.n	8005aca <_fwalk_reent+0xe>
 8005ade:	89ab      	ldrh	r3, [r5, #12]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d907      	bls.n	8005af4 <_fwalk_reent+0x38>
 8005ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	d003      	beq.n	8005af4 <_fwalk_reent+0x38>
 8005aec:	4629      	mov	r1, r5
 8005aee:	4640      	mov	r0, r8
 8005af0:	47c8      	blx	r9
 8005af2:	4306      	orrs	r6, r0
 8005af4:	3568      	adds	r5, #104	; 0x68
 8005af6:	e7ee      	b.n	8005ad6 <_fwalk_reent+0x1a>

08005af8 <__swhatbuf_r>:
 8005af8:	b570      	push	{r4, r5, r6, lr}
 8005afa:	460e      	mov	r6, r1
 8005afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b00:	2900      	cmp	r1, #0
 8005b02:	b096      	sub	sp, #88	; 0x58
 8005b04:	4614      	mov	r4, r2
 8005b06:	461d      	mov	r5, r3
 8005b08:	da07      	bge.n	8005b1a <__swhatbuf_r+0x22>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	602b      	str	r3, [r5, #0]
 8005b0e:	89b3      	ldrh	r3, [r6, #12]
 8005b10:	061a      	lsls	r2, r3, #24
 8005b12:	d410      	bmi.n	8005b36 <__swhatbuf_r+0x3e>
 8005b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b18:	e00e      	b.n	8005b38 <__swhatbuf_r+0x40>
 8005b1a:	466a      	mov	r2, sp
 8005b1c:	f000 fc36 	bl	800638c <_fstat_r>
 8005b20:	2800      	cmp	r0, #0
 8005b22:	dbf2      	blt.n	8005b0a <__swhatbuf_r+0x12>
 8005b24:	9a01      	ldr	r2, [sp, #4]
 8005b26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b2e:	425a      	negs	r2, r3
 8005b30:	415a      	adcs	r2, r3
 8005b32:	602a      	str	r2, [r5, #0]
 8005b34:	e7ee      	b.n	8005b14 <__swhatbuf_r+0x1c>
 8005b36:	2340      	movs	r3, #64	; 0x40
 8005b38:	2000      	movs	r0, #0
 8005b3a:	6023      	str	r3, [r4, #0]
 8005b3c:	b016      	add	sp, #88	; 0x58
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}

08005b40 <__smakebuf_r>:
 8005b40:	898b      	ldrh	r3, [r1, #12]
 8005b42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005b44:	079d      	lsls	r5, r3, #30
 8005b46:	4606      	mov	r6, r0
 8005b48:	460c      	mov	r4, r1
 8005b4a:	d507      	bpl.n	8005b5c <__smakebuf_r+0x1c>
 8005b4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b50:	6023      	str	r3, [r4, #0]
 8005b52:	6123      	str	r3, [r4, #16]
 8005b54:	2301      	movs	r3, #1
 8005b56:	6163      	str	r3, [r4, #20]
 8005b58:	b002      	add	sp, #8
 8005b5a:	bd70      	pop	{r4, r5, r6, pc}
 8005b5c:	ab01      	add	r3, sp, #4
 8005b5e:	466a      	mov	r2, sp
 8005b60:	f7ff ffca 	bl	8005af8 <__swhatbuf_r>
 8005b64:	9900      	ldr	r1, [sp, #0]
 8005b66:	4605      	mov	r5, r0
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f000 f877 	bl	8005c5c <_malloc_r>
 8005b6e:	b948      	cbnz	r0, 8005b84 <__smakebuf_r+0x44>
 8005b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b74:	059a      	lsls	r2, r3, #22
 8005b76:	d4ef      	bmi.n	8005b58 <__smakebuf_r+0x18>
 8005b78:	f023 0303 	bic.w	r3, r3, #3
 8005b7c:	f043 0302 	orr.w	r3, r3, #2
 8005b80:	81a3      	strh	r3, [r4, #12]
 8005b82:	e7e3      	b.n	8005b4c <__smakebuf_r+0xc>
 8005b84:	4b0d      	ldr	r3, [pc, #52]	; (8005bbc <__smakebuf_r+0x7c>)
 8005b86:	62b3      	str	r3, [r6, #40]	; 0x28
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	6020      	str	r0, [r4, #0]
 8005b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b90:	81a3      	strh	r3, [r4, #12]
 8005b92:	9b00      	ldr	r3, [sp, #0]
 8005b94:	6163      	str	r3, [r4, #20]
 8005b96:	9b01      	ldr	r3, [sp, #4]
 8005b98:	6120      	str	r0, [r4, #16]
 8005b9a:	b15b      	cbz	r3, 8005bb4 <__smakebuf_r+0x74>
 8005b9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	f000 fc05 	bl	80063b0 <_isatty_r>
 8005ba6:	b128      	cbz	r0, 8005bb4 <__smakebuf_r+0x74>
 8005ba8:	89a3      	ldrh	r3, [r4, #12]
 8005baa:	f023 0303 	bic.w	r3, r3, #3
 8005bae:	f043 0301 	orr.w	r3, r3, #1
 8005bb2:	81a3      	strh	r3, [r4, #12]
 8005bb4:	89a3      	ldrh	r3, [r4, #12]
 8005bb6:	431d      	orrs	r5, r3
 8005bb8:	81a5      	strh	r5, [r4, #12]
 8005bba:	e7cd      	b.n	8005b58 <__smakebuf_r+0x18>
 8005bbc:	080059ad 	.word	0x080059ad

08005bc0 <_free_r>:
 8005bc0:	b538      	push	{r3, r4, r5, lr}
 8005bc2:	4605      	mov	r5, r0
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	d045      	beq.n	8005c54 <_free_r+0x94>
 8005bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bcc:	1f0c      	subs	r4, r1, #4
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	bfb8      	it	lt
 8005bd2:	18e4      	addlt	r4, r4, r3
 8005bd4:	f000 fc0e 	bl	80063f4 <__malloc_lock>
 8005bd8:	4a1f      	ldr	r2, [pc, #124]	; (8005c58 <_free_r+0x98>)
 8005bda:	6813      	ldr	r3, [r2, #0]
 8005bdc:	4610      	mov	r0, r2
 8005bde:	b933      	cbnz	r3, 8005bee <_free_r+0x2e>
 8005be0:	6063      	str	r3, [r4, #4]
 8005be2:	6014      	str	r4, [r2, #0]
 8005be4:	4628      	mov	r0, r5
 8005be6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bea:	f000 bc04 	b.w	80063f6 <__malloc_unlock>
 8005bee:	42a3      	cmp	r3, r4
 8005bf0:	d90c      	bls.n	8005c0c <_free_r+0x4c>
 8005bf2:	6821      	ldr	r1, [r4, #0]
 8005bf4:	1862      	adds	r2, r4, r1
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	bf04      	itt	eq
 8005bfa:	681a      	ldreq	r2, [r3, #0]
 8005bfc:	685b      	ldreq	r3, [r3, #4]
 8005bfe:	6063      	str	r3, [r4, #4]
 8005c00:	bf04      	itt	eq
 8005c02:	1852      	addeq	r2, r2, r1
 8005c04:	6022      	streq	r2, [r4, #0]
 8005c06:	6004      	str	r4, [r0, #0]
 8005c08:	e7ec      	b.n	8005be4 <_free_r+0x24>
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	b10a      	cbz	r2, 8005c14 <_free_r+0x54>
 8005c10:	42a2      	cmp	r2, r4
 8005c12:	d9fa      	bls.n	8005c0a <_free_r+0x4a>
 8005c14:	6819      	ldr	r1, [r3, #0]
 8005c16:	1858      	adds	r0, r3, r1
 8005c18:	42a0      	cmp	r0, r4
 8005c1a:	d10b      	bne.n	8005c34 <_free_r+0x74>
 8005c1c:	6820      	ldr	r0, [r4, #0]
 8005c1e:	4401      	add	r1, r0
 8005c20:	1858      	adds	r0, r3, r1
 8005c22:	4282      	cmp	r2, r0
 8005c24:	6019      	str	r1, [r3, #0]
 8005c26:	d1dd      	bne.n	8005be4 <_free_r+0x24>
 8005c28:	6810      	ldr	r0, [r2, #0]
 8005c2a:	6852      	ldr	r2, [r2, #4]
 8005c2c:	605a      	str	r2, [r3, #4]
 8005c2e:	4401      	add	r1, r0
 8005c30:	6019      	str	r1, [r3, #0]
 8005c32:	e7d7      	b.n	8005be4 <_free_r+0x24>
 8005c34:	d902      	bls.n	8005c3c <_free_r+0x7c>
 8005c36:	230c      	movs	r3, #12
 8005c38:	602b      	str	r3, [r5, #0]
 8005c3a:	e7d3      	b.n	8005be4 <_free_r+0x24>
 8005c3c:	6820      	ldr	r0, [r4, #0]
 8005c3e:	1821      	adds	r1, r4, r0
 8005c40:	428a      	cmp	r2, r1
 8005c42:	bf04      	itt	eq
 8005c44:	6811      	ldreq	r1, [r2, #0]
 8005c46:	6852      	ldreq	r2, [r2, #4]
 8005c48:	6062      	str	r2, [r4, #4]
 8005c4a:	bf04      	itt	eq
 8005c4c:	1809      	addeq	r1, r1, r0
 8005c4e:	6021      	streq	r1, [r4, #0]
 8005c50:	605c      	str	r4, [r3, #4]
 8005c52:	e7c7      	b.n	8005be4 <_free_r+0x24>
 8005c54:	bd38      	pop	{r3, r4, r5, pc}
 8005c56:	bf00      	nop
 8005c58:	20000fec 	.word	0x20000fec

08005c5c <_malloc_r>:
 8005c5c:	b570      	push	{r4, r5, r6, lr}
 8005c5e:	1ccd      	adds	r5, r1, #3
 8005c60:	f025 0503 	bic.w	r5, r5, #3
 8005c64:	3508      	adds	r5, #8
 8005c66:	2d0c      	cmp	r5, #12
 8005c68:	bf38      	it	cc
 8005c6a:	250c      	movcc	r5, #12
 8005c6c:	2d00      	cmp	r5, #0
 8005c6e:	4606      	mov	r6, r0
 8005c70:	db01      	blt.n	8005c76 <_malloc_r+0x1a>
 8005c72:	42a9      	cmp	r1, r5
 8005c74:	d903      	bls.n	8005c7e <_malloc_r+0x22>
 8005c76:	230c      	movs	r3, #12
 8005c78:	6033      	str	r3, [r6, #0]
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	bd70      	pop	{r4, r5, r6, pc}
 8005c7e:	f000 fbb9 	bl	80063f4 <__malloc_lock>
 8005c82:	4a21      	ldr	r2, [pc, #132]	; (8005d08 <_malloc_r+0xac>)
 8005c84:	6814      	ldr	r4, [r2, #0]
 8005c86:	4621      	mov	r1, r4
 8005c88:	b991      	cbnz	r1, 8005cb0 <_malloc_r+0x54>
 8005c8a:	4c20      	ldr	r4, [pc, #128]	; (8005d0c <_malloc_r+0xb0>)
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	b91b      	cbnz	r3, 8005c98 <_malloc_r+0x3c>
 8005c90:	4630      	mov	r0, r6
 8005c92:	f000 fb05 	bl	80062a0 <_sbrk_r>
 8005c96:	6020      	str	r0, [r4, #0]
 8005c98:	4629      	mov	r1, r5
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f000 fb00 	bl	80062a0 <_sbrk_r>
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	d124      	bne.n	8005cee <_malloc_r+0x92>
 8005ca4:	230c      	movs	r3, #12
 8005ca6:	6033      	str	r3, [r6, #0]
 8005ca8:	4630      	mov	r0, r6
 8005caa:	f000 fba4 	bl	80063f6 <__malloc_unlock>
 8005cae:	e7e4      	b.n	8005c7a <_malloc_r+0x1e>
 8005cb0:	680b      	ldr	r3, [r1, #0]
 8005cb2:	1b5b      	subs	r3, r3, r5
 8005cb4:	d418      	bmi.n	8005ce8 <_malloc_r+0x8c>
 8005cb6:	2b0b      	cmp	r3, #11
 8005cb8:	d90f      	bls.n	8005cda <_malloc_r+0x7e>
 8005cba:	600b      	str	r3, [r1, #0]
 8005cbc:	50cd      	str	r5, [r1, r3]
 8005cbe:	18cc      	adds	r4, r1, r3
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	f000 fb98 	bl	80063f6 <__malloc_unlock>
 8005cc6:	f104 000b 	add.w	r0, r4, #11
 8005cca:	1d23      	adds	r3, r4, #4
 8005ccc:	f020 0007 	bic.w	r0, r0, #7
 8005cd0:	1ac3      	subs	r3, r0, r3
 8005cd2:	d0d3      	beq.n	8005c7c <_malloc_r+0x20>
 8005cd4:	425a      	negs	r2, r3
 8005cd6:	50e2      	str	r2, [r4, r3]
 8005cd8:	e7d0      	b.n	8005c7c <_malloc_r+0x20>
 8005cda:	428c      	cmp	r4, r1
 8005cdc:	684b      	ldr	r3, [r1, #4]
 8005cde:	bf16      	itet	ne
 8005ce0:	6063      	strne	r3, [r4, #4]
 8005ce2:	6013      	streq	r3, [r2, #0]
 8005ce4:	460c      	movne	r4, r1
 8005ce6:	e7eb      	b.n	8005cc0 <_malloc_r+0x64>
 8005ce8:	460c      	mov	r4, r1
 8005cea:	6849      	ldr	r1, [r1, #4]
 8005cec:	e7cc      	b.n	8005c88 <_malloc_r+0x2c>
 8005cee:	1cc4      	adds	r4, r0, #3
 8005cf0:	f024 0403 	bic.w	r4, r4, #3
 8005cf4:	42a0      	cmp	r0, r4
 8005cf6:	d005      	beq.n	8005d04 <_malloc_r+0xa8>
 8005cf8:	1a21      	subs	r1, r4, r0
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	f000 fad0 	bl	80062a0 <_sbrk_r>
 8005d00:	3001      	adds	r0, #1
 8005d02:	d0cf      	beq.n	8005ca4 <_malloc_r+0x48>
 8005d04:	6025      	str	r5, [r4, #0]
 8005d06:	e7db      	b.n	8005cc0 <_malloc_r+0x64>
 8005d08:	20000fec 	.word	0x20000fec
 8005d0c:	20000ff0 	.word	0x20000ff0

08005d10 <__sfputc_r>:
 8005d10:	6893      	ldr	r3, [r2, #8]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	b410      	push	{r4}
 8005d18:	6093      	str	r3, [r2, #8]
 8005d1a:	da08      	bge.n	8005d2e <__sfputc_r+0x1e>
 8005d1c:	6994      	ldr	r4, [r2, #24]
 8005d1e:	42a3      	cmp	r3, r4
 8005d20:	db01      	blt.n	8005d26 <__sfputc_r+0x16>
 8005d22:	290a      	cmp	r1, #10
 8005d24:	d103      	bne.n	8005d2e <__sfputc_r+0x1e>
 8005d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d2a:	f7ff bcab 	b.w	8005684 <__swbuf_r>
 8005d2e:	6813      	ldr	r3, [r2, #0]
 8005d30:	1c58      	adds	r0, r3, #1
 8005d32:	6010      	str	r0, [r2, #0]
 8005d34:	7019      	strb	r1, [r3, #0]
 8005d36:	4608      	mov	r0, r1
 8005d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <__sfputs_r>:
 8005d3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d40:	4606      	mov	r6, r0
 8005d42:	460f      	mov	r7, r1
 8005d44:	4614      	mov	r4, r2
 8005d46:	18d5      	adds	r5, r2, r3
 8005d48:	42ac      	cmp	r4, r5
 8005d4a:	d101      	bne.n	8005d50 <__sfputs_r+0x12>
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	e007      	b.n	8005d60 <__sfputs_r+0x22>
 8005d50:	463a      	mov	r2, r7
 8005d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d56:	4630      	mov	r0, r6
 8005d58:	f7ff ffda 	bl	8005d10 <__sfputc_r>
 8005d5c:	1c43      	adds	r3, r0, #1
 8005d5e:	d1f3      	bne.n	8005d48 <__sfputs_r+0xa>
 8005d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005d64 <_vfiprintf_r>:
 8005d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	460c      	mov	r4, r1
 8005d6a:	b09d      	sub	sp, #116	; 0x74
 8005d6c:	4617      	mov	r7, r2
 8005d6e:	461d      	mov	r5, r3
 8005d70:	4606      	mov	r6, r0
 8005d72:	b118      	cbz	r0, 8005d7c <_vfiprintf_r+0x18>
 8005d74:	6983      	ldr	r3, [r0, #24]
 8005d76:	b90b      	cbnz	r3, 8005d7c <_vfiprintf_r+0x18>
 8005d78:	f7ff fe34 	bl	80059e4 <__sinit>
 8005d7c:	4b7c      	ldr	r3, [pc, #496]	; (8005f70 <_vfiprintf_r+0x20c>)
 8005d7e:	429c      	cmp	r4, r3
 8005d80:	d158      	bne.n	8005e34 <_vfiprintf_r+0xd0>
 8005d82:	6874      	ldr	r4, [r6, #4]
 8005d84:	89a3      	ldrh	r3, [r4, #12]
 8005d86:	0718      	lsls	r0, r3, #28
 8005d88:	d55e      	bpl.n	8005e48 <_vfiprintf_r+0xe4>
 8005d8a:	6923      	ldr	r3, [r4, #16]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d05b      	beq.n	8005e48 <_vfiprintf_r+0xe4>
 8005d90:	2300      	movs	r3, #0
 8005d92:	9309      	str	r3, [sp, #36]	; 0x24
 8005d94:	2320      	movs	r3, #32
 8005d96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d9a:	2330      	movs	r3, #48	; 0x30
 8005d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005da0:	9503      	str	r5, [sp, #12]
 8005da2:	f04f 0b01 	mov.w	fp, #1
 8005da6:	46b8      	mov	r8, r7
 8005da8:	4645      	mov	r5, r8
 8005daa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005dae:	b10b      	cbz	r3, 8005db4 <_vfiprintf_r+0x50>
 8005db0:	2b25      	cmp	r3, #37	; 0x25
 8005db2:	d154      	bne.n	8005e5e <_vfiprintf_r+0xfa>
 8005db4:	ebb8 0a07 	subs.w	sl, r8, r7
 8005db8:	d00b      	beq.n	8005dd2 <_vfiprintf_r+0x6e>
 8005dba:	4653      	mov	r3, sl
 8005dbc:	463a      	mov	r2, r7
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f7ff ffbc 	bl	8005d3e <__sfputs_r>
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f000 80c2 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dce:	4453      	add	r3, sl
 8005dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005dd2:	f898 3000 	ldrb.w	r3, [r8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 80ba 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f04f 32ff 	mov.w	r2, #4294967295
 8005de2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005de6:	9304      	str	r3, [sp, #16]
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dee:	931a      	str	r3, [sp, #104]	; 0x68
 8005df0:	46a8      	mov	r8, r5
 8005df2:	2205      	movs	r2, #5
 8005df4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005df8:	485e      	ldr	r0, [pc, #376]	; (8005f74 <_vfiprintf_r+0x210>)
 8005dfa:	f7fa f9e9 	bl	80001d0 <memchr>
 8005dfe:	9b04      	ldr	r3, [sp, #16]
 8005e00:	bb78      	cbnz	r0, 8005e62 <_vfiprintf_r+0xfe>
 8005e02:	06d9      	lsls	r1, r3, #27
 8005e04:	bf44      	itt	mi
 8005e06:	2220      	movmi	r2, #32
 8005e08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e0c:	071a      	lsls	r2, r3, #28
 8005e0e:	bf44      	itt	mi
 8005e10:	222b      	movmi	r2, #43	; 0x2b
 8005e12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e16:	782a      	ldrb	r2, [r5, #0]
 8005e18:	2a2a      	cmp	r2, #42	; 0x2a
 8005e1a:	d02a      	beq.n	8005e72 <_vfiprintf_r+0x10e>
 8005e1c:	9a07      	ldr	r2, [sp, #28]
 8005e1e:	46a8      	mov	r8, r5
 8005e20:	2000      	movs	r0, #0
 8005e22:	250a      	movs	r5, #10
 8005e24:	4641      	mov	r1, r8
 8005e26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e2a:	3b30      	subs	r3, #48	; 0x30
 8005e2c:	2b09      	cmp	r3, #9
 8005e2e:	d969      	bls.n	8005f04 <_vfiprintf_r+0x1a0>
 8005e30:	b360      	cbz	r0, 8005e8c <_vfiprintf_r+0x128>
 8005e32:	e024      	b.n	8005e7e <_vfiprintf_r+0x11a>
 8005e34:	4b50      	ldr	r3, [pc, #320]	; (8005f78 <_vfiprintf_r+0x214>)
 8005e36:	429c      	cmp	r4, r3
 8005e38:	d101      	bne.n	8005e3e <_vfiprintf_r+0xda>
 8005e3a:	68b4      	ldr	r4, [r6, #8]
 8005e3c:	e7a2      	b.n	8005d84 <_vfiprintf_r+0x20>
 8005e3e:	4b4f      	ldr	r3, [pc, #316]	; (8005f7c <_vfiprintf_r+0x218>)
 8005e40:	429c      	cmp	r4, r3
 8005e42:	bf08      	it	eq
 8005e44:	68f4      	ldreq	r4, [r6, #12]
 8005e46:	e79d      	b.n	8005d84 <_vfiprintf_r+0x20>
 8005e48:	4621      	mov	r1, r4
 8005e4a:	4630      	mov	r0, r6
 8005e4c:	f7ff fc6c 	bl	8005728 <__swsetup_r>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d09d      	beq.n	8005d90 <_vfiprintf_r+0x2c>
 8005e54:	f04f 30ff 	mov.w	r0, #4294967295
 8005e58:	b01d      	add	sp, #116	; 0x74
 8005e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e5e:	46a8      	mov	r8, r5
 8005e60:	e7a2      	b.n	8005da8 <_vfiprintf_r+0x44>
 8005e62:	4a44      	ldr	r2, [pc, #272]	; (8005f74 <_vfiprintf_r+0x210>)
 8005e64:	1a80      	subs	r0, r0, r2
 8005e66:	fa0b f000 	lsl.w	r0, fp, r0
 8005e6a:	4318      	orrs	r0, r3
 8005e6c:	9004      	str	r0, [sp, #16]
 8005e6e:	4645      	mov	r5, r8
 8005e70:	e7be      	b.n	8005df0 <_vfiprintf_r+0x8c>
 8005e72:	9a03      	ldr	r2, [sp, #12]
 8005e74:	1d11      	adds	r1, r2, #4
 8005e76:	6812      	ldr	r2, [r2, #0]
 8005e78:	9103      	str	r1, [sp, #12]
 8005e7a:	2a00      	cmp	r2, #0
 8005e7c:	db01      	blt.n	8005e82 <_vfiprintf_r+0x11e>
 8005e7e:	9207      	str	r2, [sp, #28]
 8005e80:	e004      	b.n	8005e8c <_vfiprintf_r+0x128>
 8005e82:	4252      	negs	r2, r2
 8005e84:	f043 0302 	orr.w	r3, r3, #2
 8005e88:	9207      	str	r2, [sp, #28]
 8005e8a:	9304      	str	r3, [sp, #16]
 8005e8c:	f898 3000 	ldrb.w	r3, [r8]
 8005e90:	2b2e      	cmp	r3, #46	; 0x2e
 8005e92:	d10e      	bne.n	8005eb2 <_vfiprintf_r+0x14e>
 8005e94:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005e98:	2b2a      	cmp	r3, #42	; 0x2a
 8005e9a:	d138      	bne.n	8005f0e <_vfiprintf_r+0x1aa>
 8005e9c:	9b03      	ldr	r3, [sp, #12]
 8005e9e:	1d1a      	adds	r2, r3, #4
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	9203      	str	r2, [sp, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	bfb8      	it	lt
 8005ea8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005eac:	f108 0802 	add.w	r8, r8, #2
 8005eb0:	9305      	str	r3, [sp, #20]
 8005eb2:	4d33      	ldr	r5, [pc, #204]	; (8005f80 <_vfiprintf_r+0x21c>)
 8005eb4:	f898 1000 	ldrb.w	r1, [r8]
 8005eb8:	2203      	movs	r2, #3
 8005eba:	4628      	mov	r0, r5
 8005ebc:	f7fa f988 	bl	80001d0 <memchr>
 8005ec0:	b140      	cbz	r0, 8005ed4 <_vfiprintf_r+0x170>
 8005ec2:	2340      	movs	r3, #64	; 0x40
 8005ec4:	1b40      	subs	r0, r0, r5
 8005ec6:	fa03 f000 	lsl.w	r0, r3, r0
 8005eca:	9b04      	ldr	r3, [sp, #16]
 8005ecc:	4303      	orrs	r3, r0
 8005ece:	f108 0801 	add.w	r8, r8, #1
 8005ed2:	9304      	str	r3, [sp, #16]
 8005ed4:	f898 1000 	ldrb.w	r1, [r8]
 8005ed8:	482a      	ldr	r0, [pc, #168]	; (8005f84 <_vfiprintf_r+0x220>)
 8005eda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ede:	2206      	movs	r2, #6
 8005ee0:	f108 0701 	add.w	r7, r8, #1
 8005ee4:	f7fa f974 	bl	80001d0 <memchr>
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	d037      	beq.n	8005f5c <_vfiprintf_r+0x1f8>
 8005eec:	4b26      	ldr	r3, [pc, #152]	; (8005f88 <_vfiprintf_r+0x224>)
 8005eee:	bb1b      	cbnz	r3, 8005f38 <_vfiprintf_r+0x1d4>
 8005ef0:	9b03      	ldr	r3, [sp, #12]
 8005ef2:	3307      	adds	r3, #7
 8005ef4:	f023 0307 	bic.w	r3, r3, #7
 8005ef8:	3308      	adds	r3, #8
 8005efa:	9303      	str	r3, [sp, #12]
 8005efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005efe:	444b      	add	r3, r9
 8005f00:	9309      	str	r3, [sp, #36]	; 0x24
 8005f02:	e750      	b.n	8005da6 <_vfiprintf_r+0x42>
 8005f04:	fb05 3202 	mla	r2, r5, r2, r3
 8005f08:	2001      	movs	r0, #1
 8005f0a:	4688      	mov	r8, r1
 8005f0c:	e78a      	b.n	8005e24 <_vfiprintf_r+0xc0>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f108 0801 	add.w	r8, r8, #1
 8005f14:	9305      	str	r3, [sp, #20]
 8005f16:	4619      	mov	r1, r3
 8005f18:	250a      	movs	r5, #10
 8005f1a:	4640      	mov	r0, r8
 8005f1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f20:	3a30      	subs	r2, #48	; 0x30
 8005f22:	2a09      	cmp	r2, #9
 8005f24:	d903      	bls.n	8005f2e <_vfiprintf_r+0x1ca>
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d0c3      	beq.n	8005eb2 <_vfiprintf_r+0x14e>
 8005f2a:	9105      	str	r1, [sp, #20]
 8005f2c:	e7c1      	b.n	8005eb2 <_vfiprintf_r+0x14e>
 8005f2e:	fb05 2101 	mla	r1, r5, r1, r2
 8005f32:	2301      	movs	r3, #1
 8005f34:	4680      	mov	r8, r0
 8005f36:	e7f0      	b.n	8005f1a <_vfiprintf_r+0x1b6>
 8005f38:	ab03      	add	r3, sp, #12
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	4622      	mov	r2, r4
 8005f3e:	4b13      	ldr	r3, [pc, #76]	; (8005f8c <_vfiprintf_r+0x228>)
 8005f40:	a904      	add	r1, sp, #16
 8005f42:	4630      	mov	r0, r6
 8005f44:	f3af 8000 	nop.w
 8005f48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005f4c:	4681      	mov	r9, r0
 8005f4e:	d1d5      	bne.n	8005efc <_vfiprintf_r+0x198>
 8005f50:	89a3      	ldrh	r3, [r4, #12]
 8005f52:	065b      	lsls	r3, r3, #25
 8005f54:	f53f af7e 	bmi.w	8005e54 <_vfiprintf_r+0xf0>
 8005f58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f5a:	e77d      	b.n	8005e58 <_vfiprintf_r+0xf4>
 8005f5c:	ab03      	add	r3, sp, #12
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	4622      	mov	r2, r4
 8005f62:	4b0a      	ldr	r3, [pc, #40]	; (8005f8c <_vfiprintf_r+0x228>)
 8005f64:	a904      	add	r1, sp, #16
 8005f66:	4630      	mov	r0, r6
 8005f68:	f000 f888 	bl	800607c <_printf_i>
 8005f6c:	e7ec      	b.n	8005f48 <_vfiprintf_r+0x1e4>
 8005f6e:	bf00      	nop
 8005f70:	080065b0 	.word	0x080065b0
 8005f74:	080065f0 	.word	0x080065f0
 8005f78:	080065d0 	.word	0x080065d0
 8005f7c:	08006590 	.word	0x08006590
 8005f80:	080065f6 	.word	0x080065f6
 8005f84:	080065fa 	.word	0x080065fa
 8005f88:	00000000 	.word	0x00000000
 8005f8c:	08005d3f 	.word	0x08005d3f

08005f90 <_printf_common>:
 8005f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f94:	4691      	mov	r9, r2
 8005f96:	461f      	mov	r7, r3
 8005f98:	688a      	ldr	r2, [r1, #8]
 8005f9a:	690b      	ldr	r3, [r1, #16]
 8005f9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	bfb8      	it	lt
 8005fa4:	4613      	movlt	r3, r2
 8005fa6:	f8c9 3000 	str.w	r3, [r9]
 8005faa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fae:	4606      	mov	r6, r0
 8005fb0:	460c      	mov	r4, r1
 8005fb2:	b112      	cbz	r2, 8005fba <_printf_common+0x2a>
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	f8c9 3000 	str.w	r3, [r9]
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	0699      	lsls	r1, r3, #26
 8005fbe:	bf42      	ittt	mi
 8005fc0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005fc4:	3302      	addmi	r3, #2
 8005fc6:	f8c9 3000 	strmi.w	r3, [r9]
 8005fca:	6825      	ldr	r5, [r4, #0]
 8005fcc:	f015 0506 	ands.w	r5, r5, #6
 8005fd0:	d107      	bne.n	8005fe2 <_printf_common+0x52>
 8005fd2:	f104 0a19 	add.w	sl, r4, #25
 8005fd6:	68e3      	ldr	r3, [r4, #12]
 8005fd8:	f8d9 2000 	ldr.w	r2, [r9]
 8005fdc:	1a9b      	subs	r3, r3, r2
 8005fde:	42ab      	cmp	r3, r5
 8005fe0:	dc28      	bgt.n	8006034 <_printf_common+0xa4>
 8005fe2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005fe6:	6822      	ldr	r2, [r4, #0]
 8005fe8:	3300      	adds	r3, #0
 8005fea:	bf18      	it	ne
 8005fec:	2301      	movne	r3, #1
 8005fee:	0692      	lsls	r2, r2, #26
 8005ff0:	d42d      	bmi.n	800604e <_printf_common+0xbe>
 8005ff2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ff6:	4639      	mov	r1, r7
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	47c0      	blx	r8
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	d020      	beq.n	8006042 <_printf_common+0xb2>
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	68e5      	ldr	r5, [r4, #12]
 8006004:	f8d9 2000 	ldr.w	r2, [r9]
 8006008:	f003 0306 	and.w	r3, r3, #6
 800600c:	2b04      	cmp	r3, #4
 800600e:	bf08      	it	eq
 8006010:	1aad      	subeq	r5, r5, r2
 8006012:	68a3      	ldr	r3, [r4, #8]
 8006014:	6922      	ldr	r2, [r4, #16]
 8006016:	bf0c      	ite	eq
 8006018:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800601c:	2500      	movne	r5, #0
 800601e:	4293      	cmp	r3, r2
 8006020:	bfc4      	itt	gt
 8006022:	1a9b      	subgt	r3, r3, r2
 8006024:	18ed      	addgt	r5, r5, r3
 8006026:	f04f 0900 	mov.w	r9, #0
 800602a:	341a      	adds	r4, #26
 800602c:	454d      	cmp	r5, r9
 800602e:	d11a      	bne.n	8006066 <_printf_common+0xd6>
 8006030:	2000      	movs	r0, #0
 8006032:	e008      	b.n	8006046 <_printf_common+0xb6>
 8006034:	2301      	movs	r3, #1
 8006036:	4652      	mov	r2, sl
 8006038:	4639      	mov	r1, r7
 800603a:	4630      	mov	r0, r6
 800603c:	47c0      	blx	r8
 800603e:	3001      	adds	r0, #1
 8006040:	d103      	bne.n	800604a <_printf_common+0xba>
 8006042:	f04f 30ff 	mov.w	r0, #4294967295
 8006046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800604a:	3501      	adds	r5, #1
 800604c:	e7c3      	b.n	8005fd6 <_printf_common+0x46>
 800604e:	18e1      	adds	r1, r4, r3
 8006050:	1c5a      	adds	r2, r3, #1
 8006052:	2030      	movs	r0, #48	; 0x30
 8006054:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006058:	4422      	add	r2, r4
 800605a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800605e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006062:	3302      	adds	r3, #2
 8006064:	e7c5      	b.n	8005ff2 <_printf_common+0x62>
 8006066:	2301      	movs	r3, #1
 8006068:	4622      	mov	r2, r4
 800606a:	4639      	mov	r1, r7
 800606c:	4630      	mov	r0, r6
 800606e:	47c0      	blx	r8
 8006070:	3001      	adds	r0, #1
 8006072:	d0e6      	beq.n	8006042 <_printf_common+0xb2>
 8006074:	f109 0901 	add.w	r9, r9, #1
 8006078:	e7d8      	b.n	800602c <_printf_common+0x9c>
	...

0800607c <_printf_i>:
 800607c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006080:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006084:	460c      	mov	r4, r1
 8006086:	7e09      	ldrb	r1, [r1, #24]
 8006088:	b085      	sub	sp, #20
 800608a:	296e      	cmp	r1, #110	; 0x6e
 800608c:	4617      	mov	r7, r2
 800608e:	4606      	mov	r6, r0
 8006090:	4698      	mov	r8, r3
 8006092:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006094:	f000 80b3 	beq.w	80061fe <_printf_i+0x182>
 8006098:	d822      	bhi.n	80060e0 <_printf_i+0x64>
 800609a:	2963      	cmp	r1, #99	; 0x63
 800609c:	d036      	beq.n	800610c <_printf_i+0x90>
 800609e:	d80a      	bhi.n	80060b6 <_printf_i+0x3a>
 80060a0:	2900      	cmp	r1, #0
 80060a2:	f000 80b9 	beq.w	8006218 <_printf_i+0x19c>
 80060a6:	2958      	cmp	r1, #88	; 0x58
 80060a8:	f000 8083 	beq.w	80061b2 <_printf_i+0x136>
 80060ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80060b4:	e032      	b.n	800611c <_printf_i+0xa0>
 80060b6:	2964      	cmp	r1, #100	; 0x64
 80060b8:	d001      	beq.n	80060be <_printf_i+0x42>
 80060ba:	2969      	cmp	r1, #105	; 0x69
 80060bc:	d1f6      	bne.n	80060ac <_printf_i+0x30>
 80060be:	6820      	ldr	r0, [r4, #0]
 80060c0:	6813      	ldr	r3, [r2, #0]
 80060c2:	0605      	lsls	r5, r0, #24
 80060c4:	f103 0104 	add.w	r1, r3, #4
 80060c8:	d52a      	bpl.n	8006120 <_printf_i+0xa4>
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	6011      	str	r1, [r2, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	da03      	bge.n	80060da <_printf_i+0x5e>
 80060d2:	222d      	movs	r2, #45	; 0x2d
 80060d4:	425b      	negs	r3, r3
 80060d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80060da:	486f      	ldr	r0, [pc, #444]	; (8006298 <_printf_i+0x21c>)
 80060dc:	220a      	movs	r2, #10
 80060de:	e039      	b.n	8006154 <_printf_i+0xd8>
 80060e0:	2973      	cmp	r1, #115	; 0x73
 80060e2:	f000 809d 	beq.w	8006220 <_printf_i+0x1a4>
 80060e6:	d808      	bhi.n	80060fa <_printf_i+0x7e>
 80060e8:	296f      	cmp	r1, #111	; 0x6f
 80060ea:	d020      	beq.n	800612e <_printf_i+0xb2>
 80060ec:	2970      	cmp	r1, #112	; 0x70
 80060ee:	d1dd      	bne.n	80060ac <_printf_i+0x30>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	f043 0320 	orr.w	r3, r3, #32
 80060f6:	6023      	str	r3, [r4, #0]
 80060f8:	e003      	b.n	8006102 <_printf_i+0x86>
 80060fa:	2975      	cmp	r1, #117	; 0x75
 80060fc:	d017      	beq.n	800612e <_printf_i+0xb2>
 80060fe:	2978      	cmp	r1, #120	; 0x78
 8006100:	d1d4      	bne.n	80060ac <_printf_i+0x30>
 8006102:	2378      	movs	r3, #120	; 0x78
 8006104:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006108:	4864      	ldr	r0, [pc, #400]	; (800629c <_printf_i+0x220>)
 800610a:	e055      	b.n	80061b8 <_printf_i+0x13c>
 800610c:	6813      	ldr	r3, [r2, #0]
 800610e:	1d19      	adds	r1, r3, #4
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6011      	str	r1, [r2, #0]
 8006114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800611c:	2301      	movs	r3, #1
 800611e:	e08c      	b.n	800623a <_printf_i+0x1be>
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	6011      	str	r1, [r2, #0]
 8006124:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006128:	bf18      	it	ne
 800612a:	b21b      	sxthne	r3, r3
 800612c:	e7cf      	b.n	80060ce <_printf_i+0x52>
 800612e:	6813      	ldr	r3, [r2, #0]
 8006130:	6825      	ldr	r5, [r4, #0]
 8006132:	1d18      	adds	r0, r3, #4
 8006134:	6010      	str	r0, [r2, #0]
 8006136:	0628      	lsls	r0, r5, #24
 8006138:	d501      	bpl.n	800613e <_printf_i+0xc2>
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	e002      	b.n	8006144 <_printf_i+0xc8>
 800613e:	0668      	lsls	r0, r5, #25
 8006140:	d5fb      	bpl.n	800613a <_printf_i+0xbe>
 8006142:	881b      	ldrh	r3, [r3, #0]
 8006144:	4854      	ldr	r0, [pc, #336]	; (8006298 <_printf_i+0x21c>)
 8006146:	296f      	cmp	r1, #111	; 0x6f
 8006148:	bf14      	ite	ne
 800614a:	220a      	movne	r2, #10
 800614c:	2208      	moveq	r2, #8
 800614e:	2100      	movs	r1, #0
 8006150:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006154:	6865      	ldr	r5, [r4, #4]
 8006156:	60a5      	str	r5, [r4, #8]
 8006158:	2d00      	cmp	r5, #0
 800615a:	f2c0 8095 	blt.w	8006288 <_printf_i+0x20c>
 800615e:	6821      	ldr	r1, [r4, #0]
 8006160:	f021 0104 	bic.w	r1, r1, #4
 8006164:	6021      	str	r1, [r4, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d13d      	bne.n	80061e6 <_printf_i+0x16a>
 800616a:	2d00      	cmp	r5, #0
 800616c:	f040 808e 	bne.w	800628c <_printf_i+0x210>
 8006170:	4665      	mov	r5, ip
 8006172:	2a08      	cmp	r2, #8
 8006174:	d10b      	bne.n	800618e <_printf_i+0x112>
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	07db      	lsls	r3, r3, #31
 800617a:	d508      	bpl.n	800618e <_printf_i+0x112>
 800617c:	6923      	ldr	r3, [r4, #16]
 800617e:	6862      	ldr	r2, [r4, #4]
 8006180:	429a      	cmp	r2, r3
 8006182:	bfde      	ittt	le
 8006184:	2330      	movle	r3, #48	; 0x30
 8006186:	f805 3c01 	strble.w	r3, [r5, #-1]
 800618a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800618e:	ebac 0305 	sub.w	r3, ip, r5
 8006192:	6123      	str	r3, [r4, #16]
 8006194:	f8cd 8000 	str.w	r8, [sp]
 8006198:	463b      	mov	r3, r7
 800619a:	aa03      	add	r2, sp, #12
 800619c:	4621      	mov	r1, r4
 800619e:	4630      	mov	r0, r6
 80061a0:	f7ff fef6 	bl	8005f90 <_printf_common>
 80061a4:	3001      	adds	r0, #1
 80061a6:	d14d      	bne.n	8006244 <_printf_i+0x1c8>
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	b005      	add	sp, #20
 80061ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061b2:	4839      	ldr	r0, [pc, #228]	; (8006298 <_printf_i+0x21c>)
 80061b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80061b8:	6813      	ldr	r3, [r2, #0]
 80061ba:	6821      	ldr	r1, [r4, #0]
 80061bc:	1d1d      	adds	r5, r3, #4
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6015      	str	r5, [r2, #0]
 80061c2:	060a      	lsls	r2, r1, #24
 80061c4:	d50b      	bpl.n	80061de <_printf_i+0x162>
 80061c6:	07ca      	lsls	r2, r1, #31
 80061c8:	bf44      	itt	mi
 80061ca:	f041 0120 	orrmi.w	r1, r1, #32
 80061ce:	6021      	strmi	r1, [r4, #0]
 80061d0:	b91b      	cbnz	r3, 80061da <_printf_i+0x15e>
 80061d2:	6822      	ldr	r2, [r4, #0]
 80061d4:	f022 0220 	bic.w	r2, r2, #32
 80061d8:	6022      	str	r2, [r4, #0]
 80061da:	2210      	movs	r2, #16
 80061dc:	e7b7      	b.n	800614e <_printf_i+0xd2>
 80061de:	064d      	lsls	r5, r1, #25
 80061e0:	bf48      	it	mi
 80061e2:	b29b      	uxthmi	r3, r3
 80061e4:	e7ef      	b.n	80061c6 <_printf_i+0x14a>
 80061e6:	4665      	mov	r5, ip
 80061e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80061ec:	fb02 3311 	mls	r3, r2, r1, r3
 80061f0:	5cc3      	ldrb	r3, [r0, r3]
 80061f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80061f6:	460b      	mov	r3, r1
 80061f8:	2900      	cmp	r1, #0
 80061fa:	d1f5      	bne.n	80061e8 <_printf_i+0x16c>
 80061fc:	e7b9      	b.n	8006172 <_printf_i+0xf6>
 80061fe:	6813      	ldr	r3, [r2, #0]
 8006200:	6825      	ldr	r5, [r4, #0]
 8006202:	6961      	ldr	r1, [r4, #20]
 8006204:	1d18      	adds	r0, r3, #4
 8006206:	6010      	str	r0, [r2, #0]
 8006208:	0628      	lsls	r0, r5, #24
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	d501      	bpl.n	8006212 <_printf_i+0x196>
 800620e:	6019      	str	r1, [r3, #0]
 8006210:	e002      	b.n	8006218 <_printf_i+0x19c>
 8006212:	066a      	lsls	r2, r5, #25
 8006214:	d5fb      	bpl.n	800620e <_printf_i+0x192>
 8006216:	8019      	strh	r1, [r3, #0]
 8006218:	2300      	movs	r3, #0
 800621a:	6123      	str	r3, [r4, #16]
 800621c:	4665      	mov	r5, ip
 800621e:	e7b9      	b.n	8006194 <_printf_i+0x118>
 8006220:	6813      	ldr	r3, [r2, #0]
 8006222:	1d19      	adds	r1, r3, #4
 8006224:	6011      	str	r1, [r2, #0]
 8006226:	681d      	ldr	r5, [r3, #0]
 8006228:	6862      	ldr	r2, [r4, #4]
 800622a:	2100      	movs	r1, #0
 800622c:	4628      	mov	r0, r5
 800622e:	f7f9 ffcf 	bl	80001d0 <memchr>
 8006232:	b108      	cbz	r0, 8006238 <_printf_i+0x1bc>
 8006234:	1b40      	subs	r0, r0, r5
 8006236:	6060      	str	r0, [r4, #4]
 8006238:	6863      	ldr	r3, [r4, #4]
 800623a:	6123      	str	r3, [r4, #16]
 800623c:	2300      	movs	r3, #0
 800623e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006242:	e7a7      	b.n	8006194 <_printf_i+0x118>
 8006244:	6923      	ldr	r3, [r4, #16]
 8006246:	462a      	mov	r2, r5
 8006248:	4639      	mov	r1, r7
 800624a:	4630      	mov	r0, r6
 800624c:	47c0      	blx	r8
 800624e:	3001      	adds	r0, #1
 8006250:	d0aa      	beq.n	80061a8 <_printf_i+0x12c>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	079b      	lsls	r3, r3, #30
 8006256:	d413      	bmi.n	8006280 <_printf_i+0x204>
 8006258:	68e0      	ldr	r0, [r4, #12]
 800625a:	9b03      	ldr	r3, [sp, #12]
 800625c:	4298      	cmp	r0, r3
 800625e:	bfb8      	it	lt
 8006260:	4618      	movlt	r0, r3
 8006262:	e7a3      	b.n	80061ac <_printf_i+0x130>
 8006264:	2301      	movs	r3, #1
 8006266:	464a      	mov	r2, r9
 8006268:	4639      	mov	r1, r7
 800626a:	4630      	mov	r0, r6
 800626c:	47c0      	blx	r8
 800626e:	3001      	adds	r0, #1
 8006270:	d09a      	beq.n	80061a8 <_printf_i+0x12c>
 8006272:	3501      	adds	r5, #1
 8006274:	68e3      	ldr	r3, [r4, #12]
 8006276:	9a03      	ldr	r2, [sp, #12]
 8006278:	1a9b      	subs	r3, r3, r2
 800627a:	42ab      	cmp	r3, r5
 800627c:	dcf2      	bgt.n	8006264 <_printf_i+0x1e8>
 800627e:	e7eb      	b.n	8006258 <_printf_i+0x1dc>
 8006280:	2500      	movs	r5, #0
 8006282:	f104 0919 	add.w	r9, r4, #25
 8006286:	e7f5      	b.n	8006274 <_printf_i+0x1f8>
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1ac      	bne.n	80061e6 <_printf_i+0x16a>
 800628c:	7803      	ldrb	r3, [r0, #0]
 800628e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006292:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006296:	e76c      	b.n	8006172 <_printf_i+0xf6>
 8006298:	08006601 	.word	0x08006601
 800629c:	08006612 	.word	0x08006612

080062a0 <_sbrk_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4c06      	ldr	r4, [pc, #24]	; (80062bc <_sbrk_r+0x1c>)
 80062a4:	2300      	movs	r3, #0
 80062a6:	4605      	mov	r5, r0
 80062a8:	4608      	mov	r0, r1
 80062aa:	6023      	str	r3, [r4, #0]
 80062ac:	f7fa fbf4 	bl	8000a98 <_sbrk>
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d102      	bne.n	80062ba <_sbrk_r+0x1a>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	b103      	cbz	r3, 80062ba <_sbrk_r+0x1a>
 80062b8:	602b      	str	r3, [r5, #0]
 80062ba:	bd38      	pop	{r3, r4, r5, pc}
 80062bc:	200010d4 	.word	0x200010d4

080062c0 <__sread>:
 80062c0:	b510      	push	{r4, lr}
 80062c2:	460c      	mov	r4, r1
 80062c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c8:	f000 f896 	bl	80063f8 <_read_r>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	bfab      	itete	ge
 80062d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80062d2:	89a3      	ldrhlt	r3, [r4, #12]
 80062d4:	181b      	addge	r3, r3, r0
 80062d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80062da:	bfac      	ite	ge
 80062dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80062de:	81a3      	strhlt	r3, [r4, #12]
 80062e0:	bd10      	pop	{r4, pc}

080062e2 <__swrite>:
 80062e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062e6:	461f      	mov	r7, r3
 80062e8:	898b      	ldrh	r3, [r1, #12]
 80062ea:	05db      	lsls	r3, r3, #23
 80062ec:	4605      	mov	r5, r0
 80062ee:	460c      	mov	r4, r1
 80062f0:	4616      	mov	r6, r2
 80062f2:	d505      	bpl.n	8006300 <__swrite+0x1e>
 80062f4:	2302      	movs	r3, #2
 80062f6:	2200      	movs	r2, #0
 80062f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062fc:	f000 f868 	bl	80063d0 <_lseek_r>
 8006300:	89a3      	ldrh	r3, [r4, #12]
 8006302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800630a:	81a3      	strh	r3, [r4, #12]
 800630c:	4632      	mov	r2, r6
 800630e:	463b      	mov	r3, r7
 8006310:	4628      	mov	r0, r5
 8006312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006316:	f000 b817 	b.w	8006348 <_write_r>

0800631a <__sseek>:
 800631a:	b510      	push	{r4, lr}
 800631c:	460c      	mov	r4, r1
 800631e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006322:	f000 f855 	bl	80063d0 <_lseek_r>
 8006326:	1c43      	adds	r3, r0, #1
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	bf15      	itete	ne
 800632c:	6560      	strne	r0, [r4, #84]	; 0x54
 800632e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006336:	81a3      	strheq	r3, [r4, #12]
 8006338:	bf18      	it	ne
 800633a:	81a3      	strhne	r3, [r4, #12]
 800633c:	bd10      	pop	{r4, pc}

0800633e <__sclose>:
 800633e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006342:	f000 b813 	b.w	800636c <_close_r>
	...

08006348 <_write_r>:
 8006348:	b538      	push	{r3, r4, r5, lr}
 800634a:	4c07      	ldr	r4, [pc, #28]	; (8006368 <_write_r+0x20>)
 800634c:	4605      	mov	r5, r0
 800634e:	4608      	mov	r0, r1
 8006350:	4611      	mov	r1, r2
 8006352:	2200      	movs	r2, #0
 8006354:	6022      	str	r2, [r4, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	f7fa fb4d 	bl	80009f6 <_write>
 800635c:	1c43      	adds	r3, r0, #1
 800635e:	d102      	bne.n	8006366 <_write_r+0x1e>
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	b103      	cbz	r3, 8006366 <_write_r+0x1e>
 8006364:	602b      	str	r3, [r5, #0]
 8006366:	bd38      	pop	{r3, r4, r5, pc}
 8006368:	200010d4 	.word	0x200010d4

0800636c <_close_r>:
 800636c:	b538      	push	{r3, r4, r5, lr}
 800636e:	4c06      	ldr	r4, [pc, #24]	; (8006388 <_close_r+0x1c>)
 8006370:	2300      	movs	r3, #0
 8006372:	4605      	mov	r5, r0
 8006374:	4608      	mov	r0, r1
 8006376:	6023      	str	r3, [r4, #0]
 8006378:	f7fa fb59 	bl	8000a2e <_close>
 800637c:	1c43      	adds	r3, r0, #1
 800637e:	d102      	bne.n	8006386 <_close_r+0x1a>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	b103      	cbz	r3, 8006386 <_close_r+0x1a>
 8006384:	602b      	str	r3, [r5, #0]
 8006386:	bd38      	pop	{r3, r4, r5, pc}
 8006388:	200010d4 	.word	0x200010d4

0800638c <_fstat_r>:
 800638c:	b538      	push	{r3, r4, r5, lr}
 800638e:	4c07      	ldr	r4, [pc, #28]	; (80063ac <_fstat_r+0x20>)
 8006390:	2300      	movs	r3, #0
 8006392:	4605      	mov	r5, r0
 8006394:	4608      	mov	r0, r1
 8006396:	4611      	mov	r1, r2
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	f7fa fb54 	bl	8000a46 <_fstat>
 800639e:	1c43      	adds	r3, r0, #1
 80063a0:	d102      	bne.n	80063a8 <_fstat_r+0x1c>
 80063a2:	6823      	ldr	r3, [r4, #0]
 80063a4:	b103      	cbz	r3, 80063a8 <_fstat_r+0x1c>
 80063a6:	602b      	str	r3, [r5, #0]
 80063a8:	bd38      	pop	{r3, r4, r5, pc}
 80063aa:	bf00      	nop
 80063ac:	200010d4 	.word	0x200010d4

080063b0 <_isatty_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	4c06      	ldr	r4, [pc, #24]	; (80063cc <_isatty_r+0x1c>)
 80063b4:	2300      	movs	r3, #0
 80063b6:	4605      	mov	r5, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	f7fa fb53 	bl	8000a66 <_isatty>
 80063c0:	1c43      	adds	r3, r0, #1
 80063c2:	d102      	bne.n	80063ca <_isatty_r+0x1a>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	b103      	cbz	r3, 80063ca <_isatty_r+0x1a>
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	bd38      	pop	{r3, r4, r5, pc}
 80063cc:	200010d4 	.word	0x200010d4

080063d0 <_lseek_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4c07      	ldr	r4, [pc, #28]	; (80063f0 <_lseek_r+0x20>)
 80063d4:	4605      	mov	r5, r0
 80063d6:	4608      	mov	r0, r1
 80063d8:	4611      	mov	r1, r2
 80063da:	2200      	movs	r2, #0
 80063dc:	6022      	str	r2, [r4, #0]
 80063de:	461a      	mov	r2, r3
 80063e0:	f7fa fb4c 	bl	8000a7c <_lseek>
 80063e4:	1c43      	adds	r3, r0, #1
 80063e6:	d102      	bne.n	80063ee <_lseek_r+0x1e>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	b103      	cbz	r3, 80063ee <_lseek_r+0x1e>
 80063ec:	602b      	str	r3, [r5, #0]
 80063ee:	bd38      	pop	{r3, r4, r5, pc}
 80063f0:	200010d4 	.word	0x200010d4

080063f4 <__malloc_lock>:
 80063f4:	4770      	bx	lr

080063f6 <__malloc_unlock>:
 80063f6:	4770      	bx	lr

080063f8 <_read_r>:
 80063f8:	b538      	push	{r3, r4, r5, lr}
 80063fa:	4c07      	ldr	r4, [pc, #28]	; (8006418 <_read_r+0x20>)
 80063fc:	4605      	mov	r5, r0
 80063fe:	4608      	mov	r0, r1
 8006400:	4611      	mov	r1, r2
 8006402:	2200      	movs	r2, #0
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	461a      	mov	r2, r3
 8006408:	f7fa fad8 	bl	80009bc <_read>
 800640c:	1c43      	adds	r3, r0, #1
 800640e:	d102      	bne.n	8006416 <_read_r+0x1e>
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	b103      	cbz	r3, 8006416 <_read_r+0x1e>
 8006414:	602b      	str	r3, [r5, #0]
 8006416:	bd38      	pop	{r3, r4, r5, pc}
 8006418:	200010d4 	.word	0x200010d4

0800641c <_init>:
 800641c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800641e:	bf00      	nop
 8006420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006422:	bc08      	pop	{r3}
 8006424:	469e      	mov	lr, r3
 8006426:	4770      	bx	lr

08006428 <_fini>:
 8006428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642a:	bf00      	nop
 800642c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800642e:	bc08      	pop	{r3}
 8006430:	469e      	mov	lr, r3
 8006432:	4770      	bx	lr
