# Sprint 4: SIMD Optimization for Storage Engines

## Overview
Optimize hot paths in your storage engines using ARM NEON SIMD instructions. Learn to identify bottlenecks (hashing, key compare, memory moves) and apply vectorization for measurable speedups.

**Duration**: 2-3 weeks  
**Prerequisites**: Completed Sprint 3 (B+ tree and kernel device)

---

## üéØ Learning Objectives

1. **Master ARM NEON intrinsics** - Use SIMD instructions for data movement and comparison
2. **Optimize storage hot paths** - Vectorize key compare, hashing, and memory copy within nodes/tables
3. **Profile and measure** - Identify hot paths and quantify improvements
4. **Compare implementations** - Benchmark scalar vs SIMD with A/B tests
5. **Understand CPU architecture** - Alignment, cache effects, and instruction pipelining

---

## üìã Sprint Issues

### Issue #35: ARM NEON Key/Byte Operations
**File**: `sprint-4-simd-optimization/neon_string_ops.c`

**Requirements**:
- Implement SIMD string comparison functions
- Optimize character classification (alpha, numeric, whitespace)
- Vectorize case conversion (upper/lower)
- Handle string alignment and tail processing

**Core NEON String Functions**:
```c
#include <arm_neon.h>
#include <string.h>

// SIMD string/byte comparison for keys
int neon_strcmp(const char *s1, const char *s2) {
    // Handle unaligned start
    while (((uintptr_t)s1 & 15) && *s1 && (*s1 == *s2)) {
        s1++; s2++;
    }
    
    // Main SIMD loop - process 16 bytes at a time
    if (*s1 && *s2) {
        const uint8x16_t *p1 = (const uint8x16_t *)s1;
        const uint8x16_t *p2 = (const uint8x16_t *)s2;
        
        while (1) {
            uint8x16_t v1 = vld1q_u8((const uint8_t *)p1);
            uint8x16_t v2 = vld1q_u8((const uint8_t *)p2);
            
            // Check for null bytes
            uint8x16_t zero = vdupq_n_u8(0);
            uint8x16_t has_zero = vceqq_u8(v1, zero);
            
            // Compare strings
            uint8x16_t diff = vceqq_u8(v1, v2);
            
            // Check if all bytes match and no nulls
            if (vmaxvq_u8(has_zero) || !vminvq_u8(diff)) {
                // Fall back to scalar for final comparison
                return strcmp((const char *)p1, (const char *)p2);
            }
            
            p1++; p2++;
        }
    }
    
    return *s1 - *s2;
}

// Example: SIMD lowercase conversion (optional exercise)
void neon_to_lower(char *str, size_t len) {
    const uint8x16_t A = vdupq_n_u8('A');
    const uint8x16_t Z = vdupq_n_u8('Z');
    const uint8x16_t diff = vdupq_n_u8('a' - 'A');
    
    size_t i = 0;
    
    // Process 16 characters at a time
    for (; i + 16 <= len; i += 16) {
        uint8x16_t chars = vld1q_u8((uint8_t *)&str[i]);
        
        // Check if chars are uppercase (A <= char <= Z)
        uint8x16_t ge_A = vcgeq_u8(chars, A);
        uint8x16_t le_Z = vcleq_u8(chars, Z);
        uint8x16_t is_upper = vandq_u8(ge_A, le_Z);
        
        // Convert uppercase to lowercase
        uint8x16_t to_add = vandq_u8(is_upper, diff);
        chars = vaddq_u8(chars, to_add);
        
        vst1q_u8((uint8_t *)&str[i], chars);
    }
    
    // Handle remaining characters
    for (; i < len; i++) {
        if (str[i] >= 'A' && str[i] <= 'Z') {
            str[i] += 'a' - 'A';
        }
    }
}

// Example: SIMD byte class detection
size_t neon_find_whitespace(const char *str, size_t len) {
    const uint8x16_t space = vdupq_n_u8(' ');
    const uint8x16_t tab = vdupq_n_u8('\t');
    const uint8x16_t newline = vdupq_n_u8('\n');
    const uint8x16_t cr = vdupq_n_u8('\r');
    
    size_t i = 0;
    
    for (; i + 16 <= len; i += 16) {
        uint8x16_t chars = vld1q_u8((uint8_t *)&str[i]);
        
        // Check for any whitespace
        uint8x16_t is_space = vceqq_u8(chars, space);
        uint8x16_t is_tab = vceqq_u8(chars, tab);
        uint8x16_t is_newline = vceqq_u8(chars, newline);
        uint8x16_t is_cr = vceqq_u8(chars, cr);
        
        // Combine all whitespace checks
        uint8x16_t is_whitespace = vorrq_u8(is_space, is_tab);
        is_whitespace = vorrq_u8(is_whitespace, is_newline);
        is_whitespace = vorrq_u8(is_whitespace, is_cr);
        
        // Check if any whitespace found
        if (vmaxvq_u8(is_whitespace)) {
            // Find exact position with scalar code
            for (size_t j = 0; j < 16; j++) {
                char c = str[i + j];
                if (c == ' ' || c == '\t' || c == '\n' || c == '\r') {
                    return i + j;
                }
            }
        }
    }
    
    // Check remaining bytes
    for (; i < len; i++) {
        char c = str[i];
        if (c == ' ' || c == '\t' || c == '\n' || c == '\r') {
            return i;
        }
    }
    
    return len;  // No whitespace found
}
```

**Tokenization with NEON**:
```c
// SIMD-accelerated tokenizer
typedef struct {
    const char *start;
    size_t length;
} token_t;

size_t neon_tokenize(const char *text, size_t len, token_t *tokens, 
                    size_t max_tokens) {
    size_t token_count = 0;
    size_t i = 0;
    
    while (i < len && token_count < max_tokens) {
        // Skip whitespace using SIMD
        size_t ws_pos = neon_find_non_whitespace(&text[i], len - i);
        i += ws_pos;
        
        if (i >= len) break;
        
        // Find next whitespace (end of token)
        size_t token_start = i;
        size_t token_end = i + neon_find_whitespace(&text[i], len - i);
        
        // Store token
        tokens[token_count].start = &text[token_start];
        tokens[token_count].length = token_end - token_start;
        token_count++;
        
        i = token_end;
    }
    
    return token_count;
}
```

**Success Criteria**:
- 4x speedup for string operations on aligned data
- Correct results matching scalar implementation
- Handles unaligned data and edge cases
- Measurable improvement in tokenization

---

### Issue #36: SIMD Hash Computation for Keys
**File**: `sprint-4-simd-optimization/neon_hash.c`

**Requirements**:
- Implement vectorized hash functions
- Optimize for hash table lookups
- Reduce collision rates
- Compare with scalar implementation

**NEON Hash Implementation**:
```c
// SIMD FNV-1a hash
uint32_t neon_fnv1a_hash(const char *str, size_t len) {
    const uint32_t FNV_PRIME = 0x01000193;
    const uint32_t FNV_OFFSET = 0x811c9dc5;
    
    // Initialize 4 hash values for parallel processing
    uint32x4_t hash = vdupq_n_u32(FNV_OFFSET);
    uint32x4_t prime = vdupq_n_u32(FNV_PRIME);
    
    size_t i = 0;
    
    // Process 16 bytes at a time (4 bytes per hash lane)
    for (; i + 16 <= len; i += 16) {
        uint8x16_t chars = vld1q_u8((uint8_t *)&str[i]);
        
        // Split into 4 32-bit lanes
        uint32x4_t c1 = vmovl_u16(vget_low_u16(vmovl_u8(vget_low_u8(chars))));
        uint32x4_t c2 = vmovl_u16(vget_high_u16(vmovl_u8(vget_low_u8(chars))));
        uint32x4_t c3 = vmovl_u16(vget_low_u16(vmovl_u8(vget_high_u8(chars))));
        uint32x4_t c4 = vmovl_u16(vget_high_u16(vmovl_u8(vget_high_u8(chars))));
        
        // XOR and multiply
        hash = veorq_u32(hash, c1);
        hash = vmulq_u32(hash, prime);
        hash = veorq_u32(hash, c2);
        hash = vmulq_u32(hash, prime);
        hash = veorq_u32(hash, c3);
        hash = vmulq_u32(hash, prime);
        hash = veorq_u32(hash, c4);
        hash = vmulq_u32(hash, prime);
    }
    
    // Combine the 4 hash values
    uint32_t final_hash = vgetq_lane_u32(hash, 0);
    final_hash ^= vgetq_lane_u32(hash, 1);
    final_hash ^= vgetq_lane_u32(hash, 2);
    final_hash ^= vgetq_lane_u32(hash, 3);
    
    // Process remaining bytes
    for (; i < len; i++) {
        final_hash ^= (uint32_t)str[i];
        final_hash *= FNV_PRIME;
    }
    
    return final_hash;
}

// SIMD CRC32 using ARM crypto extensions
uint32_t neon_crc32_hash(const char *str, size_t len) {
    uint32_t crc = 0xFFFFFFFF;
    size_t i = 0;
    
    #ifdef __ARM_FEATURE_CRC32
    // Process 8 bytes at a time using CRC32 instructions
    for (; i + 8 <= len; i += 8) {
        uint64_t data = *(uint64_t *)&str[i];
        crc = __crc32d(crc, data);
    }
    
    // Process remaining bytes
    for (; i < len; i++) {
        crc = __crc32b(crc, str[i]);
    }
    #else
    // Fallback to software implementation
    return software_crc32(str, len);
    #endif
    
    return ~crc;
}

// Vectorized hash table lookup
int neon_hash_lookup(const char *key, size_t key_len,
                    struct hash_entry *table, size_t table_size) {
    uint32_t hash = neon_fnv1a_hash(key, key_len);
    size_t index = hash & (table_size - 1);  // Assume power of 2
    
    // Linear probing with SIMD string comparison
    while (table[index].key != NULL) {
        if (table[index].key_len == key_len &&
            neon_memcmp(table[index].key, key, key_len) == 0) {
            return index;  // Found
        }
        index = (index + 1) & (table_size - 1);
    }
    
    return -1;  // Not found
}
```

**Hash Quality Testing**:
```c
// Test hash distribution
void test_hash_distribution(hash_func_t hash_func, const char *name) {
    const size_t BUCKETS = 1024;
    size_t distribution[BUCKETS] = {0};
    
    // Hash test strings
    for (int i = 0; i < 100000; i++) {
        char str[32];
        snprintf(str, sizeof(str), "test_string_%d", i);
        uint32_t hash = hash_func(str, strlen(str));
        distribution[hash % BUCKETS]++;
    }
    
    // Calculate statistics
    double mean = 100000.0 / BUCKETS;
    double variance = 0;
    size_t min = SIZE_MAX, max = 0;
    
    for (size_t i = 0; i < BUCKETS; i++) {
        variance += pow(distribution[i] - mean, 2);
        if (distribution[i] < min) min = distribution[i];
        if (distribution[i] > max) max = distribution[i];
    }
    variance /= BUCKETS;
    
    printf("%s distribution: mean=%.2f, stddev=%.2f, min=%zu, max=%zu\n",
           name, mean, sqrt(variance), min, max);
}
```

**Success Criteria**:
- 3x speedup for hash computation
- Similar or better collision rates
- Works with variable-length strings
- Maintains good distribution properties

---

### Issue #37: Performance Benchmarking (Scalar vs NEON)
**File**: `sprint-4-simd-optimization/benchmarks.c`

**Requirements**:
- Create comprehensive benchmark suite
- Compare scalar vs SIMD implementations
- Measure kernel vs userspace overhead
- Generate performance reports

**Benchmark Framework**:
```c
#include <time.h>
#include <stdio.h>
#include <arm_neon.h>

// High-resolution timer
typedef struct {
    struct timespec start;
    struct timespec end;
    const char *name;
} benchmark_t;

static inline void bench_start(benchmark_t *bench) {
    clock_gettime(CLOCK_MONOTONIC, &bench->start);
}

static inline double bench_end(benchmark_t *bench) {
    clock_gettime(CLOCK_MONOTONIC, &bench->end);
    double elapsed = (bench->end.tv_sec - bench->start.tv_sec) * 1e9;
    elapsed += (bench->end.tv_nsec - bench->start.tv_nsec);
    return elapsed / 1e6;  // Return milliseconds
}

// CPU cycle counter for fine-grained measurements
static inline uint64_t read_cpu_cycles(void) {
    uint64_t cycles;
    asm volatile("mrs %0, cntvct_el0" : "=r" (cycles));
    return cycles;
}

// Benchmark suite
typedef struct {
    void (*scalar_func)(void *);
    void (*neon_func)(void *);
    const char *name;
    void *test_data;
    size_t iterations;
} benchmark_test_t;

void run_benchmarks(benchmark_test_t *tests, size_t num_tests) {
    printf("%-30s %15s %15s %10s\n", 
           "Test", "Scalar (ms)", "NEON (ms)", "Speedup");
    printf("%s\n", 
           "------------------------------------------------------------");
    
    for (size_t i = 0; i < num_tests; i++) {
        benchmark_test_t *test = &tests[i];
        benchmark_t bench = {.name = test->name};
        
        // Warm up caches
        test->scalar_func(test->test_data);
        test->neon_func(test->test_data);
        
        // Benchmark scalar
        bench_start(&bench);
        for (size_t j = 0; j < test->iterations; j++) {
            test->scalar_func(test->test_data);
        }
        double scalar_time = bench_end(&bench);
        
        // Benchmark NEON
        bench_start(&bench);
        for (size_t j = 0; j < test->iterations; j++) {
            test->neon_func(test->test_data);
        }
        double neon_time = bench_end(&bench);
        
        // Calculate speedup
        double speedup = scalar_time / neon_time;
        
        printf("%-30s %15.3f %15.3f %10.2fx\n",
               test->name, scalar_time, neon_time, speedup);
    }
}
```

**Specific Benchmarks**:
```c
// String comparison benchmark
void bench_strcmp_scalar(void *data) {
    char **strings = (char **)data;
    strcmp(strings[0], strings[1]);
}

void bench_strcmp_neon(void *data) {
    char **strings = (char **)data;
    neon_strcmp(strings[0], strings[1]);
}

// Tokenization benchmark
void bench_tokenize_scalar(void *data) {
    tokenize_data_t *td = (tokenize_data_t *)data;
    scalar_tokenize(td->text, td->len, td->tokens, td->max_tokens);
}

void bench_tokenize_neon(void *data) {
    tokenize_data_t *td = (tokenize_data_t *)data;
    neon_tokenize(td->text, td->len, td->tokens, td->max_tokens);
}

// A/B benchmarks target your storage codepaths, not generic text engines
```

**Performance Report Generation**:
```c
void generate_performance_report(const char *filename) {
    FILE *fp = fopen(filename, "w");
    if (!fp) return;
    
    fprintf(fp, "# Text Search Engine Performance Report\n\n");
    fprintf(fp, "## System Information\n");
    fprintf(fp, "- Architecture: ARM64\n");
    fprintf(fp, "- CPU: %s\n", get_cpu_info());
    fprintf(fp, "- NEON: %s\n", has_neon() ? "Available" : "Not available");
    fprintf(fp, "- Cache: L1=%zuKB, L2=%zuKB\n\n", get_l1_size(), get_l2_size());
    
    fprintf(fp, "## Benchmark Results\n\n");
    
    // Run all benchmarks and output to file
    redirect_stdout_to_file(fp);
    run_all_benchmarks();
    restore_stdout();
    
    fprintf(fp, "\n## Optimization Recommendations\n");
    fprintf(fp, "1. Use NEON for string operations (4x speedup)\n");
    fprintf(fp, "2. Align data to 16-byte boundaries\n");
    fprintf(fp, "3. Process in batches to maximize cache usage\n");
    fprintf(fp, "4. Consider kernel overhead for small operations\n");
    
    fclose(fp);
}
```

**Success Criteria**:
- Clear performance comparisons
- Reproducible results
- Identifies optimization opportunities
- Professional report format

---

## üõ†Ô∏è Implementation Guide

### Week 1: Identify Hot Paths
1. Add timing around hash functions, key compare, and node moves
2. Build minimal microbenchmarks for these paths
3. Freeze inputs and measure baseline variance

### Week 2: Implement NEON Variants
1. Write NEON versions for hashing and key compare
2. Add alignment handling and tail processing
3. Gate usage behind runtime checks and `#ifdef __aarch64__`

### Week 3: Integrate and Validate
1. Switch hot paths to NEON where available
2. Validate correctness with randomized tests
3. Add fallback to scalar implementation

### Week 4: Benchmark and Document
1. Produce A/B data with clear speedups
2. Investigate cache alignment and prefetch
3. Generate a concise performance report with recommendations

---

## üìä Testing Strategy

### Performance Testing
```bash
# Run your microbenchmarks (or instrument Sprint 2/3 harnesses)
# Example: ./your_hash_bench --keys=100000 --trials=5
# Example: ./your_btree_bench --n=500000 --iterations=3

# Profile with perf
perf record -g ./storage_benchmark
perf report

# Check SIMD optimization usage (replace with your object and symbol)
objdump -d your_object.o | grep -A20 your_neon_symbol
```

---

## üêõ Common Issues and Solutions

### Issue: High write amplification during compaction
**Solution**: Implement tiered compaction strategy, reduce unnecessary rewrites

### Issue: Read performance degrades with many SSTables
**Solution**: Optimize bloom filters, implement better indexing structures

### Issue: Memory usage grows during heavy writes
**Solution**: Implement back-pressure, limit memtable size more aggressively

---

## üìö Resources

### SIMD Optimization
- [ARM NEON Programmer's Guide](https://developer.arm.com/documentation/102474/latest/)
- [NEON Intrinsics Reference](https://developer.arm.com/architectures/instruction-sets/intrinsics/)
- [Database SIMD Optimization](https://arxiv.org/abs/1612.01506) - Academic research

---

## ‚úÖ Deliverables

By the end of Sprint 4, you should have:

1. **NEON-optimized hashing and key compare** integrated behind safe fallbacks
2. **Microbenchmarks** demonstrating clear speedups over scalar versions
3. **Alignment-aware implementations** with tail handling
4. **Performance report** with guidance on when SIMD helps/hurts

---

## üîí Study Guidance

- Provided:
  - Microbenchmarks and placeholders to compare scalar vs NEON
  - Build targets that compile your code and run tests
- You implement:
  - Actual NEON code paths and safe fallbacks
  - Correctness tests showing NEON == scalar results
  - A/B measurements and short write‚Äëup

We do not include NEON solutions; the challenge is to design and validate them yourself.

---

## üöÄ Expert Track (Optional, Fast Path)

- Implement NEON memcmp/strcasecmp variants; CRC32 via ARM crypto ext when available.
- Runtime CPU feature detection; function pointer dispatch; zero observable diff vs scalar.
- Microarchitectural: alignment strategies, prefetch distance, unrolling tradeoffs.
- QA: property tests (scalar == NEON), randomized byte data, perf flamegraph deltas.

---

## üìè Quality Gates & Targets

- Correctness
  - Property tests: 1M random inputs (sizes 1‚Äì4KB) NEON == scalar results
  - Edge cases: unaligned starts, short tails (1‚Äì15 bytes), zero-length
- Speedups (ARM64 with NEON)
  - String/byte compare: ‚â• 3x on aligned ‚â•64B buffers; ‚â• 1.5x on unaligned
  - Hash: ‚â• 2‚Äì3x for 16‚Äì64B keys with CRC32/NEON lanes
  - Memory moves in nodes: ‚â• 1.5x for batched key slot shifts
- Engineering
  - Runtime dispatch based on CPU features; scalar fallbacks always present
  - Assembly spot-check shows vectorized loops; flamegraph shows reduced hot-path share

---

## üß™ Measurement Checklist

- Verify assembly: `make asm-learn` and inspect your NEON versions
- Run microbenchmarks (your harness) and capture scalar vs NEON timings; compute speedups
- Property tests: run randomized inputs ensuring NEON == scalar; record test volume
- Fill `metrics.json.sprint4_simd` speedups and correctness fields

---

## üöÄ Next Sprint Preview

Sprint 5 will add production features:
- Multi-level compaction strategies
- Write-ahead log replay and recovery
- Distributed storage with replication
- Performance monitoring and metrics

Make sure the storage engine is stable before adding distributed features!

---

*Remember: LSM trees excel at write-heavy workloads but require careful tuning for optimal performance!*
