{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765342785539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765342785540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 10:29:45 2025 " "Processing started: Wed Dec 10 10:29:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765342785540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342785540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_dual -c bus_dual " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_dual -c bus_dual" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342785540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765342785880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765342785880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bba.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bbA " "Found entity 1: demo_top_bbA" {  } { { "rtl/demo_top_bbA.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bbb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bbb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bbB " "Found entity 1: demo_top_bbB" {  } { { "rtl/demo_top_bbB.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/demo_top_bb_dual.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/demo_top_bb_dual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb_dual " "Found entity 1: demo_top_bb_dual" {  } { { "rtl/demo_top_bb_dual.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bb_dual.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/System_top_unified.sv " "Can't analyze file -- file rtl/System_top_unified.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765342794565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/target_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/target_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_integration_tb " "Found entity 1: s_integration_tb" {  } { { "tb/target_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/target_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_with_bus_bridge_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_tb " "Found entity 1: system_top_with_bus_bridge_tb" {  } { { "tb/system_top_with_bus_bridge_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_with_bus_bridge_dual_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_dual_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_dual_m_tb " "Found entity 1: system_top_with_bus_bridge_dual_m_tb" {  } { { "tb/system_top_with_bus_bridge_dual_init_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_uart_dual_fpga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_uart_dual_fpga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_uart_dual_fpga_tb " "Found entity 1: system_top_uart_dual_fpga_tb" {  } { { "tb/system_top_uart_dual_fpga_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_uart_dual_fpga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_tb " "Found entity 1: system_top_tb" {  } { { "tb/system_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_top_bidirectional_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_top_bidirectional_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_bidirectional_tb " "Found entity 1: system_top_bidirectional_tb" {  } { { "tb/system_top_bidirectional_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_bidirectional_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/system_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/system_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_integration_tb " "Found entity 1: system_integration_tb" {  } { { "tb/system_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/split_target_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/split_target_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_port_tb " "Found entity 1: split_s_port_tb" {  } { { "tb/split_target_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/split_target_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/split_target_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_integration_tb " "Found entity 1: split_s_integration_tb" {  } { { "tb/split_target_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator_init_port_tb.sv(137) " "Verilog HDL information at initiator_init_port_tb.sv(137): always construct contains both blocking and non-blocking assignments" {  } { { "tb/initiator_init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/initiator_init_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/initiator_init_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_m_port_tb " "Found entity 1: master_m_port_tb" {  } { { "tb/initiator_init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/init_port_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/init_port_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_port_tb " "Found entity 1: m_port_tb" {  } { { "tb/init_port_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/init_port_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_integration_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_integration_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_integration_tb " "Found entity 1: bus_integration_tb" {  } { { "tb/bus_integration_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_integration_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_dual_transaction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_dual_transaction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_dual_transaction_tb " "Found entity 1: bus_dual_transaction_tb" {  } { { "tb/bus_dual_transaction_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_dual_transaction_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "tb/arbiter_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/addr_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/addr_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder_tb " "Found entity 1: address_decoder_tb" {  } { { "tb/addr_decoder_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/addr_decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "rtl/uart/buadrate.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "target_port.sv(70) " "Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_port " "Found entity 1: s_port" {  } { { "rtl/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "rtl/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794604 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/system_top_with_bus_bridge_b.sv " "Can't analyze file -- file rtl/system_top_with_bus_bridge_b.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765342794607 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/system_top_with_bus_bridge_a.sv " "Can't analyze file -- file rtl/system_top_with_bus_bridge_a.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765342794609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top_with_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top_with_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge " "Found entity 1: system_top_with_bus_bridge" {  } { { "rtl/system_top_with_bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_with_bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top_bidirectional.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top_bidirectional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_bidirectional " "Found entity 1: system_top_bidirectional" {  } { { "rtl/system_top_bidirectional.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_bidirectional.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "rtl/system_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "split_target_port.sv(81) " "Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/split_target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/split_target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s_port " "Found entity 1: split_s_port" {  } { { "rtl/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/split_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/split_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_s " "Found entity 1: split_s" {  } { { "rtl/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator.sv(70) " "Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/initiator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/initiator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_port.sv(120) " "Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/init_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/init_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m_port " "Found entity 1: m_port" {  } { { "rtl/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_target_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_s_uart_wrapper " "Found entity 1: bus_bridge_s_uart_wrapper" {  } { { "rtl/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794623 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_bridge_target_if.sv(88) " "Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_target_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_s_if " "Found entity 1: bus_bridge_s_if" {  } { { "rtl/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file rtl/bus_bridge_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_bridge_pkg (SystemVerilog) " "Found design unit 1: bus_bridge_pkg (SystemVerilog)" {  } { { "rtl/bus_bridge_pkg.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_initiator_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master_uart_wrapper " "Found entity 1: bus_bridge_master_uart_wrapper" {  } { { "rtl/bus_bridge_initiator_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge_initiator_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master_if " "Found entity 1: bus_bridge_master_if" {  } { { "rtl/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge " "Found entity 1: bus_bridge" {  } { { "rtl/bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decoder.sv(62) " "Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765342794635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "rtl/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765342794635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342794635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_split_s_rw system_top_with_bus_bridge_dual_init_tb.sv(405) " "Verilog HDL Implicit Net warning at system_top_with_bus_bridge_dual_init_tb.sv(405): created implicit net for \"b_split_s_rw\"" {  } { { "tb/system_top_with_bus_bridge_dual_init_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794636 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(16) " "Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(17) " "Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(18) " "Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(19) " "Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(16) " "Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(17) " "Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794638 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(18) " "Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794639 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(19) " "Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765342794639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top_bbA " "Elaborating entity \"demo_top_bbA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765342794695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:u_master_1 " "Elaborating entity \"master\" for hierarchy \"master:u_master_1\"" {  } { { "rtl/demo_top_bbA.sv" "u_master_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794699 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.data_a 0 initiator.sv(35) " "Net \"mem_write.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794700 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.waddr_a 0 initiator.sv(35) " "Net \"mem_write.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794701 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.we_a 0 initiator.sv(35) " "Net \"mem_write.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794701 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:u_master_2 " "Elaborating entity \"master\" for hierarchy \"master:u_master_2\"" {  } { { "rtl/demo_top_bbA.sv" "u_master_2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794701 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.data_a 0 initiator.sv(35) " "Net \"mem_write.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794703 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.waddr_a 0 initiator.sv(35) " "Net \"mem_write.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794703 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_write.we_a 0 initiator.sv(35) " "Net \"mem_write.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765342794703 "|demo_top_bb_dual|demo_top_bbA:u_system_a|master:u_master_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:u_s_1 " "Elaborating entity \"slave\" for hierarchy \"slave:u_s_1\"" {  } { { "rtl/demo_top_bbA.sv" "u_s_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_s_uart_wrapper bus_bridge_s_uart_wrapper:u_bridge_slave " "Elaborating entity \"bus_bridge_s_uart_wrapper\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\"" {  } { { "rtl/demo_top_bbA.sv" "u_bridge_slave" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794706 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_bridge_target_uart_wrapper.sv(140) " "Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot" {  } { { "rtl/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794708 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus_bridge_s_uart_wrapper:u_bridge_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_s_if bus_bridge_s_uart_wrapper:u_bridge_slave\|bus_bridge_s_if:u_s_if " "Elaborating entity \"bus_bridge_s_if\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\|bus_bridge_s_if:u_s_if\"" {  } { { "rtl/bus_bridge_target_uart_wrapper.sv" "u_s_if" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart " "Elaborating entity \"uart\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\"" {  } { { "rtl/bus_bridge_target_uart_wrapper.sv" "u_s_uart" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|baudrate:uart_baud\"" {  } { { "rtl/uart/uart.v" "uart_baud" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|transmitter:uart_Tx\"" {  } { { "rtl/uart/uart.v" "uart_Tx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"bus_bridge_s_uart_wrapper:u_bridge_slave\|uart:u_s_uart\|receiver:uart_Rx\"" {  } { { "rtl/uart/uart.v" "uart_Rx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus_a " "Elaborating entity \"bus\" for hierarchy \"bus:bus_a\"" {  } { { "rtl/demo_top_bbA.sv" "bus_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794714 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(483) " "Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(505) " "Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(514) " "Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 514 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(593) " "Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(607) " "Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 607 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(638) " "Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 638 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(653) " "Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot" {  } { { "rtl/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_port bus:bus_a\|m_port:u_m_port_1 " "Elaborating entity \"m_port\" for hierarchy \"bus:bus_a\|m_port:u_m_port_1\"" {  } { { "rtl/bus.sv" "u_m_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_port bus:bus_a\|s_port:u_s_port_1 " "Elaborating entity \"s_port\" for hierarchy \"bus:bus_a\|s_port:u_s_port_1\"" {  } { { "rtl/bus.sv" "u_s_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_s_port bus:bus_a\|split_s_port:u_split_s_port " "Elaborating entity \"split_s_port\" for hierarchy \"bus:bus_a\|split_s_port:u_split_s_port\"" {  } { { "rtl/bus.sv" "u_split_s_port" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus:bus_a\|arbiter:u_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus:bus_a\|arbiter:u_arbiter\"" {  } { { "rtl/bus.sv" "u_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794722 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765342794722 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot" {  } { { "rtl/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765342794722 "|demo_top_bb_dual|demo_top_bbA:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder bus:bus_a\|address_decoder:u_address_decoder " "Elaborating entity \"address_decoder\" for hierarchy \"bus:bus_a\|address_decoder:u_address_decoder\"" {  } { { "rtl/bus.sv" "u_address_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342794723 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "master:u_master_2\|mem_write " "RAM logic \"master:u_master_2\|mem_write\" is uninferred due to inappropriate RAM size" {  } { { "rtl/initiator.sv" "mem_write" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765342795077 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "master:u_master_1\|mem_write " "RAM logic \"master:u_master_1\|mem_write\" is uninferred due to inappropriate RAM size" {  } { { "rtl/initiator.sv" "mem_write" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765342795077 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765342795077 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765342795487 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765342795487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765342795819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765342796594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342796663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765342796823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765342796823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "674 " "Implemented 674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765342796917 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765342796917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Implemented 669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765342796917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765342796917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765342796966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 10:29:56 2025 " "Processing ended: Wed Dec 10 10:29:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765342796966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765342796966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765342796966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765342796966 ""}
