// Seed: 2335664393
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output reg id_4,
    output reg id_5,
    input id_6,
    input id_7,
    input reg id_8,
    input id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  logic id_13 = 1 ^ "";
  initial begin
    id_5 = id_8;
    #(1);
    id_4 <= 1'h0;
    if (id_2) begin
      if (id_3) begin
        id_4 <= 1;
      end else id_5 = id_0;
    end
    if (1)
      if (1) begin
        if (1) id_13 = id_13;
        else begin
          SystemTFIdentifier(id_10);
        end
      end else id_5 <= 1'b0 * id_9;
  end
  always @(1 or posedge id_1) begin
    id_13 = 1;
  end
endmodule
