v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Power - VCC_FPGA
T 55900 40700 5 14 1 1 0 1 1
file=power-vcc_fpga.sch
T 63700 40700 5 14 1 1 0 4 1
page=9
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 49100 50300 1 0 1 in-1.sym
{
T 49100 51900 5 10 0 0 0 6 1
symversion=1.0
T 49100 52100 5 10 0 0 0 6 1
device=none
T 49100 51700 5 10 0 0 0 6 1
value=INPUT
T 48200 50500 5 10 1 1 0 7 1
refdes=MEM_VCC
}
C 59300 53700 1 0 0 out-1.sym
{
T 59300 55300 5 10 0 0 0 0 1
symversion=1.0
T 59300 55100 5 10 0 0 0 0 1
value=OUTPUT
T 60200 53900 5 10 1 1 0 1 1
refdes=VCC_FPGA_INT
T 59300 55500 5 10 0 0 0 0 1
device=none
}
C 49100 53700 1 0 1 in-1.sym
{
T 49100 55300 5 10 0 0 0 6 1
symversion=1.0
T 49100 55500 5 10 0 0 0 6 1
device=none
T 49100 55100 5 10 0 0 0 6 1
value=INPUT
T 48200 53900 5 10 1 1 0 7 1
refdes=VCC
}
C 59300 50300 1 0 0 out-1.sym
{
T 59300 51900 5 10 0 0 0 0 1
symversion=1.0
T 59300 51700 5 10 0 0 0 0 1
value=OUTPUT
T 60200 50500 5 10 1 1 0 1 1
refdes=VCC_FPGA_IO
T 59300 52100 5 10 0 0 0 0 1
device=none
}
C 53900 52400 1 0 0 APE8865-1.sym
{
T 54200 54700 5 10 0 0 0 0 1
symversion=1.0
T 54200 54900 5 10 0 0 0 0 1
device=IC
T 54200 55100 5 10 0 0 0 0 1
footprint=SOT23_5
T 54200 54350 5 10 1 1 0 0 1
refdes=U82
T 54200 52650 5 10 1 1 0 2 1
value=APE8865
}
C 56600 52100 1 90 0 cap-1.sym
{
T 56100 52600 5 10 1 1 90 0 1
refdes=C83
T 55800 52300 5 10 0 0 90 0 1
symversion=1.0
T 55600 52300 5 10 0 0 90 0 1
device=CAPACITOR
T 55400 52300 5 10 0 0 90 0 1
footprint=0603
T 56300 52600 5 10 1 1 90 0 1
value=100n
}
C 52900 52600 1 90 0 cap-1.sym
{
T 52400 53100 5 10 1 1 90 0 1
refdes=C82
T 52100 52800 5 10 0 0 90 0 1
symversion=1.0
T 51900 52800 5 10 0 0 90 0 1
device=CAPACITOR
T 51700 52800 5 10 0 0 90 0 1
footprint=0603
T 52600 53100 5 10 1 1 90 0 1
value=1u
}
C 57500 52600 1 90 0 cap-1.sym
{
T 57000 53100 5 10 1 1 90 0 1
refdes=C84
T 56700 52800 5 10 0 0 90 0 1
symversion=1.0
T 56500 52800 5 10 0 0 90 0 1
device=CAPACITOR
T 56300 52800 5 10 0 0 90 0 1
footprint=0603
T 57200 53100 5 10 1 1 90 0 1
value=1u
}
N 49100 53900 53900 53900 4
N 55900 53100 56400 53100 4
N 56400 53100 56400 52700 4
N 53900 53100 53500 53100 4
N 53500 53100 53500 53900 4
C 56200 51600 1 0 0 GND-1.sym
N 56400 52000 56400 52100 4
C 53600 51600 1 0 0 GND-1.sym
N 53800 52000 53800 53500 4
N 53800 53500 53900 53500 4
N 52700 53200 52700 53900 4
C 52500 51600 1 0 0 GND-1.sym
N 52700 52000 52700 52600 4
N 55900 53900 59300 53900 4
N 57300 53900 57300 53200 4
C 57100 51600 1 0 0 GND-1.sym
N 57300 52000 57300 52600 4
C 55200 50000 1 90 0 IRLML6344-1.sym
{
T 54300 51000 5 10 1 1 0 0 1
refdes=Q81
T 53900 50100 5 10 0 0 90 0 1
symversion=1.0
T 53700 50100 5 10 0 0 90 0 1
device=TRANSISTOR
T 53500 50100 5 10 0 0 90 0 1
footprint=SOT23
T 54300 50800 5 10 1 1 0 0 1
value=IRLML6344
}
N 51800 53900 51800 49400 4
N 51800 49400 53300 49400 4
N 49100 50500 54200 50500 4
N 55200 50500 59300 50500 4
N 54300 49400 55700 49400 4
N 55700 49400 55700 50500 4
N 54900 50000 54900 48800 4
N 54900 48800 53600 48800 4
N 53600 47000 53600 48900 4
C 50400 46400 1 0 0 LM393-1.sym
{
T 51900 46600 5 10 1 1 0 6 1
refdes=U81
T 50700 47800 5 10 0 0 0 0 1
symversion=1.0
T 50700 48000 5 10 0 0 0 0 1
device=IC
T 50700 48200 5 10 0 0 0 0 1
footprint=SO8
T 51900 46400 5 10 1 1 0 6 1
value=LM393
T 52100 46600 5 10 1 1 0 6 1
slot=1
T 52100 46600 5 10 1 1 0 0 1
slotof=/2
}
C 43600 55500 1 0 0 LM393-1.sym
{
T 45100 55700 5 10 1 1 0 6 1
refdes=U81
T 43900 56900 5 10 0 0 0 0 1
symversion=1.0
T 43900 57100 5 10 0 0 0 0 1
device=IC
T 43900 57300 5 10 0 0 0 0 1
footprint=SO8
T 45100 55500 5 10 1 1 0 6 1
value=LM393
T 45300 55700 5 10 1 1 0 6 1
slot=2
T 45300 55700 5 10 1 1 0 0 1
slotof=/2
}
C 44100 55400 1 0 0 LM393_pwr-1.sym
{
T 44300 56100 5 10 1 1 0 4 1
refdes=U81
T 44100 57500 5 10 0 0 0 0 1
symversion=1.0
T 44100 57700 5 10 0 0 0 0 1
device=IC
T 44100 57300 5 10 0 0 0 0 1
value=LM393
}
N 43600 55700 43600 55300 4
N 43600 55300 44300 55300 4
N 43600 56500 43600 56900 4
N 43600 56900 44300 56900 4
C 43100 57000 1 0 0 cap-1.sym
{
T 43600 57500 5 10 1 1 0 0 1
refdes=C81
T 43300 57800 5 10 0 0 0 0 1
symversion=1.0
T 43300 58000 5 10 0 0 0 0 1
device=CAPACITOR
T 43300 58200 5 10 0 0 0 0 1
footprint=0603
T 43600 57300 5 10 1 1 0 0 1
value=10n
}
C 42600 57400 1 270 0 GND-1.sym
N 43000 57200 43100 57200 4
C 44100 57500 1 0 0 MEM_VCC_SRC-1.sym
N 43700 57200 44300 57200 4
N 44300 56800 44300 57500 4
C 44100 54800 1 0 0 GND-1.sym
N 44300 55200 44300 55400 4
C 48900 46400 1 90 0 VCC-1.sym
C 49100 46500 1 0 0 res-1.sym
{
T 49300 46950 5 10 1 1 0 0 1
refdes=R81
T 49300 47200 5 10 0 0 0 0 1
symversion=1.1
T 49300 47400 5 10 0 0 0 0 1
device=RESISTOR
T 49300 47600 5 10 0 0 0 0 1
footprint=0603
T 49300 46750 5 10 1 1 0 0 1
value=3k3
}
N 48900 46600 49100 46600 4
N 50100 46600 50400 46600 4
N 50300 46600 50300 45700 4
N 52700 45700 52700 47100 4
N 52700 47000 52200 47000 4
C 51000 45600 1 0 0 res-1.sym
{
T 51200 46050 5 10 1 1 0 0 1
refdes=R83
T 51200 46300 5 10 0 0 0 0 1
symversion=1.1
T 51200 46500 5 10 0 0 0 0 1
device=RESISTOR
T 51200 46700 5 10 0 0 0 0 1
footprint=0603
T 51200 45850 5 10 1 1 0 0 1
value=100k
}
N 50300 45700 51000 45700 4
N 52000 45700 52700 45700 4
C 52800 47100 1 90 0 res-1.sym
{
T 52350 47300 5 10 1 1 90 0 1
refdes=R82
T 52100 47300 5 10 0 0 90 0 1
symversion=1.1
T 51900 47300 5 10 0 0 90 0 1
device=RESISTOR
T 51700 47300 5 10 0 0 90 0 1
footprint=0603
T 52550 47300 5 10 1 1 90 0 1
value=3k3
}
C 52500 48100 1 0 0 MEM_VCC_SRC-1.sym
N 50400 47400 49400 47400 4
N 49400 47400 49400 50500 4
N 53600 47000 52700 47000 4
C 53300 48900 1 270 1 DMP2305U-1.sym
{
T 53400 49900 5 10 1 1 0 0 1
refdes=Q82
T 54600 49000 5 10 0 0 90 2 1
symversion=1.0
T 54800 49000 5 10 0 0 90 2 1
device=TRANSISTOR
T 55000 49000 5 10 0 0 90 2 1
footprint=SOT23
T 53400 49700 5 10 1 1 0 0 1
value=DMP2305U
}
C 58200 49200 1 90 0 res-1.sym
{
T 57750 49400 5 10 1 1 90 0 1
refdes=R84
T 57500 49400 5 10 0 0 90 0 1
symversion=1.1
T 57300 49400 5 10 0 0 90 0 1
device=RESISTOR
T 57100 49400 5 10 0 0 90 0 1
footprint=0805
T 57950 49400 5 10 1 1 90 0 1
value=220
}
N 58100 50200 58100 50500 4
C 57900 48600 1 0 0 GND-1.sym
N 58100 49000 58100 49200 4
C 57400 49300 1 90 0 cap-1.sym
{
T 56600 49500 5 10 0 0 90 0 1
symversion=1.0
T 56400 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 56200 49500 5 10 0 0 90 0 1
footprint=0603
T 56900 49800 5 10 1 1 90 0 1
refdes=C85
T 57100 49800 5 10 1 1 90 0 1
value=1u
}
N 57200 50500 57200 49900 4
C 57000 48600 1 0 0 GND-1.sym
N 57200 49000 57200 49300 4
C 57100 53900 1 0 0 testpoint-1.sym
{
T 57100 54700 5 10 0 0 0 0 1
symversion=1.0
T 57100 55100 5 10 0 0 0 0 1
device=none
T 57300 54350 5 10 1 1 0 3 1
refdes=TP81
T 57100 54900 5 10 0 0 0 0 1
footprint=TP70
}
C 57000 50500 1 0 0 testpoint-1.sym
{
T 57000 51300 5 10 0 0 0 0 1
symversion=1.0
T 57000 51700 5 10 0 0 0 0 1
device=none
T 57200 50950 5 10 1 1 0 3 1
refdes=TP82
T 57000 51500 5 10 0 0 0 0 1
footprint=TP70
}
C 58800 49200 1 90 0 res-1.sym
{
T 58100 49400 5 10 0 0 90 0 1
symversion=1.1
T 57900 49400 5 10 0 0 90 0 1
device=RESISTOR
T 57700 49400 5 10 0 0 90 0 1
footprint=0805
T 58350 49400 5 10 1 1 90 0 1
refdes=R85
T 58550 49400 5 10 1 1 90 0 1
value=220
}
N 58700 50200 58700 50500 4
C 58500 48600 1 0 0 GND-1.sym
N 58700 49000 58700 49200 4
