#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov  2 11:53:05 2017
# Process ID: 1424
# Current directory: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.062 ; gain = 0.008 ; free physical = 1714 ; free virtual = 3829
Command: synth_design -top design_1_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1513 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.637 ; gain = 59.992 ; free physical = 1627 ; free virtual = 3741
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:35]
INFO: [Synth 8-3491] module 'design_1_blcd_driver_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:5' bound to instance 'blcd_driver_0' of component 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_blcd_driver_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_blcd_driver_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_bldc_decoder_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:5' bound to instance 'bldc_decoder_0' of component 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:125]
INFO: [Synth 8-638] synthesizing module 'design_1_bldc_decoder_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_bldc_decoder_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_duty_module_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:5' bound to instance 'duty_module_0' of component 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:132]
INFO: [Synth 8-638] synthesizing module 'design_1_duty_module_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_duty_module_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_pwm_8bit_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:5' bound to instance 'pwm_8bit_0' of component 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:139]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_pwm_8bit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_spi_master_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:5' bound to instance 'spi_master_0' of component 'design_1_spi_master_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_spi_master_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_spi_master_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:153]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.137 ; gain = 100.492 ; free physical = 1635 ; free virtual = 3749
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1198.137 ; gain = 100.492 ; free physical = 1637 ; free virtual = 3751
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp13/design_1_duty_module_0_0_in_context.xdc] for cell 'design_1_i/duty_module_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp13/design_1_duty_module_0_0_in_context.xdc] for cell 'design_1_i/duty_module_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp15/design_1_bldc_decoder_0_0_in_context.xdc] for cell 'design_1_i/bldc_decoder_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp15/design_1_bldc_decoder_0_0_in_context.xdc] for cell 'design_1_i/bldc_decoder_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp17/design_1_pwm_8bit_0_0_in_context.xdc] for cell 'design_1_i/pwm_8bit_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp17/design_1_pwm_8bit_0_0_in_context.xdc] for cell 'design_1_i/pwm_8bit_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp19/design_1_blcd_driver_0_0_in_context.xdc] for cell 'design_1_i/blcd_driver_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp19/design_1_blcd_driver_0_0_in_context.xdc] for cell 'design_1_i/blcd_driver_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp21/design_1_spi_master_0_0_in_context.xdc] for cell 'design_1_i/spi_master_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp21/design_1_spi_master_0_0_in_context.xdc] for cell 'design_1_i/spi_master_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp23/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/.Xil/Vivado-1424-mazur-W55xEU/dcp23/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[31]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[30]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[29]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[28]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[27]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[26]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[25]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[24]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[23]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[22]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[21]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[20]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[19]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[18]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[17]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[16]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[15]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[14]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[13]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[12]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[11]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[10]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[9]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[8]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[7]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[6]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[5]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[4]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[3]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[2]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[1]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'encoder_pos_out[0]'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc:55]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/constrs_1/new/user_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.074 ; gain = 0.000 ; free physical = 1372 ; free virtual = 3487
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1458.074 ; gain = 360.430 ; free physical = 1481 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1458.074 ; gain = 360.430 ; free physical = 1481 ; free virtual = 3592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blcd_driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bldc_decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/duty_module_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwm_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/spi_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1458.074 ; gain = 360.430 ; free physical = 1483 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1458.074 ; gain = 360.430 ; free physical = 1483 ; free virtual = 3593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1458.074 ; gain = 360.430 ; free physical = 1482 ; free virtual = 3592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1469.074 ; gain = 371.430 ; free physical = 1352 ; free virtual = 3463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1469.074 ; gain = 371.430 ; free physical = 1352 ; free virtual = 3463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1351 ; free virtual = 3461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_blcd_driver_0_0  |         1|
|2     |design_1_bldc_decoder_0_0 |         1|
|3     |design_1_duty_module_0_0  |         1|
|4     |design_1_pwm_8bit_0_0     |         1|
|5     |design_1_spi_master_0_0   |         1|
|6     |design_1_xlconstant_0_0   |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_blcd_driver_0_0_bbox  |     1|
|2     |design_1_bldc_decoder_0_0_bbox |     1|
|3     |design_1_duty_module_0_0_bbox  |     1|
|4     |design_1_pwm_8bit_0_0_bbox     |     1|
|5     |design_1_spi_master_0_0_bbox   |     1|
|6     |design_1_xlconstant_0_0_bbox   |     1|
|7     |IBUF                           |     6|
|8     |OBUF                           |     8|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    64|
|2     |  design_1_i |design_1 |    50|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1479.090 ; gain = 381.445 ; free physical = 1350 ; free virtual = 3460
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1479.090 ; gain = 121.508 ; free physical = 1409 ; free virtual = 3519
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1479.098 ; gain = 381.445 ; free physical = 1410 ; free virtual = 3520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1483.090 ; gain = 398.027 ; free physical = 1368 ; free virtual = 3479
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1483.090 ; gain = 0.000 ; free physical = 1368 ; free virtual = 3479
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 11:53:51 2017...
