// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "09/17/2022 20:35:28"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab8_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \cpu|Add0~13_sumout ;
wire \cpu|datapath|ALU|dec|ShiftLeft0~0_combout ;
wire \cpu|fsm|Selector10~0_combout ;
wire \KEY[1]~input_o ;
wire \cpu|fsm|Selector11~0_combout ;
wire \cpu|fsm|Selector23~0_combout ;
wire \cpu|fsm|Selector22~0_combout ;
wire \comb~5_combout ;
wire \cpu|fsm|Selector4~0_combout ;
wire \cpu|fsm|Selector5~0_combout ;
wire \cpu|fsm|asel[0]~feeder_combout ;
wire \cpu|datapath|Mux48~1_combout ;
wire \cpu|datapath|ALU|Mux8~0_combout ;
wire \cpu|fsm|Selector9~0_combout ;
wire \cpu|fsm|Equal18~4_combout ;
wire \cpu|datapath|ALU|dec|ShiftLeft0~2_combout ;
wire \cpu|datapath|Mux50~1_combout ;
wire \cpu|fsm|Selector8~0_combout ;
wire \cpu|fsm|Selector8~1_combout ;
wire \SW[6]~input_o ;
wire \cpu|datapath|Mux8~0_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder_combout ;
wire \cpu|fsm|Selector14~0_combout ;
wire \cpu|fsm|write~q ;
wire \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[9]~27_combout ;
wire \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ;
wire \cpu|datapath|RF|Mux|b[9]~28_combout ;
wire \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ;
wire \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ;
wire \cpu|datapath|RF|Mux|b[9]~29_combout ;
wire \cpu|fsm|Selector0~0_combout ;
wire \cpu|fsm|loada~q ;
wire \cpu|fsm|Selector1~0_combout ;
wire \cpu|fsm|loadb~q ;
wire \cpu|fsm|Selector7~0_combout ;
wire \cpu|datapath|Mux7~0_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[10]~30_combout ;
wire \cpu|datapath|RF|Mux|b[10]~32_combout ;
wire \cpu|datapath|RF|Mux|b[10]~31_combout ;
wire \cpu|datapath|REG_A|b[12]~feeder_combout ;
wire \cpu|datapath|Mux78~0_combout ;
wire \cpu|datapath|Mux46~0_combout ;
wire \cpu|datapath|ALU|Mux15~0_combout ;
wire \cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout ;
wire \cpu|datapath|Mux32~0_combout ;
wire \cpu|datapath|Mux32~1_combout ;
wire \cpu|datapath|Mux11~0_combout ;
wire \cpu|datapath|RF|Mux|b[6]~20_combout ;
wire \cpu|datapath|RF|Mux|b[6]~19_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[6]~18_combout ;
wire \cpu|datapath|Mux30~0_combout ;
wire \cpu|datapath|Mux30~1_combout ;
wire \cpu|datapath|Mux60~0_combout ;
wire \cpu|datapath|REG_B|b[6]~DUPLICATE_q ;
wire \cpu|datapath|Mux26~1_combout ;
wire \cpu|datapath|Mux26~0_combout ;
wire \cpu|datapath|Mux56~0_combout ;
wire \cpu|datapath|Mux1~0_combout ;
wire \cpu|datapath|Mux22~0_combout ;
wire \cpu|datapath|REG_A|b[2]~feeder_combout ;
wire \cpu|datapath|Mux52~0_combout ;
wire \SW[1]~input_o ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \read_data[1]~5_combout ;
wire \cpu|fsm|Selector20~0_combout ;
wire \cpu|fsm|load_ir~q ;
wire \cpu|datapath|Mux16~0_combout ;
wire \cpu|datapath|RF|Mux|b[1]~1_combout ;
wire \cpu|datapath|RF|Mux|b[1]~2_combout ;
wire \cpu|datapath|RF|Mux|b[1]~0_combout ;
wire \cpu|datapath|REG_A|b[1]~feeder_combout ;
wire \cpu|datapath|Mux50~2_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SW[0]~input_o ;
wire \read_data[0]~2_combout ;
wire \cpu|datapath|Mux17~0_combout ;
wire \cpu|datapath|RF|Mux|b[0]~5_combout ;
wire \cpu|datapath|RF|Mux|b[0]~3_combout ;
wire \cpu|datapath|RF|Mux|b[0]~4_combout ;
wire \cpu|datapath|Mux24~0_combout ;
wire \cpu|datapath|Mux24~1_combout ;
wire \cpu|datapath|Mux18~0_combout ;
wire \cpu|datapath|ALU|add_sub_ovf|comb~0_combout ;
wire \cpu|datapath|Mux48~2_combout ;
wire \cpu|datapath|Mux1~1_combout ;
wire \cpu|ALUop_dp[1]~0_combout ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~1 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~2 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~4 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~5 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~7 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~8 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~10 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~11 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~13 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~14 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~16 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~17 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~19 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~20 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~22 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~23 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~25 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~26 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~28 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~29 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~31 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~32 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~34 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~35 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~37 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~38 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~40 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~41 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~43 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|_~44 ;
wire \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout ;
wire \cpu|datapath|ALU|Mux15~1_combout ;
wire \cpu|fsm|Selector2~0_combout ;
wire \cpu|fsm|loadc~q ;
wire \cpu|datapath|Mux2~0_combout ;
wire \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[15]~45_combout ;
wire \cpu|datapath|RF|Mux|b[15]~46_combout ;
wire \cpu|datapath|RF|Mux|b[15]~47_combout ;
wire \cpu|datapath|Mux44~0_combout ;
wire \cpu|datapath|Mux44~1_combout ;
wire \cpu|datapath|ALU|Mux14~0_combout ;
wire \cpu|datapath|ALU|Mux14~1_combout ;
wire \cpu|datapath|Mux3~0_combout ;
wire \cpu|datapath|RF|Mux|b[14]~44_combout ;
wire \cpu|datapath|RF|Mux|b[14]~43_combout ;
wire \cpu|datapath|RF|Mux|b[14]~42_combout ;
wire \cpu|datapath|Mux42~0_combout ;
wire \cpu|datapath|Mux42~1_combout ;
wire \cpu|datapath|ALU|Mux13~0_combout ;
wire \cpu|datapath|ALU|Mux13~1_combout ;
wire \cpu|datapath|Mux4~0_combout ;
wire \cpu|datapath|RF|Mux|b[13]~39_combout ;
wire \cpu|datapath|RF|Mux|b[13]~41_combout ;
wire \cpu|datapath|RF|Mux|b[13]~40_combout ;
wire \cpu|datapath|Mux40~1_combout ;
wire \cpu|datapath|Mux40~2_combout ;
wire \cpu|datapath|ALU|Mux12~0_combout ;
wire \cpu|datapath|Mux5~0_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[12]~36_combout ;
wire \cpu|datapath|RF|Mux|b[12]~38_combout ;
wire \cpu|datapath|RF|Mux|b[12]~37_combout ;
wire \cpu|datapath|Mux38~0_combout ;
wire \cpu|datapath|Mux38~1_combout ;
wire \cpu|datapath|ALU|Mux11~0_combout ;
wire \cpu|datapath|ALU|Mux11~1_combout ;
wire \cpu|datapath|Mux6~0_combout ;
wire \cpu|datapath|RF|Mux|b[11]~35_combout ;
wire \cpu|datapath|RF|Mux|b[11]~33_combout ;
wire \cpu|datapath|RF|Mux|b[11]~34_combout ;
wire \cpu|datapath|Mux36~0_combout ;
wire \cpu|datapath|Mux36~1_combout ;
wire \cpu|datapath|ALU|Mux10~0_combout ;
wire \cpu|datapath|ALU|Mux10~1_combout ;
wire \cpu|datapath|REG_C|b[10]~DUPLICATE_q ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \SW[3]~input_o ;
wire \read_data[3]~4_combout ;
wire \cpu|datapath|Mux40~0_combout ;
wire \cpu|datapath|Mux34~0_combout ;
wire \cpu|datapath|Mux34~1_combout ;
wire \cpu|datapath|ALU|Mux9~0_combout ;
wire \cpu|datapath|ALU|Mux9~1_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \read_data[9]~14_combout ;
wire \cpu|ins_dec|Mux1~0_combout ;
wire \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ;
wire \cpu|datapath|Mux10~0_combout ;
wire \cpu|datapath|RF|Mux|b[7]~22_combout ;
wire \cpu|datapath|RF|Mux|b[7]~23_combout ;
wire \cpu|datapath|RF|Mux|b[7]~21_combout ;
wire \cpu|datapath|Mux62~0_combout ;
wire \cpu|datapath|ALU|Mux2~0_combout ;
wire \cpu|datapath|ALU|Mux7~0_combout ;
wire \cpu|datapath|ALU|Mux7~1_combout ;
wire \cpu|mem_addr[7]~7_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \read_data[6]~8_combout ;
wire \cpu|datapath|Mux28~0_combout ;
wire \cpu|datapath|Mux28~1_combout ;
wire \cpu|datapath|ALU|Mux6~0_combout ;
wire \cpu|mem_addr[6]~6_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \SW[5]~input_o ;
wire \read_data[5]~7_combout ;
wire \cpu|datapath|Mux12~0_combout ;
wire \cpu|datapath|RF|Mux|b[5]~17_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[5]~15_combout ;
wire \cpu|datapath|RF|Mux|b[5]~16_combout ;
wire \cpu|datapath|Mux58~0_combout ;
wire \cpu|datapath|ALU|Mux5~0_combout ;
wire \cpu|mem_addr[5]~5_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \SW[4]~input_o ;
wire \read_data[4]~3_combout ;
wire \cpu|datapath|Mux13~0_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[4]~12_combout ;
wire \cpu|datapath|RF|Mux|b[4]~13_combout ;
wire \cpu|datapath|RF|Mux|b[4]~14_combout ;
wire \cpu|datapath|REG_B|b[4]~DUPLICATE_q ;
wire \cpu|datapath|Mux24~2_combout ;
wire \cpu|datapath|ALU|Mux4~0_combout ;
wire \cpu|datapath|ALU|Mux4~1_combout ;
wire \cpu|mem_addr[4]~4_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \read_data[8]~13_combout ;
wire \cpu|ins_dec|Mux0~0_combout ;
wire \cpu|datapath|Mux14~0_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[3]~9_combout ;
wire \cpu|datapath|RF|Mux|b[3]~11_combout ;
wire \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[3]~10_combout ;
wire \cpu|datapath|REG_A|b[3]~feeder_combout ;
wire \cpu|datapath|Mux54~0_combout ;
wire \cpu|datapath|REG_A|b[3]~DUPLICATE_q ;
wire \cpu|datapath|ALU|Mux3~0_combout ;
wire \cpu|datapath|ALU|Mux3~1_combout ;
wire \cpu|mem_addr[3]~3_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \read_data[14]~12_combout ;
wire \cpu|fsm|Equal13~0_combout ;
wire \cpu|fsm|WideOr35~0_combout ;
wire \cpu|fsm|Selector9~1_combout ;
wire \cpu|datapath|Mux9~0_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder_combout ;
wire \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[8]~24_combout ;
wire \cpu|datapath|RF|Mux|b[8]~25_combout ;
wire \cpu|datapath|RF|Mux|b[8]~26_combout ;
wire \cpu|datapath|ALU|Mux8~1_combout ;
wire \cpu|datapath|ALU|Mux8~2_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SW[7]~input_o ;
wire \read_data[7]~9_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \SW[2]~input_o ;
wire \read_data[2]~6_combout ;
wire \cpu|ins_dec|Mux2~0_combout ;
wire \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ;
wire \cpu|datapath|Mux15~0_combout ;
wire \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder_combout ;
wire \cpu|datapath|RF|Mux|b[2]~6_combout ;
wire \cpu|datapath|RF|Mux|b[2]~7_combout ;
wire \cpu|datapath|RF|Mux|b[2]~8_combout ;
wire \cpu|datapath|REG_B|b[1]~DUPLICATE_q ;
wire \cpu|datapath|Mux20~0_combout ;
wire \cpu|datapath|ALU|Mux2~1_combout ;
wire \cpu|datapath|ALU|Mux2~2_combout ;
wire \cpu|mem_addr[2]~1_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \read_data[11]~0_combout ;
wire \cpu|datapath|ALU|dec|ShiftLeft0~1_combout ;
wire \cpu|datapath|ALU|Mux0~0_combout ;
wire \cpu|datapath|REG_A|b[1]~DUPLICATE_q ;
wire \cpu|datapath|Mux50~0_combout ;
wire \cpu|datapath|ALU|Mux1~0_combout ;
wire \cpu|datapath|ALU|Mux1~1_combout ;
wire \cpu|mem_addr[1]~0_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \read_data[12]~1_combout ;
wire \cpu|fsm|Equal2~0_combout ;
wire \cpu|fsm|Selector25~2_combout ;
wire \cpu|ins_reg|b[8]~DUPLICATE_q ;
wire \cpu|fsm|Equal4~0_combout ;
wire \cpu|fsm|Selector25~1_combout ;
wire \cpu|fsm|Selector24~2_combout ;
wire \cpu|fsm|Equal18~2_combout ;
wire \cpu|fsm|Selector25~0_combout ;
wire \cpu|fsm|Selector25~3_combout ;
wire \cpu|fsm|Selector21~0_combout ;
wire \cpu|fsm|load_addr~q ;
wire \cpu|mem_addr[0]~2_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \read_data[10]~15_combout ;
wire \cpu|fsm|state~1_combout ;
wire \cpu|fsm|Selector24~3_combout ;
wire \cpu|fsm|state~0_combout ;
wire \cpu|fsm|Equal18~1_combout ;
wire \cpu|datapath|ALU|Equal0~0_combout ;
wire \cpu|datapath|ALU|Equal0~1_combout ;
wire \cpu|fsm|Selector19~0_combout ;
wire \cpu|fsm|load_pc~q ;
wire \cpu|pc_out[0]~DUPLICATE_q ;
wire \cpu|datapath|Mux48~0_combout ;
wire \cpu|datapath|ALU|Mux0~1_combout ;
wire \cpu|datapath|ALU|Equal0~2_combout ;
wire \cpu|datapath|ALU|Equal0~3_combout ;
wire \cpu|datapath|ALU|Equal0~6_combout ;
wire \cpu|datapath|ALU|Equal0~4_combout ;
wire \cpu|datapath|ALU|Equal0~5_combout ;
wire \cpu|datapath|ALU|Equal0~7_combout ;
wire \cpu|fsm|Selector3~0_combout ;
wire \cpu|fsm|loads~q ;
wire \cpu|datapath|ALU|add_sub_ovf|ovf~combout ;
wire \cpu|fsm|always0~0_combout ;
wire \cpu|fsm|Selector24~1_combout ;
wire \cpu|fsm|Selector24~4_combout ;
wire \cpu|fsm|Selector17~0_combout ;
wire \cpu|fsm|Selector18~0_combout ;
wire \cpu|pc_out[6]~0_combout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~9_sumout ;
wire \comb~7_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \read_data[15]~11_combout ;
wire \cpu|fsm|Equal9~0_combout ;
wire \cpu|fsm|Selector26~0_combout ;
wire \cpu|fsm|Selector26~1_combout ;
wire \cpu|fsm|always0~1_combout ;
wire \cpu|fsm|Selector26~2_combout ;
wire \cpu|fsm|Equal18~3_combout ;
wire \cpu|fsm|Selector26~3_combout ;
wire \cpu|fsm|Selector13~0_combout ;
wire \cpu|fsm|addr_sel~q ;
wire \comb~6_combout ;
wire \ram|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \read_data[13]~10_combout ;
wire \cpu|ins_reg|b[13]~feeder_combout ;
wire \cpu|fsm|Selector24~0_combout ;
wire \cpu|fsm|Selector28~0_combout ;
wire \cpu|fsm|Equal12~0_combout ;
wire \cpu|fsm|Selector28~2_combout ;
wire \cpu|fsm|Selector28~1_combout ;
wire \cpu|fsm|Equal18~0_combout ;
wire \cpu|fsm|Selector27~0_combout ;
wire \cpu|fsm|Equal0~0_combout ;
wire \cpu|fsm|Equal1~0_combout ;
wire \cpu|fsm|Selector27~2_combout ;
wire \cpu|fsm|Selector27~1_combout ;
wire \cpu|fsm|Selector16~0_combout ;
wire \cpu|fsm|ALUop_zero~q ;
wire \cpu|ALUop_dp[0]~1_combout ;
wire \cpu|datapath|ALU|Mux0~2_combout ;
wire \comb~1_combout ;
wire \comb~2_combout ;
wire \comb~3_combout ;
wire \comb~0_combout ;
wire \comb~4_combout ;
wire \REG|b[1]~feeder_combout ;
wire \REG|b[6]~feeder_combout ;
wire \cpu|fsm|Selector15~0_combout ;
wire \cpu|fsm|w~q ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire [8:0] \cpu|pc_out ;
wire [15:0] \cpu|datapath|RF|Regs[1].Reg|b ;
wire [31:0] \cpu|fsm|state ;
wire [14:0] \cpu|datapath|ALU|add_sub_ovf|ai|s ;
wire [8:0] \cpu|data_addr_out ;
wire [15:0] \cpu|datapath|REG_C|b ;
wire [7:0] \REG|b ;
wire [2:0] \cpu|datapath|REG_S|b ;
wire [15:0] \cpu|ins_reg|b ;
wire [1:0] \cpu|fsm|mem_cmd ;
wire [1:0] \cpu|fsm|asel ;
wire [15:0] \cpu|datapath|RF|Regs[5].Reg|b ;
wire [1:0] \cpu|fsm|bsel ;
wire [15:0] \cpu|datapath|RF|Mux|b ;
wire [15:0] \cpu|datapath|REG_B|b ;
wire [7:0] \cpu|datapath|RF|load ;
wire [15:0] \cpu|datapath|REG_A|b ;
wire [1:0] \cpu|fsm|sel_pc ;
wire [2:0] \cpu|fsm|nsel ;
wire [15:0] \cpu|datapath|RF|Regs[0].Reg|b ;
wire [15:0] \cpu|datapath|RF|Regs[2].Reg|b ;
wire [15:0] \cpu|datapath|RF|Regs[4].Reg|b ;
wire [15:0] \cpu|datapath|RF|Regs[3].Reg|b ;
wire [15:0] \cpu|datapath|RF|Regs[6].Reg|b ;
wire [15:0] \cpu|datapath|RF|Regs[7].Reg|b ;
wire [1:0] \cpu|fsm|vsel ;

wire [39:0] \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ram|mem_rtl_0|auto_generated|ram_block1a1  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ram|mem_rtl_0|auto_generated|ram_block1a2  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ram|mem_rtl_0|auto_generated|ram_block1a3  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ram|mem_rtl_0|auto_generated|ram_block1a4  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ram|mem_rtl_0|auto_generated|ram_block1a5  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ram|mem_rtl_0|auto_generated|ram_block1a6  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ram|mem_rtl_0|auto_generated|ram_block1a7  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ram|mem_rtl_0|auto_generated|ram_block1a8  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ram|mem_rtl_0|auto_generated|ram_block1a9  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ram|mem_rtl_0|auto_generated|ram_block1a10  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ram|mem_rtl_0|auto_generated|ram_block1a11  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ram|mem_rtl_0|auto_generated|ram_block1a12  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ram|mem_rtl_0|auto_generated|ram_block1a13  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ram|mem_rtl_0|auto_generated|ram_block1a14  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ram|mem_rtl_0|auto_generated|ram_block1a15  = \ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\REG|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\REG|b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\REG|b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\REG|b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\REG|b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\REG|b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\REG|b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\REG|b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\cpu|fsm|w~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\cpu|datapath|REG_S|b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\cpu|datapath|REG_S|b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\cpu|datapath|REG_S|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|pc_out [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~14  = CARRY(( \cpu|pc_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N51
cyclonev_lcell_comb \cpu|datapath|ALU|dec|ShiftLeft0~0 (
// Equation(s):
// \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  = ( !\cpu|fsm|ALUop_zero~q  & ( \cpu|ins_reg|b [12] & ( \cpu|ins_reg|b [11] ) ) )

	.dataa(!\cpu|ins_reg|b [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|fsm|ALUop_zero~q ),
	.dataf(!\cpu|ins_reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|dec|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|dec|ShiftLeft0~0 .lut_mask = 64'h0000000055550000;
defparam \cpu|datapath|ALU|dec|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \cpu|fsm|Selector10~0 (
// Equation(s):
// \cpu|fsm|Selector10~0_combout  = ( \cpu|fsm|nsel [2] & ( \cpu|fsm|state [0] & ( (!\cpu|fsm|state [3] & (((\cpu|fsm|state [1])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [3] & (!\cpu|fsm|state [2] $ (((!\cpu|fsm|state [4] & !\cpu|fsm|state [1]))))) ) ) ) 
// # ( \cpu|fsm|nsel [2] & ( !\cpu|fsm|state [0] & ( (!\cpu|fsm|state [1] & (!\cpu|fsm|state [3] $ (!\cpu|fsm|state [4] $ (!\cpu|fsm|state [2])))) # (\cpu|fsm|state [1] & ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [4]) # (!\cpu|fsm|state [2])))) ) ) ) # ( 
// !\cpu|fsm|nsel [2] & ( !\cpu|fsm|state [0] & ( (!\cpu|fsm|state [3] & (!\cpu|fsm|state [4] & (!\cpu|fsm|state [2] & \cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [3]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [2]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|nsel [2]),
	.dataf(!\cpu|fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector10~0 .extended_lut = "off";
defparam \cpu|fsm|Selector10~0 .lut_mask = 64'h008096FE000036FA;
defparam \cpu|fsm|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y7_N44
dffeas \cpu|fsm|nsel[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|nsel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|nsel[2] .is_wysiwyg = "true";
defparam \cpu|fsm|nsel[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \cpu|fsm|Selector11~0 (
// Equation(s):
// \cpu|fsm|Selector11~0_combout  = ( \cpu|fsm|nsel [1] & ( \cpu|fsm|state [0] & ( (!\cpu|fsm|state [4] & (((\cpu|fsm|state [3] & \cpu|fsm|state [2])) # (\cpu|fsm|state [1]))) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [2])))) ) ) ) # 
// ( !\cpu|fsm|nsel [1] & ( \cpu|fsm|state [0] & ( (\cpu|fsm|state [3] & (!\cpu|fsm|state [4] & (\cpu|fsm|state [2] & \cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|nsel [1] & ( !\cpu|fsm|state [0] & ( (!\cpu|fsm|state [4] & ((!\cpu|fsm|state [3] $ (\cpu|fsm|state 
// [1])) # (\cpu|fsm|state [2]))) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [2])))) ) ) ) # ( !\cpu|fsm|nsel [1] & ( !\cpu|fsm|state [0] & ( (!\cpu|fsm|state [3] & (!\cpu|fsm|state [1] & (!\cpu|fsm|state [4] $ (!\cpu|fsm|state 
// [2])))) ) ) )

	.dataa(!\cpu|fsm|state [3]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [2]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|nsel [1]),
	.dataf(!\cpu|fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector11~0 .extended_lut = "off";
defparam \cpu|fsm|Selector11~0 .lut_mask = 64'h2800BE7E000436FE;
defparam \cpu|fsm|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N26
dffeas \cpu|fsm|nsel[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|nsel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|nsel[1] .is_wysiwyg = "true";
defparam \cpu|fsm|nsel[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \cpu|fsm|Selector23~0 (
// Equation(s):
// \cpu|fsm|Selector23~0_combout  = ( \cpu|fsm|mem_cmd [0] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [1] & ((!\cpu|fsm|state [0]))) # (\cpu|fsm|state [1] & (!\cpu|fsm|state [4]))) ) ) ) # ( !\cpu|fsm|mem_cmd [0] & ( \cpu|fsm|state 
// [2] & ( (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & (\cpu|fsm|state [3] & \cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|mem_cmd [0] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [4] & ((!\cpu|fsm|state [3]) # (!\cpu|fsm|state [0] $ (!\cpu|fsm|state [1])))) # 
// (\cpu|fsm|state [4] & (((!\cpu|fsm|state [1]) # (\cpu|fsm|state [3])) # (\cpu|fsm|state [0]))) ) ) ) # ( !\cpu|fsm|mem_cmd [0] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & (\cpu|fsm|state [3] & !\cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|mem_cmd [0]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector23~0 .extended_lut = "off";
defparam \cpu|fsm|Selector23~0 .lut_mask = 64'h0200F7BD0002FCFA;
defparam \cpu|fsm|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \cpu|fsm|mem_cmd[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|mem_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|mem_cmd[0] .is_wysiwyg = "true";
defparam \cpu|fsm|mem_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \cpu|fsm|Selector22~0 (
// Equation(s):
// \cpu|fsm|Selector22~0_combout  = ( \cpu|fsm|mem_cmd [1] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & ((!\cpu|fsm|state [4]) # (!\cpu|fsm|state [1])))) ) ) ) # ( \cpu|fsm|mem_cmd [1] & ( !\cpu|fsm|state [2] & ( 
// ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & \cpu|fsm|state [1]))) # (\cpu|fsm|state [4]) ) ) ) # ( !\cpu|fsm|mem_cmd [1] & ( !\cpu|fsm|state [2] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [0] & (!\cpu|fsm|state [3] & \cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|mem_cmd [1]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector22~0 .extended_lut = "off";
defparam \cpu|fsm|Selector22~0 .lut_mask = 64'h0040F5FD0000FCF8;
defparam \cpu|fsm|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \cpu|fsm|mem_cmd[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|mem_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|mem_cmd[1] .is_wysiwyg = "true";
defparam \cpu|fsm|mem_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N33
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (\cpu|fsm|mem_cmd [0] & !\cpu|fsm|mem_cmd [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|fsm|mem_cmd [0]),
	.datad(!\cpu|fsm|mem_cmd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0F000F000F000F00;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \cpu|fsm|Selector4~0 (
// Equation(s):
// \cpu|fsm|Selector4~0_combout  = ( \cpu|fsm|asel [1] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [1] & ((!\cpu|fsm|state [3]) # (!\cpu|fsm|state [4] $ (!\cpu|fsm|state [0])))) # (\cpu|fsm|state [1] & (!\cpu|fsm|state [3] $ ((!\cpu|fsm|state [4])))) ) ) ) # 
// ( \cpu|fsm|asel [1] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [3] & ((!\cpu|fsm|state [0]) # (!\cpu|fsm|state [1] $ (\cpu|fsm|state [4])))) # (\cpu|fsm|state [3] & (((\cpu|fsm|state [4])) # (\cpu|fsm|state [1]))) ) ) ) # ( !\cpu|fsm|asel [1] & ( 
// !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [1] & (\cpu|fsm|state [3] & (\cpu|fsm|state [4] & !\cpu|fsm|state [0]))) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [3]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [0]),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector4~0 .extended_lut = "off";
defparam \cpu|fsm|Selector4~0 .lut_mask = 64'h0200DF9700009EBC;
defparam \cpu|fsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N14
dffeas \cpu|fsm|asel[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|asel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|asel[1] .is_wysiwyg = "true";
defparam \cpu|fsm|asel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N30
cyclonev_lcell_comb \cpu|fsm|Selector5~0 (
// Equation(s):
// \cpu|fsm|Selector5~0_combout  = ( \cpu|fsm|state [4] & ( \cpu|fsm|state [3] & ( (\cpu|fsm|asel [0] & (!\cpu|fsm|state [2] $ (((!\cpu|fsm|state [1] & !\cpu|fsm|state [0]))))) ) ) ) # ( !\cpu|fsm|state [4] & ( \cpu|fsm|state [3] & ( (\cpu|fsm|asel [0] & 
// (((\cpu|fsm|state [0] & \cpu|fsm|state [2])) # (\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|state [4] & ( !\cpu|fsm|state [3] & ( ((!\cpu|fsm|state [1] & (\cpu|fsm|state [0] & !\cpu|fsm|state [2]))) # (\cpu|fsm|asel [0]) ) ) ) # ( !\cpu|fsm|state [4] & ( 
// !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [1] & (\cpu|fsm|asel [0])) # (\cpu|fsm|state [1] & (!\cpu|fsm|state [2] & ((\cpu|fsm|state [0]) # (\cpu|fsm|asel [0])))) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|asel [0]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [2]),
	.datae(!\cpu|fsm|state [4]),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector5~0 .extended_lut = "off";
defparam \cpu|fsm|Selector5~0 .lut_mask = 64'h37223B3311131320;
defparam \cpu|fsm|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \cpu|fsm|asel[0]~feeder (
// Equation(s):
// \cpu|fsm|asel[0]~feeder_combout  = ( \cpu|fsm|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|asel[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|asel[0]~feeder .extended_lut = "off";
defparam \cpu|fsm|asel[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|fsm|asel[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N41
dffeas \cpu|fsm|asel[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|asel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|asel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|asel[0] .is_wysiwyg = "true";
defparam \cpu|fsm|asel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \cpu|datapath|Mux48~1 (
// Equation(s):
// \cpu|datapath|Mux48~1_combout  = ( !\cpu|fsm|asel [0] & ( !\cpu|fsm|asel [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|fsm|asel [1]),
	.datae(gnd),
	.dataf(!\cpu|fsm|asel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux48~1 .extended_lut = "off";
defparam \cpu|datapath|Mux48~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|datapath|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N57
cyclonev_lcell_comb \cpu|datapath|ALU|Mux8~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux8~0_combout  = ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & \cpu|datapath|Mux48~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datad(!\cpu|datapath|Mux48~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux8~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux8~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu|datapath|ALU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N51
cyclonev_lcell_comb \cpu|fsm|Selector9~0 (
// Equation(s):
// \cpu|fsm|Selector9~0_combout  = ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [4] & ((!\cpu|fsm|state [1] & ((!\cpu|fsm|state [2]))) # (\cpu|fsm|state [1] & (\cpu|fsm|state [0] & \cpu|fsm|state [2])))) # (\cpu|fsm|state [4] & (((\cpu|fsm|state [2])))) ) ) # ( 
// !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [4] & (!\cpu|fsm|state [1] & (!\cpu|fsm|state [0] $ (!\cpu|fsm|state [2])))) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [1]),
	.datad(!\cpu|fsm|state [2]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector9~0 .extended_lut = "off";
defparam \cpu|fsm|Selector9~0 .lut_mask = 64'h20802080A057A057;
defparam \cpu|fsm|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \cpu|fsm|Equal18~4 (
// Equation(s):
// \cpu|fsm|Equal18~4_combout  = ( !\cpu|fsm|state [0] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [1] & (!\cpu|fsm|state [3] & !\cpu|fsm|state [2]))) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [1]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [2]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal18~4 .extended_lut = "off";
defparam \cpu|fsm|Equal18~4 .lut_mask = 64'h4000400000000000;
defparam \cpu|fsm|Equal18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N57
cyclonev_lcell_comb \cpu|datapath|ALU|dec|ShiftLeft0~2 (
// Equation(s):
// \cpu|datapath|ALU|dec|ShiftLeft0~2_combout  = ( \cpu|fsm|ALUop_zero~q  ) # ( !\cpu|fsm|ALUop_zero~q  & ( (!\cpu|ins_reg|b [11]) # (\cpu|ins_reg|b [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ins_reg|b [12]),
	.datad(!\cpu|ins_reg|b [11]),
	.datae(gnd),
	.dataf(!\cpu|fsm|ALUop_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|dec|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|datapath|ALU|dec|ShiftLeft0~2 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \cpu|datapath|ALU|dec|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N51
cyclonev_lcell_comb \cpu|datapath|Mux50~1 (
// Equation(s):
// \cpu|datapath|Mux50~1_combout  = ( !\cpu|fsm|asel [1] & ( \cpu|fsm|asel [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|fsm|asel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux50~1 .extended_lut = "off";
defparam \cpu|datapath|Mux50~1 .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|datapath|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N45
cyclonev_lcell_comb \cpu|fsm|Selector8~0 (
// Equation(s):
// \cpu|fsm|Selector8~0_combout  = ( \cpu|fsm|state [3] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [1] & (!\cpu|fsm|state [0] & \cpu|fsm|state [2]))) ) ) # ( !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [4] & (!\cpu|fsm|state [1] & (\cpu|fsm|state [0] & 
// !\cpu|fsm|state [2]))) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [1]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [2]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector8~0 .extended_lut = "off";
defparam \cpu|fsm|Selector8~0 .lut_mask = 64'h0800080000400040;
defparam \cpu|fsm|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \cpu|fsm|Selector8~1 (
// Equation(s):
// \cpu|fsm|Selector8~1_combout  = ( \cpu|fsm|Equal13~0_combout  & ( (((!\cpu|fsm|Selector9~0_combout  & \cpu|fsm|vsel [1])) # (\cpu|fsm|Selector8~0_combout )) # (\cpu|fsm|Equal18~4_combout ) ) ) # ( !\cpu|fsm|Equal13~0_combout  & ( 
// ((!\cpu|fsm|Selector9~0_combout  & \cpu|fsm|vsel [1])) # (\cpu|fsm|Selector8~0_combout ) ) )

	.dataa(!\cpu|fsm|Selector9~0_combout ),
	.datab(!\cpu|fsm|Equal18~4_combout ),
	.datac(!\cpu|fsm|Selector8~0_combout ),
	.datad(!\cpu|fsm|vsel [1]),
	.datae(gnd),
	.dataf(!\cpu|fsm|Equal13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector8~1 .extended_lut = "off";
defparam \cpu|fsm|Selector8~1 .lut_mask = 64'h0FAF0FAF3FBF3FBF;
defparam \cpu|fsm|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N29
dffeas \cpu|fsm|vsel[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|vsel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|vsel[1] .is_wysiwyg = "true";
defparam \cpu|fsm|vsel[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N45
cyclonev_lcell_comb \cpu|datapath|Mux8~0 (
// Equation(s):
// \cpu|datapath|Mux8~0_combout  = ( \cpu|fsm|vsel [1] & ( (!\cpu|fsm|vsel [0] & \cpu|ins_reg|b [7]) ) ) # ( !\cpu|fsm|vsel [1] & ( (!\cpu|fsm|vsel [0] & (\cpu|datapath|REG_C|b [9])) # (\cpu|fsm|vsel [0] & ((\read_data[9]~14_combout ))) ) )

	.dataa(!\cpu|fsm|vsel [0]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\read_data[9]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|fsm|vsel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux8~0 .extended_lut = "off";
defparam \cpu|datapath|Mux8~0 .lut_mask = 64'h227722770A0A0A0A;
defparam \cpu|datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder_combout  = ( \cpu|datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \cpu|fsm|Selector14~0 (
// Equation(s):
// \cpu|fsm|Selector14~0_combout  = ( \cpu|fsm|write~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [4] & (((\cpu|fsm|state [1])) # (\cpu|fsm|state [2]))) # (\cpu|fsm|state [4] & (!\cpu|fsm|state [2] $ (((!\cpu|fsm|state [0] & !\cpu|fsm|state [1]))))) ) ) ) 
// # ( !\cpu|fsm|write~q  & ( \cpu|fsm|state [3] & ( (\cpu|fsm|state [2] & ((!\cpu|fsm|state [0] & (\cpu|fsm|state [4] & !\cpu|fsm|state [1])) # (\cpu|fsm|state [0] & (!\cpu|fsm|state [4] & \cpu|fsm|state [1])))) ) ) ) # ( \cpu|fsm|write~q  & ( 
// !\cpu|fsm|state [3] ) ) # ( !\cpu|fsm|write~q  & ( !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [4] & (!\cpu|fsm|state [1] & (!\cpu|fsm|state [2] $ (!\cpu|fsm|state [0])))) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|write~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector14~0 .extended_lut = "off";
defparam \cpu|fsm|Selector14~0 .lut_mask = 64'h6000FFFF041056FA;
defparam \cpu|fsm|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \cpu|fsm|write (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|write .is_wysiwyg = "true";
defparam \cpu|fsm|write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \cpu|datapath|RF|load[2] (
// Equation(s):
// \cpu|datapath|RF|load [2] = ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|fsm|write~q  & !\cpu|ins_dec|Mux2~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|fsm|write~q ),
	.datac(!\cpu|ins_dec|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[2] .extended_lut = "off";
defparam \cpu|datapath|RF|load[2] .lut_mask = 64'h0000000020202020;
defparam \cpu|datapath|RF|load[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N58
dffeas \cpu|datapath|RF|Regs[2].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N9
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder_combout  = ( \cpu|datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \cpu|datapath|RF|load[4] (
// Equation(s):
// \cpu|datapath|RF|load [4] = ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|fsm|write~q  & !\cpu|ins_dec|Mux1~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|fsm|write~q ),
	.datac(!\cpu|ins_dec|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[4] .extended_lut = "off";
defparam \cpu|datapath|RF|load[4] .lut_mask = 64'h0000000020202020;
defparam \cpu|datapath|RF|load[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N11
dffeas \cpu|datapath|RF|Regs[4].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \cpu|datapath|RF|load[0] (
// Equation(s):
// \cpu|datapath|RF|load [0] = (!\cpu|ins_dec|Mux2~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|fsm|write~q )))

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|fsm|write~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[0] .extended_lut = "off";
defparam \cpu|datapath|RF|load[0] .lut_mask = 64'h0080008000800080;
defparam \cpu|datapath|RF|load[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \cpu|datapath|RF|Regs[0].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[9]~27 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[9]~27_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [9] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [9])) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [9] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [9])) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [9] & ( !\cpu|ins_dec|Mux2~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [9]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [9] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (\cpu|ins_dec|Mux1~0_combout  & 
// (\cpu|datapath|RF|Regs[2].Reg|b [9] & !\cpu|ins_dec|Mux0~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux1~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [9]),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[4].Reg|b [9]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [9]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[9]~27 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[9]~27 .lut_mask = 64'h1010B0B000A000A0;
defparam \cpu|datapath|RF|Mux|b[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N45
cyclonev_lcell_comb \cpu|datapath|RF|load[3] (
// Equation(s):
// \cpu|datapath|RF|load [3] = ( \cpu|fsm|write~q  & ( (!\cpu|ins_dec|Mux2~0_combout  & (\cpu|ins_dec|Mux1~0_combout  & \cpu|ins_dec|Mux0~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[3] .extended_lut = "off";
defparam \cpu|datapath|RF|load[3] .lut_mask = 64'h0000000002020202;
defparam \cpu|datapath|RF|load[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N44
dffeas \cpu|datapath|RF|Regs[3].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N24
cyclonev_lcell_comb \cpu|datapath|RF|load[1] (
// Equation(s):
// \cpu|datapath|RF|load [1] = ( \cpu|fsm|write~q  & ( (!\cpu|ins_dec|Mux2~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & \cpu|ins_dec|Mux0~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[1] .extended_lut = "off";
defparam \cpu|datapath|RF|load[1] .lut_mask = 64'h0000000008080808;
defparam \cpu|datapath|RF|load[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N13
dffeas \cpu|datapath|RF|Regs[1].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N9
cyclonev_lcell_comb \cpu|datapath|RF|Dec2|ShiftLeft0~1 (
// Equation(s):
// \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  = ( \cpu|ins_dec|Mux0~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & !\cpu|ins_dec|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ins_dec|Mux1~0_combout ),
	.datad(!\cpu|ins_dec|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|ins_dec|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~1 .lut_mask = 64'h00000000F000F000;
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N24
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[9]~28 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[9]~28_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( ((\cpu|datapath|RF|Regs[1].Reg|b [9] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout )) # (\cpu|datapath|RF|Regs[3].Reg|b [9]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [9] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[3].Reg|b [9]),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [9]),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[9]~28 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[9]~28 .lut_mask = 64'h000F000F333F333F;
defparam \cpu|datapath|RF|Mux|b[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \cpu|datapath|RF|load[6] (
// Equation(s):
// \cpu|datapath|RF|load [6] = ( \cpu|fsm|write~q  & ( (\cpu|ins_dec|Mux2~0_combout  & (\cpu|ins_dec|Mux1~0_combout  & !\cpu|ins_dec|Mux0~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[6] .extended_lut = "off";
defparam \cpu|datapath|RF|load[6] .lut_mask = 64'h0000000010101010;
defparam \cpu|datapath|RF|load[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \cpu|datapath|RF|Regs[6].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N57
cyclonev_lcell_comb \cpu|datapath|RF|load[7] (
// Equation(s):
// \cpu|datapath|RF|load [7] = ( \cpu|ins_dec|Mux0~0_combout  & ( (\cpu|ins_dec|Mux2~0_combout  & (\cpu|ins_dec|Mux1~0_combout  & \cpu|fsm|write~q )) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|fsm|write~q ),
	.datad(gnd),
	.datae(!\cpu|ins_dec|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[7] .extended_lut = "off";
defparam \cpu|datapath|RF|load[7] .lut_mask = 64'h0000010100000101;
defparam \cpu|datapath|RF|load[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N23
dffeas \cpu|datapath|RF|Regs[7].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \cpu|datapath|RF|Dec2|ShiftLeft0~4 (
// Equation(s):
// \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  = ( \cpu|ins_dec|Mux0~0_combout  & ( (\cpu|ins_dec|Mux2~0_combout  & \cpu|ins_dec|Mux1~0_combout ) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(gnd),
	.datac(!\cpu|ins_dec|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ins_dec|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~4 .extended_lut = "off";
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~4 .lut_mask = 64'h0000000005050505;
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \cpu|datapath|RF|Dec2|ShiftLeft0~3 (
// Equation(s):
// \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  = ( \cpu|ins_dec|Mux2~0_combout  & ( \cpu|ins_dec|Mux1~0_combout  & ( !\cpu|ins_dec|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ins_dec|Mux0~0_combout ),
	.datae(!\cpu|ins_dec|Mux2~0_combout ),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~3 .extended_lut = "off";
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~3 .lut_mask = 64'h000000000000FF00;
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N15
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[9]~29 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[9]~29_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [9]) # (\cpu|datapath|RF|Regs[6].Reg|b [9]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Regs[6].Reg|b [9] ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \cpu|datapath|RF|Regs[7].Reg|b [9] ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[6].Reg|b [9]),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [9]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[9]~29 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[9]~29 .lut_mask = 64'h00000F0F33333F3F;
defparam \cpu|datapath|RF|Mux|b[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N6
cyclonev_lcell_comb \cpu|datapath|RF|load[5] (
// Equation(s):
// \cpu|datapath|RF|load [5] = ( \cpu|fsm|write~q  & ( (\cpu|ins_dec|Mux2~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & \cpu|ins_dec|Mux0~0_combout )) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|load [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|load[5] .extended_lut = "off";
defparam \cpu|datapath|RF|load[5] .lut_mask = 64'h0000000004040404;
defparam \cpu|datapath|RF|load[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \cpu|datapath|RF|Regs[5].Reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[9] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [9] = ( \cpu|datapath|RF|Regs[5].Reg|b [9] & ( (((\cpu|datapath|RF|Mux|b[9]~29_combout ) # (\cpu|datapath|RF|Mux|b[9]~28_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # (\cpu|datapath|RF|Mux|b[9]~27_combout ) ) ) # ( 
// !\cpu|datapath|RF|Regs[5].Reg|b [9] & ( ((\cpu|datapath|RF|Mux|b[9]~29_combout ) # (\cpu|datapath|RF|Mux|b[9]~28_combout )) # (\cpu|datapath|RF|Mux|b[9]~27_combout ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[9]~27_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[9]~28_combout ),
	.datad(!\cpu|datapath|RF|Mux|b[9]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Regs[5].Reg|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[9] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[9] .lut_mask = 64'h5FFF5FFF7FFF7FFF;
defparam \cpu|datapath|RF|Mux|b[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N3
cyclonev_lcell_comb \cpu|fsm|Selector0~0 (
// Equation(s):
// \cpu|fsm|Selector0~0_combout  = ( \cpu|fsm|loada~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (((\cpu|fsm|state [1]) # (\cpu|fsm|state [4])))) # (\cpu|fsm|state [2] & (!\cpu|fsm|state [4] $ (((!\cpu|fsm|state [0] & !\cpu|fsm|state [1]))))) ) ) ) # 
// ( \cpu|fsm|loada~q  & ( !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [2]) # ((!\cpu|fsm|state [1]) # (\cpu|fsm|state [4])) ) ) ) # ( !\cpu|fsm|loada~q  & ( !\cpu|fsm|state [3] & ( (\cpu|fsm|state [2] & (\cpu|fsm|state [0] & (!\cpu|fsm|state [4] & 
// !\cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|loada~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector0~0 .extended_lut = "off";
defparam \cpu|fsm|Selector0~0 .lut_mask = 64'h1000FFAF00001EFA;
defparam \cpu|fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N5
dffeas \cpu|fsm|loada (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|loada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|loada .is_wysiwyg = "true";
defparam \cpu|fsm|loada .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N56
dffeas \cpu|datapath|REG_A|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Mux|b [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N6
cyclonev_lcell_comb \cpu|fsm|Selector1~0 (
// Equation(s):
// \cpu|fsm|Selector1~0_combout  = ( \cpu|fsm|loadb~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (((\cpu|fsm|state [1])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [0] & !\cpu|fsm|state [1])))) ) ) ) # 
// ( \cpu|fsm|loadb~q  & ( !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [0]) # ((!\cpu|fsm|state [2] & (!\cpu|fsm|state [4] $ (\cpu|fsm|state [1]))) # (\cpu|fsm|state [2] & ((\cpu|fsm|state [1]) # (\cpu|fsm|state [4])))) ) ) ) # ( !\cpu|fsm|loadb~q  & ( 
// !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [0] & (!\cpu|fsm|state [4] $ (!\cpu|fsm|state [1])))) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|loadb~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector1~0 .extended_lut = "off";
defparam \cpu|fsm|Selector1~0 .lut_mask = 64'h2080F9F7000076EE;
defparam \cpu|fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N8
dffeas \cpu|fsm|loadb (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|loadb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|loadb .is_wysiwyg = "true";
defparam \cpu|fsm|loadb .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \cpu|datapath|REG_B|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \cpu|fsm|Selector7~0 (
// Equation(s):
// \cpu|fsm|Selector7~0_combout  = ( \cpu|fsm|bsel [0] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [1] & ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [4]) # (!\cpu|fsm|state [0])))) # (\cpu|fsm|state [1] & (!\cpu|fsm|state [3] $ ((!\cpu|fsm|state [4])))) ) ) ) 
// # ( !\cpu|fsm|bsel [0] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [1] & (\cpu|fsm|state [3] & (!\cpu|fsm|state [4] & !\cpu|fsm|state [0]))) ) ) ) # ( \cpu|fsm|bsel [0] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [1] & (!\cpu|fsm|state [3] $ 
// (((\cpu|fsm|state [4] & \cpu|fsm|state [0]))))) # (\cpu|fsm|state [1] & (((!\cpu|fsm|state [0]) # (\cpu|fsm|state [4])) # (\cpu|fsm|state [3]))) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [3]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [0]),
	.datae(!\cpu|fsm|bsel [0]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector7~0 .extended_lut = "off";
defparam \cpu|fsm|Selector7~0 .lut_mask = 64'h0000DD972000BEBC;
defparam \cpu|fsm|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \cpu|fsm|bsel[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|bsel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|bsel[0] .is_wysiwyg = "true";
defparam \cpu|fsm|bsel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \cpu|datapath|Mux7~0 (
// Equation(s):
// \cpu|datapath|Mux7~0_combout  = ( \cpu|datapath|REG_C|b[10]~DUPLICATE_q  & ( \read_data[10]~15_combout  & ( (!\cpu|fsm|vsel [1]) # ((\cpu|ins_reg|b [7] & !\cpu|fsm|vsel [0])) ) ) ) # ( !\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & ( \read_data[10]~15_combout  
// & ( (!\cpu|fsm|vsel [1] & ((\cpu|fsm|vsel [0]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7] & !\cpu|fsm|vsel [0])) ) ) ) # ( \cpu|datapath|REG_C|b[10]~DUPLICATE_q  & ( !\read_data[10]~15_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1]) # 
// (\cpu|ins_reg|b [7]))) ) ) ) # ( !\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & ( !\read_data[10]~15_combout  & ( (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7] & !\cpu|fsm|vsel [0])) ) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|ins_reg|b [7]),
	.datac(!\cpu|fsm|vsel [0]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.dataf(!\read_data[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux7~0 .extended_lut = "off";
defparam \cpu|datapath|Mux7~0 .lut_mask = 64'h1010B0B01A1ABABA;
defparam \cpu|datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N10
dffeas \cpu|datapath|RF|Regs[5].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N25
dffeas \cpu|datapath|RF|Regs[2].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N49
dffeas \cpu|datapath|RF|Regs[4].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N50
dffeas \cpu|datapath|RF|Regs[0].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N48
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[10]~30 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[10]~30_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [10] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [10])) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [10] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [10])) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [10] & ( 
// !\cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [10]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [10] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (\cpu|ins_dec|Mux1~0_combout 
//  & (\cpu|datapath|RF|Regs[2].Reg|b [10] & !\cpu|ins_dec|Mux0~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux1~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [10]),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[4].Reg|b [10]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [10]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[10]~30 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[10]~30 .lut_mask = 64'h1010B0B000A000A0;
defparam \cpu|datapath|RF|Mux|b[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N37
dffeas \cpu|datapath|RF|Regs[6].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N25
dffeas \cpu|datapath|RF|Regs[7].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[10]~32 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[10]~32_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [10]) # (\cpu|datapath|RF|Regs[6].Reg|b [10]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Regs[6].Reg|b [10] ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( 
// \cpu|datapath|RF|Regs[7].Reg|b [10] ) ) )

	.dataa(!\cpu|datapath|RF|Regs[6].Reg|b [10]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [10]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[10]~32 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[10]~32 .lut_mask = 64'h00000F0F55555F5F;
defparam \cpu|datapath|RF|Mux|b[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \cpu|datapath|RF|Regs[1].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N44
dffeas \cpu|datapath|RF|Regs[3].Reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[10]~31 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[10]~31_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [10] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [10] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( 
// (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [10]) ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [10] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & 
// \cpu|datapath|RF|Regs[1].Reg|b [10]) ) ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [10] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [10]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [10]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [10]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[10]~31 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[10]~31 .lut_mask = 64'h030303030303FFFF;
defparam \cpu|datapath|RF|Mux|b[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N3
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[10] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [10] = ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[10]~31_combout  ) ) # ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[10]~31_combout  ) ) # ( 
// \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[10]~31_combout  & ( ((\cpu|datapath|RF|Mux|b[10]~32_combout ) # (\cpu|datapath|RF|Mux|b[10]~30_combout )) # (\cpu|datapath|RF|Regs[5].Reg|b [10]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[10]~31_combout  & ( (\cpu|datapath|RF|Mux|b[10]~32_combout ) # (\cpu|datapath|RF|Mux|b[10]~30_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Regs[5].Reg|b [10]),
	.datab(!\cpu|datapath|RF|Mux|b[10]~30_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[10]~32_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.dataf(!\cpu|datapath|RF|Mux|b[10]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[10] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[10] .lut_mask = 64'h3F3F7F7FFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N35
dffeas \cpu|datapath|REG_B|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \cpu|datapath|REG_A|b[12]~feeder (
// Equation(s):
// \cpu|datapath|REG_A|b[12]~feeder_combout  = ( \cpu|datapath|RF|Mux|b [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Mux|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|REG_A|b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[12]~feeder .extended_lut = "off";
defparam \cpu|datapath|REG_A|b[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|REG_A|b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N49
dffeas \cpu|datapath|REG_A|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N7
dffeas \cpu|datapath|REG_A|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N41
dffeas \cpu|datapath|REG_A|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \cpu|datapath|REG_A|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N51
cyclonev_lcell_comb \cpu|datapath|Mux78~0 (
// Equation(s):
// \cpu|datapath|Mux78~0_combout  = (\cpu|datapath|Mux48~1_combout  & \cpu|datapath|REG_A|b [15])

	.dataa(!\cpu|datapath|Mux48~1_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_A|b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux78~0 .extended_lut = "off";
defparam \cpu|datapath|Mux78~0 .lut_mask = 64'h0505050505050505;
defparam \cpu|datapath|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \cpu|datapath|Mux46~0 (
// Equation(s):
// \cpu|datapath|Mux46~0_combout  = ( !\cpu|fsm|asel [1] & ( (!\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0] & ((!\cpu|ins_reg|b [3] & (\cpu|datapath|REG_B|b [15])) # (\cpu|ins_reg|b [3] & ((\cpu|datapath|REG_B|b [14])))))) # (\cpu|ins_reg|b [4] & 
// ((((\cpu|datapath|REG_B|b [15] & \cpu|ins_reg|b [3])) # (\cpu|fsm|bsel [0])))) ) ) # ( \cpu|fsm|asel [1] & ( (((!\cpu|fsm|bsel [0] & (\cpu|ins_reg|b [7])) # (\cpu|fsm|bsel [0] & ((\cpu|ins_reg|b [4]))))) ) )

	.dataa(!\cpu|datapath|REG_B|b [15]),
	.datab(!\cpu|datapath|REG_B|b [14]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\cpu|ins_reg|b [4]),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|fsm|bsel [0]),
	.datag(!\cpu|ins_reg|b [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux46~0 .extended_lut = "on";
defparam \cpu|datapath|Mux46~0 .lut_mask = 64'h53050F0F00FF00FF;
defparam \cpu|datapath|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \cpu|datapath|ALU|Mux15~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux15~0_combout  = ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( !\cpu|datapath|Mux46~0_combout  ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( (\cpu|datapath|Mux78~0_combout  & (\cpu|datapath|Mux46~0_combout  & 
// \cpu|datapath|ALU|dec|ShiftLeft0~1_combout )) ) )

	.dataa(!\cpu|datapath|Mux78~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux46~0_combout ),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux15~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux15~0 .lut_mask = 64'h00050005F0F0F0F0;
defparam \cpu|datapath|ALU|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|as|Add0~0 (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout  = ( \cpu|datapath|Mux78~0_combout  & ( !\cpu|datapath|Mux46~0_combout  $ (\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ) ) ) # ( !\cpu|datapath|Mux78~0_combout  & ( !\cpu|datapath|Mux46~0_combout  $ 
// (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ) ) )

	.dataa(!\cpu|datapath|Mux46~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux78~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|as|Add0~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|as|Add0~0 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \cpu|datapath|ALU|add_sub_ovf|as|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N4
dffeas \cpu|datapath|REG_A|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N31
dffeas \cpu|datapath|REG_A|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N50
dffeas \cpu|datapath|REG_B|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \cpu|datapath|Mux32~0 (
// Equation(s):
// \cpu|datapath|Mux32~0_combout  = ( \cpu|datapath|REG_B|b [7] & ( (!\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0])) # (\cpu|ins_reg|b [4] & ((\cpu|datapath|REG_B|b [9]) # (\cpu|fsm|bsel [0]))) ) ) # ( !\cpu|datapath|REG_B|b [7] & ( (\cpu|ins_reg|b [4] & 
// ((\cpu|datapath|REG_B|b [9]) # (\cpu|fsm|bsel [0]))) ) )

	.dataa(!\cpu|ins_reg|b [4]),
	.datab(gnd),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|datapath|REG_B|b [9]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux32~0 .extended_lut = "off";
defparam \cpu|datapath|Mux32~0 .lut_mask = 64'h05550555A5F5A5F5;
defparam \cpu|datapath|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N26
dffeas \cpu|datapath|REG_B|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \cpu|datapath|Mux32~1 (
// Equation(s):
// \cpu|datapath|Mux32~1_combout  = ( \cpu|datapath|REG_B|b [8] & ( (!\cpu|fsm|asel [1] & (((\cpu|datapath|Mux40~0_combout ) # (\cpu|datapath|Mux32~0_combout )))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) ) # ( !\cpu|datapath|REG_B|b [8] & ( 
// (!\cpu|fsm|asel [1] & (((\cpu|datapath|Mux32~0_combout  & !\cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) )

	.dataa(!\cpu|fsm|asel [1]),
	.datab(!\cpu|ins_reg|b [7]),
	.datac(!\cpu|datapath|Mux32~0_combout ),
	.datad(!\cpu|datapath|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux32~1 .extended_lut = "off";
defparam \cpu|datapath|Mux32~1 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \cpu|datapath|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \cpu|datapath|Mux11~0 (
// Equation(s):
// \cpu|datapath|Mux11~0_combout  = ( \cpu|fsm|vsel [0] & ( \read_data[6]~8_combout  & ( (!\cpu|fsm|vsel [1]) # (\cpu|pc_out [6]) ) ) ) # ( !\cpu|fsm|vsel [0] & ( \read_data[6]~8_combout  & ( (!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b [6])) # 
// (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [6]))) ) ) ) # ( \cpu|fsm|vsel [0] & ( !\read_data[6]~8_combout  & ( (\cpu|fsm|vsel [1] & \cpu|pc_out [6]) ) ) ) # ( !\cpu|fsm|vsel [0] & ( !\read_data[6]~8_combout  & ( (!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b 
// [6])) # (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [6]))) ) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|datapath|REG_C|b [6]),
	.datac(!\cpu|pc_out [6]),
	.datad(!\cpu|ins_reg|b [6]),
	.datae(!\cpu|fsm|vsel [0]),
	.dataf(!\read_data[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux11~0 .extended_lut = "off";
defparam \cpu|datapath|Mux11~0 .lut_mask = 64'h227705052277AFAF;
defparam \cpu|datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N37
dffeas \cpu|datapath|RF|Regs[7].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \cpu|datapath|RF|Regs[6].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[6]~20 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[6]~20_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( ((\cpu|datapath|RF|Regs[7].Reg|b [6] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Regs[6].Reg|b [6]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [6] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[7].Reg|b [6]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [6]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[6]~20 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[6]~20 .lut_mask = 64'h0303030303FF03FF;
defparam \cpu|datapath|RF|Mux|b[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N19
dffeas \cpu|datapath|RF|Regs[5].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \cpu|datapath|RF|Regs[1].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \cpu|datapath|RF|Regs[3].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[6]~19 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[6]~19_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [6] & ( ((\cpu|datapath|RF|Regs[1].Reg|b [6] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ) ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b 
// [6] & ( (\cpu|datapath|RF|Regs[1].Reg|b [6] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[1].Reg|b [6]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[6]~19 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[6]~19 .lut_mask = 64'h030303FF030303FF;
defparam \cpu|datapath|RF|Mux|b[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N0
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder_combout  = ( \cpu|datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N2
dffeas \cpu|datapath|RF|Regs[4].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N32
dffeas \cpu|datapath|RF|Regs[0].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder_combout  = ( \cpu|datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \cpu|datapath|RF|Regs[2].Reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[6]~18 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[6]~18_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [6] & ( \cpu|datapath|RF|Regs[2].Reg|b [6] & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout ) # ((\cpu|datapath|RF|Regs[4].Reg|b [6] & !\cpu|ins_dec|Mux1~0_combout 
// )))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [6] & ( \cpu|datapath|RF|Regs[2].Reg|b [6] & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [6] & \cpu|ins_dec|Mux2~0_combout )) # 
// (\cpu|ins_dec|Mux1~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout ))))) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [6] & ( !\cpu|datapath|RF|Regs[2].Reg|b [6] & ( (!\cpu|ins_dec|Mux0~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout 
// ) # (\cpu|datapath|RF|Regs[4].Reg|b [6])))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [6] & ( !\cpu|datapath|RF|Regs[2].Reg|b [6] & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [6] & (!\cpu|ins_dec|Mux1~0_combout  & 
// \cpu|ins_dec|Mux2~0_combout ))) ) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[4].Reg|b [6]),
	.datac(!\cpu|ins_dec|Mux1~0_combout ),
	.datad(!\cpu|ins_dec|Mux2~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [6]),
	.dataf(!\cpu|datapath|RF|Regs[2].Reg|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[6]~18 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[6]~18 .lut_mask = 64'h0020A0200A20AA20;
defparam \cpu|datapath|RF|Mux|b[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[6] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [6] = ( \cpu|datapath|RF|Mux|b[6]~18_combout  ) # ( !\cpu|datapath|RF|Mux|b[6]~18_combout  & ( (((\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & \cpu|datapath|RF|Regs[5].Reg|b [6])) # (\cpu|datapath|RF|Mux|b[6]~19_combout )) # 
// (\cpu|datapath|RF|Mux|b[6]~20_combout ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[6]~20_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datac(!\cpu|datapath|RF|Regs[5].Reg|b [6]),
	.datad(!\cpu|datapath|RF|Mux|b[6]~19_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Mux|b[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[6] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[6] .lut_mask = 64'h57FF57FFFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N58
dffeas \cpu|datapath|REG_B|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \cpu|datapath|Mux30~0 (
// Equation(s):
// \cpu|datapath|Mux30~0_combout  = ( \cpu|datapath|REG_B|b [6] & ( (!\cpu|fsm|bsel [0] & ((!\cpu|ins_reg|b [4]) # (\cpu|datapath|REG_B|b [8]))) # (\cpu|fsm|bsel [0] & (\cpu|ins_reg|b [4])) ) ) # ( !\cpu|datapath|REG_B|b [6] & ( (\cpu|ins_reg|b [4] & 
// ((\cpu|datapath|REG_B|b [8]) # (\cpu|fsm|bsel [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|bsel [0]),
	.datac(!\cpu|ins_reg|b [4]),
	.datad(!\cpu|datapath|REG_B|b [8]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux30~0 .extended_lut = "off";
defparam \cpu|datapath|Mux30~0 .lut_mask = 64'h030F030FC3CFC3CF;
defparam \cpu|datapath|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \cpu|datapath|Mux30~1 (
// Equation(s):
// \cpu|datapath|Mux30~1_combout  = ( \cpu|datapath|Mux30~0_combout  & ( (!\cpu|fsm|asel [1] & (((!\cpu|datapath|Mux40~0_combout ) # (\cpu|datapath|REG_B|b [7])))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) ) # ( !\cpu|datapath|Mux30~0_combout  & ( 
// (!\cpu|fsm|asel [1] & (((\cpu|datapath|REG_B|b [7] & \cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|datapath|REG_B|b [7]),
	.datad(!\cpu|datapath|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux30~1 .extended_lut = "off";
defparam \cpu|datapath|Mux30~1 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \cpu|datapath|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N55
dffeas \cpu|datapath|REG_A|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \cpu|datapath|Mux60~0 (
// Equation(s):
// \cpu|datapath|Mux60~0_combout  = ( \cpu|fsm|asel [1] & ( \cpu|datapath|REG_A|b [6] & ( \cpu|pc_out [6] ) ) ) # ( !\cpu|fsm|asel [1] & ( \cpu|datapath|REG_A|b [6] ) ) # ( \cpu|fsm|asel [1] & ( !\cpu|datapath|REG_A|b [6] & ( \cpu|pc_out [6] ) ) )

	.dataa(gnd),
	.datab(!\cpu|pc_out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|datapath|REG_A|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux60~0 .extended_lut = "off";
defparam \cpu|datapath|Mux60~0 .lut_mask = 64'h00003333FFFF3333;
defparam \cpu|datapath|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N49
dffeas \cpu|datapath|REG_B|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N59
dffeas \cpu|datapath|REG_B|b[6]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \cpu|datapath|Mux26~1 (
// Equation(s):
// \cpu|datapath|Mux26~1_combout  = ( \cpu|datapath|REG_B|b[4]~DUPLICATE_q  & ( (!\cpu|ins_reg|b [4] & (\cpu|fsm|bsel [0])) # (\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0] & !\cpu|datapath|REG_B|b[6]~DUPLICATE_q )) ) ) # ( !\cpu|datapath|REG_B|b[4]~DUPLICATE_q  
// & ( (!\cpu|ins_reg|b [4] & (((\cpu|ins_reg|b [3])) # (\cpu|fsm|bsel [0]))) # (\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0] & ((!\cpu|datapath|REG_B|b[6]~DUPLICATE_q )))) ) )

	.dataa(!\cpu|ins_reg|b [4]),
	.datab(!\cpu|fsm|bsel [0]),
	.datac(!\cpu|ins_reg|b [3]),
	.datad(!\cpu|datapath|REG_B|b[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux26~1 .extended_lut = "off";
defparam \cpu|datapath|Mux26~1 .lut_mask = 64'h6E2A6E2A66226622;
defparam \cpu|datapath|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \cpu|datapath|Mux26~0 (
// Equation(s):
// \cpu|datapath|Mux26~0_combout  = ( \cpu|ins_reg|b [4] & ( \cpu|datapath|Mux26~1_combout  & ( (\cpu|ins_reg|b [5] & \cpu|fsm|asel [1]) ) ) ) # ( !\cpu|ins_reg|b [4] & ( \cpu|datapath|Mux26~1_combout  & ( (\cpu|ins_reg|b [5] & \cpu|fsm|asel [1]) ) ) ) # ( 
// \cpu|ins_reg|b [4] & ( !\cpu|datapath|Mux26~1_combout  & ( (!\cpu|fsm|asel [1]) # (\cpu|ins_reg|b [5]) ) ) ) # ( !\cpu|ins_reg|b [4] & ( !\cpu|datapath|Mux26~1_combout  & ( (!\cpu|fsm|asel [1] & (((\cpu|datapath|REG_B|b [5]) # (\cpu|ins_reg|b [3])))) # 
// (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [5])) ) ) )

	.dataa(!\cpu|ins_reg|b [5]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|ins_reg|b [3]),
	.datad(!\cpu|datapath|REG_B|b [5]),
	.datae(!\cpu|ins_reg|b [4]),
	.dataf(!\cpu|datapath|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux26~0 .extended_lut = "off";
defparam \cpu|datapath|Mux26~0 .lut_mask = 64'h1DDDDDDD11111111;
defparam \cpu|datapath|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N55
dffeas \cpu|datapath|REG_A|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \cpu|datapath|Mux56~0 (
// Equation(s):
// \cpu|datapath|Mux56~0_combout  = ( \cpu|pc_out [4] & ( (\cpu|fsm|asel [1]) # (\cpu|datapath|REG_A|b [4]) ) ) # ( !\cpu|pc_out [4] & ( (\cpu|datapath|REG_A|b [4] & !\cpu|fsm|asel [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_A|b [4]),
	.datad(!\cpu|fsm|asel [1]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux56~0 .extended_lut = "off";
defparam \cpu|datapath|Mux56~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|datapath|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N19
dffeas \cpu|datapath|REG_B|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N59
dffeas \cpu|datapath|REG_B|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \cpu|datapath|Mux1~0 (
// Equation(s):
// \cpu|datapath|Mux1~0_combout  = ( !\cpu|fsm|bsel [0] & ( !\cpu|fsm|asel [1] ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|asel [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|bsel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux1~0 .extended_lut = "off";
defparam \cpu|datapath|Mux1~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \cpu|datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \cpu|datapath|Mux22~0 (
// Equation(s):
// \cpu|datapath|Mux22~0_combout  = ( \cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] & ( \cpu|datapath|REG_B|b [4] ) ) ) # ( !\cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] & ( \cpu|ins_reg|b [3] ) ) ) # ( \cpu|datapath|Mux1~0_combout  & ( 
// !\cpu|ins_reg|b [4] & ( (!\cpu|ins_reg|b [3] & ((\cpu|datapath|REG_B|b [3]))) # (\cpu|ins_reg|b [3] & (\cpu|datapath|REG_B|b [2])) ) ) ) # ( !\cpu|datapath|Mux1~0_combout  & ( !\cpu|ins_reg|b [4] & ( \cpu|ins_reg|b [3] ) ) )

	.dataa(!\cpu|datapath|REG_B|b [2]),
	.datab(!\cpu|datapath|REG_B|b [4]),
	.datac(!\cpu|datapath|REG_B|b [3]),
	.datad(!\cpu|ins_reg|b [3]),
	.datae(!\cpu|datapath|Mux1~0_combout ),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux22~0 .extended_lut = "off";
defparam \cpu|datapath|Mux22~0 .lut_mask = 64'h00FF0F5500FF3333;
defparam \cpu|datapath|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N30
cyclonev_lcell_comb \cpu|datapath|REG_A|b[2]~feeder (
// Equation(s):
// \cpu|datapath|REG_A|b[2]~feeder_combout  = ( \cpu|datapath|RF|Mux|b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Mux|b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|REG_A|b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[2]~feeder .extended_lut = "off";
defparam \cpu|datapath|REG_A|b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|REG_A|b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N32
dffeas \cpu|datapath|REG_A|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N3
cyclonev_lcell_comb \cpu|datapath|Mux52~0 (
// Equation(s):
// \cpu|datapath|Mux52~0_combout  = ( \cpu|fsm|asel [1] & ( \cpu|pc_out [2] ) ) # ( !\cpu|fsm|asel [1] & ( \cpu|pc_out [2] & ( \cpu|datapath|REG_A|b [2] ) ) ) # ( !\cpu|fsm|asel [1] & ( !\cpu|pc_out [2] & ( \cpu|datapath|REG_A|b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_A|b [2]),
	.datad(gnd),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|pc_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux52~0 .extended_lut = "off";
defparam \cpu|datapath|Mux52~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpu|datapath|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \ram|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\comb~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|datapath|REG_C|b [15],\cpu|datapath|REG_C|b [14],\cpu|datapath|REG_C|b [13],\cpu|datapath|REG_C|b [12],\cpu|datapath|REG_C|b [11],\cpu|datapath|REG_C|b[10]~DUPLICATE_q ,\cpu|datapath|REG_C|b [9],
\cpu|datapath|REG_C|b [8],\cpu|datapath|REG_C|b [7],\cpu|datapath|REG_C|b [6],\cpu|datapath|REG_C|b [5],\cpu|datapath|REG_C|b [4],\cpu|datapath|REG_C|b [3],\cpu|datapath|REG_C|b [2],\cpu|datapath|REG_C|b [1],\cpu|datapath|REG_C|b [0]}),
	.portaaddr({\cpu|mem_addr[7]~7_combout ,\cpu|mem_addr[6]~6_combout ,\cpu|mem_addr[5]~5_combout ,\cpu|mem_addr[4]~4_combout ,\cpu|mem_addr[3]~3_combout ,\cpu|mem_addr[2]~1_combout ,\cpu|mem_addr[1]~0_combout ,\cpu|mem_addr[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\cpu|mem_addr[7]~7_combout ,\cpu|mem_addr[6]~6_combout ,\cpu|mem_addr[5]~5_combout ,\cpu|mem_addr[4]~4_combout ,\cpu|mem_addr[3]~3_combout ,\cpu|mem_addr[2]~1_combout ,\cpu|mem_addr[1]~0_combout ,\cpu|mem_addr[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab8_top.ram0_RAM_15119.hdl.mif";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:ram|altsyncram:mem_rtl_0|altsyncram_75r1:auto_generated|ALTSYNCRAM";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCC00000000FF00000040E0000000668000000066BF000000C004000000A485000000D501000000A485000000B8A5000000A2A3000000A08100000086BF0000008680000000E00000000084000000005F02000000D314000000D209000000D105000000D0010000008460000000D300000000D41900000066C0000000D618";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \read_data[1]~5 (
// Equation(s):
// \read_data[1]~5_combout  = ( \comb~5_combout  & ( \ram|mem_rtl_0|auto_generated|ram_block1a1  & ( ((!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [8])) # (\cpu|fsm|addr_sel~q  & ((!\cpu|pc_out [8])))) # (\SW[1]~input_o ) ) ) ) # ( !\comb~5_combout  & ( 
// \ram|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  ) ) ) # ( \comb~5_combout  & ( !\ram|mem_rtl_0|auto_generated|ram_block1a1  & ( (\SW[1]~input_o  & ((!\cpu|fsm|addr_sel~q  & (\cpu|data_addr_out [8])) # (\cpu|fsm|addr_sel~q  & ((\cpu|pc_out 
// [8]))))) ) ) ) # ( !\comb~5_combout  & ( !\ram|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  ) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|data_addr_out [8]),
	.datac(!\cpu|pc_out [8]),
	.datad(!\SW[1]~input_o ),
	.datae(!\comb~5_combout ),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[1]~5 .extended_lut = "off";
defparam \read_data[1]~5 .lut_mask = 64'h00FF002700FFD8FF;
defparam \read_data[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N24
cyclonev_lcell_comb \cpu|fsm|Selector20~0 (
// Equation(s):
// \cpu|fsm|Selector20~0_combout  = ( \cpu|fsm|load_ir~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & ((!\cpu|fsm|state [0] $ (!\cpu|fsm|state [1])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [0] & 
// !\cpu|fsm|state [1])))) ) ) ) # ( !\cpu|fsm|load_ir~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & (!\cpu|fsm|state [0] & \cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|load_ir~q  & ( !\cpu|fsm|state [3] ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|load_ir~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector20~0 .extended_lut = "off";
defparam \cpu|fsm|Selector20~0 .lut_mask = 64'h0000FFFF00807EE6;
defparam \cpu|fsm|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N26
dffeas \cpu|fsm|load_ir (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|load_ir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|load_ir .is_wysiwyg = "true";
defparam \cpu|fsm|load_ir .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \cpu|ins_reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[1]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[1] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \cpu|datapath|Mux16~0 (
// Equation(s):
// \cpu|datapath|Mux16~0_combout  = ( \cpu|fsm|vsel [0] & ( \read_data[1]~5_combout  & ( (!\cpu|fsm|vsel [1]) # (\cpu|pc_out [1]) ) ) ) # ( !\cpu|fsm|vsel [0] & ( \read_data[1]~5_combout  & ( (!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b [1])) # 
// (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [1]))) ) ) ) # ( \cpu|fsm|vsel [0] & ( !\read_data[1]~5_combout  & ( (\cpu|fsm|vsel [1] & \cpu|pc_out [1]) ) ) ) # ( !\cpu|fsm|vsel [0] & ( !\read_data[1]~5_combout  & ( (!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b 
// [1])) # (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [1]))) ) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|datapath|REG_C|b [1]),
	.datac(!\cpu|ins_reg|b [1]),
	.datad(!\cpu|pc_out [1]),
	.datae(!\cpu|fsm|vsel [0]),
	.dataf(!\read_data[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux16~0 .extended_lut = "off";
defparam \cpu|datapath|Mux16~0 .lut_mask = 64'h272700552727AAFF;
defparam \cpu|datapath|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N11
dffeas \cpu|datapath|RF|Regs[1].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N2
dffeas \cpu|datapath|RF|Regs[3].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[1]~1 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[1]~1_combout  = (!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & (\cpu|datapath|RF|Regs[1].Reg|b [1]))) # (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & 
// (((\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [1])) # (\cpu|datapath|RF|Regs[3].Reg|b [1])))

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [1]),
	.datad(!\cpu|datapath|RF|Regs[3].Reg|b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[1]~1 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[1]~1 .lut_mask = 64'h0357035703570357;
defparam \cpu|datapath|RF|Mux|b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N7
dffeas \cpu|datapath|RF|Regs[7].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N13
dffeas \cpu|datapath|RF|Regs[6].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N57
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[1]~2 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[1]~2_combout  = ( \cpu|datapath|RF|Regs[6].Reg|b [1] & ( ((\cpu|datapath|RF|Regs[7].Reg|b [1] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ) ) ) # ( !\cpu|datapath|RF|Regs[6].Reg|b 
// [1] & ( (\cpu|datapath|RF|Regs[7].Reg|b [1] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(!\cpu|datapath|RF|Regs[7].Reg|b [1]),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Regs[6].Reg|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[1]~2 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[1]~2 .lut_mask = 64'h0505050537373737;
defparam \cpu|datapath|RF|Mux|b[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N55
dffeas \cpu|datapath|RF|Regs[2].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N14
dffeas \cpu|datapath|RF|Regs[4].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N35
dffeas \cpu|datapath|RF|Regs[0].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N12
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[1]~0 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[1]~0_combout  = ( \cpu|datapath|RF|Regs[4].Reg|b [1] & ( \cpu|datapath|RF|Regs[0].Reg|b [1] & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # ((!\cpu|ins_dec|Mux2~0_combout  & \cpu|datapath|RF|Regs[2].Reg|b 
// [1])))) ) ) ) # ( !\cpu|datapath|RF|Regs[4].Reg|b [1] & ( \cpu|datapath|RF|Regs[0].Reg|b [1] & ( (!\cpu|ins_dec|Mux2~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [1])))) ) ) ) # ( 
// \cpu|datapath|RF|Regs[4].Reg|b [1] & ( !\cpu|datapath|RF|Regs[0].Reg|b [1] & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [1] & \cpu|ins_dec|Mux1~0_combout )) # (\cpu|ins_dec|Mux2~0_combout  & 
// ((!\cpu|ins_dec|Mux1~0_combout ))))) ) ) ) # ( !\cpu|datapath|RF|Regs[4].Reg|b [1] & ( !\cpu|datapath|RF|Regs[0].Reg|b [1] & ( (!\cpu|ins_dec|Mux2~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [1] & (!\cpu|ins_dec|Mux0~0_combout  & 
// \cpu|ins_dec|Mux1~0_combout ))) ) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [1]),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|ins_dec|Mux1~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[4].Reg|b [1]),
	.dataf(!\cpu|datapath|RF|Regs[0].Reg|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[1]~0 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[1]~0 .lut_mask = 64'h00205020A020F020;
defparam \cpu|datapath|RF|Mux|b[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N28
dffeas \cpu|datapath|RF|Regs[5].Reg|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N48
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[1] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [1] = ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Regs[5].Reg|b [1] ) ) # ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Regs[5].Reg|b [1] & ( ((\cpu|datapath|RF|Mux|b[1]~0_combout ) # 
// (\cpu|datapath|RF|Mux|b[1]~2_combout )) # (\cpu|datapath|RF|Mux|b[1]~1_combout ) ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Regs[5].Reg|b [1] & ( ((\cpu|datapath|RF|Mux|b[1]~0_combout ) # 
// (\cpu|datapath|RF|Mux|b[1]~2_combout )) # (\cpu|datapath|RF|Mux|b[1]~1_combout ) ) ) ) # ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Regs[5].Reg|b [1] & ( ((\cpu|datapath|RF|Mux|b[1]~0_combout ) # 
// (\cpu|datapath|RF|Mux|b[1]~2_combout )) # (\cpu|datapath|RF|Mux|b[1]~1_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[1]~1_combout ),
	.datab(!\cpu|datapath|RF|Mux|b[1]~2_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[1]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.dataf(!\cpu|datapath|RF|Regs[5].Reg|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[1] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[1] .lut_mask = 64'h7F7F7F7F7F7FFFFF;
defparam \cpu|datapath|RF|Mux|b[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \cpu|datapath|REG_A|b[1]~feeder (
// Equation(s):
// \cpu|datapath|REG_A|b[1]~feeder_combout  = ( \cpu|datapath|RF|Mux|b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Mux|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|REG_A|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[1]~feeder .extended_lut = "off";
defparam \cpu|datapath|REG_A|b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|REG_A|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N44
dffeas \cpu|datapath|REG_A|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \cpu|datapath|Mux50~2 (
// Equation(s):
// \cpu|datapath|Mux50~2_combout  = ( \cpu|pc_out [1] & ( \cpu|fsm|asel [1] ) ) # ( \cpu|pc_out [1] & ( !\cpu|fsm|asel [1] & ( (!\cpu|fsm|asel [0] & \cpu|datapath|REG_A|b [1]) ) ) ) # ( !\cpu|pc_out [1] & ( !\cpu|fsm|asel [1] & ( (!\cpu|fsm|asel [0] & 
// \cpu|datapath|REG_A|b [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|asel [0]),
	.datac(!\cpu|datapath|REG_A|b [1]),
	.datad(gnd),
	.datae(!\cpu|pc_out [1]),
	.dataf(!\cpu|fsm|asel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux50~2 .extended_lut = "off";
defparam \cpu|datapath|Mux50~2 .lut_mask = 64'h0C0C0C0C0000FFFF;
defparam \cpu|datapath|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N55
dffeas \cpu|datapath|REG_B|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N27
cyclonev_lcell_comb \read_data[0]~2 (
// Equation(s):
// \read_data[0]~2_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & 
// (\cpu|data_addr_out [8])) # (\cpu|fsm|addr_sel~q  & ((\cpu|pc_out [8])))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\SW[0]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [8])) # 
// (\cpu|fsm|addr_sel~q  & ((!\cpu|pc_out [8]))))) ) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|data_addr_out [8]),
	.datac(!\cpu|pc_out [8]),
	.datad(!\comb~5_combout ),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[0]~2 .extended_lut = "off";
defparam \read_data[0]~2 .lut_mask = 64'h000000D8FF27FFFF;
defparam \read_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \cpu|ins_reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[0] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \cpu|datapath|Mux17~0 (
// Equation(s):
// \cpu|datapath|Mux17~0_combout  = ( \cpu|datapath|REG_C|b [0] & ( \read_data[0]~2_combout  & ( (!\cpu|fsm|vsel [1]) # ((!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [0])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [0])))) ) ) ) # ( !\cpu|datapath|REG_C|b [0] & ( 
// \read_data[0]~2_combout  & ( (!\cpu|fsm|vsel [1] & (\cpu|fsm|vsel [0])) # (\cpu|fsm|vsel [1] & ((!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [0])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [0]))))) ) ) ) # ( \cpu|datapath|REG_C|b [0] & ( !\read_data[0]~2_combout  & ( 
// (!\cpu|fsm|vsel [1] & (!\cpu|fsm|vsel [0])) # (\cpu|fsm|vsel [1] & ((!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [0])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [0]))))) ) ) ) # ( !\cpu|datapath|REG_C|b [0] & ( !\read_data[0]~2_combout  & ( (\cpu|fsm|vsel [1] & 
// ((!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [0])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [0]))))) ) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|fsm|vsel [0]),
	.datac(!\cpu|ins_reg|b [0]),
	.datad(!\cpu|pc_out [0]),
	.datae(!\cpu|datapath|REG_C|b [0]),
	.dataf(!\read_data[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux17~0 .extended_lut = "off";
defparam \cpu|datapath|Mux17~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu|datapath|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N55
dffeas \cpu|datapath|RF|Regs[7].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N49
dffeas \cpu|datapath|RF|Regs[6].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[0]~5 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[0]~5_combout  = ( \cpu|datapath|RF|Regs[6].Reg|b [0] & ( ((\cpu|datapath|RF|Regs[7].Reg|b [0] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ) ) ) # ( !\cpu|datapath|RF|Regs[6].Reg|b 
// [0] & ( (\cpu|datapath|RF|Regs[7].Reg|b [0] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [0]),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Regs[6].Reg|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[0]~5 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[0]~5 .lut_mask = 64'h000F000F333F333F;
defparam \cpu|datapath|RF|Mux|b[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N16
dffeas \cpu|datapath|RF|Regs[2].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N1
dffeas \cpu|datapath|RF|Regs[4].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \cpu|datapath|RF|Regs[0].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[0]~3 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[0]~3_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [0] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [0])) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [0] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [0])) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [0] & ( !\cpu|ins_dec|Mux2~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [0]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [0] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (\cpu|ins_dec|Mux1~0_combout  & 
// (\cpu|datapath|RF|Regs[2].Reg|b [0] & !\cpu|ins_dec|Mux0~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux1~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [0]),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[4].Reg|b [0]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [0]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[0]~3 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[0]~3 .lut_mask = 64'h1010B0B000A000A0;
defparam \cpu|datapath|RF|Mux|b[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N53
dffeas \cpu|datapath|RF|Regs[5].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N8
dffeas \cpu|datapath|RF|Regs[1].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N20
dffeas \cpu|datapath|RF|Regs[3].Reg|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N9
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[0]~4 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[0]~4_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & \cpu|datapath|RF|Regs[3].Reg|b [0])) # (\cpu|datapath|RF|Regs[1].Reg|b [0]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & \cpu|datapath|RF|Regs[3].Reg|b [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [0]),
	.datad(!\cpu|datapath|RF|Regs[3].Reg|b [0]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[0]~4 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[0]~4 .lut_mask = 64'h003300330F3F0F3F;
defparam \cpu|datapath|RF|Mux|b[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[0] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [0] = ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[0]~4_combout  ) ) # ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[0]~4_combout  ) ) # ( 
// \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[0]~4_combout  & ( ((\cpu|datapath|RF|Regs[5].Reg|b [0]) # (\cpu|datapath|RF|Mux|b[0]~3_combout )) # (\cpu|datapath|RF|Mux|b[0]~5_combout ) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[0]~4_combout  & ( (\cpu|datapath|RF|Mux|b[0]~3_combout ) # (\cpu|datapath|RF|Mux|b[0]~5_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[0]~5_combout ),
	.datab(!\cpu|datapath|RF|Mux|b[0]~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[5].Reg|b [0]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.dataf(!\cpu|datapath|RF|Mux|b[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[0] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[0] .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \cpu|datapath|REG_B|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \cpu|datapath|Mux24~0 (
// Equation(s):
// \cpu|datapath|Mux24~0_combout  = ( \cpu|ins_reg|b [4] & ( (!\cpu|fsm|asel [1] & !\cpu|fsm|bsel [0]) ) ) # ( !\cpu|ins_reg|b [4] & ( (\cpu|ins_reg|b [3] & (!\cpu|fsm|asel [1] & !\cpu|fsm|bsel [0])) ) )

	.dataa(!\cpu|ins_reg|b [3]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux24~0 .extended_lut = "off";
defparam \cpu|datapath|Mux24~0 .lut_mask = 64'h40404040C0C0C0C0;
defparam \cpu|datapath|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \cpu|datapath|Mux24~1 (
// Equation(s):
// \cpu|datapath|Mux24~1_combout  = ( !\cpu|fsm|bsel [0] & ( (!\cpu|fsm|asel [1] & !\cpu|ins_reg|b [4]) ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|asel [1]),
	.datac(gnd),
	.datad(!\cpu|ins_reg|b [4]),
	.datae(gnd),
	.dataf(!\cpu|fsm|bsel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux24~1 .extended_lut = "off";
defparam \cpu|datapath|Mux24~1 .lut_mask = 64'hCC00CC0000000000;
defparam \cpu|datapath|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \cpu|datapath|Mux18~0 (
// Equation(s):
// \cpu|datapath|Mux18~0_combout  = ( \cpu|datapath|Mux24~0_combout  & ( \cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b [0] ) ) ) # ( !\cpu|datapath|Mux24~0_combout  & ( \cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b [1] ) ) ) # ( 
// \cpu|datapath|Mux24~0_combout  & ( !\cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b [2] ) ) ) # ( !\cpu|datapath|Mux24~0_combout  & ( !\cpu|datapath|Mux24~1_combout  & ( \cpu|ins_reg|b [1] ) ) )

	.dataa(!\cpu|datapath|REG_B|b [2]),
	.datab(!\cpu|datapath|REG_B|b [1]),
	.datac(!\cpu|datapath|REG_B|b [0]),
	.datad(!\cpu|ins_reg|b [1]),
	.datae(!\cpu|datapath|Mux24~0_combout ),
	.dataf(!\cpu|datapath|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux18~0 .extended_lut = "off";
defparam \cpu|datapath|Mux18~0 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|datapath|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|comb~0 (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|comb~0_combout  = ( \cpu|datapath|Mux18~0_combout  & ( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  ) ) # ( !\cpu|datapath|Mux18~0_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|add_sub_ovf|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|comb~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|comb~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|datapath|ALU|add_sub_ovf|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N20
dffeas \cpu|datapath|REG_A|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \cpu|datapath|Mux48~2 (
// Equation(s):
// \cpu|datapath|Mux48~2_combout  = ( \cpu|pc_out [0] & ( \cpu|fsm|asel [1] ) ) # ( \cpu|pc_out [0] & ( !\cpu|fsm|asel [1] & ( (!\cpu|fsm|asel [0] & \cpu|datapath|REG_A|b [0]) ) ) ) # ( !\cpu|pc_out [0] & ( !\cpu|fsm|asel [1] & ( (!\cpu|fsm|asel [0] & 
// \cpu|datapath|REG_A|b [0]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|asel [0]),
	.datac(!\cpu|datapath|REG_A|b [0]),
	.datad(gnd),
	.datae(!\cpu|pc_out [0]),
	.dataf(!\cpu|fsm|asel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux48~2 .extended_lut = "off";
defparam \cpu|datapath|Mux48~2 .lut_mask = 64'h0C0C0C0C0000FFFF;
defparam \cpu|datapath|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N57
cyclonev_lcell_comb \cpu|datapath|Mux1~1 (
// Equation(s):
// \cpu|datapath|Mux1~1_combout  = ( \cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] & ( \cpu|datapath|REG_B|b [1] ) ) ) # ( !\cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] & ( \cpu|ins_reg|b [0] ) ) ) # ( \cpu|datapath|Mux1~0_combout  & ( 
// !\cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [0] & !\cpu|ins_reg|b [3]) ) ) ) # ( !\cpu|datapath|Mux1~0_combout  & ( !\cpu|ins_reg|b [4] & ( \cpu|ins_reg|b [0] ) ) )

	.dataa(!\cpu|datapath|REG_B|b [0]),
	.datab(!\cpu|ins_reg|b [0]),
	.datac(!\cpu|datapath|REG_B|b [1]),
	.datad(!\cpu|ins_reg|b [3]),
	.datae(!\cpu|datapath|Mux1~0_combout ),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux1~1 .extended_lut = "off";
defparam \cpu|datapath|Mux1~1 .lut_mask = 64'h3333550033330F0F;
defparam \cpu|datapath|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \cpu|ALUop_dp[1]~0 (
// Equation(s):
// \cpu|ALUop_dp[1]~0_combout  = ( \cpu|ins_reg|b [12] & ( !\cpu|fsm|ALUop_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|fsm|ALUop_zero~q ),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ALUop_dp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ALUop_dp[1]~0 .extended_lut = "off";
defparam \cpu|ALUop_dp[1]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|ALUop_dp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[0] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [0] = SUM(( !\cpu|datapath|Mux48~2_combout  $ (!\cpu|datapath|Mux1~1_combout ) ) + ( !VCC ) + ( !VCC ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~1  = CARRY(( !\cpu|datapath|Mux48~2_combout  $ (!\cpu|datapath|Mux1~1_combout ) ) + ( !VCC ) + ( !VCC ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~2  = SHARE((!\cpu|datapath|Mux1~1_combout  & (\cpu|ALUop_dp[0]~1_combout  & ((!\cpu|ALUop_dp[1]~0_combout )))) # (\cpu|datapath|Mux1~1_combout  & (((\cpu|datapath|Mux48~2_combout )))))

	.dataa(!\cpu|ALUop_dp[0]~1_combout ),
	.datab(!\cpu|datapath|Mux48~2_combout ),
	.datac(!\cpu|datapath|Mux1~1_combout ),
	.datad(!\cpu|ALUop_dp[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [0]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~1 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~2 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[0] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[0] .lut_mask = 64'h0000530300003C3C;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[0] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N3
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[1] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [1] = SUM(( !\cpu|datapath|Mux50~2_combout  $ (\cpu|datapath|ALU|add_sub_ovf|comb~0_combout ) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~2  ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~1  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~4  = CARRY(( !\cpu|datapath|Mux50~2_combout  $ (\cpu|datapath|ALU|add_sub_ovf|comb~0_combout ) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~2  ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~1  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~5  = SHARE((\cpu|datapath|Mux50~2_combout  & !\cpu|datapath|ALU|add_sub_ovf|comb~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux50~2_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|comb~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~1 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~2 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [1]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~4 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~5 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[1] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[1] .lut_mask = 64'h00000F000000F00F;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[1] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[2] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [2] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux20~0_combout  $ (((!\cpu|datapath|Mux52~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~5  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~4  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~7  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux20~0_combout  $ (((!\cpu|datapath|Mux52~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~5  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~4  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~8  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux52~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux20~0_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux20~0_combout ),
	.datad(!\cpu|datapath|Mux52~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~4 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~5 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [2]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~7 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~8 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[2] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[2] .lut_mask = 64'h000000840000A569;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[2] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[3] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [3] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux22~0_combout  $ (((!\cpu|datapath|Mux54~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~8  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~7  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~10  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux22~0_combout  $ (((!\cpu|datapath|Mux54~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~8  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~7  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~11  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux54~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux22~0_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux54~0_combout ),
	.datad(!\cpu|datapath|Mux22~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~7 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~8 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [3]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~10 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~11 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[3] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[3] .lut_mask = 64'h000008040000A659;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[3] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[4] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [4] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux24~2_combout  $ (((!\cpu|datapath|Mux56~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~11  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~10  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~13  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux24~2_combout  $ (((!\cpu|datapath|Mux56~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~11  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~10  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~14  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux56~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux24~2_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux24~2_combout ),
	.datad(!\cpu|datapath|Mux56~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~10 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~11 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [4]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~13 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~14 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[4] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[4] .lut_mask = 64'h000000840000A569;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[4] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[5] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [5] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux26~0_combout  $ (((!\cpu|datapath|Mux58~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~14  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~13  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~16  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux26~0_combout  $ (((!\cpu|datapath|Mux58~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~14  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~13  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~17  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux58~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux26~0_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux58~0_combout ),
	.datad(!\cpu|datapath|Mux26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~13 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~14 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [5]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~16 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~17 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[5] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[5] .lut_mask = 64'h000008040000A659;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[5] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[6] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [6] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux28~1_combout  $ (((!\cpu|datapath|Mux60~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~17  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~16  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~19  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux28~1_combout  $ (((!\cpu|datapath|Mux60~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~17  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~16  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~20  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux60~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux28~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux60~0_combout ),
	.datad(!\cpu|datapath|Mux28~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~16 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~17 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [6]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~19 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~20 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[6] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[6] .lut_mask = 64'h000008040000A659;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[6] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[7] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [7] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux30~1_combout  $ (((!\cpu|datapath|Mux62~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~20  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~19  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~22  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux30~1_combout  $ (((!\cpu|datapath|Mux62~0_combout ) # (\cpu|datapath|Mux50~1_combout )))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~20  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~19  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~23  = SHARE((!\cpu|datapath|Mux50~1_combout  & (\cpu|datapath|Mux62~0_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux30~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|Mux62~0_combout ),
	.datad(!\cpu|datapath|Mux30~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~19 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~20 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [7]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~22 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~23 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[7] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[7] .lut_mask = 64'h000008040000A659;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[7] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[8] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [8] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux32~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [8])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~23  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~22  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~25  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux32~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [8])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~23  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~22  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~26  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [8] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux32~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux48~1_combout ),
	.datac(!\cpu|datapath|REG_A|b [8]),
	.datad(!\cpu|datapath|Mux32~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~22 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~23 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [8]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~25 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~26 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[8] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[8] .lut_mask = 64'h000002010000A956;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[8] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[9] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [9] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux34~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [9])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~26  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~25  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~28  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux34~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [9])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~26  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~25  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~29  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [9] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux34~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux48~1_combout ),
	.datac(!\cpu|datapath|REG_A|b [9]),
	.datad(!\cpu|datapath|Mux34~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~25 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~26 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [9]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~28 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~29 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[9] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[9] .lut_mask = 64'h000002010000A956;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[9] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[10] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [10] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux36~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [10])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~29  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~28  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~31  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux36~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [10])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~29  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~28  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~32  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [10] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux36~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux48~1_combout ),
	.datac(!\cpu|datapath|REG_A|b [10]),
	.datad(!\cpu|datapath|Mux36~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~28 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~29 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [10]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~31 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~32 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[10] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[10] .lut_mask = 64'h000002010000A956;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[10] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[11] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [11] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux38~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [11])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~32  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~31  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~34  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux38~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [11])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~32  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~31  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~35  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [11] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux38~1_combout )))))

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datab(!\cpu|datapath|Mux48~1_combout ),
	.datac(!\cpu|datapath|Mux38~1_combout ),
	.datad(!\cpu|datapath|REG_A|b [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~31 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~32 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [11]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~34 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~35 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[11] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[11] .lut_mask = 64'h000000210000A596;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[11] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[12] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [12] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux40~2_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [12])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~35  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~34  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~37  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux40~2_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [12])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~35  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~34  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~38  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [12] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux40~2_combout )))))

	.dataa(!\cpu|datapath|Mux48~1_combout ),
	.datab(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datac(!\cpu|datapath|REG_A|b [12]),
	.datad(!\cpu|datapath|Mux40~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~34 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~35 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [12]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~37 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~38 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[12] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[12] .lut_mask = 64'h000004010000C936;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[12] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[13] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [13] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux42~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [13])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~38  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~37  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~40  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux42~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [13])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~38  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~37  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~41  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [13] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux42~1_combout )))))

	.dataa(!\cpu|datapath|Mux48~1_combout ),
	.datab(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datac(!\cpu|datapath|REG_A|b [13]),
	.datad(!\cpu|datapath|Mux42~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~37 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~38 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [13]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~40 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~41 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[13] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[13] .lut_mask = 64'h000004010000C936;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[13] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|s[14] (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|s [14] = SUM(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux44~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [14])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~41  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~40  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~43  = CARRY(( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (!\cpu|datapath|Mux44~1_combout  $ (((!\cpu|datapath|Mux48~1_combout ) # (!\cpu|datapath|REG_A|b [14])))) ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~41  ) + ( 
// \cpu|datapath|ALU|add_sub_ovf|ai|_~40  ))
// \cpu|datapath|ALU|add_sub_ovf|ai|_~44  = SHARE((\cpu|datapath|Mux48~1_combout  & (\cpu|datapath|REG_A|b [14] & (!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  $ (\cpu|datapath|Mux44~1_combout )))))

	.dataa(!\cpu|datapath|Mux48~1_combout ),
	.datab(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.datac(!\cpu|datapath|Mux44~1_combout ),
	.datad(!\cpu|datapath|REG_A|b [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~40 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~41 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|s [14]),
	.cout(\cpu|datapath|ALU|add_sub_ovf|ai|_~43 ),
	.shareout(\cpu|datapath|ALU|add_sub_ovf|ai|_~44 ));
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[14] .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[14] .lut_mask = 64'h000000410000C396;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|s[14] .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ai|cout (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  = SUM(( GND ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~44  ) + ( \cpu|datapath|ALU|add_sub_ovf|ai|_~43  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|ALU|add_sub_ovf|ai|_~43 ),
	.sharein(\cpu|datapath|ALU|add_sub_ovf|ai|_~44 ),
	.combout(),
	.sumout(\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ai|cout .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ai|cout .lut_mask = 64'h0000000000000000;
defparam \cpu|datapath|ALU|add_sub_ovf|ai|cout .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N57
cyclonev_lcell_comb \cpu|datapath|ALU|Mux15~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux15~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( ((\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout )) # (\cpu|datapath|ALU|Mux15~0_combout ) ) ) # ( 
// !\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( ((\cpu|datapath|ALU|Mux0~0_combout  & !\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout )) # (\cpu|datapath|ALU|Mux15~0_combout ) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux15~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux15~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux15~1 .lut_mask = 64'h5F0F5F0F0F5F0F5F;
defparam \cpu|datapath|ALU|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \cpu|fsm|Selector2~0 (
// Equation(s):
// \cpu|fsm|Selector2~0_combout  = ( \cpu|fsm|loadc~q  & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [4] & ((!\cpu|fsm|state [0] $ (!\cpu|fsm|state [3])) # (\cpu|fsm|state [1]))) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & 
// !\cpu|fsm|state [1])))) ) ) ) # ( !\cpu|fsm|loadc~q  & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [4] & ((!\cpu|fsm|state [3] & ((\cpu|fsm|state [1]))) # (\cpu|fsm|state [3] & (!\cpu|fsm|state [0] & !\cpu|fsm|state [1])))) ) ) ) # ( \cpu|fsm|loadc~q  & ( 
// !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [4] & (((!\cpu|fsm|state [3]) # (\cpu|fsm|state [1])))) # (\cpu|fsm|state [4] & (((!\cpu|fsm|state [1])) # (\cpu|fsm|state [0]))) ) ) ) # ( !\cpu|fsm|loadc~q  & ( !\cpu|fsm|state [2] & ( (\cpu|fsm|state [0] & 
// ((!\cpu|fsm|state [4] & (!\cpu|fsm|state [3] & \cpu|fsm|state [1])) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [1]))))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|loadc~q ),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector2~0 .extended_lut = "off";
defparam \cpu|fsm|Selector2~0 .lut_mask = 64'h1120F5BB08A07CFA;
defparam \cpu|fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N56
dffeas \cpu|fsm|loadc (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|loadc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|loadc .is_wysiwyg = "true";
defparam \cpu|fsm|loadc .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N52
dffeas \cpu|datapath|REG_C|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|ALU|Mux15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \cpu|datapath|Mux2~0 (
// Equation(s):
// \cpu|datapath|Mux2~0_combout  = ( \read_data[15]~11_combout  & ( (!\cpu|fsm|vsel [1] & (((\cpu|fsm|vsel [0])) # (\cpu|datapath|REG_C|b [15]))) # (\cpu|fsm|vsel [1] & (((!\cpu|fsm|vsel [0] & \cpu|ins_reg|b [7])))) ) ) # ( !\read_data[15]~11_combout  & ( 
// (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b [15])) # (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [7]))))) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|datapath|REG_C|b [15]),
	.datac(!\cpu|fsm|vsel [0]),
	.datad(!\cpu|ins_reg|b [7]),
	.datae(gnd),
	.dataf(!\read_data[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux2~0 .extended_lut = "off";
defparam \cpu|datapath|Mux2~0 .lut_mask = 64'h207020702A7A2A7A;
defparam \cpu|datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N9
cyclonev_lcell_comb \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder_combout  = \cpu|datapath|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[5].Reg|b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|datapath|RF|Regs[5].Reg|b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N11
dffeas \cpu|datapath|RF|Regs[5].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[5].Reg|b[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder_combout  = ( \cpu|datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \cpu|datapath|RF|Regs[4].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder_combout  = ( \cpu|datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \cpu|datapath|RF|Regs[2].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N44
dffeas \cpu|datapath|RF|Regs[0].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[15]~45 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[15]~45_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [15] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [15])) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [15] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (!\cpu|ins_dec|Mux1~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [15])) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [15] & ( 
// !\cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [15]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [15] & ( !\cpu|ins_dec|Mux2~0_combout  & ( 
// (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|ins_dec|Mux1~0_combout  & \cpu|datapath|RF|Regs[2].Reg|b [15])) ) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|datapath|RF|Regs[4].Reg|b [15]),
	.datad(!\cpu|datapath|RF|Regs[2].Reg|b [15]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [15]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[15]~45 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[15]~45 .lut_mask = 64'h002288AA08080808;
defparam \cpu|datapath|RF|Mux|b[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N5
dffeas \cpu|datapath|RF|Regs[1].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N35
dffeas \cpu|datapath|RF|Regs[3].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[15]~46 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[15]~46_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [15] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ) # (\cpu|datapath|RF|Regs[1].Reg|b [15]) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[3].Reg|b [15] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( \cpu|datapath|RF|Regs[1].Reg|b [15] ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [15] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( 
// \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) )

	.dataa(!\cpu|datapath|RF|Regs[1].Reg|b [15]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [15]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[15]~46 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[15]~46 .lut_mask = 64'h00000F0F55555F5F;
defparam \cpu|datapath|RF|Mux|b[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N19
dffeas \cpu|datapath|RF|Regs[7].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N35
dffeas \cpu|datapath|RF|Regs[6].Reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N33
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[15]~47 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[15]~47_combout  = ( \cpu|datapath|RF|Regs[6].Reg|b [15] & ( ((\cpu|datapath|RF|Regs[7].Reg|b [15] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ) ) ) # ( 
// !\cpu|datapath|RF|Regs[6].Reg|b [15] & ( (\cpu|datapath|RF|Regs[7].Reg|b [15] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [15]),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datae(!\cpu|datapath|RF|Regs[6].Reg|b [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[15]~47 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[15]~47 .lut_mask = 64'h000F333F000F333F;
defparam \cpu|datapath|RF|Mux|b[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[15] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [15] = ( \cpu|datapath|RF|Mux|b[15]~46_combout  & ( \cpu|datapath|RF|Mux|b[15]~47_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[15]~46_combout  & ( \cpu|datapath|RF|Mux|b[15]~47_combout  ) ) # ( \cpu|datapath|RF|Mux|b[15]~46_combout  & ( 
// !\cpu|datapath|RF|Mux|b[15]~47_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[15]~46_combout  & ( !\cpu|datapath|RF|Mux|b[15]~47_combout  & ( ((\cpu|datapath|RF|Regs[5].Reg|b [15] & \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # 
// (\cpu|datapath|RF|Mux|b[15]~45_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[5].Reg|b [15]),
	.datac(!\cpu|datapath|RF|Mux|b[15]~45_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[15]~46_combout ),
	.dataf(!\cpu|datapath|RF|Mux|b[15]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[15] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[15] .lut_mask = 64'h0F3FFFFFFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N55
dffeas \cpu|datapath|REG_B|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[15] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \cpu|datapath|Mux44~0 (
// Equation(s):
// \cpu|datapath|Mux44~0_combout  = ( \cpu|datapath|REG_B|b [15] & ( \cpu|datapath|REG_B|b [13] & ( ((!\cpu|fsm|bsel [0] & ((\cpu|datapath|REG_B|b [14]) # (\cpu|ins_reg|b [3])))) # (\cpu|ins_reg|b [4]) ) ) ) # ( !\cpu|datapath|REG_B|b [15] & ( 
// \cpu|datapath|REG_B|b [13] & ( (!\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0] & ((\cpu|datapath|REG_B|b [14]) # (\cpu|ins_reg|b [3])))) # (\cpu|ins_reg|b [4] & (\cpu|fsm|bsel [0])) ) ) ) # ( \cpu|datapath|REG_B|b [15] & ( !\cpu|datapath|REG_B|b [13] & ( 
// ((!\cpu|fsm|bsel [0] & (!\cpu|ins_reg|b [3] & \cpu|datapath|REG_B|b [14]))) # (\cpu|ins_reg|b [4]) ) ) ) # ( !\cpu|datapath|REG_B|b [15] & ( !\cpu|datapath|REG_B|b [13] & ( (!\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0] & (!\cpu|ins_reg|b [3] & 
// \cpu|datapath|REG_B|b [14]))) # (\cpu|ins_reg|b [4] & (\cpu|fsm|bsel [0])) ) ) )

	.dataa(!\cpu|ins_reg|b [4]),
	.datab(!\cpu|fsm|bsel [0]),
	.datac(!\cpu|ins_reg|b [3]),
	.datad(!\cpu|datapath|REG_B|b [14]),
	.datae(!\cpu|datapath|REG_B|b [15]),
	.dataf(!\cpu|datapath|REG_B|b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux44~0 .extended_lut = "off";
defparam \cpu|datapath|Mux44~0 .lut_mask = 64'h119155D519995DDD;
defparam \cpu|datapath|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \cpu|datapath|Mux44~1 (
// Equation(s):
// \cpu|datapath|Mux44~1_combout  = ( \cpu|datapath|Mux44~0_combout  & ( (!\cpu|fsm|asel [1]) # (\cpu|ins_reg|b [7]) ) ) # ( !\cpu|datapath|Mux44~0_combout  & ( (\cpu|ins_reg|b [7] & \cpu|fsm|asel [1]) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux44~1 .extended_lut = "off";
defparam \cpu|datapath|Mux44~1 .lut_mask = 64'h11111111DDDDDDDD;
defparam \cpu|datapath|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \cpu|datapath|ALU|Mux14~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux14~0_combout  = ( \cpu|datapath|ALU|Mux8~0_combout  & ( (!\cpu|datapath|Mux44~1_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux44~1_combout  & ((\cpu|datapath|REG_A|b [14]))) ) ) # ( 
// !\cpu|datapath|ALU|Mux8~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux44~1_combout ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|REG_A|b [14]),
	.datac(gnd),
	.datad(!\cpu|datapath|Mux44~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux14~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux14~0 .lut_mask = 64'h5500550055335533;
defparam \cpu|datapath|ALU|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \cpu|datapath|ALU|Mux14~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux14~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [14] & ( (\cpu|datapath|ALU|Mux14~0_combout ) # (\cpu|datapath|ALU|Mux0~0_combout ) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [14] & ( \cpu|datapath|ALU|Mux14~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux14~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux14~1 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \cpu|datapath|ALU|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N22
dffeas \cpu|datapath|REG_C|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N57
cyclonev_lcell_comb \cpu|datapath|Mux3~0 (
// Equation(s):
// \cpu|datapath|Mux3~0_combout  = ( \read_data[14]~12_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & ((\cpu|datapath|REG_C|b [14]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7])))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1])))) ) ) # ( 
// !\read_data[14]~12_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & ((\cpu|datapath|REG_C|b [14]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|vsel [0]),
	.datac(!\cpu|datapath|REG_C|b [14]),
	.datad(!\cpu|fsm|vsel [1]),
	.datae(gnd),
	.dataf(!\read_data[14]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux3~0 .extended_lut = "off";
defparam \cpu|datapath|Mux3~0 .lut_mask = 64'h0C440C443F443F44;
defparam \cpu|datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N59
dffeas \cpu|datapath|RF|Regs[7].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N5
dffeas \cpu|datapath|RF|Regs[6].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[14]~44 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[14]~44_combout  = (!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ((\cpu|datapath|RF|Regs[6].Reg|b [14])))) # (\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & 
// (((\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [14])) # (\cpu|datapath|RF|Regs[7].Reg|b [14])))

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [14]),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[14]~44 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[14]~44 .lut_mask = 64'h0537053705370537;
defparam \cpu|datapath|RF|Mux|b[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N14
dffeas \cpu|datapath|RF|Regs[5].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \cpu|datapath|RF|Regs[3].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N2
dffeas \cpu|datapath|RF|Regs[1].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[14]~43 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[14]~43_combout  = (!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & (\cpu|datapath|RF|Regs[3].Reg|b [14] & ((\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout )))) # (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & 
// (((\cpu|datapath|RF|Regs[3].Reg|b [14] & \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout )) # (\cpu|datapath|RF|Regs[1].Reg|b [14])))

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datab(!\cpu|datapath|RF|Regs[3].Reg|b [14]),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [14]),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[14]~43 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[14]~43 .lut_mask = 64'h0537053705370537;
defparam \cpu|datapath|RF|Mux|b[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N35
dffeas \cpu|datapath|RF|Regs[4].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N41
dffeas \cpu|datapath|RF|Regs[2].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \cpu|datapath|RF|Regs[0].Reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[14]~42 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[14]~42_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [14] & ( \cpu|ins_dec|Mux2~0_combout  & ( (\cpu|datapath|RF|Regs[4].Reg|b [14] & (!\cpu|ins_dec|Mux0~0_combout  & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [14] & ( \cpu|ins_dec|Mux2~0_combout  & ( (\cpu|datapath|RF|Regs[4].Reg|b [14] & (!\cpu|ins_dec|Mux0~0_combout  & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [14] & ( 
// !\cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [14]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [14] & ( !\cpu|ins_dec|Mux2~0_combout  & ( 
// (\cpu|datapath|RF|Regs[2].Reg|b [14] & (!\cpu|ins_dec|Mux0~0_combout  & \cpu|ins_dec|Mux1~0_combout )) ) ) )

	.dataa(!\cpu|datapath|RF|Regs[4].Reg|b [14]),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [14]),
	.datac(!\cpu|ins_dec|Mux0~0_combout ),
	.datad(!\cpu|ins_dec|Mux1~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [14]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[14]~42 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[14]~42 .lut_mask = 64'h0030F03050005000;
defparam \cpu|datapath|RF|Mux|b[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N21
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[14] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [14] = ( \cpu|datapath|RF|Mux|b[14]~42_combout  ) # ( !\cpu|datapath|RF|Mux|b[14]~42_combout  & ( (((\cpu|datapath|RF|Regs[5].Reg|b [14] & \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # (\cpu|datapath|RF|Mux|b[14]~43_combout )) # 
// (\cpu|datapath|RF|Mux|b[14]~44_combout ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[14]~44_combout ),
	.datab(!\cpu|datapath|RF|Regs[5].Reg|b [14]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datad(!\cpu|datapath|RF|Mux|b[14]~43_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[14]~42_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[14] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[14] .lut_mask = 64'h57FFFFFF57FFFFFF;
defparam \cpu|datapath|RF|Mux|b[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \cpu|datapath|REG_B|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[14] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \cpu|datapath|Mux42~0 (
// Equation(s):
// \cpu|datapath|Mux42~0_combout  = ( \cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [14]) # (\cpu|fsm|bsel [0]) ) ) # ( !\cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [12] & !\cpu|fsm|bsel [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_B|b [12]),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|datapath|REG_B|b [14]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux42~0 .extended_lut = "off";
defparam \cpu|datapath|Mux42~0 .lut_mask = 64'h303030300FFF0FFF;
defparam \cpu|datapath|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \cpu|datapath|Mux42~1 (
// Equation(s):
// \cpu|datapath|Mux42~1_combout  = ( \cpu|datapath|REG_B|b [13] & ( (!\cpu|fsm|asel [1] & (((\cpu|datapath|Mux42~0_combout ) # (\cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) ) # ( !\cpu|datapath|REG_B|b [13] & ( 
// (!\cpu|fsm|asel [1] & (((!\cpu|datapath|Mux40~0_combout  & \cpu|datapath|Mux42~0_combout )))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) )

	.dataa(!\cpu|fsm|asel [1]),
	.datab(!\cpu|ins_reg|b [7]),
	.datac(!\cpu|datapath|Mux40~0_combout ),
	.datad(!\cpu|datapath|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux42~1 .extended_lut = "off";
defparam \cpu|datapath|Mux42~1 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \cpu|datapath|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N45
cyclonev_lcell_comb \cpu|datapath|ALU|Mux13~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux13~0_combout  = ( \cpu|datapath|ALU|Mux8~0_combout  & ( (!\cpu|datapath|Mux42~1_combout  & ((\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ))) # (\cpu|datapath|Mux42~1_combout  & (\cpu|datapath|REG_A|b [13])) ) ) # ( 
// !\cpu|datapath|ALU|Mux8~0_combout  & ( (!\cpu|datapath|Mux42~1_combout  & \cpu|datapath|ALU|dec|ShiftLeft0~0_combout ) ) )

	.dataa(!\cpu|datapath|REG_A|b [13]),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux42~1_combout ),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux13~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux13~0 .lut_mask = 64'h00F000F005F505F5;
defparam \cpu|datapath|ALU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \cpu|datapath|ALU|Mux13~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux13~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [13] & ( (\cpu|datapath|ALU|Mux13~0_combout ) # (\cpu|datapath|ALU|Mux0~0_combout ) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [13] & ( \cpu|datapath|ALU|Mux13~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datad(!\cpu|datapath|ALU|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux13~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux13~1 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cpu|datapath|ALU|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N43
dffeas \cpu|datapath|REG_C|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N3
cyclonev_lcell_comb \cpu|datapath|Mux4~0 (
// Equation(s):
// \cpu|datapath|Mux4~0_combout  = ( \read_data[13]~10_combout  & ( (!\cpu|fsm|vsel [1] & (((\cpu|fsm|vsel [0]) # (\cpu|datapath|REG_C|b [13])))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7] & ((!\cpu|fsm|vsel [0])))) ) ) # ( !\read_data[13]~10_combout  & ( 
// (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & ((\cpu|datapath|REG_C|b [13]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|vsel [1]),
	.datac(!\cpu|datapath|REG_C|b [13]),
	.datad(!\cpu|fsm|vsel [0]),
	.datae(gnd),
	.dataf(!\read_data[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux4~0 .extended_lut = "off";
defparam \cpu|datapath|Mux4~0 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \cpu|datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N28
dffeas \cpu|datapath|RF|Regs[2].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N31
dffeas \cpu|datapath|RF|Regs[4].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N59
dffeas \cpu|datapath|RF|Regs[0].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[13]~39 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[13]~39_combout  = ( !\cpu|ins_dec|Mux0~0_combout  & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [13]) ) ) ) # ( !\cpu|ins_dec|Mux0~0_combout  & ( !\cpu|ins_dec|Mux2~0_combout  & 
// ( (!\cpu|ins_dec|Mux1~0_combout  & ((\cpu|datapath|RF|Regs[0].Reg|b [13]))) # (\cpu|ins_dec|Mux1~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [13])) ) ) )

	.dataa(!\cpu|ins_dec|Mux1~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [13]),
	.datac(!\cpu|datapath|RF|Regs[4].Reg|b [13]),
	.datad(!\cpu|datapath|RF|Regs[0].Reg|b [13]),
	.datae(!\cpu|ins_dec|Mux0~0_combout ),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[13]~39 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[13]~39 .lut_mask = 64'h11BB00000A0A0000;
defparam \cpu|datapath|RF|Mux|b[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \cpu|datapath|RF|Regs[5].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N43
dffeas \cpu|datapath|RF|Regs[6].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N13
dffeas \cpu|datapath|RF|Regs[7].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[13]~41 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[13]~41_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [13]) # (\cpu|datapath|RF|Regs[6].Reg|b [13]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Regs[7].Reg|b [13] ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( 
// \cpu|datapath|RF|Regs[6].Reg|b [13] ) ) )

	.dataa(!\cpu|datapath|RF|Regs[6].Reg|b [13]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [13]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[13]~41 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[13]~41 .lut_mask = 64'h000055550F0F5F5F;
defparam \cpu|datapath|RF|Mux|b[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N32
dffeas \cpu|datapath|RF|Regs[1].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N47
dffeas \cpu|datapath|RF|Regs[3].Reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N45
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[13]~40 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[13]~40_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [13] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [13] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b 
// [13] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [13] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [13] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[3].Reg|b [13] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [13] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[1].Reg|b [13]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [13]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[13]~40 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[13]~40 .lut_mask = 64'h030303030303FFFF;
defparam \cpu|datapath|RF|Mux|b[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N33
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[13] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [13] = ( \cpu|datapath|RF|Mux|b[13]~40_combout  ) # ( !\cpu|datapath|RF|Mux|b[13]~40_combout  & ( (((\cpu|datapath|RF|Regs[5].Reg|b [13] & \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # (\cpu|datapath|RF|Mux|b[13]~41_combout )) # 
// (\cpu|datapath|RF|Mux|b[13]~39_combout ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[13]~39_combout ),
	.datab(!\cpu|datapath|RF|Regs[5].Reg|b [13]),
	.datac(!\cpu|datapath|RF|Mux|b[13]~41_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[13]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[13] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[13] .lut_mask = 64'h5F7FFFFF5F7FFFFF;
defparam \cpu|datapath|RF|Mux|b[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N17
dffeas \cpu|datapath|REG_B|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[13] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \cpu|datapath|Mux40~1 (
// Equation(s):
// \cpu|datapath|Mux40~1_combout  = ( \cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [13]) # (\cpu|fsm|bsel [0]) ) ) # ( !\cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [11] & !\cpu|fsm|bsel [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_B|b [11]),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|datapath|REG_B|b [13]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux40~1 .extended_lut = "off";
defparam \cpu|datapath|Mux40~1 .lut_mask = 64'h303030300FFF0FFF;
defparam \cpu|datapath|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \cpu|datapath|Mux40~2 (
// Equation(s):
// \cpu|datapath|Mux40~2_combout  = ( \cpu|datapath|Mux40~1_combout  & ( (!\cpu|fsm|asel [1] & (((!\cpu|datapath|Mux40~0_combout )) # (\cpu|datapath|REG_B|b [12]))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) ) # ( !\cpu|datapath|Mux40~1_combout  & ( 
// (!\cpu|fsm|asel [1] & (\cpu|datapath|REG_B|b [12] & ((\cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|fsm|asel [1]),
	.datab(!\cpu|datapath|REG_B|b [12]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\cpu|datapath|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux40~2 .extended_lut = "off";
defparam \cpu|datapath|Mux40~2 .lut_mask = 64'h05270527AF27AF27;
defparam \cpu|datapath|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \cpu|datapath|ALU|Mux12~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux12~0_combout  = ( \cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [12] & ( (!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & (\cpu|datapath|REG_A|b [12] & (\cpu|datapath|Mux48~1_combout  & 
// \cpu|datapath|Mux40~2_combout ))) # (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & (((!\cpu|datapath|Mux40~2_combout )))) ) ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [12] & ( 
// (!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ) # (!\cpu|datapath|Mux40~2_combout ) ) ) ) # ( \cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [12] & ( (!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & 
// (\cpu|datapath|REG_A|b [12] & (\cpu|datapath|Mux48~1_combout  & \cpu|datapath|Mux40~2_combout ))) # (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & (((!\cpu|datapath|Mux40~2_combout )))) ) ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & ( 
// !\cpu|datapath|ALU|add_sub_ovf|ai|s [12] & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux40~2_combout ) ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|REG_A|b [12]),
	.datac(!\cpu|datapath|Mux48~1_combout ),
	.datad(!\cpu|datapath|Mux40~2_combout ),
	.datae(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux12~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux12~0 .lut_mask = 64'h55005502FFAA5502;
defparam \cpu|datapath|ALU|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N2
dffeas \cpu|datapath|REG_C|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \cpu|datapath|Mux5~0 (
// Equation(s):
// \cpu|datapath|Mux5~0_combout  = ( \cpu|datapath|REG_C|b [12] & ( \read_data[12]~1_combout  & ( (!\cpu|fsm|vsel [1]) # ((\cpu|ins_reg|b [7] & !\cpu|fsm|vsel [0])) ) ) ) # ( !\cpu|datapath|REG_C|b [12] & ( \read_data[12]~1_combout  & ( (!\cpu|fsm|vsel [1] & 
// ((\cpu|fsm|vsel [0]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7] & !\cpu|fsm|vsel [0])) ) ) ) # ( \cpu|datapath|REG_C|b [12] & ( !\read_data[12]~1_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1]) # (\cpu|ins_reg|b [7]))) ) ) ) # ( 
// !\cpu|datapath|REG_C|b [12] & ( !\read_data[12]~1_combout  & ( (\cpu|ins_reg|b [7] & (\cpu|fsm|vsel [1] & !\cpu|fsm|vsel [0])) ) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|vsel [1]),
	.datac(!\cpu|fsm|vsel [0]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [12]),
	.dataf(!\read_data[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux5~0 .extended_lut = "off";
defparam \cpu|datapath|Mux5~0 .lut_mask = 64'h1010D0D01C1CDCDC;
defparam \cpu|datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder_combout  = ( \cpu|datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N37
dffeas \cpu|datapath|RF|Regs[2].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N17
dffeas \cpu|datapath|RF|Regs[4].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N50
dffeas \cpu|datapath|RF|Regs[0].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[12]~36 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[12]~36_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [12] & ( !\cpu|ins_dec|Mux0~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (((!\cpu|ins_dec|Mux2~0_combout ) # (\cpu|datapath|RF|Regs[4].Reg|b [12])))) # 
// (\cpu|ins_dec|Mux1~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [12] & (!\cpu|ins_dec|Mux2~0_combout ))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [12] & ( !\cpu|ins_dec|Mux0~0_combout  & ( (!\cpu|ins_dec|Mux1~0_combout  & (((\cpu|ins_dec|Mux2~0_combout  
// & \cpu|datapath|RF|Regs[4].Reg|b [12])))) # (\cpu|ins_dec|Mux1~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [12] & (!\cpu|ins_dec|Mux2~0_combout ))) ) ) )

	.dataa(!\cpu|datapath|RF|Regs[2].Reg|b [12]),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|ins_dec|Mux2~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[4].Reg|b [12]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [12]),
	.dataf(!\cpu|ins_dec|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[12]~36 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[12]~36 .lut_mask = 64'h101CD0DC00000000;
defparam \cpu|datapath|RF|Mux|b[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \cpu|datapath|RF|Regs[7].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N11
dffeas \cpu|datapath|RF|Regs[6].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[12]~38 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[12]~38_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [12])) # (\cpu|datapath|RF|Regs[7].Reg|b [12]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [12]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[7].Reg|b [12]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [12]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[12]~38 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[12]~38 .lut_mask = 64'h000F000F333F333F;
defparam \cpu|datapath|RF|Mux|b[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \cpu|datapath|RF|Regs[5].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N46
dffeas \cpu|datapath|RF|Regs[1].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N5
dffeas \cpu|datapath|RF|Regs[3].Reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N3
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[12]~37 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[12]~37_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [12])) # (\cpu|datapath|RF|Regs[3].Reg|b [12]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [12]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [12]),
	.datad(!\cpu|datapath|RF|Regs[3].Reg|b [12]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[12]~37 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[12]~37 .lut_mask = 64'h0303030303FF03FF;
defparam \cpu|datapath|RF|Mux|b[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N39
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[12] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [12] = ( \cpu|datapath|RF|Mux|b[12]~37_combout  ) # ( !\cpu|datapath|RF|Mux|b[12]~37_combout  & ( (((\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & \cpu|datapath|RF|Regs[5].Reg|b [12])) # (\cpu|datapath|RF|Mux|b[12]~38_combout )) # 
// (\cpu|datapath|RF|Mux|b[12]~36_combout ) ) )

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|RF|Mux|b[12]~36_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[12]~38_combout ),
	.datad(!\cpu|datapath|RF|Regs[5].Reg|b [12]),
	.datae(!\cpu|datapath|RF|Mux|b[12]~37_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[12] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[12] .lut_mask = 64'h3F7FFFFF3F7FFFFF;
defparam \cpu|datapath|RF|Mux|b[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \cpu|datapath|REG_B|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[12] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N9
cyclonev_lcell_comb \cpu|datapath|Mux38~0 (
// Equation(s):
// \cpu|datapath|Mux38~0_combout  = ( \cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [12]) # (\cpu|fsm|bsel [0]) ) ) # ( !\cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [10] & !\cpu|fsm|bsel [0]) ) )

	.dataa(!\cpu|datapath|REG_B|b [10]),
	.datab(gnd),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|datapath|REG_B|b [12]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux38~0 .extended_lut = "off";
defparam \cpu|datapath|Mux38~0 .lut_mask = 64'h505050500FFF0FFF;
defparam \cpu|datapath|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \cpu|datapath|Mux38~1 (
// Equation(s):
// \cpu|datapath|Mux38~1_combout  = ( \cpu|datapath|Mux40~0_combout  & ( (!\cpu|fsm|asel [1] & (\cpu|datapath|REG_B|b [11])) # (\cpu|fsm|asel [1] & ((\cpu|ins_reg|b [7]))) ) ) # ( !\cpu|datapath|Mux40~0_combout  & ( (!\cpu|fsm|asel [1] & 
// ((\cpu|datapath|Mux38~0_combout ))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [7])) ) )

	.dataa(!\cpu|fsm|asel [1]),
	.datab(!\cpu|datapath|REG_B|b [11]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\cpu|datapath|Mux38~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux38~1 .extended_lut = "off";
defparam \cpu|datapath|Mux38~1 .lut_mask = 64'h05AF05AF27272727;
defparam \cpu|datapath|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \cpu|datapath|ALU|Mux11~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux11~0_combout  = ( \cpu|datapath|Mux38~1_combout  & ( \cpu|datapath|ALU|Mux8~0_combout  & ( \cpu|datapath|REG_A|b [11] ) ) ) # ( !\cpu|datapath|Mux38~1_combout  & ( \cpu|datapath|ALU|Mux8~0_combout  & ( 
// \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) ) ) # ( !\cpu|datapath|Mux38~1_combout  & ( !\cpu|datapath|ALU|Mux8~0_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_A|b [11]),
	.datad(gnd),
	.datae(!\cpu|datapath|Mux38~1_combout ),
	.dataf(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux11~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux11~0 .lut_mask = 64'h5555000055550F0F;
defparam \cpu|datapath|ALU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \cpu|datapath|ALU|Mux11~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux11~1_combout  = ( \cpu|datapath|ALU|Mux11~0_combout  ) # ( !\cpu|datapath|ALU|Mux11~0_combout  & ( (\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|ai|s [11]) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [11]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux11~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux11~1 .lut_mask = 64'h00550055FFFFFFFF;
defparam \cpu|datapath|ALU|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N44
dffeas \cpu|datapath|REG_C|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N27
cyclonev_lcell_comb \cpu|datapath|Mux6~0 (
// Equation(s):
// \cpu|datapath|Mux6~0_combout  = ( \read_data[11]~0_combout  & ( (!\cpu|fsm|vsel [1] & (((\cpu|datapath|REG_C|b [11])) # (\cpu|fsm|vsel [0]))) # (\cpu|fsm|vsel [1] & (!\cpu|fsm|vsel [0] & ((\cpu|ins_reg|b [7])))) ) ) # ( !\read_data[11]~0_combout  & ( 
// (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & (\cpu|datapath|REG_C|b [11])) # (\cpu|fsm|vsel [1] & ((\cpu|ins_reg|b [7]))))) ) )

	.dataa(!\cpu|fsm|vsel [1]),
	.datab(!\cpu|fsm|vsel [0]),
	.datac(!\cpu|datapath|REG_C|b [11]),
	.datad(!\cpu|ins_reg|b [7]),
	.datae(gnd),
	.dataf(!\read_data[11]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux6~0 .extended_lut = "off";
defparam \cpu|datapath|Mux6~0 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \cpu|datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N40
dffeas \cpu|datapath|RF|Regs[6].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N28
dffeas \cpu|datapath|RF|Regs[7].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N24
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[11]~35 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[11]~35_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [11]) # (\cpu|datapath|RF|Regs[6].Reg|b [11]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( \cpu|datapath|RF|Regs[7].Reg|b [11] ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & ( 
// \cpu|datapath|RF|Regs[6].Reg|b [11] ) ) )

	.dataa(!\cpu|datapath|RF|Regs[6].Reg|b [11]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [11]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[11]~35 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[11]~35 .lut_mask = 64'h000055550F0F5F5F;
defparam \cpu|datapath|RF|Mux|b[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N43
dffeas \cpu|datapath|RF|Regs[5].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N53
dffeas \cpu|datapath|RF|Regs[4].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \cpu|datapath|RF|Regs[2].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \cpu|datapath|RF|Regs[0].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[11]~33 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[11]~33_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [11] & ( \cpu|ins_dec|Mux2~0_combout  & ( (\cpu|datapath|RF|Regs[4].Reg|b [11] & (!\cpu|ins_dec|Mux1~0_combout  & !\cpu|ins_dec|Mux0~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [11] & ( \cpu|ins_dec|Mux2~0_combout  & ( (\cpu|datapath|RF|Regs[4].Reg|b [11] & (!\cpu|ins_dec|Mux1~0_combout  & !\cpu|ins_dec|Mux0~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [11] & ( 
// !\cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [11]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [11] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (\cpu|ins_dec|Mux1~0_combout 
//  & (\cpu|datapath|RF|Regs[2].Reg|b [11] & !\cpu|ins_dec|Mux0~0_combout )) ) ) )

	.dataa(!\cpu|datapath|RF|Regs[4].Reg|b [11]),
	.datab(!\cpu|ins_dec|Mux1~0_combout ),
	.datac(!\cpu|datapath|RF|Regs[2].Reg|b [11]),
	.datad(!\cpu|ins_dec|Mux0~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [11]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[11]~33 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[11]~33 .lut_mask = 64'h0300CF0044004400;
defparam \cpu|datapath|RF|Mux|b[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N29
dffeas \cpu|datapath|RF|Regs[1].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N47
dffeas \cpu|datapath|RF|Regs[3].Reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N45
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[11]~34 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[11]~34_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [11] & ( ((\cpu|datapath|RF|Regs[1].Reg|b [11] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ) ) ) # ( 
// !\cpu|datapath|RF|Regs[3].Reg|b [11] & ( (\cpu|datapath|RF|Regs[1].Reg|b [11] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) )

	.dataa(!\cpu|datapath|RF|Regs[1].Reg|b [11]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[11]~34 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[11]~34 .lut_mask = 64'h00550F5F00550F5F;
defparam \cpu|datapath|RF|Mux|b[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[11] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [11] = ( \cpu|datapath|RF|Mux|b[11]~34_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[11]~34_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( 
// ((\cpu|datapath|RF|Mux|b[11]~33_combout ) # (\cpu|datapath|RF|Regs[5].Reg|b [11])) # (\cpu|datapath|RF|Mux|b[11]~35_combout ) ) ) ) # ( \cpu|datapath|RF|Mux|b[11]~34_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  ) ) # ( 
// !\cpu|datapath|RF|Mux|b[11]~34_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( (\cpu|datapath|RF|Mux|b[11]~33_combout ) # (\cpu|datapath|RF|Mux|b[11]~35_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[11]~35_combout ),
	.datab(!\cpu|datapath|RF|Regs[5].Reg|b [11]),
	.datac(!\cpu|datapath|RF|Mux|b[11]~33_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Mux|b[11]~34_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[11] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[11] .lut_mask = 64'h5F5FFFFF7F7FFFFF;
defparam \cpu|datapath|RF|Mux|b[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N41
dffeas \cpu|datapath|REG_B|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[11] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \cpu|datapath|Mux36~0 (
// Equation(s):
// \cpu|datapath|Mux36~0_combout  = ( \cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [11]) # (\cpu|fsm|bsel [0]) ) ) # ( !\cpu|ins_reg|b [4] & ( (\cpu|datapath|REG_B|b [9] & !\cpu|fsm|bsel [0]) ) )

	.dataa(!\cpu|datapath|REG_B|b [9]),
	.datab(gnd),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|datapath|REG_B|b [11]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux36~0 .extended_lut = "off";
defparam \cpu|datapath|Mux36~0 .lut_mask = 64'h505050500FFF0FFF;
defparam \cpu|datapath|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \cpu|datapath|Mux36~1 (
// Equation(s):
// \cpu|datapath|Mux36~1_combout  = ( \cpu|datapath|Mux36~0_combout  & ( (!\cpu|fsm|asel [1] & (((!\cpu|datapath|Mux40~0_combout )) # (\cpu|datapath|REG_B|b [10]))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) ) # ( !\cpu|datapath|Mux36~0_combout  & ( 
// (!\cpu|fsm|asel [1] & (\cpu|datapath|REG_B|b [10] & ((\cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|datapath|REG_B|b [10]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\cpu|datapath|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux36~1 .extended_lut = "off";
defparam \cpu|datapath|Mux36~1 .lut_mask = 64'h03470347CF47CF47;
defparam \cpu|datapath|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \cpu|datapath|ALU|Mux10~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux10~0_combout  = ( \cpu|datapath|ALU|Mux8~0_combout  & ( (!\cpu|datapath|Mux36~1_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux36~1_combout  & ((\cpu|datapath|REG_A|b [10]))) ) ) # ( 
// !\cpu|datapath|ALU|Mux8~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux36~1_combout ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux36~1_combout ),
	.datad(!\cpu|datapath|REG_A|b [10]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux10~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux10~0 .lut_mask = 64'h50505050505F505F;
defparam \cpu|datapath|ALU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \cpu|datapath|ALU|Mux10~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux10~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [10] & ( (\cpu|datapath|ALU|Mux0~0_combout ) # (\cpu|datapath|ALU|Mux10~0_combout ) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [10] & ( \cpu|datapath|ALU|Mux10~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|ALU|Mux10~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux10~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux10~1 .lut_mask = 64'h333333333F3F3F3F;
defparam \cpu|datapath|ALU|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N8
dffeas \cpu|datapath|REG_C|b[10]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N45
cyclonev_lcell_comb \read_data[3]~4 (
// Equation(s):
// \read_data[3]~4_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & ((\cpu|data_addr_out [8]))) # 
// (\cpu|fsm|addr_sel~q  & (\cpu|pc_out [8]))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a3  & ( !\SW[3]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8])))) ) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|pc_out [8]),
	.datac(!\cpu|data_addr_out [8]),
	.datad(!\comb~5_combout ),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[3]~4 .extended_lut = "off";
defparam \read_data[3]~4 .lut_mask = 64'h000000E4FF1BFFFF;
defparam \read_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N47
dffeas \cpu|ins_reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[3] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N27
cyclonev_lcell_comb \cpu|datapath|Mux40~0 (
// Equation(s):
// \cpu|datapath|Mux40~0_combout  = ( !\cpu|ins_reg|b [3] & ( (!\cpu|fsm|bsel [0] & !\cpu|ins_reg|b [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|fsm|bsel [0]),
	.datad(!\cpu|ins_reg|b [4]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux40~0 .extended_lut = "off";
defparam \cpu|datapath|Mux40~0 .lut_mask = 64'hF000F00000000000;
defparam \cpu|datapath|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \cpu|datapath|Mux34~0 (
// Equation(s):
// \cpu|datapath|Mux34~0_combout  = ( \cpu|datapath|REG_B|b [8] & ( (!\cpu|ins_reg|b [4] & (!\cpu|fsm|bsel [0])) # (\cpu|ins_reg|b [4] & ((\cpu|datapath|REG_B|b [10]) # (\cpu|fsm|bsel [0]))) ) ) # ( !\cpu|datapath|REG_B|b [8] & ( (\cpu|ins_reg|b [4] & 
// ((\cpu|datapath|REG_B|b [10]) # (\cpu|fsm|bsel [0]))) ) )

	.dataa(!\cpu|ins_reg|b [4]),
	.datab(!\cpu|fsm|bsel [0]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_B|b [10]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux34~0 .extended_lut = "off";
defparam \cpu|datapath|Mux34~0 .lut_mask = 64'h1155115599DD99DD;
defparam \cpu|datapath|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \cpu|datapath|Mux34~1 (
// Equation(s):
// \cpu|datapath|Mux34~1_combout  = ( \cpu|datapath|Mux34~0_combout  & ( (!\cpu|fsm|asel [1] & (((!\cpu|datapath|Mux40~0_combout )) # (\cpu|datapath|REG_B|b [9]))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) ) # ( !\cpu|datapath|Mux34~0_combout  & ( 
// (!\cpu|fsm|asel [1] & (\cpu|datapath|REG_B|b [9] & ((\cpu|datapath|Mux40~0_combout )))) # (\cpu|fsm|asel [1] & (((\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|datapath|REG_B|b [9]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|ins_reg|b [7]),
	.datad(!\cpu|datapath|Mux40~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux34~1 .extended_lut = "off";
defparam \cpu|datapath|Mux34~1 .lut_mask = 64'h03470347CF47CF47;
defparam \cpu|datapath|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N45
cyclonev_lcell_comb \cpu|datapath|ALU|Mux9~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux9~0_combout  = ( \cpu|datapath|Mux34~1_combout  & ( (\cpu|datapath|ALU|Mux8~0_combout  & \cpu|datapath|REG_A|b [9]) ) ) # ( !\cpu|datapath|Mux34~1_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datad(!\cpu|datapath|REG_A|b [9]),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux9~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux9~0 .lut_mask = 64'h55555555000F000F;
defparam \cpu|datapath|ALU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N21
cyclonev_lcell_comb \cpu|datapath|ALU|Mux9~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux9~1_combout  = ( \cpu|datapath|ALU|Mux9~0_combout  ) # ( !\cpu|datapath|ALU|Mux9~0_combout  & ( (\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|ai|s [9]) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [9]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux9~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux9~1 .lut_mask = 64'h00550055FFFFFFFF;
defparam \cpu|datapath|ALU|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N22
dffeas \cpu|datapath|REG_C|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[9] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N21
cyclonev_lcell_comb \read_data[9]~14 (
// Equation(s):
// \read_data[9]~14_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a9  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[9]~14 .extended_lut = "off";
defparam \read_data[9]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N47
dffeas \cpu|ins_reg|b[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[9]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[9] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N18
cyclonev_lcell_comb \cpu|ins_dec|Mux1~0 (
// Equation(s):
// \cpu|ins_dec|Mux1~0_combout  = ( \cpu|ins_reg|b [6] & ( (!\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [9])) # (\cpu|fsm|nsel [1]))) # (\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [1])))) ) ) # ( !\cpu|ins_reg|b [6] & ( (!\cpu|fsm|nsel [2] & (!\cpu|fsm|nsel [1] & 
// (\cpu|ins_reg|b [9]))) # (\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [1])))) ) )

	.dataa(!\cpu|fsm|nsel [1]),
	.datab(!\cpu|fsm|nsel [2]),
	.datac(!\cpu|ins_reg|b [9]),
	.datad(!\cpu|ins_reg|b [1]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ins_dec|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ins_dec|Mux1~0 .extended_lut = "off";
defparam \cpu|ins_dec|Mux1~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|ins_dec|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N27
cyclonev_lcell_comb \cpu|datapath|RF|Dec2|ShiftLeft0~2 (
// Equation(s):
// \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  = ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux2~0_combout  & \cpu|ins_dec|Mux0~0_combout ) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|ins_dec|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~2 .extended_lut = "off";
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~2 .lut_mask = 64'h0000000000AA00AA;
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \cpu|datapath|Mux10~0 (
// Equation(s):
// \cpu|datapath|Mux10~0_combout  = ( \cpu|ins_reg|b [7] & ( \read_data[7]~9_combout  & ( (!\cpu|fsm|vsel [1] & (((\cpu|fsm|vsel [0]) # (\cpu|datapath|REG_C|b [7])))) # (\cpu|fsm|vsel [1] & (((!\cpu|fsm|vsel [0])) # (\cpu|pc_out [7]))) ) ) ) # ( 
// !\cpu|ins_reg|b [7] & ( \read_data[7]~9_combout  & ( (!\cpu|fsm|vsel [1] & (((\cpu|fsm|vsel [0]) # (\cpu|datapath|REG_C|b [7])))) # (\cpu|fsm|vsel [1] & (\cpu|pc_out [7] & ((\cpu|fsm|vsel [0])))) ) ) ) # ( \cpu|ins_reg|b [7] & ( !\read_data[7]~9_combout  
// & ( (!\cpu|fsm|vsel [1] & (((\cpu|datapath|REG_C|b [7] & !\cpu|fsm|vsel [0])))) # (\cpu|fsm|vsel [1] & (((!\cpu|fsm|vsel [0])) # (\cpu|pc_out [7]))) ) ) ) # ( !\cpu|ins_reg|b [7] & ( !\read_data[7]~9_combout  & ( (!\cpu|fsm|vsel [1] & 
// (((\cpu|datapath|REG_C|b [7] & !\cpu|fsm|vsel [0])))) # (\cpu|fsm|vsel [1] & (\cpu|pc_out [7] & ((\cpu|fsm|vsel [0])))) ) ) )

	.dataa(!\cpu|pc_out [7]),
	.datab(!\cpu|datapath|REG_C|b [7]),
	.datac(!\cpu|fsm|vsel [1]),
	.datad(!\cpu|fsm|vsel [0]),
	.datae(!\cpu|ins_reg|b [7]),
	.dataf(!\read_data[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux10~0 .extended_lut = "off";
defparam \cpu|datapath|Mux10~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \cpu|datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N11
dffeas \cpu|datapath|RF|Regs[1].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N53
dffeas \cpu|datapath|RF|Regs[3].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[7]~22 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[7]~22_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [7] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [7]) # (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ) ) ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b 
// [7] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( \cpu|datapath|RF|Regs[1].Reg|b [7] ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [7] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [7]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [7]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[7]~22 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[7]~22 .lut_mask = 64'h000033330F0F3F3F;
defparam \cpu|datapath|RF|Mux|b[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N4
dffeas \cpu|datapath|RF|Regs[5].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N26
dffeas \cpu|datapath|RF|Regs[6].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \cpu|datapath|RF|Regs[7].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[7]~23 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[7]~23_combout  = ( \cpu|datapath|RF|Regs[7].Reg|b [7] & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [7])) # (\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) ) # ( !\cpu|datapath|RF|Regs[7].Reg|b 
// [7] & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [7]) ) )

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [7]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Regs[7].Reg|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[7]~23 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[7]~23 .lut_mask = 64'h0033003355775577;
defparam \cpu|datapath|RF|Mux|b[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N55
dffeas \cpu|datapath|RF|Regs[2].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N46
dffeas \cpu|datapath|RF|Regs[4].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \cpu|datapath|RF|Regs[0].Reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[7]~21 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[7]~21_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [7] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [7] & !\cpu|ins_dec|Mux2~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [7] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [7] & !\cpu|ins_dec|Mux2~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [7] & ( !\cpu|ins_dec|Mux1~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout ) # (\cpu|datapath|RF|Regs[4].Reg|b [7]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [7] & ( !\cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & 
// (\cpu|ins_dec|Mux2~0_combout  & \cpu|datapath|RF|Regs[4].Reg|b [7])) ) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [7]),
	.datac(!\cpu|ins_dec|Mux2~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[4].Reg|b [7]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [7]),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[7]~21 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[7]~21 .lut_mask = 64'h000AA0AA20202020;
defparam \cpu|datapath|RF|Mux|b[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[7] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [7] = ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[7]~21_combout  ) ) # ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( \cpu|datapath|RF|Mux|b[7]~21_combout  ) ) # ( 
// \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[7]~21_combout  & ( ((\cpu|datapath|RF|Mux|b[7]~23_combout ) # (\cpu|datapath|RF|Regs[5].Reg|b [7])) # (\cpu|datapath|RF|Mux|b[7]~22_combout ) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( !\cpu|datapath|RF|Mux|b[7]~21_combout  & ( (\cpu|datapath|RF|Mux|b[7]~23_combout ) # (\cpu|datapath|RF|Mux|b[7]~22_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[7]~22_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Regs[5].Reg|b [7]),
	.datad(!\cpu|datapath|RF|Mux|b[7]~23_combout ),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.dataf(!\cpu|datapath|RF|Mux|b[7]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[7] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[7] .lut_mask = 64'h55FF5FFFFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N29
dffeas \cpu|datapath|REG_A|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N45
cyclonev_lcell_comb \cpu|datapath|Mux62~0 (
// Equation(s):
// \cpu|datapath|Mux62~0_combout  = ( \cpu|pc_out [7] & ( (\cpu|fsm|asel [1]) # (\cpu|datapath|REG_A|b [7]) ) ) # ( !\cpu|pc_out [7] & ( (\cpu|datapath|REG_A|b [7] & !\cpu|fsm|asel [1]) ) )

	.dataa(!\cpu|datapath|REG_A|b [7]),
	.datab(gnd),
	.datac(!\cpu|fsm|asel [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux62~0 .extended_lut = "off";
defparam \cpu|datapath|Mux62~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|datapath|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \cpu|datapath|ALU|Mux2~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux2~0_combout  = ( \cpu|ins_reg|b [12] & ( (!\cpu|fsm|ALUop_zero~q  & (!\cpu|ins_reg|b [11] & ((!\cpu|fsm|asel [0]) # (\cpu|fsm|asel [1])))) ) )

	.dataa(!\cpu|fsm|ALUop_zero~q ),
	.datab(!\cpu|ins_reg|b [11]),
	.datac(!\cpu|fsm|asel [0]),
	.datad(!\cpu|fsm|asel [1]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux2~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux2~0 .lut_mask = 64'h0000000080888088;
defparam \cpu|datapath|ALU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \cpu|datapath|ALU|Mux7~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux7~0_combout  = ( \cpu|datapath|ALU|Mux2~0_combout  & ( (!\cpu|datapath|Mux30~1_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux30~1_combout  & ((\cpu|datapath|Mux62~0_combout ))) ) ) # ( 
// !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux30~1_combout ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|Mux30~1_combout ),
	.datac(gnd),
	.datad(!\cpu|datapath|Mux62~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux7~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux7~0 .lut_mask = 64'h4444444444774477;
defparam \cpu|datapath|ALU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \cpu|datapath|ALU|Mux7~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux7~1_combout  = ( \cpu|datapath|ALU|Mux7~0_combout  ) # ( !\cpu|datapath|ALU|Mux7~0_combout  & ( (\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|ai|s [7]) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [7]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux7~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux7~1 .lut_mask = 64'h00550055FFFFFFFF;
defparam \cpu|datapath|ALU|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N46
dffeas \cpu|datapath|REG_C|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[7] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N31
dffeas \cpu|data_addr_out[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[7] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N30
cyclonev_lcell_comb \cpu|mem_addr[7]~7 (
// Equation(s):
// \cpu|mem_addr[7]~7_combout  = ( \cpu|pc_out [7] & ( \cpu|fsm|addr_sel~q  ) ) # ( \cpu|pc_out [7] & ( !\cpu|fsm|addr_sel~q  & ( \cpu|data_addr_out [7] ) ) ) # ( !\cpu|pc_out [7] & ( !\cpu|fsm|addr_sel~q  & ( \cpu|data_addr_out [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|data_addr_out [7]),
	.datad(gnd),
	.datae(!\cpu|pc_out [7]),
	.dataf(!\cpu|fsm|addr_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[7]~7 .extended_lut = "off";
defparam \cpu|mem_addr[7]~7 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \cpu|mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \read_data[6]~8 (
// Equation(s):
// \read_data[6]~8_combout  = ( \comb~5_combout  & ( \ram|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8]))) # (\SW[6]~input_o ) ) ) ) # ( !\comb~5_combout  & ( 
// \ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  ) ) ) # ( \comb~5_combout  & ( !\ram|mem_rtl_0|auto_generated|ram_block1a6  & ( (\SW[6]~input_o  & ((!\cpu|fsm|addr_sel~q  & ((\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (\cpu|pc_out 
// [8])))) ) ) ) # ( !\comb~5_combout  & ( !\ram|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  ) ) )

	.dataa(!\cpu|pc_out [8]),
	.datab(!\SW[6]~input_o ),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(!\cpu|data_addr_out [8]),
	.datae(!\comb~5_combout ),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[6]~8 .extended_lut = "off";
defparam \read_data[6]~8 .lut_mask = 64'h333301313333FB3B;
defparam \read_data[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \cpu|ins_reg|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[6] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \cpu|datapath|Mux28~0 (
// Equation(s):
// \cpu|datapath|Mux28~0_combout  = ( \cpu|datapath|REG_B|b [5] & ( (!\cpu|fsm|bsel [0] & ((!\cpu|ins_reg|b [4]) # (\cpu|datapath|REG_B|b [7]))) # (\cpu|fsm|bsel [0] & (\cpu|ins_reg|b [4])) ) ) # ( !\cpu|datapath|REG_B|b [5] & ( (\cpu|ins_reg|b [4] & 
// ((\cpu|datapath|REG_B|b [7]) # (\cpu|fsm|bsel [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|fsm|bsel [0]),
	.datac(!\cpu|ins_reg|b [4]),
	.datad(!\cpu|datapath|REG_B|b [7]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_B|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux28~0 .extended_lut = "off";
defparam \cpu|datapath|Mux28~0 .lut_mask = 64'h030F030FC3CFC3CF;
defparam \cpu|datapath|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \cpu|datapath|Mux28~1 (
// Equation(s):
// \cpu|datapath|Mux28~1_combout  = ( \cpu|datapath|Mux40~0_combout  & ( (!\cpu|fsm|asel [1] & ((\cpu|datapath|REG_B|b [6]))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [6])) ) ) # ( !\cpu|datapath|Mux40~0_combout  & ( (!\cpu|fsm|asel [1] & 
// ((\cpu|datapath|Mux28~0_combout ))) # (\cpu|fsm|asel [1] & (\cpu|ins_reg|b [6])) ) )

	.dataa(!\cpu|ins_reg|b [6]),
	.datab(!\cpu|fsm|asel [1]),
	.datac(!\cpu|datapath|Mux28~0_combout ),
	.datad(!\cpu|datapath|REG_B|b [6]),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux28~1 .extended_lut = "off";
defparam \cpu|datapath|Mux28~1 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \cpu|datapath|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \cpu|datapath|ALU|Mux6~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux6~0_combout  = ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [6] & ( !\cpu|datapath|Mux28~1_combout  ) ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s 
// [6] & ( (!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ) # ((\cpu|datapath|Mux28~1_combout  & (!\cpu|datapath|Mux50~1_combout  & \cpu|datapath|Mux60~0_combout ))) ) ) ) # ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s 
// [6] & ( !\cpu|datapath|Mux28~1_combout  ) ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [6] & ( (\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & (\cpu|datapath|Mux28~1_combout  & (!\cpu|datapath|Mux50~1_combout 
//  & \cpu|datapath|Mux60~0_combout ))) ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datab(!\cpu|datapath|Mux28~1_combout ),
	.datac(!\cpu|datapath|Mux50~1_combout ),
	.datad(!\cpu|datapath|Mux60~0_combout ),
	.datae(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux6~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux6~0 .lut_mask = 64'h0010CCCCAABACCCC;
defparam \cpu|datapath|ALU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \cpu|datapath|REG_C|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[6] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N53
dffeas \cpu|data_addr_out[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[6] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \cpu|mem_addr[6]~6 (
// Equation(s):
// \cpu|mem_addr[6]~6_combout  = ( \cpu|fsm|addr_sel~q  & ( \cpu|pc_out [6] ) ) # ( !\cpu|fsm|addr_sel~q  & ( \cpu|data_addr_out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|pc_out [6]),
	.datad(!\cpu|data_addr_out [6]),
	.datae(gnd),
	.dataf(!\cpu|fsm|addr_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[6]~6 .extended_lut = "off";
defparam \cpu|mem_addr[6]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N15
cyclonev_lcell_comb \read_data[5]~7 (
// Equation(s):
// \read_data[5]~7_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & ((\cpu|data_addr_out [8]))) # 
// (\cpu|fsm|addr_sel~q  & (\cpu|pc_out [8]))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a5  & ( !\SW[5]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8])))) ) ) )

	.dataa(!\cpu|pc_out [8]),
	.datab(!\comb~5_combout ),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(!\cpu|data_addr_out [8]),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[5]~7 .extended_lut = "off";
defparam \read_data[5]~7 .lut_mask = 64'h00003202CDFDFFFF;
defparam \read_data[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N41
dffeas \cpu|ins_reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[5] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \cpu|datapath|Mux12~0 (
// Equation(s):
// \cpu|datapath|Mux12~0_combout  = ( \cpu|fsm|vsel [1] & ( \read_data[5]~7_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [5])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [5]))) ) ) ) # ( !\cpu|fsm|vsel [1] & ( \read_data[5]~7_combout  & ( (\cpu|fsm|vsel [0]) 
// # (\cpu|datapath|REG_C|b [5]) ) ) ) # ( \cpu|fsm|vsel [1] & ( !\read_data[5]~7_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [5])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [5]))) ) ) ) # ( !\cpu|fsm|vsel [1] & ( !\read_data[5]~7_combout  & ( 
// (\cpu|datapath|REG_C|b [5] & !\cpu|fsm|vsel [0]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [5]),
	.datab(!\cpu|ins_reg|b [5]),
	.datac(!\cpu|fsm|vsel [0]),
	.datad(!\cpu|pc_out [5]),
	.datae(!\cpu|fsm|vsel [1]),
	.dataf(!\read_data[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux12~0 .extended_lut = "off";
defparam \cpu|datapath|Mux12~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \cpu|datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N23
dffeas \cpu|datapath|RF|Regs[5].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N1
dffeas \cpu|datapath|RF|Regs[7].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N41
dffeas \cpu|datapath|RF|Regs[6].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N39
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[5]~17 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[5]~17_combout  = ( \cpu|datapath|RF|Regs[6].Reg|b [5] & ( ((\cpu|datapath|RF|Regs[7].Reg|b [5] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ) ) ) # ( !\cpu|datapath|RF|Regs[6].Reg|b 
// [5] & ( (\cpu|datapath|RF|Regs[7].Reg|b [5] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[7].Reg|b [5]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datae(!\cpu|datapath|RF|Regs[6].Reg|b [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[5]~17 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[5]~17 .lut_mask = 64'h00330F3F00330F3F;
defparam \cpu|datapath|RF|Mux|b[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N21
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder_combout  = ( \cpu|datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N23
dffeas \cpu|datapath|RF|Regs[4].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N40
dffeas \cpu|datapath|RF|Regs[2].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \cpu|datapath|RF|Regs[0].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[5]~15 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[5]~15_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [5] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [5] & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [5] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [5] & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [5] & ( !\cpu|ins_dec|Mux2~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [5]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [5] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & 
// (\cpu|datapath|RF|Regs[2].Reg|b [5] & \cpu|ins_dec|Mux1~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[4].Reg|b [5]),
	.datac(!\cpu|datapath|RF|Regs[2].Reg|b [5]),
	.datad(!\cpu|ins_dec|Mux1~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [5]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[5]~15 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[5]~15 .lut_mask = 64'h000AAA0A22002200;
defparam \cpu|datapath|RF|Mux|b[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N41
dffeas \cpu|datapath|RF|Regs[3].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \cpu|datapath|RF|Regs[1].Reg|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[5]~16 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[5]~16_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [5]) # (\cpu|datapath|RF|Regs[3].Reg|b [5]) ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( \cpu|datapath|RF|Regs[1].Reg|b [5] ) ) ) # ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( 
// \cpu|datapath|RF|Regs[3].Reg|b [5] ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[3].Reg|b [5]),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [5]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[5]~16 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[5]~16 .lut_mask = 64'h000033330F0F3F3F;
defparam \cpu|datapath|RF|Mux|b[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[5] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [5] = ( \cpu|datapath|RF|Mux|b[5]~16_combout  ) # ( !\cpu|datapath|RF|Mux|b[5]~16_combout  & ( (((\cpu|datapath|RF|Regs[5].Reg|b [5] & \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # (\cpu|datapath|RF|Mux|b[5]~15_combout )) # 
// (\cpu|datapath|RF|Mux|b[5]~17_combout ) ) )

	.dataa(!\cpu|datapath|RF|Regs[5].Reg|b [5]),
	.datab(!\cpu|datapath|RF|Mux|b[5]~17_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[5]~15_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[5]~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[5] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[5] .lut_mask = 64'h3F7FFFFF3F7FFFFF;
defparam \cpu|datapath|RF|Mux|b[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N50
dffeas \cpu|datapath|REG_A|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \cpu|datapath|Mux58~0 (
// Equation(s):
// \cpu|datapath|Mux58~0_combout  = ( \cpu|pc_out [5] & ( (\cpu|datapath|REG_A|b [5]) # (\cpu|fsm|asel [1]) ) ) # ( !\cpu|pc_out [5] & ( (!\cpu|fsm|asel [1] & \cpu|datapath|REG_A|b [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|fsm|asel [1]),
	.datad(!\cpu|datapath|REG_A|b [5]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux58~0 .extended_lut = "off";
defparam \cpu|datapath|Mux58~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|datapath|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \cpu|datapath|ALU|Mux5~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux5~0_combout  = ( \cpu|datapath|Mux26~0_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [5] & ( (!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ((!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ) # ((\cpu|datapath|Mux58~0_combout  & 
// !\cpu|datapath|Mux50~1_combout )))) ) ) ) # ( !\cpu|datapath|Mux26~0_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [5] & ( (!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ) # (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ) ) ) ) # ( 
// \cpu|datapath|Mux26~0_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [5] & ( (\cpu|datapath|Mux58~0_combout  & (!\cpu|datapath|Mux50~1_combout  & (!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & \cpu|datapath|ALU|dec|ShiftLeft0~1_combout ))) ) ) ) # ( 
// !\cpu|datapath|Mux26~0_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [5] & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) ) )

	.dataa(!\cpu|datapath|Mux58~0_combout ),
	.datab(!\cpu|datapath|Mux50~1_combout ),
	.datac(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datae(!\cpu|datapath|Mux26~0_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux5~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux5~0 .lut_mask = 64'h0F0F0040FF0FF040;
defparam \cpu|datapath|ALU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N50
dffeas \cpu|datapath|REG_C|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[5] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \cpu|data_addr_out[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[5] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \cpu|mem_addr[5]~5 (
// Equation(s):
// \cpu|mem_addr[5]~5_combout  = ( \cpu|data_addr_out [5] & ( (!\cpu|fsm|addr_sel~q ) # (\cpu|pc_out [5]) ) ) # ( !\cpu|data_addr_out [5] & ( (\cpu|pc_out [5] & \cpu|fsm|addr_sel~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|pc_out [5]),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|data_addr_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[5]~5 .extended_lut = "off";
defparam \cpu|mem_addr[5]~5 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cpu|mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \read_data[4]~3 (
// Equation(s):
// \read_data[4]~3_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & (\cpu|data_addr_out [8])) # 
// (\cpu|fsm|addr_sel~q  & ((\cpu|pc_out [8])))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a4  & ( !\SW[4]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [8])) # (\cpu|fsm|addr_sel~q  & ((!\cpu|pc_out [8]))))) ) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|data_addr_out [8]),
	.datac(!\comb~5_combout ),
	.datad(!\cpu|pc_out [8]),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[4]~3 .extended_lut = "off";
defparam \read_data[4]~3 .lut_mask = 64'h00000D08F2F7FFFF;
defparam \read_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \cpu|ins_reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[4] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \cpu|datapath|Mux13~0 (
// Equation(s):
// \cpu|datapath|Mux13~0_combout  = ( \cpu|ins_reg|b [4] & ( \read_data[4]~3_combout  & ( (!\cpu|fsm|vsel [0] & (((\cpu|fsm|vsel [1])) # (\cpu|datapath|REG_C|b [4]))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1]) # (\cpu|pc_out [4])))) ) ) ) # ( 
// !\cpu|ins_reg|b [4] & ( \read_data[4]~3_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|datapath|REG_C|b [4] & (!\cpu|fsm|vsel [1]))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1]) # (\cpu|pc_out [4])))) ) ) ) # ( \cpu|ins_reg|b [4] & ( !\read_data[4]~3_combout  
// & ( (!\cpu|fsm|vsel [0] & (((\cpu|fsm|vsel [1])) # (\cpu|datapath|REG_C|b [4]))) # (\cpu|fsm|vsel [0] & (((\cpu|fsm|vsel [1] & \cpu|pc_out [4])))) ) ) ) # ( !\cpu|ins_reg|b [4] & ( !\read_data[4]~3_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|datapath|REG_C|b 
// [4] & (!\cpu|fsm|vsel [1]))) # (\cpu|fsm|vsel [0] & (((\cpu|fsm|vsel [1] & \cpu|pc_out [4])))) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [4]),
	.datab(!\cpu|fsm|vsel [0]),
	.datac(!\cpu|fsm|vsel [1]),
	.datad(!\cpu|pc_out [4]),
	.datae(!\cpu|ins_reg|b [4]),
	.dataf(!\read_data[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux13~0 .extended_lut = "off";
defparam \cpu|datapath|Mux13~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \cpu|datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N17
dffeas \cpu|datapath|RF|Regs[5].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder_combout  = ( \cpu|datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \cpu|datapath|RF|Regs[2].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N10
dffeas \cpu|datapath|RF|Regs[4].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \cpu|datapath|RF|Regs[0].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[4]~12 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[4]~12_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [4] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux2~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [4] & !\cpu|ins_dec|Mux0~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [4] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux2~0_combout  & (\cpu|datapath|RF|Regs[2].Reg|b [4] & !\cpu|ins_dec|Mux0~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [4] & ( !\cpu|ins_dec|Mux1~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout ) # (\cpu|datapath|RF|Regs[4].Reg|b [4]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [4] & ( !\cpu|ins_dec|Mux1~0_combout  & ( (\cpu|ins_dec|Mux2~0_combout  & 
// (\cpu|datapath|RF|Regs[4].Reg|b [4] & !\cpu|ins_dec|Mux0~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[2].Reg|b [4]),
	.datac(!\cpu|datapath|RF|Regs[4].Reg|b [4]),
	.datad(!\cpu|ins_dec|Mux0~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [4]),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[4]~12 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[4]~12 .lut_mask = 64'h0500AF0022002200;
defparam \cpu|datapath|RF|Mux|b[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \cpu|datapath|RF|Regs[1].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \cpu|datapath|RF|Regs[3].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N21
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[4]~13 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[4]~13_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & \cpu|datapath|RF|Regs[3].Reg|b [4])) # (\cpu|datapath|RF|Regs[1].Reg|b [4]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & \cpu|datapath|RF|Regs[3].Reg|b [4]) ) )

	.dataa(!\cpu|datapath|RF|Regs[1].Reg|b [4]),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datad(!\cpu|datapath|RF|Regs[3].Reg|b [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[4]~13 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[4]~13 .lut_mask = 64'h000F000F555F555F;
defparam \cpu|datapath|RF|Mux|b[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N49
dffeas \cpu|datapath|RF|Regs[7].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \cpu|datapath|RF|Regs[6].Reg|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[4]~14 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[4]~14_combout  = (!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ((\cpu|datapath|RF|Regs[6].Reg|b [4])))) # (\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & 
// (((\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [4])) # (\cpu|datapath|RF|Regs[7].Reg|b [4])))

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [4]),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[4]~14 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[4]~14 .lut_mask = 64'h0537053705370537;
defparam \cpu|datapath|RF|Mux|b[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N57
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[4] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [4] = ( \cpu|datapath|RF|Mux|b[4]~13_combout  & ( \cpu|datapath|RF|Mux|b[4]~14_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[4]~13_combout  & ( \cpu|datapath|RF|Mux|b[4]~14_combout  ) ) # ( \cpu|datapath|RF|Mux|b[4]~13_combout  & ( 
// !\cpu|datapath|RF|Mux|b[4]~14_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[4]~13_combout  & ( !\cpu|datapath|RF|Mux|b[4]~14_combout  & ( ((\cpu|datapath|RF|Regs[5].Reg|b [4] & \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout )) # 
// (\cpu|datapath|RF|Mux|b[4]~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[5].Reg|b [4]),
	.datac(!\cpu|datapath|RF|Mux|b[4]~12_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[4]~13_combout ),
	.dataf(!\cpu|datapath|RF|Mux|b[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[4] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[4] .lut_mask = 64'h0F3FFFFFFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N20
dffeas \cpu|datapath|REG_B|b[4]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \cpu|datapath|Mux24~2 (
// Equation(s):
// \cpu|datapath|Mux24~2_combout  = ( \cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] & ( \cpu|datapath|REG_B|b [5] ) ) ) # ( !\cpu|datapath|Mux1~0_combout  & ( \cpu|ins_reg|b [4] ) ) # ( \cpu|datapath|Mux1~0_combout  & ( !\cpu|ins_reg|b [4] & ( 
// (!\cpu|ins_reg|b [3] & (\cpu|datapath|REG_B|b[4]~DUPLICATE_q )) # (\cpu|ins_reg|b [3] & ((\cpu|datapath|REG_B|b [3]))) ) ) )

	.dataa(!\cpu|datapath|REG_B|b[4]~DUPLICATE_q ),
	.datab(!\cpu|datapath|REG_B|b [5]),
	.datac(!\cpu|datapath|REG_B|b [3]),
	.datad(!\cpu|ins_reg|b [3]),
	.datae(!\cpu|datapath|Mux1~0_combout ),
	.dataf(!\cpu|ins_reg|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux24~2 .extended_lut = "off";
defparam \cpu|datapath|Mux24~2 .lut_mask = 64'h0000550FFFFF3333;
defparam \cpu|datapath|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \cpu|datapath|ALU|Mux4~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux4~0_combout  = ( \cpu|fsm|asel [1] & ( \cpu|datapath|ALU|Mux2~0_combout  & ( (!\cpu|datapath|Mux24~2_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux24~2_combout  & ((\cpu|pc_out [4]))) ) ) ) # ( 
// !\cpu|fsm|asel [1] & ( \cpu|datapath|ALU|Mux2~0_combout  & ( (!\cpu|datapath|Mux24~2_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux24~2_combout  & ((\cpu|datapath|REG_A|b [4]))) ) ) ) # ( \cpu|fsm|asel [1] & ( 
// !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux24~2_combout ) ) ) ) # ( !\cpu|fsm|asel [1] & ( !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & 
// !\cpu|datapath|Mux24~2_combout ) ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|Mux24~2_combout ),
	.datac(!\cpu|pc_out [4]),
	.datad(!\cpu|datapath|REG_A|b [4]),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|datapath|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux4~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux4~0 .lut_mask = 64'h4444444444774747;
defparam \cpu|datapath|ALU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \cpu|datapath|ALU|Mux4~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux4~1_combout  = ( \cpu|datapath|ALU|Mux4~0_combout  ) # ( !\cpu|datapath|ALU|Mux4~0_combout  & ( (\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|ai|s [4]) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux4~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux4~1 .lut_mask = 64'h00330033FFFFFFFF;
defparam \cpu|datapath|ALU|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N16
dffeas \cpu|datapath|REG_C|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[4] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N14
dffeas \cpu|data_addr_out[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[4] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \cpu|mem_addr[4]~4 (
// Equation(s):
// \cpu|mem_addr[4]~4_combout  = ( \cpu|pc_out [4] & ( (\cpu|data_addr_out [4]) # (\cpu|fsm|addr_sel~q ) ) ) # ( !\cpu|pc_out [4] & ( (!\cpu|fsm|addr_sel~q  & \cpu|data_addr_out [4]) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|data_addr_out [4]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[4]~4 .extended_lut = "off";
defparam \cpu|mem_addr[4]~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpu|mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \read_data[8]~13 (
// Equation(s):
// \read_data[8]~13_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a8  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[8]~13 .extended_lut = "off";
defparam \read_data[8]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N20
dffeas \cpu|ins_reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[8] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \cpu|ins_dec|Mux0~0 (
// Equation(s):
// \cpu|ins_dec|Mux0~0_combout  = ( \cpu|ins_reg|b [5] & ( (!\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [8])) # (\cpu|fsm|nsel [1]))) # (\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [0])))) ) ) # ( !\cpu|ins_reg|b [5] & ( (!\cpu|fsm|nsel [2] & (!\cpu|fsm|nsel [1] & 
// (\cpu|ins_reg|b [8]))) # (\cpu|fsm|nsel [2] & (((\cpu|ins_reg|b [0])))) ) )

	.dataa(!\cpu|fsm|nsel [1]),
	.datab(!\cpu|fsm|nsel [2]),
	.datac(!\cpu|ins_reg|b [8]),
	.datad(!\cpu|ins_reg|b [0]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ins_dec|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ins_dec|Mux0~0 .extended_lut = "off";
defparam \cpu|ins_dec|Mux0~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|ins_dec|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \cpu|datapath|Mux14~0 (
// Equation(s):
// \cpu|datapath|Mux14~0_combout  = ( \read_data[3]~4_combout  & ( \cpu|ins_reg|b [3] & ( (!\cpu|fsm|vsel [0] & (((\cpu|datapath|REG_C|b [3]) # (\cpu|fsm|vsel [1])))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1])) # (\cpu|pc_out [3]))) ) ) ) # ( 
// !\read_data[3]~4_combout  & ( \cpu|ins_reg|b [3] & ( (!\cpu|fsm|vsel [0] & (((\cpu|datapath|REG_C|b [3]) # (\cpu|fsm|vsel [1])))) # (\cpu|fsm|vsel [0] & (\cpu|pc_out [3] & (\cpu|fsm|vsel [1]))) ) ) ) # ( \read_data[3]~4_combout  & ( !\cpu|ins_reg|b [3] & 
// ( (!\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1] & \cpu|datapath|REG_C|b [3])))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1])) # (\cpu|pc_out [3]))) ) ) ) # ( !\read_data[3]~4_combout  & ( !\cpu|ins_reg|b [3] & ( (!\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1] 
// & \cpu|datapath|REG_C|b [3])))) # (\cpu|fsm|vsel [0] & (\cpu|pc_out [3] & (\cpu|fsm|vsel [1]))) ) ) )

	.dataa(!\cpu|fsm|vsel [0]),
	.datab(!\cpu|pc_out [3]),
	.datac(!\cpu|fsm|vsel [1]),
	.datad(!\cpu|datapath|REG_C|b [3]),
	.datae(!\read_data[3]~4_combout ),
	.dataf(!\cpu|ins_reg|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux14~0 .extended_lut = "off";
defparam \cpu|datapath|Mux14~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \cpu|datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder_combout  = ( \cpu|datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \cpu|datapath|RF|Regs[4].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N22
dffeas \cpu|datapath|RF|Regs[2].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N38
dffeas \cpu|datapath|RF|Regs[0].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[3]~9 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[3]~9_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [3] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (!\cpu|ins_dec|Mux2~0_combout  & \cpu|datapath|RF|Regs[2].Reg|b [3])) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [3] & ( \cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (!\cpu|ins_dec|Mux2~0_combout  & \cpu|datapath|RF|Regs[2].Reg|b [3])) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [3] & ( !\cpu|ins_dec|Mux1~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux2~0_combout ) # (\cpu|datapath|RF|Regs[4].Reg|b [3]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [3] & ( !\cpu|ins_dec|Mux1~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & 
// (\cpu|datapath|RF|Regs[4].Reg|b [3] & \cpu|ins_dec|Mux2~0_combout )) ) ) )

	.dataa(!\cpu|ins_dec|Mux0~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[4].Reg|b [3]),
	.datac(!\cpu|ins_dec|Mux2~0_combout ),
	.datad(!\cpu|datapath|RF|Regs[2].Reg|b [3]),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [3]),
	.dataf(!\cpu|ins_dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[3]~9 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[3]~9 .lut_mask = 64'h0202A2A200A000A0;
defparam \cpu|datapath|RF|Mux|b[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N19
dffeas \cpu|datapath|RF|Regs[7].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \cpu|datapath|RF|Regs[6].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[3]~11 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[3]~11_combout  = ( \cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( ((\cpu|datapath|RF|Regs[7].Reg|b [3] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout )) # (\cpu|datapath|RF|Regs[6].Reg|b [3]) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ( (\cpu|datapath|RF|Regs[7].Reg|b [3] & \cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[7].Reg|b [3]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [3]),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[3]~11 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[3]~11 .lut_mask = 64'h0303030303FF03FF;
defparam \cpu|datapath|RF|Mux|b[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N57
cyclonev_lcell_comb \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder_combout  = ( \cpu|datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[5].Reg|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[5].Reg|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N58
dffeas \cpu|datapath|RF|Regs[5].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[5].Reg|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N59
dffeas \cpu|datapath|RF|Regs[1].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N17
dffeas \cpu|datapath|RF|Regs[3].Reg|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[3]~10 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[3]~10_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [3] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [3] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b 
// [3] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [3] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [3] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[3].Reg|b [3] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Regs[1].Reg|b [3] & \cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[1].Reg|b [3]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [3]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[3]~10 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[3]~10 .lut_mask = 64'h030303030303FFFF;
defparam \cpu|datapath|RF|Mux|b[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[3] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [3] = ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( (((\cpu|datapath|RF|Mux|b[3]~10_combout ) # (\cpu|datapath|RF|Regs[5].Reg|b [3])) # (\cpu|datapath|RF|Mux|b[3]~11_combout )) # (\cpu|datapath|RF|Mux|b[3]~9_combout ) ) ) # ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( ((\cpu|datapath|RF|Mux|b[3]~10_combout ) # (\cpu|datapath|RF|Mux|b[3]~11_combout )) # (\cpu|datapath|RF|Mux|b[3]~9_combout ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[3]~9_combout ),
	.datab(!\cpu|datapath|RF|Mux|b[3]~11_combout ),
	.datac(!\cpu|datapath|RF|Regs[5].Reg|b [3]),
	.datad(!\cpu|datapath|RF|Mux|b[3]~10_combout ),
	.datae(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[3] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[3] .lut_mask = 64'h77FF7FFF77FF7FFF;
defparam \cpu|datapath|RF|Mux|b[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N33
cyclonev_lcell_comb \cpu|datapath|REG_A|b[3]~feeder (
// Equation(s):
// \cpu|datapath|REG_A|b[3]~feeder_combout  = ( \cpu|datapath|RF|Mux|b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|RF|Mux|b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|REG_A|b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[3]~feeder .extended_lut = "off";
defparam \cpu|datapath|REG_A|b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|REG_A|b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N35
dffeas \cpu|datapath|REG_A|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \cpu|datapath|Mux54~0 (
// Equation(s):
// \cpu|datapath|Mux54~0_combout  = (!\cpu|fsm|asel [1] & (\cpu|datapath|REG_A|b [3])) # (\cpu|fsm|asel [1] & ((\cpu|pc_out [3])))

	.dataa(!\cpu|datapath|REG_A|b [3]),
	.datab(gnd),
	.datac(!\cpu|pc_out [3]),
	.datad(!\cpu|fsm|asel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux54~0 .extended_lut = "off";
defparam \cpu|datapath|Mux54~0 .lut_mask = 64'h550F550F550F550F;
defparam \cpu|datapath|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N34
dffeas \cpu|datapath|REG_A|b[3]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \cpu|datapath|ALU|Mux3~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux3~0_combout  = ( \cpu|fsm|asel [1] & ( \cpu|datapath|ALU|Mux2~0_combout  & ( (!\cpu|datapath|Mux22~0_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux22~0_combout  & ((\cpu|pc_out [3]))) ) ) ) # ( 
// !\cpu|fsm|asel [1] & ( \cpu|datapath|ALU|Mux2~0_combout  & ( (!\cpu|datapath|Mux22~0_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout )) # (\cpu|datapath|Mux22~0_combout  & ((\cpu|datapath|REG_A|b[3]~DUPLICATE_q ))) ) ) ) # ( \cpu|fsm|asel [1] & ( 
// !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux22~0_combout ) ) ) ) # ( !\cpu|fsm|asel [1] & ( !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & 
// !\cpu|datapath|Mux22~0_combout ) ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|REG_A|b[3]~DUPLICATE_q ),
	.datac(!\cpu|datapath|Mux22~0_combout ),
	.datad(!\cpu|pc_out [3]),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|datapath|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux3~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux3~0 .lut_mask = 64'h505050505353505F;
defparam \cpu|datapath|ALU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \cpu|datapath|ALU|Mux3~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux3~1_combout  = ( \cpu|datapath|ALU|Mux3~0_combout  ) # ( !\cpu|datapath|ALU|Mux3~0_combout  & ( (\cpu|datapath|ALU|Mux0~0_combout  & \cpu|datapath|ALU|add_sub_ovf|ai|s [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [3]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux3~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux3~1 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \cpu|datapath|ALU|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N52
dffeas \cpu|datapath|REG_C|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[3] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N41
dffeas \cpu|data_addr_out[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[3] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \cpu|mem_addr[3]~3 (
// Equation(s):
// \cpu|mem_addr[3]~3_combout  = ( \cpu|fsm|addr_sel~q  & ( \cpu|pc_out [3] ) ) # ( !\cpu|fsm|addr_sel~q  & ( \cpu|pc_out [3] & ( \cpu|data_addr_out [3] ) ) ) # ( !\cpu|fsm|addr_sel~q  & ( !\cpu|pc_out [3] & ( \cpu|data_addr_out [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|data_addr_out [3]),
	.datad(gnd),
	.datae(!\cpu|fsm|addr_sel~q ),
	.dataf(!\cpu|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[3]~3 .extended_lut = "off";
defparam \cpu|mem_addr[3]~3 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpu|mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N33
cyclonev_lcell_comb \read_data[14]~12 (
// Equation(s):
// \read_data[14]~12_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a14  & ( \comb~6_combout  ) )

	.dataa(!\comb~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[14]~12 .extended_lut = "off";
defparam \read_data[14]~12 .lut_mask = 64'h0000000055555555;
defparam \read_data[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N35
dffeas \cpu|ins_reg|b[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[14]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[14] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \cpu|fsm|Equal13~0 (
// Equation(s):
// \cpu|fsm|Equal13~0_combout  = ( !\cpu|ins_reg|b [12] & ( (!\cpu|ins_reg|b [13] & (!\cpu|ins_reg|b [11] & (!\cpu|ins_reg|b [15] & \cpu|ins_reg|b [14]))) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|ins_reg|b [11]),
	.datac(!\cpu|ins_reg|b [15]),
	.datad(!\cpu|ins_reg|b [14]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal13~0 .extended_lut = "off";
defparam \cpu|fsm|Equal13~0 .lut_mask = 64'h0080008000000000;
defparam \cpu|fsm|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \cpu|fsm|WideOr35~0 (
// Equation(s):
// \cpu|fsm|WideOr35~0_combout  = ( \cpu|fsm|state [1] & ( (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & (\cpu|fsm|state [3] & \cpu|fsm|state [2]))) ) ) # ( !\cpu|fsm|state [1] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [0] & (\cpu|fsm|state [3] & 
// \cpu|fsm|state [2]))) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [2]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|WideOr35~0 .extended_lut = "off";
defparam \cpu|fsm|WideOr35~0 .lut_mask = 64'h0004000400020002;
defparam \cpu|fsm|WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \cpu|fsm|Selector9~1 (
// Equation(s):
// \cpu|fsm|Selector9~1_combout  = ( \cpu|fsm|WideOr35~0_combout  ) # ( !\cpu|fsm|WideOr35~0_combout  & ( (!\cpu|fsm|Selector9~0_combout  & (((\cpu|fsm|Equal18~4_combout  & \cpu|fsm|Equal13~0_combout )) # (\cpu|fsm|vsel [0]))) # (\cpu|fsm|Selector9~0_combout 
//  & (\cpu|fsm|Equal18~4_combout  & (\cpu|fsm|Equal13~0_combout ))) ) )

	.dataa(!\cpu|fsm|Selector9~0_combout ),
	.datab(!\cpu|fsm|Equal18~4_combout ),
	.datac(!\cpu|fsm|Equal13~0_combout ),
	.datad(!\cpu|fsm|vsel [0]),
	.datae(gnd),
	.dataf(!\cpu|fsm|WideOr35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector9~1 .extended_lut = "off";
defparam \cpu|fsm|Selector9~1 .lut_mask = 64'h03AB03ABFFFFFFFF;
defparam \cpu|fsm|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \cpu|fsm|vsel[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|vsel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|vsel[0] .is_wysiwyg = "true";
defparam \cpu|fsm|vsel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \cpu|datapath|Mux9~0 (
// Equation(s):
// \cpu|datapath|Mux9~0_combout  = ( \read_data[8]~13_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & ((\cpu|datapath|REG_C|b [8]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7])))) # (\cpu|fsm|vsel [0] & (((!\cpu|fsm|vsel [1])))) ) ) # ( 
// !\read_data[8]~13_combout  & ( (!\cpu|fsm|vsel [0] & ((!\cpu|fsm|vsel [1] & ((\cpu|datapath|REG_C|b [8]))) # (\cpu|fsm|vsel [1] & (\cpu|ins_reg|b [7])))) ) )

	.dataa(!\cpu|ins_reg|b [7]),
	.datab(!\cpu|fsm|vsel [0]),
	.datac(!\cpu|datapath|REG_C|b [8]),
	.datad(!\cpu|fsm|vsel [1]),
	.datae(gnd),
	.dataf(!\read_data[8]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux9~0 .extended_lut = "off";
defparam \cpu|datapath|Mux9~0 .lut_mask = 64'h0C440C443F443F44;
defparam \cpu|datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N20
dffeas \cpu|datapath|RF|Regs[4].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[2].Reg|b[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[2].Reg|b[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N17
dffeas \cpu|datapath|RF|Regs[2].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[2].Reg|b[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N32
dffeas \cpu|datapath|RF|Regs[0].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[8]~24 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[8]~24_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [8] & ( !\cpu|ins_dec|Mux0~0_combout  & ( (!\cpu|ins_dec|Mux2~0_combout  & (((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [8])))) # (\cpu|ins_dec|Mux2~0_combout  
// & (\cpu|datapath|RF|Regs[4].Reg|b [8] & ((!\cpu|ins_dec|Mux1~0_combout )))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [8] & ( !\cpu|ins_dec|Mux0~0_combout  & ( (!\cpu|ins_dec|Mux2~0_combout  & (((\cpu|datapath|RF|Regs[2].Reg|b [8] & 
// \cpu|ins_dec|Mux1~0_combout )))) # (\cpu|ins_dec|Mux2~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [8] & ((!\cpu|ins_dec|Mux1~0_combout )))) ) ) )

	.dataa(!\cpu|ins_dec|Mux2~0_combout ),
	.datab(!\cpu|datapath|RF|Regs[4].Reg|b [8]),
	.datac(!\cpu|datapath|RF|Regs[2].Reg|b [8]),
	.datad(!\cpu|ins_dec|Mux1~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [8]),
	.dataf(!\cpu|ins_dec|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[8]~24 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[8]~24 .lut_mask = 64'h110ABB0A00000000;
defparam \cpu|datapath|RF|Mux|b[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N14
dffeas \cpu|datapath|RF|Regs[5].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \cpu|datapath|RF|Regs[1].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N23
dffeas \cpu|datapath|RF|Regs[3].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N21
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[8]~25 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[8]~25_combout  = ( \cpu|datapath|RF|Regs[3].Reg|b [8] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [8] & ( \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( 
// (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [8]) ) ) ) # ( \cpu|datapath|RF|Regs[3].Reg|b [8] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & 
// \cpu|datapath|RF|Regs[1].Reg|b [8]) ) ) ) # ( !\cpu|datapath|RF|Regs[3].Reg|b [8] & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout  & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout  & \cpu|datapath|RF|Regs[1].Reg|b [8]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datac(!\cpu|datapath|RF|Regs[1].Reg|b [8]),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[3].Reg|b [8]),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[8]~25 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[8]~25 .lut_mask = 64'h030303030303FFFF;
defparam \cpu|datapath|RF|Mux|b[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \cpu|datapath|RF|Regs[7].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N29
dffeas \cpu|datapath|RF|Regs[6].Reg|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N27
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[8]~26 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[8]~26_combout  = (!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & ((\cpu|datapath|RF|Regs[6].Reg|b [8])))) # (\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & 
// (((\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout  & \cpu|datapath|RF|Regs[6].Reg|b [8])) # (\cpu|datapath|RF|Regs[7].Reg|b [8])))

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(!\cpu|datapath|RF|Regs[7].Reg|b [8]),
	.datad(!\cpu|datapath|RF|Regs[6].Reg|b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[8]~26 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[8]~26 .lut_mask = 64'h0537053705370537;
defparam \cpu|datapath|RF|Mux|b[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N39
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[8] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [8] = ( \cpu|datapath|RF|Mux|b[8]~26_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[8]~26_combout  & ( \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( ((\cpu|datapath|RF|Mux|b[8]~25_combout 
// ) # (\cpu|datapath|RF|Regs[5].Reg|b [8])) # (\cpu|datapath|RF|Mux|b[8]~24_combout ) ) ) ) # ( \cpu|datapath|RF|Mux|b[8]~26_combout  & ( !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  ) ) # ( !\cpu|datapath|RF|Mux|b[8]~26_combout  & ( 
// !\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  & ( (\cpu|datapath|RF|Mux|b[8]~25_combout ) # (\cpu|datapath|RF|Mux|b[8]~24_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Mux|b[8]~24_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|RF|Regs[5].Reg|b [8]),
	.datad(!\cpu|datapath|RF|Mux|b[8]~25_combout ),
	.datae(!\cpu|datapath|RF|Mux|b[8]~26_combout ),
	.dataf(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[8] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[8] .lut_mask = 64'h55FFFFFF5FFFFFFF;
defparam \cpu|datapath|RF|Mux|b[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N37
dffeas \cpu|datapath|REG_A|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \cpu|datapath|ALU|Mux8~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux8~1_combout  = ( \cpu|datapath|Mux32~1_combout  & ( (\cpu|datapath|ALU|Mux8~0_combout  & \cpu|datapath|REG_A|b [8]) ) ) # ( !\cpu|datapath|Mux32~1_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux8~0_combout ),
	.datad(!\cpu|datapath|REG_A|b [8]),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux8~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux8~1 .lut_mask = 64'h55555555000F000F;
defparam \cpu|datapath|ALU|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N36
cyclonev_lcell_comb \cpu|datapath|ALU|Mux8~2 (
// Equation(s):
// \cpu|datapath|ALU|Mux8~2_combout  = ( \cpu|datapath|ALU|Mux8~1_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [8] ) ) # ( !\cpu|datapath|ALU|Mux8~1_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [8] & ( \cpu|datapath|ALU|Mux0~0_combout  ) ) ) # ( 
// \cpu|datapath|ALU|Mux8~1_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|ALU|Mux8~1_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux8~2 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux8~2 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cpu|datapath|ALU|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N38
dffeas \cpu|datapath|REG_C|b[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[8] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N8
dffeas \cpu|data_addr_out[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[8] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \read_data[7]~9 (
// Equation(s):
// \read_data[7]~9_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & ((\cpu|data_addr_out [8]))) # 
// (\cpu|fsm|addr_sel~q  & (\cpu|pc_out [8]))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a7  & ( !\SW[7]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8])))) ) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|pc_out [8]),
	.datac(!\comb~5_combout ),
	.datad(!\cpu|data_addr_out [8]),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[7]~9 .extended_lut = "off";
defparam \read_data[7]~9 .lut_mask = 64'h00000E04F1FBFFFF;
defparam \read_data[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N44
dffeas \cpu|ins_reg|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[7] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \read_data[2]~6 (
// Equation(s):
// \read_data[2]~6_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  ) ) # ( !\ram|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  & ( (!\comb~5_combout ) # ((!\cpu|fsm|addr_sel~q  & ((\cpu|data_addr_out [8]))) # 
// (\cpu|fsm|addr_sel~q  & (\cpu|pc_out [8]))) ) ) ) # ( \ram|mem_rtl_0|auto_generated|ram_block1a2  & ( !\SW[2]~input_o  & ( (\comb~5_combout  & ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8])))) ) ) )

	.dataa(!\cpu|pc_out [8]),
	.datab(!\comb~5_combout ),
	.datac(!\cpu|data_addr_out [8]),
	.datad(!\cpu|fsm|addr_sel~q ),
	.datae(!\ram|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[2]~6 .extended_lut = "off";
defparam \read_data[2]~6 .lut_mask = 64'h00003022CFDDFFFF;
defparam \read_data[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N53
dffeas \cpu|ins_reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[2] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N3
cyclonev_lcell_comb \cpu|ins_dec|Mux2~0 (
// Equation(s):
// \cpu|ins_dec|Mux2~0_combout  = ( \cpu|ins_reg|b [2] & ( ((!\cpu|fsm|nsel [1] & (\cpu|ins_reg|b [10])) # (\cpu|fsm|nsel [1] & ((\cpu|ins_reg|b [7])))) # (\cpu|fsm|nsel [2]) ) ) # ( !\cpu|ins_reg|b [2] & ( (!\cpu|fsm|nsel [2] & ((!\cpu|fsm|nsel [1] & 
// (\cpu|ins_reg|b [10])) # (\cpu|fsm|nsel [1] & ((\cpu|ins_reg|b [7]))))) ) )

	.dataa(!\cpu|ins_reg|b [10]),
	.datab(!\cpu|fsm|nsel [2]),
	.datac(!\cpu|fsm|nsel [1]),
	.datad(!\cpu|ins_reg|b [7]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ins_dec|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ins_dec|Mux2~0 .extended_lut = "off";
defparam \cpu|ins_dec|Mux2~0 .lut_mask = 64'h404C404C737F737F;
defparam \cpu|ins_dec|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \cpu|datapath|RF|Dec2|ShiftLeft0~0 (
// Equation(s):
// \cpu|datapath|RF|Dec2|ShiftLeft0~0_combout  = ( !\cpu|ins_dec|Mux1~0_combout  & ( \cpu|ins_dec|Mux0~0_combout  & ( \cpu|ins_dec|Mux2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|ins_dec|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\cpu|ins_dec|Mux1~0_combout ),
	.dataf(!\cpu|ins_dec|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~0 .extended_lut = "off";
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~0 .lut_mask = 64'h000000000F0F0000;
defparam \cpu|datapath|RF|Dec2|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \cpu|datapath|Mux15~0 (
// Equation(s):
// \cpu|datapath|Mux15~0_combout  = ( \cpu|fsm|vsel [1] & ( \read_data[2]~6_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [2])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [2]))) ) ) ) # ( !\cpu|fsm|vsel [1] & ( \read_data[2]~6_combout  & ( 
// (\cpu|datapath|REG_C|b [2]) # (\cpu|fsm|vsel [0]) ) ) ) # ( \cpu|fsm|vsel [1] & ( !\read_data[2]~6_combout  & ( (!\cpu|fsm|vsel [0] & (\cpu|ins_reg|b [2])) # (\cpu|fsm|vsel [0] & ((\cpu|pc_out [2]))) ) ) ) # ( !\cpu|fsm|vsel [1] & ( 
// !\read_data[2]~6_combout  & ( (!\cpu|fsm|vsel [0] & \cpu|datapath|REG_C|b [2]) ) ) )

	.dataa(!\cpu|fsm|vsel [0]),
	.datab(!\cpu|ins_reg|b [2]),
	.datac(!\cpu|datapath|REG_C|b [2]),
	.datad(!\cpu|pc_out [2]),
	.datae(!\cpu|fsm|vsel [1]),
	.dataf(!\read_data[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux15~0 .extended_lut = "off";
defparam \cpu|datapath|Mux15~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \cpu|datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \cpu|datapath|RF|Regs[2].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[2].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[2].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[2].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder (
// Equation(s):
// \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder_combout  = ( \cpu|datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Regs[4].Reg|b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder .extended_lut = "off";
defparam \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|RF|Regs[4].Reg|b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \cpu|datapath|RF|Regs[4].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|RF|Regs[4].Reg|b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[4].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[4].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[4].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \cpu|datapath|RF|Regs[0].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[0].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[0].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[0].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[2]~6 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[2]~6_combout  = ( \cpu|datapath|RF|Regs[0].Reg|b [2] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [2] & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( 
// !\cpu|datapath|RF|Regs[0].Reg|b [2] & ( \cpu|ins_dec|Mux2~0_combout  & ( (!\cpu|ins_dec|Mux0~0_combout  & (\cpu|datapath|RF|Regs[4].Reg|b [2] & !\cpu|ins_dec|Mux1~0_combout )) ) ) ) # ( \cpu|datapath|RF|Regs[0].Reg|b [2] & ( !\cpu|ins_dec|Mux2~0_combout  
// & ( (!\cpu|ins_dec|Mux0~0_combout  & ((!\cpu|ins_dec|Mux1~0_combout ) # (\cpu|datapath|RF|Regs[2].Reg|b [2]))) ) ) ) # ( !\cpu|datapath|RF|Regs[0].Reg|b [2] & ( !\cpu|ins_dec|Mux2~0_combout  & ( (\cpu|datapath|RF|Regs[2].Reg|b [2] & 
// (!\cpu|ins_dec|Mux0~0_combout  & \cpu|ins_dec|Mux1~0_combout )) ) ) )

	.dataa(!\cpu|datapath|RF|Regs[2].Reg|b [2]),
	.datab(!\cpu|ins_dec|Mux0~0_combout ),
	.datac(!\cpu|datapath|RF|Regs[4].Reg|b [2]),
	.datad(!\cpu|ins_dec|Mux1~0_combout ),
	.datae(!\cpu|datapath|RF|Regs[0].Reg|b [2]),
	.dataf(!\cpu|ins_dec|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[2]~6 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[2]~6 .lut_mask = 64'h0044CC440C000C00;
defparam \cpu|datapath|RF|Mux|b[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \cpu|datapath|RF|Regs[3].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[3].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[3].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[3].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \cpu|datapath|RF|Regs[1].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[1].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[1].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[1].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[2]~7 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[2]~7_combout  = ( \cpu|datapath|RF|Regs[1].Reg|b [2] & ( ((\cpu|datapath|RF|Regs[3].Reg|b [2] & \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ) ) ) # ( !\cpu|datapath|RF|Regs[1].Reg|b 
// [2] & ( (\cpu|datapath|RF|Regs[3].Reg|b [2] & \cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|RF|Regs[3].Reg|b [2]),
	.datac(!\cpu|datapath|RF|Dec2|ShiftLeft0~1_combout ),
	.datad(!\cpu|datapath|RF|Dec2|ShiftLeft0~2_combout ),
	.datae(!\cpu|datapath|RF|Regs[1].Reg|b [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[2]~7 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[2]~7 .lut_mask = 64'h00330F3F00330F3F;
defparam \cpu|datapath|RF|Mux|b[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N11
dffeas \cpu|datapath|RF|Regs[5].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[5].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[5].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[5].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \cpu|datapath|RF|Regs[7].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|RF|load [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[7].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[7].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[7].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N47
dffeas \cpu|datapath|RF|Regs[6].Reg|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|RF|load [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|RF|Regs[6].Reg|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|RF|Regs[6].Reg|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|RF|Regs[6].Reg|b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[2]~8 (
// Equation(s):
// \cpu|datapath|RF|Mux|b[2]~8_combout  = ( \cpu|datapath|RF|Regs[6].Reg|b [2] & ( ((\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & \cpu|datapath|RF|Regs[7].Reg|b [2])) # (\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ) ) ) # ( !\cpu|datapath|RF|Regs[6].Reg|b 
// [2] & ( (\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout  & \cpu|datapath|RF|Regs[7].Reg|b [2]) ) )

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~4_combout ),
	.datab(!\cpu|datapath|RF|Dec2|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(!\cpu|datapath|RF|Regs[7].Reg|b [2]),
	.datae(!\cpu|datapath|RF|Regs[6].Reg|b [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[2]~8 .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[2]~8 .lut_mask = 64'h0055337700553377;
defparam \cpu|datapath|RF|Mux|b[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N9
cyclonev_lcell_comb \cpu|datapath|RF|Mux|b[2] (
// Equation(s):
// \cpu|datapath|RF|Mux|b [2] = ( \cpu|datapath|RF|Regs[5].Reg|b [2] & ( \cpu|datapath|RF|Mux|b[2]~8_combout  ) ) # ( !\cpu|datapath|RF|Regs[5].Reg|b [2] & ( \cpu|datapath|RF|Mux|b[2]~8_combout  ) ) # ( \cpu|datapath|RF|Regs[5].Reg|b [2] & ( 
// !\cpu|datapath|RF|Mux|b[2]~8_combout  & ( ((\cpu|datapath|RF|Mux|b[2]~7_combout ) # (\cpu|datapath|RF|Mux|b[2]~6_combout )) # (\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ) ) ) ) # ( !\cpu|datapath|RF|Regs[5].Reg|b [2] & ( 
// !\cpu|datapath|RF|Mux|b[2]~8_combout  & ( (\cpu|datapath|RF|Mux|b[2]~7_combout ) # (\cpu|datapath|RF|Mux|b[2]~6_combout ) ) ) )

	.dataa(!\cpu|datapath|RF|Dec2|ShiftLeft0~0_combout ),
	.datab(!\cpu|datapath|RF|Mux|b[2]~6_combout ),
	.datac(!\cpu|datapath|RF|Mux|b[2]~7_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|RF|Regs[5].Reg|b [2]),
	.dataf(!\cpu|datapath|RF|Mux|b[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|RF|Mux|b [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|RF|Mux|b[2] .extended_lut = "off";
defparam \cpu|datapath|RF|Mux|b[2] .lut_mask = 64'h3F3F7F7FFFFFFFFF;
defparam \cpu|datapath|RF|Mux|b[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N35
dffeas \cpu|datapath|REG_B|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N56
dffeas \cpu|datapath|REG_B|b[1]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|RF|Mux|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|loadb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_B|b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_B|b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_B|b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \cpu|datapath|Mux20~0 (
// Equation(s):
// \cpu|datapath|Mux20~0_combout  = ( \cpu|datapath|Mux24~0_combout  & ( \cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b[1]~DUPLICATE_q  ) ) ) # ( !\cpu|datapath|Mux24~0_combout  & ( \cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b [2] ) ) ) 
// # ( \cpu|datapath|Mux24~0_combout  & ( !\cpu|datapath|Mux24~1_combout  & ( \cpu|datapath|REG_B|b [3] ) ) ) # ( !\cpu|datapath|Mux24~0_combout  & ( !\cpu|datapath|Mux24~1_combout  & ( \cpu|ins_reg|b [2] ) ) )

	.dataa(!\cpu|datapath|REG_B|b [2]),
	.datab(!\cpu|datapath|REG_B|b [3]),
	.datac(!\cpu|ins_reg|b [2]),
	.datad(!\cpu|datapath|REG_B|b[1]~DUPLICATE_q ),
	.datae(!\cpu|datapath|Mux24~0_combout ),
	.dataf(!\cpu|datapath|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux20~0 .extended_lut = "off";
defparam \cpu|datapath|Mux20~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|datapath|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \cpu|datapath|ALU|Mux2~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux2~1_combout  = ( \cpu|datapath|Mux52~0_combout  & ( \cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|Mux20~0_combout ) # (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ) ) ) ) # ( !\cpu|datapath|Mux52~0_combout  & ( 
// \cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux20~0_combout ) ) ) ) # ( \cpu|datapath|Mux52~0_combout  & ( !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & 
// !\cpu|datapath|Mux20~0_combout ) ) ) ) # ( !\cpu|datapath|Mux52~0_combout  & ( !\cpu|datapath|ALU|Mux2~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & !\cpu|datapath|Mux20~0_combout ) ) ) )

	.dataa(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux20~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|Mux52~0_combout ),
	.dataf(!\cpu|datapath|ALU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux2~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux2~1 .lut_mask = 64'h5050505050505F5F;
defparam \cpu|datapath|ALU|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N9
cyclonev_lcell_comb \cpu|datapath|ALU|Mux2~2 (
// Equation(s):
// \cpu|datapath|ALU|Mux2~2_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [2] & ( (\cpu|datapath|ALU|Mux2~1_combout ) # (\cpu|datapath|ALU|Mux0~0_combout ) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [2] & ( \cpu|datapath|ALU|Mux2~1_combout  ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux2~2 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux2~2 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cpu|datapath|ALU|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N10
dffeas \cpu|datapath|REG_C|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N29
dffeas \cpu|data_addr_out[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[2] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N27
cyclonev_lcell_comb \cpu|mem_addr[2]~1 (
// Equation(s):
// \cpu|mem_addr[2]~1_combout  = ( \cpu|data_addr_out [2] & ( \cpu|fsm|addr_sel~q  & ( \cpu|pc_out [2] ) ) ) # ( !\cpu|data_addr_out [2] & ( \cpu|fsm|addr_sel~q  & ( \cpu|pc_out [2] ) ) ) # ( \cpu|data_addr_out [2] & ( !\cpu|fsm|addr_sel~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|pc_out [2]),
	.datad(gnd),
	.datae(!\cpu|data_addr_out [2]),
	.dataf(!\cpu|fsm|addr_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[2]~1 .extended_lut = "off";
defparam \cpu|mem_addr[2]~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \cpu|mem_addr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N24
cyclonev_lcell_comb \read_data[11]~0 (
// Equation(s):
// \read_data[11]~0_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a11  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[11]~0 .extended_lut = "off";
defparam \read_data[11]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \cpu|ins_reg|b[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[11] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N45
cyclonev_lcell_comb \cpu|datapath|ALU|dec|ShiftLeft0~1 (
// Equation(s):
// \cpu|datapath|ALU|dec|ShiftLeft0~1_combout  = ( \cpu|ins_reg|b [12] & ( !\cpu|ins_reg|b [11] & ( !\cpu|fsm|ALUop_zero~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|fsm|ALUop_zero~q ),
	.datae(!\cpu|ins_reg|b [12]),
	.dataf(!\cpu|ins_reg|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|dec|ShiftLeft0~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|dec|ShiftLeft0~1 .lut_mask = 64'h0000FF0000000000;
defparam \cpu|datapath|ALU|dec|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N51
cyclonev_lcell_comb \cpu|datapath|ALU|Mux0~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux0~0_combout  = ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( !\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux0~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|datapath|ALU|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N43
dffeas \cpu|datapath|REG_A|b[1]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|REG_A|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loada~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_A|b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_A|b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|REG_A|b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N39
cyclonev_lcell_comb \cpu|datapath|Mux50~0 (
// Equation(s):
// \cpu|datapath|Mux50~0_combout  = ( !\cpu|fsm|asel [1] & ( (!\cpu|fsm|asel [0] & \cpu|datapath|REG_A|b[1]~DUPLICATE_q ) ) )

	.dataa(!\cpu|fsm|asel [0]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_A|b[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|fsm|asel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux50~0 .extended_lut = "off";
defparam \cpu|datapath|Mux50~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \cpu|datapath|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \cpu|datapath|ALU|Mux1~0 (
// Equation(s):
// \cpu|datapath|ALU|Mux1~0_combout  = ( \cpu|datapath|Mux50~0_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( !\cpu|datapath|Mux18~0_combout  ) ) ) # ( !\cpu|datapath|Mux50~0_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( 
// !\cpu|datapath|Mux18~0_combout  ) ) ) # ( \cpu|datapath|Mux50~0_combout  & ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( (\cpu|datapath|Mux18~0_combout  & \cpu|datapath|ALU|dec|ShiftLeft0~1_combout ) ) ) ) # ( !\cpu|datapath|Mux50~0_combout  & ( 
// !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( (\cpu|pc_out [1] & (\cpu|datapath|Mux18~0_combout  & (\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & \cpu|fsm|asel [1]))) ) ) )

	.dataa(!\cpu|pc_out [1]),
	.datab(!\cpu|datapath|Mux18~0_combout ),
	.datac(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datad(!\cpu|fsm|asel [1]),
	.datae(!\cpu|datapath|Mux50~0_combout ),
	.dataf(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux1~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux1~0 .lut_mask = 64'h00010303CCCCCCCC;
defparam \cpu|datapath|ALU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \cpu|datapath|ALU|Mux1~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux1~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [1] & ( (\cpu|datapath|ALU|Mux1~0_combout ) # (\cpu|datapath|ALU|Mux0~0_combout ) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [1] & ( \cpu|datapath|ALU|Mux1~0_combout  ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux1~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux1~1 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \cpu|datapath|ALU|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N58
dffeas \cpu|datapath|REG_C|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N53
dffeas \cpu|data_addr_out[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[1] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N51
cyclonev_lcell_comb \cpu|mem_addr[1]~0 (
// Equation(s):
// \cpu|mem_addr[1]~0_combout  = ( \cpu|data_addr_out [1] & ( \cpu|pc_out [1] ) ) # ( !\cpu|data_addr_out [1] & ( \cpu|pc_out [1] & ( \cpu|fsm|addr_sel~q  ) ) ) # ( \cpu|data_addr_out [1] & ( !\cpu|pc_out [1] & ( !\cpu|fsm|addr_sel~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(gnd),
	.datae(!\cpu|data_addr_out [1]),
	.dataf(!\cpu|pc_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[1]~0 .extended_lut = "off";
defparam \cpu|mem_addr[1]~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu|mem_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \read_data[12]~1 (
// Equation(s):
// \read_data[12]~1_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a12  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[12]~1 .extended_lut = "off";
defparam \read_data[12]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \read_data[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \cpu|ins_reg|b[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[12]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[12] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N24
cyclonev_lcell_comb \cpu|fsm|Equal2~0 (
// Equation(s):
// \cpu|fsm|Equal2~0_combout  = ( !\cpu|ins_reg|b [11] & ( !\cpu|ins_reg|b [13] & ( (!\cpu|ins_reg|b [12] & (\cpu|ins_reg|b [15] & !\cpu|ins_reg|b [14])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|ins_reg|b [12]),
	.datac(!\cpu|ins_reg|b [15]),
	.datad(!\cpu|ins_reg|b [14]),
	.datae(!\cpu|ins_reg|b [11]),
	.dataf(!\cpu|ins_reg|b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal2~0 .extended_lut = "off";
defparam \cpu|fsm|Equal2~0 .lut_mask = 64'h0C00000000000000;
defparam \cpu|fsm|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N12
cyclonev_lcell_comb \cpu|fsm|Selector25~2 (
// Equation(s):
// \cpu|fsm|Selector25~2_combout  = ( \cpu|fsm|Equal2~0_combout  & ( \cpu|fsm|state [4] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] & (!\cpu|fsm|state [1] $ (\cpu|fsm|state [0])))) ) ) ) # ( !\cpu|fsm|Equal2~0_combout  & ( \cpu|fsm|state [4] & ( 
// (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] & (!\cpu|fsm|state [1] $ (\cpu|fsm|state [0])))) ) ) ) # ( \cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [4] & ( (!\cpu|fsm|state [1] & (\cpu|fsm|state [0] & (\cpu|fsm|state [2] & \cpu|fsm|state [3]))) # 
// (\cpu|fsm|state [1] & ((!\cpu|fsm|state [0] & ((!\cpu|fsm|state [3]))) # (\cpu|fsm|state [0] & (!\cpu|fsm|state [2])))) ) ) ) # ( !\cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [4] & ( (\cpu|fsm|state [1] & ((!\cpu|fsm|state [0] & ((!\cpu|fsm|state 
// [3]))) # (\cpu|fsm|state [0] & (!\cpu|fsm|state [2])))) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [2]),
	.datad(!\cpu|fsm|state [3]),
	.datae(!\cpu|fsm|Equal2~0_combout ),
	.dataf(!\cpu|fsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector25~2 .extended_lut = "off";
defparam \cpu|fsm|Selector25~2 .lut_mask = 64'h5410541290009000;
defparam \cpu|fsm|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N19
dffeas \cpu|ins_reg|b[8]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \cpu|fsm|Equal4~0 (
// Equation(s):
// \cpu|fsm|Equal4~0_combout  = ( !\cpu|ins_reg|b [10] & ( (\cpu|ins_reg|b [13] & (!\cpu|ins_reg|b [15] & !\cpu|ins_reg|b [14])) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|ins_reg|b [15]),
	.datac(gnd),
	.datad(!\cpu|ins_reg|b [14]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal4~0 .extended_lut = "off";
defparam \cpu|fsm|Equal4~0 .lut_mask = 64'h4400440000000000;
defparam \cpu|fsm|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \cpu|fsm|Selector25~1 (
// Equation(s):
// \cpu|fsm|Selector25~1_combout  = ( \cpu|ins_reg|b [9] & ( !\cpu|fsm|Equal9~0_combout  ) ) # ( !\cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & ((!\cpu|fsm|Equal4~0_combout ) # (\cpu|ins_reg|b[8]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|fsm|Equal9~0_combout ),
	.datab(!\cpu|ins_reg|b[8]~DUPLICATE_q ),
	.datac(!\cpu|fsm|Equal4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector25~1 .extended_lut = "off";
defparam \cpu|fsm|Selector25~1 .lut_mask = 64'hA2A2A2A2AAAAAAAA;
defparam \cpu|fsm|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \cpu|fsm|Selector24~2 (
// Equation(s):
// \cpu|fsm|Selector24~2_combout  = ( \cpu|ins_reg|b [12] & ( \cpu|ins_reg|b [11] ) ) # ( !\cpu|ins_reg|b [12] & ( \cpu|ins_reg|b [11] ) ) # ( \cpu|ins_reg|b [12] & ( !\cpu|ins_reg|b [11] ) ) # ( !\cpu|ins_reg|b [12] & ( !\cpu|ins_reg|b [11] & ( 
// (!\cpu|ins_reg|b [14] & ((!\cpu|ins_reg|b [15]) # (\cpu|ins_reg|b [13]))) # (\cpu|ins_reg|b [14] & ((!\cpu|ins_reg|b [13]) # (\cpu|ins_reg|b [15]))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|ins_reg|b [14]),
	.datac(!\cpu|ins_reg|b [13]),
	.datad(!\cpu|ins_reg|b [15]),
	.datae(!\cpu|ins_reg|b [12]),
	.dataf(!\cpu|ins_reg|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector24~2 .extended_lut = "off";
defparam \cpu|fsm|Selector24~2 .lut_mask = 64'hFC3FFFFFFFFFFFFF;
defparam \cpu|fsm|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \cpu|fsm|Equal18~2 (
// Equation(s):
// \cpu|fsm|Equal18~2_combout  = ( !\cpu|fsm|state [1] & ( (\cpu|fsm|state [0] & (\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & !\cpu|fsm|state [3]))) ) )

	.dataa(!\cpu|fsm|state [0]),
	.datab(!\cpu|fsm|state [2]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [3]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal18~2 .extended_lut = "off";
defparam \cpu|fsm|Equal18~2 .lut_mask = 64'h1000100000000000;
defparam \cpu|fsm|Equal18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N21
cyclonev_lcell_comb \cpu|fsm|Selector25~0 (
// Equation(s):
// \cpu|fsm|Selector25~0_combout  = ( !\cpu|fsm|state [3] & ( \cpu|fsm|state [0] & ( (!\cpu|fsm|state [1] & (!\cpu|fsm|state [2] & (!\cpu|fsm|Equal13~0_combout  & \cpu|fsm|state [4]))) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [2]),
	.datac(!\cpu|fsm|Equal13~0_combout ),
	.datad(!\cpu|fsm|state [4]),
	.datae(!\cpu|fsm|state [3]),
	.dataf(!\cpu|fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector25~0 .extended_lut = "off";
defparam \cpu|fsm|Selector25~0 .lut_mask = 64'h0000000000800000;
defparam \cpu|fsm|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \cpu|fsm|Selector25~3 (
// Equation(s):
// \cpu|fsm|Selector25~3_combout  = ( \cpu|fsm|Equal18~2_combout  & ( !\cpu|fsm|Selector25~0_combout  & ( (!\cpu|fsm|Selector25~2_combout  & (!\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|Equal18~0_combout )) ) ) ) # ( !\cpu|fsm|Equal18~2_combout  & ( 
// !\cpu|fsm|Selector25~0_combout  & ( (!\cpu|fsm|Selector25~2_combout  & ((!\cpu|fsm|Equal18~0_combout ) # ((!\cpu|fsm|Selector25~1_combout  & \cpu|fsm|Selector24~2_combout )))) ) ) )

	.dataa(!\cpu|fsm|Selector25~2_combout ),
	.datab(!\cpu|fsm|Selector25~1_combout ),
	.datac(!\cpu|fsm|Selector24~2_combout ),
	.datad(!\cpu|fsm|Equal18~0_combout ),
	.datae(!\cpu|fsm|Equal18~2_combout ),
	.dataf(!\cpu|fsm|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector25~3 .extended_lut = "off";
defparam \cpu|fsm|Selector25~3 .lut_mask = 64'hAA08A00000000000;
defparam \cpu|fsm|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \cpu|fsm|state[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|state[3] .is_wysiwyg = "true";
defparam \cpu|fsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N54
cyclonev_lcell_comb \cpu|fsm|Selector21~0 (
// Equation(s):
// \cpu|fsm|Selector21~0_combout  = ( \cpu|fsm|load_addr~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (((\cpu|fsm|state [1])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [0] & ((!\cpu|fsm|state [1]))) # (\cpu|fsm|state [0] & 
// (!\cpu|fsm|state [4])))) ) ) ) # ( !\cpu|fsm|load_addr~q  & ( \cpu|fsm|state [3] & ( (\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|load_addr~q  & ( !\cpu|fsm|state [3] & ( ((!\cpu|fsm|state 
// [4]) # ((\cpu|fsm|state [1]) # (\cpu|fsm|state [0]))) # (\cpu|fsm|state [2]) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|load_addr~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector21~0 .extended_lut = "off";
defparam \cpu|fsm|Selector21~0 .lut_mask = 64'h0000DFFF040076AE;
defparam \cpu|fsm|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N56
dffeas \cpu|fsm|load_addr (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|load_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|load_addr .is_wysiwyg = "true";
defparam \cpu|fsm|load_addr .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N10
dffeas \cpu|data_addr_out[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_addr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_out[0] .is_wysiwyg = "true";
defparam \cpu|data_addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N27
cyclonev_lcell_comb \cpu|mem_addr[0]~2 (
// Equation(s):
// \cpu|mem_addr[0]~2_combout  = ( \cpu|pc_out [0] & ( \cpu|fsm|addr_sel~q  ) ) # ( \cpu|pc_out [0] & ( !\cpu|fsm|addr_sel~q  & ( \cpu|data_addr_out [0] ) ) ) # ( !\cpu|pc_out [0] & ( !\cpu|fsm|addr_sel~q  & ( \cpu|data_addr_out [0] ) ) )

	.dataa(!\cpu|data_addr_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|pc_out [0]),
	.dataf(!\cpu|fsm|addr_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|mem_addr[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|mem_addr[0]~2 .extended_lut = "off";
defparam \cpu|mem_addr[0]~2 .lut_mask = 64'h555555550000FFFF;
defparam \cpu|mem_addr[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N42
cyclonev_lcell_comb \read_data[10]~15 (
// Equation(s):
// \read_data[10]~15_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a10  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[10]~15 .extended_lut = "off";
defparam \read_data[10]~15 .lut_mask = 64'h0000000000FF00FF;
defparam \read_data[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N11
dffeas \cpu|ins_reg|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[10]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[10] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N51
cyclonev_lcell_comb \cpu|fsm|state~1 (
// Equation(s):
// \cpu|fsm|state~1_combout  = ( \cpu|ins_reg|b [15] & ( \cpu|ins_reg|b [14] ) ) # ( !\cpu|ins_reg|b [15] & ( (!\cpu|ins_reg|b [14] & ((!\cpu|ins_reg|b [10] & (\cpu|ins_reg|b [8] & \cpu|ins_reg|b [9])) # (\cpu|ins_reg|b [10] & (!\cpu|ins_reg|b [8] & 
// !\cpu|ins_reg|b [9])))) ) )

	.dataa(!\cpu|ins_reg|b [10]),
	.datab(!\cpu|ins_reg|b [14]),
	.datac(!\cpu|ins_reg|b [8]),
	.datad(!\cpu|ins_reg|b [9]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|state~1 .extended_lut = "off";
defparam \cpu|fsm|state~1 .lut_mask = 64'h4008400833333333;
defparam \cpu|fsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \cpu|fsm|Selector24~3 (
// Equation(s):
// \cpu|fsm|Selector24~3_combout  = ( \cpu|fsm|Equal2~0_combout  & ( \cpu|fsm|state [1] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] $ (!\cpu|fsm|state [0])))) ) ) ) # ( !\cpu|fsm|Equal2~0_combout  & ( \cpu|fsm|state [1] & ( 
// (\cpu|fsm|state [4] & (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] $ (!\cpu|fsm|state [0])))) ) ) ) # ( \cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [1] & ( (!\cpu|fsm|state [4] & (\cpu|fsm|state [3] & (\cpu|fsm|state [0] & \cpu|fsm|state [2]))) # 
// (\cpu|fsm|state [4] & (((!\cpu|fsm|state [2])))) ) ) ) # ( !\cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [1] & ( (\cpu|fsm|state [4] & !\cpu|fsm|state [2]) ) ) )

	.dataa(!\cpu|fsm|state [3]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [4]),
	.datad(!\cpu|fsm|state [2]),
	.datae(!\cpu|fsm|Equal2~0_combout ),
	.dataf(!\cpu|fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector24~3 .extended_lut = "off";
defparam \cpu|fsm|Selector24~3 .lut_mask = 64'h0F000F1006000600;
defparam \cpu|fsm|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N15
cyclonev_lcell_comb \cpu|fsm|state~0 (
// Equation(s):
// \cpu|fsm|state~0_combout  = ( \cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & (!\cpu|fsm|Equal13~0_combout  & ((!\cpu|fsm|Equal4~0_combout ) # (\cpu|ins_reg|b[8]~DUPLICATE_q )))) ) ) # ( !\cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & 
// (!\cpu|fsm|Equal13~0_combout  & !\cpu|fsm|Equal4~0_combout )) ) )

	.dataa(!\cpu|fsm|Equal9~0_combout ),
	.datab(!\cpu|ins_reg|b[8]~DUPLICATE_q ),
	.datac(!\cpu|fsm|Equal13~0_combout ),
	.datad(!\cpu|fsm|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|state~0 .extended_lut = "off";
defparam \cpu|fsm|state~0 .lut_mask = 64'hA000A000A020A020;
defparam \cpu|fsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \cpu|fsm|Equal18~1 (
// Equation(s):
// \cpu|fsm|Equal18~1_combout  = ( \cpu|fsm|state [2] & ( \cpu|fsm|state [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|fsm|state [4]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal18~1 .extended_lut = "off";
defparam \cpu|fsm|Equal18~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|fsm|Equal18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~0 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~0_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [8] & ( (!\cpu|datapath|ALU|Mux0~0_combout  & (!\cpu|datapath|ALU|Mux8~1_combout  & !\cpu|datapath|ALU|Mux7~0_combout )) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [8] & ( 
// (!\cpu|datapath|ALU|Mux8~1_combout  & (!\cpu|datapath|ALU|Mux7~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [7])))) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux8~1_combout ),
	.datac(!\cpu|datapath|ALU|Mux7~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [7]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~0 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~0 .lut_mask = 64'hC080C08080808080;
defparam \cpu|datapath|ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~1 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~1_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [10] & ( (!\cpu|datapath|ALU|Mux9~0_combout  & (!\cpu|datapath|ALU|Mux0~0_combout  & !\cpu|datapath|ALU|Mux10~0_combout )) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [10] & ( 
// (!\cpu|datapath|ALU|Mux9~0_combout  & (!\cpu|datapath|ALU|Mux10~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [9])))) ) )

	.dataa(!\cpu|datapath|ALU|Mux9~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux10~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [9]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~1 .lut_mask = 64'hA080A08080808080;
defparam \cpu|datapath|ALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \cpu|fsm|Selector19~0 (
// Equation(s):
// \cpu|fsm|Selector19~0_combout  = ( \cpu|fsm|load_pc~q  & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|load_pc~q  & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state 
// [4] & ((!\cpu|fsm|state [0] $ (!\cpu|fsm|state [3])) # (\cpu|fsm|state [1]))) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [0]) # ((!\cpu|fsm|state [3]) # (!\cpu|fsm|state [1])))) ) ) ) # ( !\cpu|fsm|load_pc~q  & ( !\cpu|fsm|state [2] & ( (\cpu|fsm|state [3] 
// & ((!\cpu|fsm|state [4] & (!\cpu|fsm|state [0] $ (\cpu|fsm|state [1]))) # (\cpu|fsm|state [4] & (!\cpu|fsm|state [0] & \cpu|fsm|state [1])))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|load_pc~q ),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector19~0 .extended_lut = "off";
defparam \cpu|fsm|Selector19~0 .lut_mask = 64'h08067DFE0000FEFA;
defparam \cpu|fsm|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N31
dffeas \cpu|fsm|load_pc (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|load_pc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|load_pc .is_wysiwyg = "true";
defparam \cpu|fsm|load_pc .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N1
dffeas \cpu|pc_out[0]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(\cpu|datapath|REG_C|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|pc_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N24
cyclonev_lcell_comb \cpu|datapath|Mux48~0 (
// Equation(s):
// \cpu|datapath|Mux48~0_combout  = ( !\cpu|fsm|asel [1] & ( \cpu|datapath|REG_A|b [0] & ( !\cpu|fsm|asel [0] ) ) )

	.dataa(!\cpu|fsm|asel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|fsm|asel [1]),
	.dataf(!\cpu|datapath|REG_A|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux48~0 .extended_lut = "off";
defparam \cpu|datapath|Mux48~0 .lut_mask = 64'h00000000AAAA0000;
defparam \cpu|datapath|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N54
cyclonev_lcell_comb \cpu|datapath|ALU|Mux0~1 (
// Equation(s):
// \cpu|datapath|ALU|Mux0~1_combout  = ( !\cpu|datapath|Mux1~1_combout  & ( \cpu|datapath|ALU|dec|ShiftLeft0~0_combout  ) ) # ( \cpu|datapath|Mux1~1_combout  & ( !\cpu|datapath|ALU|dec|ShiftLeft0~0_combout  & ( (\cpu|datapath|ALU|dec|ShiftLeft0~1_combout  & 
// (((\cpu|fsm|asel [1] & \cpu|pc_out[0]~DUPLICATE_q )) # (\cpu|datapath|Mux48~0_combout ))) ) ) )

	.dataa(!\cpu|fsm|asel [1]),
	.datab(!\cpu|pc_out[0]~DUPLICATE_q ),
	.datac(!\cpu|datapath|Mux48~0_combout ),
	.datad(!\cpu|datapath|ALU|dec|ShiftLeft0~1_combout ),
	.datae(!\cpu|datapath|Mux1~1_combout ),
	.dataf(!\cpu|datapath|ALU|dec|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux0~1 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux0~1 .lut_mask = 64'h0000001FFFFF0000;
defparam \cpu|datapath|ALU|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~2 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~2_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [1] & ( (!\cpu|datapath|ALU|Mux0~0_combout  & (!\cpu|datapath|ALU|Mux0~1_combout  & !\cpu|datapath|ALU|Mux1~0_combout )) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [1] & ( 
// (!\cpu|datapath|ALU|Mux0~1_combout  & (!\cpu|datapath|ALU|Mux1~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [0])))) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(!\cpu|datapath|ALU|add_sub_ovf|ai|s [0]),
	.datac(!\cpu|datapath|ALU|Mux0~1_combout ),
	.datad(!\cpu|datapath|ALU|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~2 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~2 .lut_mask = 64'hE000E000A000A000;
defparam \cpu|datapath|ALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N30
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~3 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~3_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [2] & ( \cpu|datapath|ALU|Equal0~2_combout  & ( (!\cpu|datapath|ALU|Mux11~0_combout  & (!\cpu|datapath|ALU|Mux0~0_combout  & !\cpu|datapath|ALU|Mux2~1_combout )) ) ) ) # ( 
// !\cpu|datapath|ALU|add_sub_ovf|ai|s [2] & ( \cpu|datapath|ALU|Equal0~2_combout  & ( (!\cpu|datapath|ALU|Mux11~0_combout  & (!\cpu|datapath|ALU|Mux2~1_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [11])))) ) ) )

	.dataa(!\cpu|datapath|ALU|Mux11~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux2~1_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [11]),
	.datae(!\cpu|datapath|ALU|add_sub_ovf|ai|s [2]),
	.dataf(!\cpu|datapath|ALU|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~3 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~3 .lut_mask = 64'h00000000A0808080;
defparam \cpu|datapath|ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N0
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~6 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~6_combout  = ( !\cpu|datapath|ALU|Mux6~0_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( (!\cpu|datapath|ALU|Mux15~0_combout  & (!\cpu|datapath|ALU|Mux5~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # 
// (!\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout )))) ) ) ) # ( !\cpu|datapath|ALU|Mux6~0_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( (!\cpu|datapath|ALU|Mux15~0_combout  & (!\cpu|datapath|ALU|Mux5~0_combout  & 
// ((!\cpu|datapath|ALU|Mux0~0_combout ) # (\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout )))) ) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux15~0_combout ),
	.datac(!\cpu|datapath|ALU|add_sub_ovf|as|Add0~0_combout ),
	.datad(!\cpu|datapath|ALU|Mux5~0_combout ),
	.datae(!\cpu|datapath|ALU|Mux6~0_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~6 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~6 .lut_mask = 64'h8C000000C8000000;
defparam \cpu|datapath|ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N54
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~4 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~4_combout  = ( \cpu|datapath|ALU|add_sub_ovf|ai|s [3] & ( (!\cpu|datapath|ALU|Mux0~0_combout  & (!\cpu|datapath|ALU|Mux3~0_combout  & !\cpu|datapath|ALU|Mux4~0_combout )) ) ) # ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [3] & ( 
// (!\cpu|datapath|ALU|Mux3~0_combout  & (!\cpu|datapath|ALU|Mux4~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [4])))) ) )

	.dataa(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux3~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux4~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~4 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~4 .lut_mask = 64'hC080C08080808080;
defparam \cpu|datapath|ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~5 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~5_combout  = ( \cpu|datapath|ALU|Equal0~4_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|s [13] & ( (!\cpu|datapath|ALU|Mux13~0_combout  & (!\cpu|datapath|ALU|Mux14~0_combout  & !\cpu|datapath|ALU|Mux0~0_combout )) ) ) ) # ( 
// \cpu|datapath|ALU|Equal0~4_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|s [13] & ( (!\cpu|datapath|ALU|Mux13~0_combout  & (!\cpu|datapath|ALU|Mux14~0_combout  & ((!\cpu|datapath|ALU|Mux0~0_combout ) # (!\cpu|datapath|ALU|add_sub_ovf|ai|s [14])))) ) ) )

	.dataa(!\cpu|datapath|ALU|Mux13~0_combout ),
	.datab(!\cpu|datapath|ALU|Mux14~0_combout ),
	.datac(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datad(!\cpu|datapath|ALU|add_sub_ovf|ai|s [14]),
	.datae(!\cpu|datapath|ALU|Equal0~4_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|s [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~5 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~5 .lut_mask = 64'h0000888000008080;
defparam \cpu|datapath|ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N24
cyclonev_lcell_comb \cpu|datapath|ALU|Equal0~7 (
// Equation(s):
// \cpu|datapath|ALU|Equal0~7_combout  = ( \cpu|datapath|ALU|Equal0~6_combout  & ( \cpu|datapath|ALU|Equal0~5_combout  & ( (\cpu|datapath|ALU|Equal0~0_combout  & (\cpu|datapath|ALU|Equal0~1_combout  & (!\cpu|datapath|ALU|Mux12~0_combout  & 
// \cpu|datapath|ALU|Equal0~3_combout ))) ) ) )

	.dataa(!\cpu|datapath|ALU|Equal0~0_combout ),
	.datab(!\cpu|datapath|ALU|Equal0~1_combout ),
	.datac(!\cpu|datapath|ALU|Mux12~0_combout ),
	.datad(!\cpu|datapath|ALU|Equal0~3_combout ),
	.datae(!\cpu|datapath|ALU|Equal0~6_combout ),
	.dataf(!\cpu|datapath|ALU|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Equal0~7 .extended_lut = "off";
defparam \cpu|datapath|ALU|Equal0~7 .lut_mask = 64'h0000000000000010;
defparam \cpu|datapath|ALU|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N18
cyclonev_lcell_comb \cpu|fsm|Selector3~0 (
// Equation(s):
// \cpu|fsm|Selector3~0_combout  = ( \cpu|fsm|loads~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (((\cpu|fsm|state [1])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [0] & !\cpu|fsm|state [1])))) ) ) ) # 
// ( \cpu|fsm|loads~q  & ( !\cpu|fsm|state [3] ) ) # ( !\cpu|fsm|loads~q  & ( !\cpu|fsm|state [3] & ( (\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & \cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|loads~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector3~0 .extended_lut = "off";
defparam \cpu|fsm|Selector3~0 .lut_mask = 64'h0004FFFF000076EE;
defparam \cpu|fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N20
dffeas \cpu|fsm|loads (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|loads~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|loads .is_wysiwyg = "true";
defparam \cpu|fsm|loads .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \cpu|datapath|REG_S|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loads~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_S|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_S|b[2] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_S|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N59
dffeas \cpu|datapath|REG_S|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loads~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_S|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_S|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_S|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N18
cyclonev_lcell_comb \cpu|datapath|ALU|add_sub_ovf|ovf (
// Equation(s):
// \cpu|datapath|ALU|add_sub_ovf|ovf~combout  = ( \cpu|datapath|ALU|dec|ShiftLeft0~2_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( (!\cpu|datapath|Mux78~0_combout  & !\cpu|datapath|Mux46~0_combout ) ) ) ) # ( 
// !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  & ( \cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( (!\cpu|datapath|Mux78~0_combout  & \cpu|datapath|Mux46~0_combout ) ) ) ) # ( \cpu|datapath|ALU|dec|ShiftLeft0~2_combout  & ( 
// !\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( (\cpu|datapath|Mux78~0_combout  & \cpu|datapath|Mux46~0_combout ) ) ) ) # ( !\cpu|datapath|ALU|dec|ShiftLeft0~2_combout  & ( !\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout  & ( 
// (\cpu|datapath|Mux78~0_combout  & !\cpu|datapath|Mux46~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|Mux78~0_combout ),
	.datac(!\cpu|datapath|Mux46~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|ALU|dec|ShiftLeft0~2_combout ),
	.dataf(!\cpu|datapath|ALU|add_sub_ovf|ai|cout~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|add_sub_ovf|ovf~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|add_sub_ovf|ovf .extended_lut = "off";
defparam \cpu|datapath|ALU|add_sub_ovf|ovf .lut_mask = 64'h303003030C0CC0C0;
defparam \cpu|datapath|ALU|add_sub_ovf|ovf .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N19
dffeas \cpu|datapath|REG_S|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|add_sub_ovf|ovf~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loads~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_S|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_S|b[1] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_S|b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \cpu|fsm|always0~0 (
// Equation(s):
// \cpu|fsm|always0~0_combout  = ( !\cpu|datapath|REG_S|b [0] & ( \cpu|datapath|REG_S|b [1] ) ) # ( \cpu|datapath|REG_S|b [0] & ( !\cpu|datapath|REG_S|b [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_S|b [0]),
	.dataf(!\cpu|datapath|REG_S|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|always0~0 .extended_lut = "off";
defparam \cpu|fsm|always0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cpu|fsm|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \cpu|fsm|Selector24~1 (
// Equation(s):
// \cpu|fsm|Selector24~1_combout  = ( \cpu|fsm|state [3] & ( \cpu|fsm|always0~0_combout  & ( (\cpu|fsm|Equal18~1_combout  & (!\cpu|fsm|state [0] & !\cpu|fsm|state [1])) ) ) ) # ( !\cpu|fsm|state [3] & ( \cpu|fsm|always0~0_combout  & ( 
// (\cpu|fsm|Equal18~1_combout  & ((!\cpu|fsm|state [0] $ (!\cpu|datapath|REG_S|b [2])) # (\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|state [3] & ( !\cpu|fsm|always0~0_combout  & ( (\cpu|fsm|Equal18~1_combout  & (!\cpu|fsm|state [0] & !\cpu|fsm|state [1])) ) ) 
// ) # ( !\cpu|fsm|state [3] & ( !\cpu|fsm|always0~0_combout  & ( (\cpu|fsm|Equal18~1_combout  & ((!\cpu|fsm|state [0] & (\cpu|datapath|REG_S|b [2] & !\cpu|fsm|state [1])) # (\cpu|fsm|state [0] & (!\cpu|datapath|REG_S|b [2] $ (\cpu|fsm|state [1]))))) ) ) )

	.dataa(!\cpu|fsm|Equal18~1_combout ),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|datapath|REG_S|b [2]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|state [3]),
	.dataf(!\cpu|fsm|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector24~1 .extended_lut = "off";
defparam \cpu|fsm|Selector24~1 .lut_mask = 64'h1401440014554400;
defparam \cpu|fsm|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \cpu|fsm|Selector24~4 (
// Equation(s):
// \cpu|fsm|Selector24~4_combout  = ( \cpu|fsm|state~0_combout  & ( \cpu|fsm|Selector24~1_combout  ) ) # ( !\cpu|fsm|state~0_combout  & ( \cpu|fsm|Selector24~1_combout  ) ) # ( \cpu|fsm|state~0_combout  & ( !\cpu|fsm|Selector24~1_combout  & ( 
// ((\cpu|ins_reg|b [13] & (\cpu|fsm|state~1_combout  & \cpu|fsm|Selector24~0_combout ))) # (\cpu|fsm|Selector24~3_combout ) ) ) ) # ( !\cpu|fsm|state~0_combout  & ( !\cpu|fsm|Selector24~1_combout  & ( (\cpu|fsm|Selector24~3_combout ) # 
// (\cpu|fsm|Selector24~0_combout ) ) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|fsm|state~1_combout ),
	.datac(!\cpu|fsm|Selector24~0_combout ),
	.datad(!\cpu|fsm|Selector24~3_combout ),
	.datae(!\cpu|fsm|state~0_combout ),
	.dataf(!\cpu|fsm|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector24~4 .extended_lut = "off";
defparam \cpu|fsm|Selector24~4 .lut_mask = 64'h0FFF01FFFFFFFFFF;
defparam \cpu|fsm|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N38
dffeas \cpu|fsm|state[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|state[4] .is_wysiwyg = "true";
defparam \cpu|fsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \cpu|fsm|Selector17~0 (
// Equation(s):
// \cpu|fsm|Selector17~0_combout  = ( \cpu|fsm|sel_pc [1] & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|sel_pc [1] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state 
// [4] & (((!\cpu|fsm|state [3]) # (\cpu|fsm|state [1])))) # (\cpu|fsm|state [4] & ((!\cpu|fsm|state [0]) # ((!\cpu|fsm|state [1]) # (\cpu|fsm|state [3])))) ) ) ) # ( !\cpu|fsm|sel_pc [1] & ( !\cpu|fsm|state [2] & ( (\cpu|fsm|state [4] & (!\cpu|fsm|state [0] 
// & (\cpu|fsm|state [3] & \cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|sel_pc [1]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector17~0 .extended_lut = "off";
defparam \cpu|fsm|Selector17~0 .lut_mask = 64'h0004F5EF0000FEFA;
defparam \cpu|fsm|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \cpu|fsm|sel_pc[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|sel_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|sel_pc[1] .is_wysiwyg = "true";
defparam \cpu|fsm|sel_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N36
cyclonev_lcell_comb \cpu|fsm|Selector18~0 (
// Equation(s):
// \cpu|fsm|Selector18~0_combout  = ( \cpu|fsm|sel_pc [0] & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & ((!\cpu|fsm|state [4] $ (!\cpu|fsm|state [1])) # (\cpu|fsm|state [0]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [0] & 
// !\cpu|fsm|state [1])))) ) ) ) # ( !\cpu|fsm|sel_pc [0] & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|sel_pc [0] & ( !\cpu|fsm|state [3] & ( ((!\cpu|fsm|state [4]) # 
// ((!\cpu|fsm|state [0]) # (!\cpu|fsm|state [1]))) # (\cpu|fsm|state [2]) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|sel_pc [0]),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector18~0 .extended_lut = "off";
defparam \cpu|fsm|Selector18~0 .lut_mask = 64'h0000FFFD08007ECE;
defparam \cpu|fsm|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N37
dffeas \cpu|fsm|sel_pc[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|sel_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|sel_pc[0] .is_wysiwyg = "true";
defparam \cpu|fsm|sel_pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N30
cyclonev_lcell_comb \cpu|pc_out[6]~0 (
// Equation(s):
// \cpu|pc_out[6]~0_combout  = ( !\cpu|fsm|sel_pc [1] & ( !\cpu|fsm|sel_pc [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|fsm|sel_pc [1]),
	.dataf(!\cpu|fsm|sel_pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|pc_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|pc_out[6]~0 .extended_lut = "off";
defparam \cpu|pc_out[6]~0 .lut_mask = 64'hFFFF000000000000;
defparam \cpu|pc_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N2
dffeas \cpu|pc_out[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(\cpu|datapath|REG_C|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[0] .is_wysiwyg = "true";
defparam \cpu|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N3
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|pc_out [1] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~2  = CARRY(( \cpu|pc_out [1] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N5
dffeas \cpu|pc_out[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(\cpu|datapath|REG_C|b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[1] .is_wysiwyg = "true";
defparam \cpu|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|pc_out [2] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|pc_out [2] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N7
dffeas \cpu|pc_out[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(\cpu|datapath|REG_C|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[2] .is_wysiwyg = "true";
defparam \cpu|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N9
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|pc_out [3] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~18  = CARRY(( \cpu|pc_out [3] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N11
dffeas \cpu|pc_out[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(\cpu|datapath|REG_C|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[3] .is_wysiwyg = "true";
defparam \cpu|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|pc_out [4] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~22  = CARRY(( \cpu|pc_out [4] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N14
dffeas \cpu|pc_out[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(\cpu|datapath|REG_C|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[4] .is_wysiwyg = "true";
defparam \cpu|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N15
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|pc_out [5] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~26  = CARRY(( \cpu|pc_out [5] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N16
dffeas \cpu|pc_out[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(\cpu|datapath|REG_C|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[5] .is_wysiwyg = "true";
defparam \cpu|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N18
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|pc_out [6] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~30  = CARRY(( \cpu|pc_out [6] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N20
dffeas \cpu|pc_out[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(\cpu|datapath|REG_C|b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[6] .is_wysiwyg = "true";
defparam \cpu|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N21
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|pc_out [7] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~34  = CARRY(( \cpu|pc_out [7] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N22
dffeas \cpu|pc_out[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(\cpu|datapath|REG_C|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[7] .is_wysiwyg = "true";
defparam \cpu|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|pc_out [8] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|pc_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N25
dffeas \cpu|pc_out[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(\cpu|datapath|REG_C|b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|pc_out[6]~0_combout ),
	.sload(\cpu|fsm|sel_pc [1]),
	.ena(\cpu|fsm|load_pc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc_out[8] .is_wysiwyg = "true";
defparam \cpu|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( !\cpu|fsm|mem_cmd [0] & ( (\cpu|fsm|mem_cmd [1] & ((!\cpu|fsm|addr_sel~q  & ((!\cpu|data_addr_out [8]))) # (\cpu|fsm|addr_sel~q  & (!\cpu|pc_out [8])))) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|pc_out [8]),
	.datac(!\cpu|fsm|mem_cmd [1]),
	.datad(!\cpu|data_addr_out [8]),
	.datae(gnd),
	.dataf(!\cpu|fsm|mem_cmd [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h0E040E0400000000;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N33
cyclonev_lcell_comb \read_data[15]~11 (
// Equation(s):
// \read_data[15]~11_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a15  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[15]~11 .extended_lut = "off";
defparam \read_data[15]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \read_data[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N35
dffeas \cpu|ins_reg|b[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\read_data[15]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[15] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \cpu|fsm|Equal9~0 (
// Equation(s):
// \cpu|fsm|Equal9~0_combout  = ( \cpu|ins_reg|b [11] & ( (!\cpu|ins_reg|b [13] & (!\cpu|ins_reg|b [15] & (\cpu|ins_reg|b [12] & \cpu|ins_reg|b [14]))) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|ins_reg|b [15]),
	.datac(!\cpu|ins_reg|b [12]),
	.datad(!\cpu|ins_reg|b [14]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal9~0 .extended_lut = "off";
defparam \cpu|fsm|Equal9~0 .lut_mask = 64'h0000000000080008;
defparam \cpu|fsm|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \cpu|fsm|Selector26~0 (
// Equation(s):
// \cpu|fsm|Selector26~0_combout  = ( \cpu|ins_reg|b [13] & ( \cpu|ins_reg|b [8] & ( (!\cpu|ins_reg|b [10] & (!\cpu|ins_reg|b [15] & (\cpu|ins_reg|b [9] & !\cpu|ins_reg|b [14]))) ) ) ) # ( \cpu|ins_reg|b [13] & ( !\cpu|ins_reg|b [8] & ( (\cpu|ins_reg|b [10] 
// & (!\cpu|ins_reg|b [15] & (!\cpu|ins_reg|b [9] & !\cpu|ins_reg|b [14]))) ) ) )

	.dataa(!\cpu|ins_reg|b [10]),
	.datab(!\cpu|ins_reg|b [15]),
	.datac(!\cpu|ins_reg|b [9]),
	.datad(!\cpu|ins_reg|b [14]),
	.datae(!\cpu|ins_reg|b [13]),
	.dataf(!\cpu|ins_reg|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector26~0 .extended_lut = "off";
defparam \cpu|fsm|Selector26~0 .lut_mask = 64'h0000400000000800;
defparam \cpu|fsm|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \cpu|fsm|Selector26~1 (
// Equation(s):
// \cpu|fsm|Selector26~1_combout  = ( \cpu|fsm|Equal4~0_combout  & ( \cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & (\cpu|ins_reg|b [8] & (\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|Selector26~0_combout ))) ) ) ) # ( !\cpu|fsm|Equal4~0_combout  & ( 
// \cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & (\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|Selector26~0_combout )) ) ) ) # ( \cpu|fsm|Equal4~0_combout  & ( !\cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & (!\cpu|ins_reg|b [8] & 
// (\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|Selector26~0_combout ))) ) ) ) # ( !\cpu|fsm|Equal4~0_combout  & ( !\cpu|ins_reg|b [9] & ( (!\cpu|fsm|Equal9~0_combout  & (\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|Selector26~0_combout )) ) ) )

	.dataa(!\cpu|fsm|Equal9~0_combout ),
	.datab(!\cpu|ins_reg|b [8]),
	.datac(!\cpu|fsm|Selector24~2_combout ),
	.datad(!\cpu|fsm|Selector26~0_combout ),
	.datae(!\cpu|fsm|Equal4~0_combout ),
	.dataf(!\cpu|ins_reg|b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector26~1 .extended_lut = "off";
defparam \cpu|fsm|Selector26~1 .lut_mask = 64'h0A0008000A000200;
defparam \cpu|fsm|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \cpu|fsm|always0~1 (
// Equation(s):
// \cpu|fsm|always0~1_combout  = ( !\cpu|ins_reg|b [11] & ( \cpu|ins_reg|b [14] & ( (!\cpu|ins_reg|b [12] & (\cpu|ins_reg|b [15] & !\cpu|ins_reg|b [13])) ) ) ) # ( \cpu|ins_reg|b [11] & ( !\cpu|ins_reg|b [14] & ( (\cpu|ins_reg|b [12] & (\cpu|ins_reg|b [15] & 
// \cpu|ins_reg|b [13])) ) ) )

	.dataa(gnd),
	.datab(!\cpu|ins_reg|b [12]),
	.datac(!\cpu|ins_reg|b [15]),
	.datad(!\cpu|ins_reg|b [13]),
	.datae(!\cpu|ins_reg|b [11]),
	.dataf(!\cpu|ins_reg|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|always0~1 .extended_lut = "off";
defparam \cpu|fsm|always0~1 .lut_mask = 64'h000000030C000000;
defparam \cpu|fsm|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N48
cyclonev_lcell_comb \cpu|fsm|Selector26~2 (
// Equation(s):
// \cpu|fsm|Selector26~2_combout  = ( \cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [4] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] & (\cpu|fsm|state [1] & \cpu|fsm|state [0]))) # (\cpu|fsm|state [2] & (!\cpu|fsm|state [0] $ (((!\cpu|fsm|state [3] & 
// !\cpu|fsm|state [1]))))) ) ) ) # ( !\cpu|fsm|Equal2~0_combout  & ( !\cpu|fsm|state [4] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [3] & (\cpu|fsm|state [1] & \cpu|fsm|state [0]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [1] & ((\cpu|fsm|state [0]) # 
// (\cpu|fsm|state [3]))) # (\cpu|fsm|state [1] & ((!\cpu|fsm|state [0]))))) ) ) )

	.dataa(!\cpu|fsm|state [3]),
	.datab(!\cpu|fsm|state [2]),
	.datac(!\cpu|fsm|state [1]),
	.datad(!\cpu|fsm|state [0]),
	.datae(!\cpu|fsm|Equal2~0_combout ),
	.dataf(!\cpu|fsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector26~2 .extended_lut = "off";
defparam \cpu|fsm|Selector26~2 .lut_mask = 64'h1338132800000000;
defparam \cpu|fsm|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \cpu|fsm|Equal18~3 (
// Equation(s):
// \cpu|fsm|Equal18~3_combout  = ( !\cpu|fsm|state [4] & ( !\cpu|fsm|state [2] & ( (!\cpu|fsm|state [3] & (\cpu|fsm|state [1] & !\cpu|fsm|state [0])) ) ) )

	.dataa(!\cpu|fsm|state [3]),
	.datab(!\cpu|fsm|state [1]),
	.datac(!\cpu|fsm|state [0]),
	.datad(gnd),
	.datae(!\cpu|fsm|state [4]),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal18~3 .extended_lut = "off";
defparam \cpu|fsm|Equal18~3 .lut_mask = 64'h2020000000000000;
defparam \cpu|fsm|Equal18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \cpu|fsm|Selector26~3 (
// Equation(s):
// \cpu|fsm|Selector26~3_combout  = ( \cpu|fsm|Selector26~2_combout  & ( \cpu|fsm|Equal18~3_combout  ) ) # ( !\cpu|fsm|Selector26~2_combout  & ( \cpu|fsm|Equal18~3_combout  & ( (!\cpu|fsm|always0~1_combout ) # ((\cpu|fsm|Equal18~0_combout  & 
// !\cpu|fsm|Selector26~1_combout )) ) ) ) # ( \cpu|fsm|Selector26~2_combout  & ( !\cpu|fsm|Equal18~3_combout  ) ) # ( !\cpu|fsm|Selector26~2_combout  & ( !\cpu|fsm|Equal18~3_combout  & ( (\cpu|fsm|Equal18~0_combout  & !\cpu|fsm|Selector26~1_combout ) ) ) )

	.dataa(!\cpu|fsm|Equal18~0_combout ),
	.datab(!\cpu|fsm|Selector26~1_combout ),
	.datac(!\cpu|fsm|always0~1_combout ),
	.datad(gnd),
	.datae(!\cpu|fsm|Selector26~2_combout ),
	.dataf(!\cpu|fsm|Equal18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector26~3 .extended_lut = "off";
defparam \cpu|fsm|Selector26~3 .lut_mask = 64'h4444FFFFF4F4FFFF;
defparam \cpu|fsm|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N53
dffeas \cpu|fsm|state[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|state[2] .is_wysiwyg = "true";
defparam \cpu|fsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N12
cyclonev_lcell_comb \cpu|fsm|Selector13~0 (
// Equation(s):
// \cpu|fsm|Selector13~0_combout  = ( \cpu|fsm|addr_sel~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (((\cpu|fsm|state [1]) # (\cpu|fsm|state [0])) # (\cpu|fsm|state [4]))) # (\cpu|fsm|state [2] & ((!\cpu|fsm|state [1] & ((!\cpu|fsm|state [0]))) # 
// (\cpu|fsm|state [1] & (!\cpu|fsm|state [4])))) ) ) ) # ( !\cpu|fsm|addr_sel~q  & ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & (!\cpu|fsm|state [4] & (\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|addr_sel~q  & ( !\cpu|fsm|state [3] & ( 
// ((!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [1]) # (\cpu|fsm|state [0]))) # (\cpu|fsm|state [2]) ) ) )

	.dataa(!\cpu|fsm|state [2]),
	.datab(!\cpu|fsm|state [4]),
	.datac(!\cpu|fsm|state [0]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|addr_sel~q ),
	.dataf(!\cpu|fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector13~0 .extended_lut = "off";
defparam \cpu|fsm|Selector13~0 .lut_mask = 64'h0000FFDF08007AEE;
defparam \cpu|fsm|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N14
dffeas \cpu|fsm|addr_sel (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|addr_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|addr_sel .is_wysiwyg = "true";
defparam \cpu|fsm|addr_sel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N15
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( \comb~5_combout  & ( (!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [8])) # (\cpu|fsm|addr_sel~q  & ((!\cpu|pc_out [8]))) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(gnd),
	.datac(!\cpu|data_addr_out [8]),
	.datad(!\cpu|pc_out [8]),
	.datae(gnd),
	.dataf(!\comb~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h00000000F5A0F5A0;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \read_data[13]~10 (
// Equation(s):
// \read_data[13]~10_combout  = ( \ram|mem_rtl_0|auto_generated|ram_block1a13  & ( \comb~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[13]~10 .extended_lut = "off";
defparam \read_data[13]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \read_data[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N57
cyclonev_lcell_comb \cpu|ins_reg|b[13]~feeder (
// Equation(s):
// \cpu|ins_reg|b[13]~feeder_combout  = ( \read_data[13]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\read_data[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ins_reg|b[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ins_reg|b[13]~feeder .extended_lut = "off";
defparam \cpu|ins_reg|b[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|ins_reg|b[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N59
dffeas \cpu|ins_reg|b[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|ins_reg|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|load_ir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ins_reg|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ins_reg|b[13] .is_wysiwyg = "true";
defparam \cpu|ins_reg|b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \cpu|fsm|Selector24~0 (
// Equation(s):
// \cpu|fsm|Selector24~0_combout  = ( \cpu|fsm|Equal18~0_combout  & ( \cpu|ins_reg|b [15] & ( ((!\cpu|ins_reg|b [14] $ (!\cpu|ins_reg|b [12])) # (\cpu|ins_reg|b [11])) # (\cpu|ins_reg|b [13]) ) ) ) # ( \cpu|fsm|Equal18~0_combout  & ( !\cpu|ins_reg|b [15] & ( 
// (!\cpu|ins_reg|b [13]) # ((!\cpu|ins_reg|b [14]) # ((\cpu|ins_reg|b [11]) # (\cpu|ins_reg|b [12]))) ) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|ins_reg|b [14]),
	.datac(!\cpu|ins_reg|b [12]),
	.datad(!\cpu|ins_reg|b [11]),
	.datae(!\cpu|fsm|Equal18~0_combout ),
	.dataf(!\cpu|ins_reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector24~0 .extended_lut = "off";
defparam \cpu|fsm|Selector24~0 .lut_mask = 64'h0000EFFF00007DFF;
defparam \cpu|fsm|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \cpu|fsm|Selector28~0 (
// Equation(s):
// \cpu|fsm|Selector28~0_combout  = ( \cpu|ins_reg|b [15] & ( \cpu|ins_reg|b [14] ) ) # ( !\cpu|ins_reg|b [15] & ( (!\cpu|ins_reg|b [14] & (!\cpu|ins_reg|b[8]~DUPLICATE_q  & (!\cpu|ins_reg|b [10] $ (!\cpu|ins_reg|b [9])))) ) )

	.dataa(!\cpu|ins_reg|b [10]),
	.datab(!\cpu|ins_reg|b [14]),
	.datac(!\cpu|ins_reg|b [9]),
	.datad(!\cpu|ins_reg|b[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector28~0 .extended_lut = "off";
defparam \cpu|fsm|Selector28~0 .lut_mask = 64'h4800480033333333;
defparam \cpu|fsm|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \cpu|fsm|Equal12~0 (
// Equation(s):
// \cpu|fsm|Equal12~0_combout  = ( !\cpu|ins_reg|b [14] & ( !\cpu|ins_reg|b [12] & ( (\cpu|ins_reg|b [15] & (\cpu|ins_reg|b [11] & \cpu|ins_reg|b [13])) ) ) )

	.dataa(!\cpu|ins_reg|b [15]),
	.datab(gnd),
	.datac(!\cpu|ins_reg|b [11]),
	.datad(!\cpu|ins_reg|b [13]),
	.datae(!\cpu|ins_reg|b [14]),
	.dataf(!\cpu|ins_reg|b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal12~0 .extended_lut = "off";
defparam \cpu|fsm|Equal12~0 .lut_mask = 64'h0005000000000000;
defparam \cpu|fsm|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \cpu|fsm|Selector28~2 (
// Equation(s):
// \cpu|fsm|Selector28~2_combout  = ( !\cpu|fsm|state [3] & ( (!\cpu|fsm|state [2] & ((!\cpu|fsm|state [0]) # (!\cpu|fsm|state [4] $ (((\cpu|fsm|state [1])))))) # (\cpu|fsm|state [2] & (((!\cpu|fsm|state [0] & ((!\cpu|fsm|state [1]))) # (\cpu|fsm|state [0] & 
// ((\cpu|fsm|state [1]) # (\cpu|fsm|Equal12~0_combout )))) # (\cpu|fsm|state [4]))) ) ) # ( \cpu|fsm|state [3] & ( (!\cpu|fsm|state [0]) # ((!\cpu|fsm|state [4] & (\cpu|fsm|state [2] & ((\cpu|fsm|state [1]) # (\cpu|fsm|Selector24~2_combout )))) # 
// (\cpu|fsm|state [4] & (((\cpu|fsm|state [1]) # (\cpu|fsm|state [2]))))) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|Selector24~2_combout ),
	.datad(!\cpu|fsm|state [2]),
	.datae(!\cpu|fsm|state [3]),
	.dataf(!\cpu|fsm|state [1]),
	.datag(!\cpu|fsm|Equal12~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector28~2 .extended_lut = "on";
defparam \cpu|fsm|Selector28~2 .lut_mask = 64'hEEDFCCDFDD77DDFF;
defparam \cpu|fsm|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \cpu|fsm|Selector28~1 (
// Equation(s):
// \cpu|fsm|Selector28~1_combout  = ( !\cpu|fsm|Selector24~1_combout  & ( (\cpu|fsm|Selector28~2_combout  & ((!\cpu|fsm|Selector24~0_combout ) # ((\cpu|fsm|Selector28~0_combout  & \cpu|ins_reg|b [13])))) ) )

	.dataa(!\cpu|fsm|Selector24~0_combout ),
	.datab(!\cpu|fsm|Selector28~0_combout ),
	.datac(!\cpu|ins_reg|b [13]),
	.datad(!\cpu|fsm|Selector28~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|fsm|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector28~1 .extended_lut = "off";
defparam \cpu|fsm|Selector28~1 .lut_mask = 64'h00AB00AB00000000;
defparam \cpu|fsm|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \cpu|fsm|state[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|state[0] .is_wysiwyg = "true";
defparam \cpu|fsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \cpu|fsm|Equal18~0 (
// Equation(s):
// \cpu|fsm|Equal18~0_combout  = ( !\cpu|fsm|state [4] & ( (!\cpu|fsm|state [1] & (!\cpu|fsm|state [0] & (!\cpu|fsm|state [2] & !\cpu|fsm|state [3]))) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [2]),
	.datad(!\cpu|fsm|state [3]),
	.datae(gnd),
	.dataf(!\cpu|fsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal18~0 .extended_lut = "off";
defparam \cpu|fsm|Equal18~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|fsm|Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \cpu|fsm|Selector27~0 (
// Equation(s):
// \cpu|fsm|Selector27~0_combout  = ( \cpu|ins_reg|b [14] & ( \cpu|ins_reg|b [15] & ( (!\cpu|ins_reg|b [12] & (!\cpu|ins_reg|b [11] & (!\cpu|ins_reg|b [13] & \cpu|fsm|Equal18~3_combout ))) ) ) ) # ( !\cpu|ins_reg|b [14] & ( \cpu|ins_reg|b [15] & ( 
// (\cpu|ins_reg|b [12] & (\cpu|ins_reg|b [11] & (\cpu|ins_reg|b [13] & \cpu|fsm|Equal18~3_combout ))) ) ) )

	.dataa(!\cpu|ins_reg|b [12]),
	.datab(!\cpu|ins_reg|b [11]),
	.datac(!\cpu|ins_reg|b [13]),
	.datad(!\cpu|fsm|Equal18~3_combout ),
	.datae(!\cpu|ins_reg|b [14]),
	.dataf(!\cpu|ins_reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector27~0 .extended_lut = "off";
defparam \cpu|fsm|Selector27~0 .lut_mask = 64'h0000000000010080;
defparam \cpu|fsm|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \cpu|fsm|Equal0~0 (
// Equation(s):
// \cpu|fsm|Equal0~0_combout  = ( \cpu|ins_reg|b [15] & ( (!\cpu|ins_reg|b [13] & (\cpu|ins_reg|b [14] & (\cpu|ins_reg|b [12] & !\cpu|ins_reg|b [11]))) ) )

	.dataa(!\cpu|ins_reg|b [13]),
	.datab(!\cpu|ins_reg|b [14]),
	.datac(!\cpu|ins_reg|b [12]),
	.datad(!\cpu|ins_reg|b [11]),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal0~0 .extended_lut = "off";
defparam \cpu|fsm|Equal0~0 .lut_mask = 64'h0000000002000200;
defparam \cpu|fsm|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \cpu|fsm|Equal1~0 (
// Equation(s):
// \cpu|fsm|Equal1~0_combout  = ( !\cpu|ins_reg|b [11] & ( \cpu|ins_reg|b [14] & ( (!\cpu|ins_reg|b [12] & (\cpu|ins_reg|b [13] & !\cpu|ins_reg|b [15])) ) ) )

	.dataa(!\cpu|ins_reg|b [12]),
	.datab(!\cpu|ins_reg|b [13]),
	.datac(!\cpu|ins_reg|b [15]),
	.datad(gnd),
	.datae(!\cpu|ins_reg|b [11]),
	.dataf(!\cpu|ins_reg|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Equal1~0 .extended_lut = "off";
defparam \cpu|fsm|Equal1~0 .lut_mask = 64'h0000000020200000;
defparam \cpu|fsm|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \cpu|fsm|Selector27~2 (
// Equation(s):
// \cpu|fsm|Selector27~2_combout  = ( !\cpu|fsm|state [3] & ( (\cpu|fsm|state [0] & ((!\cpu|fsm|state [2] & (((\cpu|fsm|state [4])))) # (\cpu|fsm|state [2] & (!\cpu|fsm|state [1] & (\cpu|fsm|Selector24~2_combout  & !\cpu|fsm|state [4]))))) ) ) # ( 
// \cpu|fsm|state [3] & ( (!\cpu|fsm|state [1] & (\cpu|fsm|state [0] & ((!\cpu|fsm|state [2]) # ((\cpu|fsm|Equal1~0_combout  & !\cpu|fsm|state [4]))))) # (\cpu|fsm|state [1] & (((!\cpu|fsm|state [0] & ((!\cpu|fsm|state [2]) # (!\cpu|fsm|state [4])))))) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [2]),
	.datac(!\cpu|fsm|Equal1~0_combout ),
	.datad(!\cpu|fsm|state [0]),
	.datae(!\cpu|fsm|state [3]),
	.dataf(!\cpu|fsm|state [4]),
	.datag(!\cpu|fsm|Selector24~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector27~2 .extended_lut = "on";
defparam \cpu|fsm|Selector27~2 .lut_mask = 64'h0002558A00CC4488;
defparam \cpu|fsm|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \cpu|fsm|Selector27~1 (
// Equation(s):
// \cpu|fsm|Selector27~1_combout  = ( \cpu|fsm|Selector27~2_combout  & ( \cpu|fsm|Selector24~2_combout  ) ) # ( !\cpu|fsm|Selector27~2_combout  & ( \cpu|fsm|Selector24~2_combout  & ( ((\cpu|fsm|Equal18~0_combout  & (!\cpu|fsm|Equal0~0_combout  $ 
// (!\cpu|fsm|state~0_combout )))) # (\cpu|fsm|Selector27~0_combout ) ) ) ) # ( \cpu|fsm|Selector27~2_combout  & ( !\cpu|fsm|Selector24~2_combout  ) ) # ( !\cpu|fsm|Selector27~2_combout  & ( !\cpu|fsm|Selector24~2_combout  & ( ((\cpu|fsm|Equal18~0_combout  & 
// \cpu|fsm|Equal0~0_combout )) # (\cpu|fsm|Selector27~0_combout ) ) ) )

	.dataa(!\cpu|fsm|Equal18~0_combout ),
	.datab(!\cpu|fsm|Selector27~0_combout ),
	.datac(!\cpu|fsm|Equal0~0_combout ),
	.datad(!\cpu|fsm|state~0_combout ),
	.datae(!\cpu|fsm|Selector27~2_combout ),
	.dataf(!\cpu|fsm|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector27~1 .extended_lut = "off";
defparam \cpu|fsm|Selector27~1 .lut_mask = 64'h3737FFFF3773FFFF;
defparam \cpu|fsm|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \cpu|fsm|state[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|state[1] .is_wysiwyg = "true";
defparam \cpu|fsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N54
cyclonev_lcell_comb \cpu|fsm|Selector16~0 (
// Equation(s):
// \cpu|fsm|Selector16~0_combout  = ( \cpu|fsm|ALUop_zero~q  & ( \cpu|fsm|state [4] & ( (!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [2]) # ((!\cpu|fsm|state [1] & !\cpu|fsm|state [0]))) ) ) ) # ( !\cpu|fsm|ALUop_zero~q  & ( \cpu|fsm|state [4] & ( 
// (!\cpu|fsm|state [1] & (!\cpu|fsm|state [0] & (\cpu|fsm|state [3] & \cpu|fsm|state [2]))) ) ) ) # ( \cpu|fsm|ALUop_zero~q  & ( !\cpu|fsm|state [4] & ( ((!\cpu|fsm|state [3]) # (\cpu|fsm|state [2])) # (\cpu|fsm|state [1]) ) ) )

	.dataa(!\cpu|fsm|state [1]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [2]),
	.datae(!\cpu|fsm|ALUop_zero~q ),
	.dataf(!\cpu|fsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector16~0 .extended_lut = "off";
defparam \cpu|fsm|Selector16~0 .lut_mask = 64'h0000F5FF0008FFF8;
defparam \cpu|fsm|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \cpu|fsm|ALUop_zero (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|ALUop_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|ALUop_zero .is_wysiwyg = "true";
defparam \cpu|fsm|ALUop_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N27
cyclonev_lcell_comb \cpu|ALUop_dp[0]~1 (
// Equation(s):
// \cpu|ALUop_dp[0]~1_combout  = ( \cpu|ins_reg|b [11] & ( !\cpu|fsm|ALUop_zero~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|fsm|ALUop_zero~q ),
	.datae(gnd),
	.dataf(!\cpu|ins_reg|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ALUop_dp[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ALUop_dp[0]~1 .extended_lut = "off";
defparam \cpu|ALUop_dp[0]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \cpu|ALUop_dp[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \cpu|datapath|ALU|Mux0~2 (
// Equation(s):
// \cpu|datapath|ALU|Mux0~2_combout  = ( \cpu|datapath|ALU|Mux0~0_combout  & ( (\cpu|datapath|ALU|Mux0~1_combout ) # (\cpu|datapath|ALU|add_sub_ovf|ai|s [0]) ) ) # ( !\cpu|datapath|ALU|Mux0~0_combout  & ( \cpu|datapath|ALU|Mux0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|ALU|add_sub_ovf|ai|s [0]),
	.datad(!\cpu|datapath|ALU|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|ALU|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|ALU|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|ALU|Mux0~2 .extended_lut = "off";
defparam \cpu|datapath|ALU|Mux0~2 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cpu|datapath|ALU|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N13
dffeas \cpu|datapath|REG_C|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[0] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N39
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( \cpu|pc_out [3] & ( (!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [4] & !\cpu|data_addr_out [3])) ) ) # ( !\cpu|pc_out [3] & ( (!\cpu|fsm|addr_sel~q  & (((!\cpu|data_addr_out [4] & !\cpu|data_addr_out [3])))) # (\cpu|fsm|addr_sel~q  & 
// (!\cpu|pc_out [4])) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|pc_out [4]),
	.datac(!\cpu|data_addr_out [4]),
	.datad(!\cpu|data_addr_out [3]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'hE444E444A000A000;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( !\cpu|data_addr_out [5] & ( \cpu|pc_out [6] & ( (!\cpu|data_addr_out [6] & !\cpu|fsm|addr_sel~q ) ) ) ) # ( \cpu|data_addr_out [5] & ( !\cpu|pc_out [6] & ( (!\cpu|pc_out [5] & \cpu|fsm|addr_sel~q ) ) ) ) # ( !\cpu|data_addr_out [5] & 
// ( !\cpu|pc_out [6] & ( (!\cpu|fsm|addr_sel~q  & (!\cpu|data_addr_out [6])) # (\cpu|fsm|addr_sel~q  & ((!\cpu|pc_out [5]))) ) ) )

	.dataa(!\cpu|data_addr_out [6]),
	.datab(!\cpu|pc_out [5]),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(gnd),
	.datae(!\cpu|data_addr_out [5]),
	.dataf(!\cpu|pc_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'hACAC0C0CA0A00000;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \cpu|pc_out [7] & ( (\cpu|fsm|mem_cmd [1] & (!\cpu|fsm|mem_cmd [0] & (!\cpu|fsm|addr_sel~q  & !\cpu|data_addr_out [7]))) ) ) # ( !\cpu|pc_out [7] & ( (\cpu|fsm|mem_cmd [1] & (!\cpu|fsm|mem_cmd [0] & ((!\cpu|data_addr_out [7]) # 
// (\cpu|fsm|addr_sel~q )))) ) )

	.dataa(!\cpu|fsm|mem_cmd [1]),
	.datab(!\cpu|fsm|mem_cmd [0]),
	.datac(!\cpu|fsm|addr_sel~q ),
	.datad(!\cpu|data_addr_out [7]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h4404440440004000;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N9
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \cpu|pc_out [0] & ( (!\cpu|fsm|addr_sel~q  & (\cpu|data_addr_out [8] & !\cpu|data_addr_out [0])) ) ) # ( !\cpu|pc_out [0] & ( (!\cpu|fsm|addr_sel~q  & (((\cpu|data_addr_out [8] & !\cpu|data_addr_out [0])))) # (\cpu|fsm|addr_sel~q  & 
// (\cpu|pc_out [8])) ) )

	.dataa(!\cpu|fsm|addr_sel~q ),
	.datab(!\cpu|pc_out [8]),
	.datac(!\cpu|data_addr_out [8]),
	.datad(!\cpu|data_addr_out [0]),
	.datae(gnd),
	.dataf(!\cpu|pc_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h1B111B110A000A00;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \comb~3_combout  & ( \comb~0_combout  & ( (\comb~1_combout  & (!\cpu|mem_addr[2]~1_combout  & (\comb~2_combout  & !\cpu|mem_addr[1]~0_combout ))) ) ) )

	.dataa(!\comb~1_combout ),
	.datab(!\cpu|mem_addr[2]~1_combout ),
	.datac(!\comb~2_combout ),
	.datad(!\cpu|mem_addr[1]~0_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000000000000400;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \REG|b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[0] .is_wysiwyg = "true";
defparam \REG|b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \REG|b[1]~feeder (
// Equation(s):
// \REG|b[1]~feeder_combout  = ( \cpu|datapath|REG_C|b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|b[1]~feeder .extended_lut = "off";
defparam \REG|b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N28
dffeas \REG|b[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\REG|b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[1] .is_wysiwyg = "true";
defparam \REG|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N52
dffeas \REG|b[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[2] .is_wysiwyg = "true";
defparam \REG|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N10
dffeas \REG|b[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[3] .is_wysiwyg = "true";
defparam \REG|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N4
dffeas \REG|b[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[4] .is_wysiwyg = "true";
defparam \REG|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N22
dffeas \REG|b[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[5] .is_wysiwyg = "true";
defparam \REG|b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \REG|b[6]~feeder (
// Equation(s):
// \REG|b[6]~feeder_combout  = ( \cpu|datapath|REG_C|b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG|b[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG|b[6]~feeder .extended_lut = "off";
defparam \REG|b[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG|b[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \REG|b[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\REG|b[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[6] .is_wysiwyg = "true";
defparam \REG|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N19
dffeas \REG|b[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|REG_C|b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG|b[7] .is_wysiwyg = "true";
defparam \REG|b[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \cpu|fsm|Selector15~0 (
// Equation(s):
// \cpu|fsm|Selector15~0_combout  = ( \cpu|fsm|w~q  & ( \cpu|fsm|state [2] & ( (!\cpu|fsm|state [4]) # ((!\cpu|fsm|state [3]) # ((!\cpu|fsm|state [0] & !\cpu|fsm|state [1]))) ) ) ) # ( \cpu|fsm|w~q  & ( !\cpu|fsm|state [2] & ( (((\cpu|fsm|state [0] & 
// !\cpu|fsm|state [3])) # (\cpu|fsm|state [1])) # (\cpu|fsm|state [4]) ) ) ) # ( !\cpu|fsm|w~q  & ( !\cpu|fsm|state [2] & ( (\cpu|fsm|state [4] & (\cpu|fsm|state [0] & (!\cpu|fsm|state [3] & \cpu|fsm|state [1]))) ) ) )

	.dataa(!\cpu|fsm|state [4]),
	.datab(!\cpu|fsm|state [0]),
	.datac(!\cpu|fsm|state [3]),
	.datad(!\cpu|fsm|state [1]),
	.datae(!\cpu|fsm|w~q ),
	.dataf(!\cpu|fsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|fsm|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|fsm|Selector15~0 .extended_lut = "off";
defparam \cpu|fsm|Selector15~0 .lut_mask = 64'h001075FF0000FEFA;
defparam \cpu|fsm|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N37
dffeas \cpu|fsm|w (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|fsm|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|fsm|w~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|fsm|w .is_wysiwyg = "true";
defparam \cpu|fsm|w .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [1] & \cpu|datapath|REG_C|b [3]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [1] $ 
// (\cpu|datapath|REG_C|b [3]) ) ) ) # ( \cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [1] & !\cpu|datapath|REG_C|b [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [1]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [3]),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr6~0 .extended_lut = "off";
defparam \H0|WideOr6~0 .lut_mask = 64'h0000CC00CC3300CC;
defparam \H0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [1] $ (\cpu|datapath|REG_C|b [3]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [1] & 
// \cpu|datapath|REG_C|b [3]) ) ) ) # ( \cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [3]) # (\cpu|datapath|REG_C|b [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [1]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [3]),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr5~0 .extended_lut = "off";
defparam \H0|WideOr5~0 .lut_mask = 64'h000033FF0033CC33;
defparam \H0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N39
cyclonev_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [3] & \cpu|datapath|REG_C|b [1]) ) ) ) # ( \cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( \cpu|datapath|REG_C|b [3] ) ) ) # ( 
// !\cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [3] & \cpu|datapath|REG_C|b [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [3]),
	.datac(!\cpu|datapath|REG_C|b [1]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr4~0 .extended_lut = "off";
defparam \H0|WideOr4~0 .lut_mask = 64'h0C0C333300000303;
defparam \H0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( \cpu|datapath|REG_C|b [1] ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [1] ) ) ) # ( \cpu|datapath|REG_C|b [2] & ( 
// !\cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [1] & !\cpu|datapath|REG_C|b [3]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [1] & \cpu|datapath|REG_C|b [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [1]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [3]),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr3~0 .extended_lut = "off";
defparam \H0|WideOr3~0 .lut_mask = 64'h0033CC00CCCC3333;
defparam \H0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N15
cyclonev_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [3] ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [3]) # (!\cpu|datapath|REG_C|b [1]) ) ) ) # ( 
// \cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [3] & !\cpu|datapath|REG_C|b [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [3]),
	.datac(!\cpu|datapath|REG_C|b [1]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr2~0 .extended_lut = "off";
defparam \H0|WideOr2~0 .lut_mask = 64'h0000C0C0FCFCCCCC;
defparam \H0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [1] $ (!\cpu|datapath|REG_C|b [3]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( !\cpu|datapath|REG_C|b [3] ) ) ) # ( 
// !\cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [1] & !\cpu|datapath|REG_C|b [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [1]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [3]),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr1~0 .extended_lut = "off";
defparam \H0|WideOr1~0 .lut_mask = 64'h33000000FF0033CC;
defparam \H0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N3
cyclonev_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = ( \cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [1]) # (\cpu|datapath|REG_C|b [3]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( \cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b [1]) # 
// (\cpu|datapath|REG_C|b [3]) ) ) ) # ( \cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (!\cpu|datapath|REG_C|b [3]) # (\cpu|datapath|REG_C|b [1]) ) ) ) # ( !\cpu|datapath|REG_C|b [2] & ( !\cpu|datapath|REG_C|b [0] & ( (\cpu|datapath|REG_C|b 
// [1]) # (\cpu|datapath|REG_C|b [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [3]),
	.datac(!\cpu|datapath|REG_C|b [1]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [2]),
	.dataf(!\cpu|datapath|REG_C|b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr0~0 .extended_lut = "off";
defparam \H0|WideOr0~0 .lut_mask = 64'h3F3FCFCF3F3FF3F3;
defparam \H0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = ( !\cpu|datapath|REG_C|b [6] & ( \cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [4] & \cpu|datapath|REG_C|b [7]) ) ) ) # ( \cpu|datapath|REG_C|b [6] & ( !\cpu|datapath|REG_C|b [5] & ( !\cpu|datapath|REG_C|b [4] $ 
// (\cpu|datapath|REG_C|b [7]) ) ) ) # ( !\cpu|datapath|REG_C|b [6] & ( !\cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [4] & !\cpu|datapath|REG_C|b [7]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [4]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [7]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [6]),
	.dataf(!\cpu|datapath|REG_C|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr6~0 .extended_lut = "off";
defparam \H1|WideOr6~0 .lut_mask = 64'h5050A5A505050000;
defparam \H1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N42
cyclonev_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = ( \cpu|datapath|REG_C|b [4] & ( \cpu|datapath|REG_C|b [5] & ( \cpu|datapath|REG_C|b [7] ) ) ) # ( !\cpu|datapath|REG_C|b [4] & ( \cpu|datapath|REG_C|b [5] & ( \cpu|datapath|REG_C|b [6] ) ) ) # ( \cpu|datapath|REG_C|b [4] & ( 
// !\cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [6] & !\cpu|datapath|REG_C|b [7]) ) ) ) # ( !\cpu|datapath|REG_C|b [4] & ( !\cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [6] & \cpu|datapath|REG_C|b [7]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [6]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [7]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [4]),
	.dataf(!\cpu|datapath|REG_C|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr5~0 .extended_lut = "off";
defparam \H1|WideOr5~0 .lut_mask = 64'h0505505055550F0F;
defparam \H1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N51
cyclonev_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = ( \cpu|datapath|REG_C|b [4] & ( \cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [7] & \cpu|datapath|REG_C|b [6]) ) ) ) # ( !\cpu|datapath|REG_C|b [4] & ( \cpu|datapath|REG_C|b [5] & ( !\cpu|datapath|REG_C|b [7] $ 
// (\cpu|datapath|REG_C|b [6]) ) ) ) # ( !\cpu|datapath|REG_C|b [4] & ( !\cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [7] & \cpu|datapath|REG_C|b [6]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [7]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [6]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [4]),
	.dataf(!\cpu|datapath|REG_C|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr4~0 .extended_lut = "off";
defparam \H1|WideOr4~0 .lut_mask = 64'h05050000A5A50505;
defparam \H1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N54
cyclonev_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = ( \cpu|datapath|REG_C|b [7] & ( (!\cpu|datapath|REG_C|b [5] & (!\cpu|datapath|REG_C|b [6] & \cpu|datapath|REG_C|b [4])) # (\cpu|datapath|REG_C|b [5] & (!\cpu|datapath|REG_C|b [6] $ (\cpu|datapath|REG_C|b [4]))) ) ) # ( 
// !\cpu|datapath|REG_C|b [7] & ( (!\cpu|datapath|REG_C|b [5] & (!\cpu|datapath|REG_C|b [6] $ (!\cpu|datapath|REG_C|b [4]))) # (\cpu|datapath|REG_C|b [5] & (\cpu|datapath|REG_C|b [6] & \cpu|datapath|REG_C|b [4])) ) )

	.dataa(!\cpu|datapath|REG_C|b [5]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [6]),
	.datad(!\cpu|datapath|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr3~0 .extended_lut = "off";
defparam \H1|WideOr3~0 .lut_mask = 64'h0AA50AA550A550A5;
defparam \H1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N36
cyclonev_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = ( \cpu|datapath|REG_C|b [4] & ( \cpu|datapath|REG_C|b [5] & ( !\cpu|datapath|REG_C|b [7] ) ) ) # ( \cpu|datapath|REG_C|b [4] & ( !\cpu|datapath|REG_C|b [5] & ( (!\cpu|datapath|REG_C|b [6]) # (!\cpu|datapath|REG_C|b [7]) ) ) ) # ( 
// !\cpu|datapath|REG_C|b [4] & ( !\cpu|datapath|REG_C|b [5] & ( (\cpu|datapath|REG_C|b [6] & !\cpu|datapath|REG_C|b [7]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [6]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [7]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [4]),
	.dataf(!\cpu|datapath|REG_C|b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr2~0 .extended_lut = "off";
defparam \H1|WideOr2~0 .lut_mask = 64'h5050FAFA0000F0F0;
defparam \H1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = ( \cpu|datapath|REG_C|b [7] & ( \cpu|datapath|REG_C|b [4] & ( (!\cpu|datapath|REG_C|b [5] & \cpu|datapath|REG_C|b [6]) ) ) ) # ( !\cpu|datapath|REG_C|b [7] & ( \cpu|datapath|REG_C|b [4] & ( (!\cpu|datapath|REG_C|b [6]) # 
// (\cpu|datapath|REG_C|b [5]) ) ) ) # ( !\cpu|datapath|REG_C|b [7] & ( !\cpu|datapath|REG_C|b [4] & ( (\cpu|datapath|REG_C|b [5] & !\cpu|datapath|REG_C|b [6]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [5]),
	.datac(!\cpu|datapath|REG_C|b [6]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [7]),
	.dataf(!\cpu|datapath|REG_C|b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr1~0 .extended_lut = "off";
defparam \H1|WideOr1~0 .lut_mask = 64'h30300000F3F30C0C;
defparam \H1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N57
cyclonev_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = ( \cpu|datapath|REG_C|b [7] & ( ((!\cpu|datapath|REG_C|b [6]) # (\cpu|datapath|REG_C|b [4])) # (\cpu|datapath|REG_C|b [5]) ) ) # ( !\cpu|datapath|REG_C|b [7] & ( (!\cpu|datapath|REG_C|b [5] & (\cpu|datapath|REG_C|b [6])) # 
// (\cpu|datapath|REG_C|b [5] & ((!\cpu|datapath|REG_C|b [6]) # (!\cpu|datapath|REG_C|b [4]))) ) )

	.dataa(!\cpu|datapath|REG_C|b [5]),
	.datab(!\cpu|datapath|REG_C|b [6]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr0~0 .extended_lut = "off";
defparam \H1|WideOr0~0 .lut_mask = 64'h77667766DDFFDDFF;
defparam \H1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = ( \cpu|datapath|REG_C|b [11] & ( (\cpu|datapath|REG_C|b [8] & (!\cpu|datapath|REG_C|b [9] $ (!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ))) ) ) # ( !\cpu|datapath|REG_C|b [11] & ( (!\cpu|datapath|REG_C|b [9] & (!\cpu|datapath|REG_C|b 
// [8] $ (!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|datapath|REG_C|b [8]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr6~0 .extended_lut = "off";
defparam \H2|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \H2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N7
dffeas \cpu|datapath|REG_C|b[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\cpu|datapath|ALU|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|fsm|loadc~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|REG_C|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|REG_C|b[10] .is_wysiwyg = "true";
defparam \cpu|datapath|REG_C|b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = ( \cpu|datapath|REG_C|b [11] & ( (!\cpu|datapath|REG_C|b [8] & ((\cpu|datapath|REG_C|b [10]))) # (\cpu|datapath|REG_C|b [8] & (\cpu|datapath|REG_C|b [9])) ) ) # ( !\cpu|datapath|REG_C|b [11] & ( (\cpu|datapath|REG_C|b [10] & 
// (!\cpu|datapath|REG_C|b [9] $ (!\cpu|datapath|REG_C|b [8]))) ) )

	.dataa(!\cpu|datapath|REG_C|b [9]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [8]),
	.datad(!\cpu|datapath|REG_C|b [10]),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr5~0 .extended_lut = "off";
defparam \H2|WideOr5~0 .lut_mask = 64'h005A005A05F505F5;
defparam \H2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N51
cyclonev_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = ( \cpu|datapath|REG_C|b [8] & ( (\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & (\cpu|datapath|REG_C|b [11] & \cpu|datapath|REG_C|b [9])) ) ) # ( !\cpu|datapath|REG_C|b [8] & ( (!\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & 
// (!\cpu|datapath|REG_C|b [11] & \cpu|datapath|REG_C|b [9])) # (\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & (\cpu|datapath|REG_C|b [11])) ) )

	.dataa(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datab(!\cpu|datapath|REG_C|b [11]),
	.datac(!\cpu|datapath|REG_C|b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr4~0 .extended_lut = "off";
defparam \H2|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \H2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N39
cyclonev_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = (!\cpu|datapath|REG_C|b [8] & ((!\cpu|datapath|REG_C|b [9] & (!\cpu|datapath|REG_C|b [11] & \cpu|datapath|REG_C|b[10]~DUPLICATE_q )) # (\cpu|datapath|REG_C|b [9] & (\cpu|datapath|REG_C|b [11] & 
// !\cpu|datapath|REG_C|b[10]~DUPLICATE_q )))) # (\cpu|datapath|REG_C|b [8] & (!\cpu|datapath|REG_C|b [9] $ (((\cpu|datapath|REG_C|b[10]~DUPLICATE_q )))))

	.dataa(!\cpu|datapath|REG_C|b [8]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|datapath|REG_C|b [11]),
	.datad(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr3~0 .extended_lut = "off";
defparam \H2|WideOr3~0 .lut_mask = 64'h4691469146914691;
defparam \H2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N36
cyclonev_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = (!\cpu|datapath|REG_C|b [9] & ((!\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & (\cpu|datapath|REG_C|b [8])) # (\cpu|datapath|REG_C|b[10]~DUPLICATE_q  & ((!\cpu|datapath|REG_C|b [11]))))) # (\cpu|datapath|REG_C|b [9] & 
// (\cpu|datapath|REG_C|b [8] & (!\cpu|datapath|REG_C|b [11])))

	.dataa(!\cpu|datapath|REG_C|b [8]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|datapath|REG_C|b [11]),
	.datad(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr2~0 .extended_lut = "off";
defparam \H2|WideOr2~0 .lut_mask = 64'h54D054D054D054D0;
defparam \H2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N3
cyclonev_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = (!\cpu|datapath|REG_C|b [8] & (\cpu|datapath|REG_C|b [9] & (!\cpu|datapath|REG_C|b [11] & !\cpu|datapath|REG_C|b[10]~DUPLICATE_q ))) # (\cpu|datapath|REG_C|b [8] & (!\cpu|datapath|REG_C|b [11] $ (((!\cpu|datapath|REG_C|b [9] & 
// \cpu|datapath|REG_C|b[10]~DUPLICATE_q )))))

	.dataa(!\cpu|datapath|REG_C|b [8]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|datapath|REG_C|b [11]),
	.datad(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr1~0 .extended_lut = "off";
defparam \H2|WideOr1~0 .lut_mask = 64'h7014701470147014;
defparam \H2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = ( \cpu|datapath|REG_C|b [8] & ( (!\cpu|datapath|REG_C|b [9] $ (!\cpu|datapath|REG_C|b[10]~DUPLICATE_q )) # (\cpu|datapath|REG_C|b [11]) ) ) # ( !\cpu|datapath|REG_C|b [8] & ( (!\cpu|datapath|REG_C|b [11] $ 
// (!\cpu|datapath|REG_C|b[10]~DUPLICATE_q )) # (\cpu|datapath|REG_C|b [9]) ) )

	.dataa(!\cpu|datapath|REG_C|b [11]),
	.datab(!\cpu|datapath|REG_C|b [9]),
	.datac(!\cpu|datapath|REG_C|b[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|REG_C|b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr0~0 .extended_lut = "off";
defparam \H2|WideOr0~0 .lut_mask = 64'h7B7B7B7B7D7D7D7D;
defparam \H2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = ( !\cpu|datapath|REG_C|b [13] & ( \cpu|datapath|REG_C|b [14] & ( !\cpu|datapath|REG_C|b [12] $ (\cpu|datapath|REG_C|b [15]) ) ) ) # ( \cpu|datapath|REG_C|b [13] & ( !\cpu|datapath|REG_C|b [14] & ( (\cpu|datapath|REG_C|b [12] & 
// \cpu|datapath|REG_C|b [15]) ) ) ) # ( !\cpu|datapath|REG_C|b [13] & ( !\cpu|datapath|REG_C|b [14] & ( (\cpu|datapath|REG_C|b [12] & !\cpu|datapath|REG_C|b [15]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [12]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [15]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [13]),
	.dataf(!\cpu|datapath|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr6~0 .extended_lut = "off";
defparam \H3|WideOr6~0 .lut_mask = 64'h50500505A5A50000;
defparam \H3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = (!\cpu|datapath|REG_C|b [15] & (\cpu|datapath|REG_C|b [14] & (!\cpu|datapath|REG_C|b [12] $ (!\cpu|datapath|REG_C|b [13])))) # (\cpu|datapath|REG_C|b [15] & ((!\cpu|datapath|REG_C|b [12] & (\cpu|datapath|REG_C|b [14])) # 
// (\cpu|datapath|REG_C|b [12] & ((\cpu|datapath|REG_C|b [13])))))

	.dataa(!\cpu|datapath|REG_C|b [15]),
	.datab(!\cpu|datapath|REG_C|b [12]),
	.datac(!\cpu|datapath|REG_C|b [14]),
	.datad(!\cpu|datapath|REG_C|b [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr5~0 .extended_lut = "off";
defparam \H3|WideOr5~0 .lut_mask = 64'h061D061D061D061D;
defparam \H3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N57
cyclonev_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = ( \cpu|datapath|REG_C|b [13] & ( \cpu|datapath|REG_C|b [14] & ( \cpu|datapath|REG_C|b [15] ) ) ) # ( !\cpu|datapath|REG_C|b [13] & ( \cpu|datapath|REG_C|b [14] & ( (!\cpu|datapath|REG_C|b [12] & \cpu|datapath|REG_C|b [15]) ) ) ) # 
// ( \cpu|datapath|REG_C|b [13] & ( !\cpu|datapath|REG_C|b [14] & ( (!\cpu|datapath|REG_C|b [12] & !\cpu|datapath|REG_C|b [15]) ) ) )

	.dataa(!\cpu|datapath|REG_C|b [12]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [15]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [13]),
	.dataf(!\cpu|datapath|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr4~0 .extended_lut = "off";
defparam \H3|WideOr4~0 .lut_mask = 64'h0000A0A00A0A0F0F;
defparam \H3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = ( \cpu|datapath|REG_C|b [12] & ( \cpu|datapath|REG_C|b [14] & ( \cpu|datapath|REG_C|b [13] ) ) ) # ( !\cpu|datapath|REG_C|b [12] & ( \cpu|datapath|REG_C|b [14] & ( (!\cpu|datapath|REG_C|b [15] & !\cpu|datapath|REG_C|b [13]) ) ) ) 
// # ( \cpu|datapath|REG_C|b [12] & ( !\cpu|datapath|REG_C|b [14] & ( !\cpu|datapath|REG_C|b [13] ) ) ) # ( !\cpu|datapath|REG_C|b [12] & ( !\cpu|datapath|REG_C|b [14] & ( (\cpu|datapath|REG_C|b [15] & \cpu|datapath|REG_C|b [13]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|REG_C|b [15]),
	.datac(gnd),
	.datad(!\cpu|datapath|REG_C|b [13]),
	.datae(!\cpu|datapath|REG_C|b [12]),
	.dataf(!\cpu|datapath|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr3~0 .extended_lut = "off";
defparam \H3|WideOr3~0 .lut_mask = 64'h0033FF00CC0000FF;
defparam \H3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = ( \cpu|datapath|REG_C|b [13] & ( \cpu|datapath|REG_C|b [14] & ( (\cpu|datapath|REG_C|b [12] & !\cpu|datapath|REG_C|b [15]) ) ) ) # ( !\cpu|datapath|REG_C|b [13] & ( \cpu|datapath|REG_C|b [14] & ( !\cpu|datapath|REG_C|b [15] ) ) ) 
// # ( \cpu|datapath|REG_C|b [13] & ( !\cpu|datapath|REG_C|b [14] & ( (\cpu|datapath|REG_C|b [12] & !\cpu|datapath|REG_C|b [15]) ) ) ) # ( !\cpu|datapath|REG_C|b [13] & ( !\cpu|datapath|REG_C|b [14] & ( \cpu|datapath|REG_C|b [12] ) ) )

	.dataa(!\cpu|datapath|REG_C|b [12]),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [15]),
	.datad(gnd),
	.datae(!\cpu|datapath|REG_C|b [13]),
	.dataf(!\cpu|datapath|REG_C|b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr2~0 .extended_lut = "off";
defparam \H3|WideOr2~0 .lut_mask = 64'h55555050F0F05050;
defparam \H3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = ( \cpu|datapath|REG_C|b [12] & ( \cpu|datapath|REG_C|b [15] & ( (\cpu|datapath|REG_C|b [14] & !\cpu|datapath|REG_C|b [13]) ) ) ) # ( \cpu|datapath|REG_C|b [12] & ( !\cpu|datapath|REG_C|b [15] & ( (!\cpu|datapath|REG_C|b [14]) # 
// (\cpu|datapath|REG_C|b [13]) ) ) ) # ( !\cpu|datapath|REG_C|b [12] & ( !\cpu|datapath|REG_C|b [15] & ( (!\cpu|datapath|REG_C|b [14] & \cpu|datapath|REG_C|b [13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [14]),
	.datad(!\cpu|datapath|REG_C|b [13]),
	.datae(!\cpu|datapath|REG_C|b [12]),
	.dataf(!\cpu|datapath|REG_C|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr1~0 .extended_lut = "off";
defparam \H3|WideOr1~0 .lut_mask = 64'h00F0F0FF00000F00;
defparam \H3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = ( \cpu|datapath|REG_C|b [12] & ( \cpu|datapath|REG_C|b [15] ) ) # ( !\cpu|datapath|REG_C|b [12] & ( \cpu|datapath|REG_C|b [15] & ( (!\cpu|datapath|REG_C|b [14]) # (\cpu|datapath|REG_C|b [13]) ) ) ) # ( \cpu|datapath|REG_C|b [12] & 
// ( !\cpu|datapath|REG_C|b [15] & ( !\cpu|datapath|REG_C|b [14] $ (!\cpu|datapath|REG_C|b [13]) ) ) ) # ( !\cpu|datapath|REG_C|b [12] & ( !\cpu|datapath|REG_C|b [15] & ( (\cpu|datapath|REG_C|b [13]) # (\cpu|datapath|REG_C|b [14]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|REG_C|b [14]),
	.datad(!\cpu|datapath|REG_C|b [13]),
	.datae(!\cpu|datapath|REG_C|b [12]),
	.dataf(!\cpu|datapath|REG_C|b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr0~0 .extended_lut = "off";
defparam \H3|WideOr0~0 .lut_mask = 64'h0FFF0FF0F0FFFFFF;
defparam \H3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
