
L433RC_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b414  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000654  0800b5a8  0800b5a8  0000c5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbfc  0800bbfc  0000d328  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bbfc  0800bbfc  0000cbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc04  0800bc04  0000d328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc04  0800bc04  0000cc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc08  0800bc08  0000cc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000328  20000000  0800bc0c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010e4  20000328  0800bf34  0000d328  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000140c  0800bf34  0000d40c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d328  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d63  00000000  00000000  0000d358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003af8  00000000  00000000  000240bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  00027bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fbf  00000000  00000000  00029080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026815  00000000  00000000  0002a03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001920e  00000000  00000000  00050854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1882  00000000  00000000  00069a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b2e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067c4  00000000  00000000  0014b328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00151aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000328 	.word	0x20000328
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b58c 	.word	0x0800b58c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000032c 	.word	0x2000032c
 80001cc:	0800b58c 	.word	0x0800b58c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <adc_init>:
// Public
/*
	Initializes ADC peripheral, performs calibration
	@param adc: Pointer to ADC handle
*/
void adc_init(ADC_HandleTypeDef* adc) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	h_adc = adc;
 8000bd0:	4a06      	ldr	r2, [pc, #24]	@ (8000bec <adc_init+0x24>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 8000bd6:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <adc_init+0x24>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	217f      	movs	r1, #127	@ 0x7f
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f003 fbcf 	bl	8004380 <HAL_ADCEx_Calibration_Start>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000344 	.word	0x20000344

08000bf0 <adc_set_1v2_source>:
/*
	Enables or Disconnects 1.2V rail on jig pcb
	@param mode: CONNECTED enables 1.2v
	              FLOATING disables 1.2v
*/
void adc_set_1v2_source(esc_power_mode_t mode) {
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN_1V2_GPIO_Port, EN_1V2_Pin, mode);
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c02:	4803      	ldr	r0, [pc, #12]	@ (8000c10 <adc_set_1v2_source+0x20>)
 8000c04:	f004 ff86 	bl	8005b14 <HAL_GPIO_WritePin>
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	48000400 	.word	0x48000400

08000c14 <adc_take_measurements>:
	Takes measurements on all ADC channels of specified type
	@param measurements: Pointer to array of adc_measurement_t structs to store results, 
	use NUM_RESISTANCE_CHANNELS or NUM_VOLTAGE_CHANNELS for size.
	@param type: Type of measurement to take (RESISTANCE or VOLTAGE)
*/
void adc_take_measurements(adc_measurement_t* measurements, measurement_type_t type) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
	int num_channels = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
	adc_channel_t* channels = NULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61bb      	str	r3, [r7, #24]
	if (type == RESISTANCE) {
 8000c28:	78fb      	ldrb	r3, [r7, #3]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d104      	bne.n	8000c38 <adc_take_measurements+0x24>
		num_channels = NUM_RESISTANCE_CHANNELS;
 8000c2e:	2309      	movs	r3, #9
 8000c30:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_resistance;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <adc_take_measurements+0xec>)
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	e006      	b.n	8000c46 <adc_take_measurements+0x32>
	} else if (type == VOLTAGE) {
 8000c38:	78fb      	ldrb	r3, [r7, #3]
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d103      	bne.n	8000c46 <adc_take_measurements+0x32>
		num_channels = NUM_VOLTAGE_CHANNELS;
 8000c3e:	2307      	movs	r3, #7
 8000c40:	61fb      	str	r3, [r7, #28]
		channels = adc_channels_voltage;
 8000c42:	4b30      	ldr	r3, [pc, #192]	@ (8000d04 <adc_take_measurements+0xf0>)
 8000c44:	61bb      	str	r3, [r7, #24]
	}

	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
 8000c4a:	e050      	b.n	8000cee <adc_take_measurements+0xda>
		for (int net = 0; net < num_channels; net++) {
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	e046      	b.n	8000ce0 <adc_take_measurements+0xcc>
			uint32_t raw_val = adc_read_channel_blocking(channels[net].channel);
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	011b      	lsls	r3, r3, #4
 8000c56:	69ba      	ldr	r2, [r7, #24]
 8000c58:	4413      	add	r3, r2
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f8c3 	bl	8000de8 <adc_read_channel_blocking>
 8000c62:	60f8      	str	r0, [r7, #12]
			measurements[net].measurement += (raw_to_volts(raw_val) / (float)NUM_SAMPLES);
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f000 f8a7 	bl	8000db8 <raw_to_volts>
 8000c6a:	eef0 7a40 	vmov.f32	s15, s0
 8000c6e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000c72:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	009b      	lsls	r3, r3, #2
 8000c90:	4413      	add	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	461a      	mov	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c9e:	edc3 7a03 	vstr	s15, [r3, #12]
			strncpy(measurements[net].name, channels[net].name, NAME_SIZE);
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	4413      	add	r3, r2
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	461a      	mov	r2, r3
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	011b      	lsls	r3, r3, #4
 8000cb8:	69ba      	ldr	r2, [r7, #24]
 8000cba:	4413      	add	r3, r2
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	220a      	movs	r2, #10
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f008 fb8c 	bl	80093de <strncpy>
			measurements[net].type = type;
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	4413      	add	r3, r2
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	78fa      	ldrb	r2, [r7, #3]
 8000cd8:	741a      	strb	r2, [r3, #16]
		for (int net = 0; net < num_channels; net++) {
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693a      	ldr	r2, [r7, #16]
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	dbb4      	blt.n	8000c52 <adc_take_measurements+0x3e>
	for (int sample = 0; sample < NUM_SAMPLES; sample++) {
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	3301      	adds	r3, #1
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	2b09      	cmp	r3, #9
 8000cf2:	ddab      	ble.n	8000c4c <adc_take_measurements+0x38>
		}
	}


}
 8000cf4:	bf00      	nop
 8000cf6:	bf00      	nop
 8000cf8:	3720      	adds	r7, #32
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000000 	.word	0x20000000
 8000d04:	20000090 	.word	0x20000090

08000d08 <adc_measurements_to_wire>:

void adc_measurements_to_wire(const adc_measurement_t* measurements, adc_measurement_wire_t* wire_measurements, int num_measurements) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < num_measurements; i++) {
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e045      	b.n	8000da6 <adc_measurements_to_wire+0x9e>
		strncpy(wire_measurements[i].name, measurements[i].name, NAME_SIZE);
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	011b      	lsls	r3, r3, #4
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	4413      	add	r3, r2
 8000d22:	4618      	mov	r0, r3
 8000d24:	697a      	ldr	r2, [r7, #20]
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	461a      	mov	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	220a      	movs	r2, #10
 8000d36:	4619      	mov	r1, r3
 8000d38:	f008 fb51 	bl	80093de <strncpy>
		wire_measurements[i].name[NAME_SIZE - 1] = '\0'; 
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	011b      	lsls	r3, r3, #4
 8000d40:	68ba      	ldr	r2, [r7, #8]
 8000d42:	4413      	add	r3, r2
 8000d44:	2200      	movs	r2, #0
 8000d46:	725a      	strb	r2, [r3, #9]
		wire_measurements[i].measurement = measurements[i].measurement;
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4413      	add	r3, r2
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	461a      	mov	r2, r3
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	4413      	add	r3, r2
 8000d58:	697a      	ldr	r2, [r7, #20]
 8000d5a:	0112      	lsls	r2, r2, #4
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	4411      	add	r1, r2
 8000d60:	68da      	ldr	r2, [r3, #12]
 8000d62:	460b      	mov	r3, r1
 8000d64:	330a      	adds	r3, #10
 8000d66:	601a      	str	r2, [r3, #0]
		wire_measurements[i].type = (uint8_t)measurements[i].type;
 8000d68:	697a      	ldr	r2, [r7, #20]
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	461a      	mov	r2, r3
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	441a      	add	r2, r3
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	011b      	lsls	r3, r3, #4
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	440b      	add	r3, r1
 8000d80:	7c12      	ldrb	r2, [r2, #16]
 8000d82:	739a      	strb	r2, [r3, #14]
		wire_measurements[i].result = (uint8_t)measurements[i].result;
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	4613      	mov	r3, r2
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	4413      	add	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	461a      	mov	r2, r3
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	441a      	add	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	011b      	lsls	r3, r3, #4
 8000d98:	68b9      	ldr	r1, [r7, #8]
 8000d9a:	440b      	add	r3, r1
 8000d9c:	7c52      	ldrb	r2, [r2, #17]
 8000d9e:	73da      	strb	r2, [r3, #15]
	for (int i = 0; i < num_measurements; i++) {
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	3301      	adds	r3, #1
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	dbb5      	blt.n	8000d1a <adc_measurements_to_wire+0x12>
	}
}
 8000dae:	bf00      	nop
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <raw_to_volts>:
	Converts raw ADC value to voltage
	@param raw: Raw ADC value
	@return Voltage corresponding to raw ADC value

*/
static float raw_to_volts(uint32_t raw) {
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
	float scalar = (float)MAX_VOLTS/(float)MAX_ADC_RAW_VAL;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <raw_to_volts+0x2c>)
 8000dc2:	60fb      	str	r3, [r7, #12]
	return (float)raw * scalar;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	ee07 3a90 	vmov	s15, r3
 8000dca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8000dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	3a534067 	.word	0x3a534067

08000de8 <adc_read_channel_blocking>:
/*
	Reads one ADC channel (blocking)
	@param channel: ADC channel to read
	@return Raw ADC value read from channel
*/
static uint32_t adc_read_channel_blocking(uint32_t channel) {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08a      	sub	sp, #40	@ 0x28
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
 8000e00:	615a      	str	r2, [r3, #20]
	sConfig.Channel = channel;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e06:	2306      	movs	r3, #6
 8000e08:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000e0a:	2307      	movs	r3, #7
 8000e0c:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e0e:	237f      	movs	r3, #127	@ 0x7f
 8000e10:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e12:	2304      	movs	r3, #4
 8000e14:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	623b      	str	r3, [r7, #32]
	HAL_ADC_ConfigChannel(h_adc, &sConfig);
 8000e1a:	4b12      	ldr	r3, [pc, #72]	@ (8000e64 <adc_read_channel_blocking+0x7c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f107 020c 	add.w	r2, r7, #12
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f002 fcfb 	bl	8003820 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(h_adc);
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <adc_read_channel_blocking+0x7c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f002 fbc4 	bl	80035bc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, HAL_MAX_DELAY);
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <adc_read_channel_blocking+0x7c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f04f 31ff 	mov.w	r1, #4294967295
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f002 fc53 	bl	80036e8 <HAL_ADC_PollForConversion>
	uint32_t raw = HAL_ADC_GetValue(h_adc);
 8000e42:	4b08      	ldr	r3, [pc, #32]	@ (8000e64 <adc_read_channel_blocking+0x7c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fcdd 	bl	8003806 <HAL_ADC_GetValue>
 8000e4c:	6278      	str	r0, [r7, #36]	@ 0x24
	HAL_ADC_Stop(h_adc);
 8000e4e:	4b05      	ldr	r3, [pc, #20]	@ (8000e64 <adc_read_channel_blocking+0x7c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f002 fc15 	bl	8003682 <HAL_ADC_Stop>

	return raw;
 8000e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3728      	adds	r7, #40	@ 0x28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000344 	.word	0x20000344

08000e68 <app_init>:
}

/*
	Initialize application
 */
void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi, I2C_HandleTypeDef* i2c) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	603b      	str	r3, [r7, #0]
	h_adc = adc;
 8000e76:	4a16      	ldr	r2, [pc, #88]	@ (8000ed0 <app_init+0x68>)
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	6013      	str	r3, [r2, #0]
	h_can = can;
 8000e7c:	4a15      	ldr	r2, [pc, #84]	@ (8000ed4 <app_init+0x6c>)
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 8000e82:	4a15      	ldr	r2, [pc, #84]	@ (8000ed8 <app_init+0x70>)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6013      	str	r3, [r2, #0]
	h_i2c = i2c;
 8000e88:	4a14      	ldr	r2, [pc, #80]	@ (8000edc <app_init+0x74>)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	6013      	str	r3, [r2, #0]

	h_config = config_init();
 8000e8e:	f000 fb49 	bl	8001524 <config_init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <app_init+0x78>)
 8000e96:	6013      	str	r3, [r2, #0]
	link_init(spi, &pending_spi_packet, h_config);
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <app_init+0x78>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4911      	ldr	r1, [pc, #68]	@ (8000ee4 <app_init+0x7c>)
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f001 f93f 	bl	8002124 <link_init>
	adc_init(adc);
 8000ea6:	68f8      	ldr	r0, [r7, #12]
 8000ea8:	f7ff fe8e 	bl	8000bc8 <adc_init>
	lcd_init(i2c);
 8000eac:	6838      	ldr	r0, [r7, #0]
 8000eae:	f000 fd6b 	bl	8001988 <lcd_init>
	tm_init(can);
 8000eb2:	68b8      	ldr	r0, [r7, #8]
 8000eb4:	f001 fe8e 	bl	8002bd4 <tm_init>

	esc_set_pwr(FLOATING);
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f000 fced 	bl	8001898 <esc_set_pwr>
	adc_set_1v2_source(FLOATING);
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f7ff fe96 	bl	8000bf0 <adc_set_1v2_source>

#ifdef TESTING
	test_main();
#else
	app_main();
 8000ec4:	f000 f810 	bl	8000ee8 <app_main>
#endif

}
 8000ec8:	bf00      	nop
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000348 	.word	0x20000348
 8000ed4:	2000034c 	.word	0x2000034c
 8000ed8:	20000350 	.word	0x20000350
 8000edc:	20000354 	.word	0x20000354
 8000ee0:	20000358 	.word	0x20000358
 8000ee4:	2000035c 	.word	0x2000035c

08000ee8 <app_main>:

/*
 * TODO: allow RPI to be powered off whether esc is inserted or not
 *
 */
void app_main(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
	establish_rpi_connection();
 8000eee:	f000 f849 	bl	8000f84 <establish_rpi_connection>
	
	while(1) {
		wait_for_esc_insert();
 8000ef2:	f000 f893 	bl	800101c <wait_for_esc_insert>

		lcd_printf(LCD_LINE_1, "Press to Start");
 8000ef6:	4920      	ldr	r1, [pc, #128]	@ (8000f78 <app_main+0x90>)
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f000 fd5f 	bl	80019bc <lcd_printf>
		Press_Type_t press_type = PRESS_TYPE_NONE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	71fb      	strb	r3, [r7, #7]

		while(press_type == PRESS_TYPE_NONE) {
 8000f02:	e00d      	b.n	8000f20 <app_main+0x38>
			press_type = wait_on_button(500);
 8000f04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f08:	f000 fab0 	bl	800146c <wait_on_button>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	71fb      	strb	r3, [r7, #7]
			if (!esc_is_connected()) {
 8000f10:	f000 fcb2 	bl	8001878 <esc_is_connected>
 8000f14:	4603      	mov	r3, r0
 8000f16:	f083 0301 	eor.w	r3, r3, #1
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d103      	bne.n	8000f28 <app_main+0x40>
		while(press_type == PRESS_TYPE_NONE) {
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0ee      	beq.n	8000f04 <app_main+0x1c>
 8000f26:	e000      	b.n	8000f2a <app_main+0x42>
				break;
 8000f28:	bf00      	nop
			}
		}

		if (!esc_is_connected()) {
 8000f2a:	f000 fca5 	bl	8001878 <esc_is_connected>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f083 0301 	eor.w	r3, r3, #1
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d11b      	bne.n	8000f72 <app_main+0x8a>
			continue;
		}

		if (press_type == PRESS_TYPE_SHORT) {
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d108      	bne.n	8000f52 <app_main+0x6a>
			lcd_clear_screen();
 8000f40:	f000 fda6 	bl	8001a90 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "Running Tests");
 8000f44:	490d      	ldr	r1, [pc, #52]	@ (8000f7c <app_main+0x94>)
 8000f46:	2000      	movs	r0, #0
 8000f48:	f000 fd38 	bl	80019bc <lcd_printf>
			resistance_tests();
 8000f4c:	f000 f8a6 	bl	800109c <resistance_tests>
 8000f50:	e00c      	b.n	8000f6c <app_main+0x84>
		} else if (press_type == PRESS_TYPE_LONG) {
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	d109      	bne.n	8000f6c <app_main+0x84>
			lcd_printf(LCD_LINE_1, "RPI Powered Off");
 8000f58:	4909      	ldr	r1, [pc, #36]	@ (8000f80 <app_main+0x98>)
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 fd2e 	bl	80019bc <lcd_printf>
			rpi_press_power_button();
 8000f60:	f001 f992 	bl	8002288 <rpi_press_power_button>
			HAL_Delay(1500);
 8000f64:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000f68:	f001 ffac 	bl	8002ec4 <HAL_Delay>
		}

		lcd_clear_screen();
 8000f6c:	f000 fd90 	bl	8001a90 <lcd_clear_screen>
 8000f70:	e7bf      	b.n	8000ef2 <app_main+0xa>
			continue;
 8000f72:	bf00      	nop
	while(1) {
 8000f74:	e7bd      	b.n	8000ef2 <app_main+0xa>
 8000f76:	bf00      	nop
 8000f78:	0800b5cc 	.word	0x0800b5cc
 8000f7c:	0800b5dc 	.word	0x0800b5dc
 8000f80:	0800b5ec 	.word	0x0800b5ec

08000f84 <establish_rpi_connection>:
}

/*
	Establish connection with RPI, or skip if button pressed
 */
bool establish_rpi_connection() {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
	lcd_clear_screen();
 8000f8a:	f000 fd81 	bl	8001a90 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "Waiting for RPI");
 8000f8e:	491e      	ldr	r1, [pc, #120]	@ (8001008 <establish_rpi_connection+0x84>)
 8000f90:	2000      	movs	r0, #0
 8000f92:	f000 fd13 	bl	80019bc <lcd_printf>
	lcd_printf(LCD_LINE_2, "Press to Skip");
 8000f96:	491d      	ldr	r1, [pc, #116]	@ (800100c <establish_rpi_connection+0x88>)
 8000f98:	2040      	movs	r0, #64	@ 0x40
 8000f9a:	f000 fd0f 	bl	80019bc <lcd_printf>

	Press_Type_t press_type = PRESS_TYPE_NONE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	71fb      	strb	r3, [r7, #7]

	while(press_type == PRESS_TYPE_NONE) {
 8000fa2:	e018      	b.n	8000fd6 <establish_rpi_connection+0x52>
		press_type = wait_on_button(500);
 8000fa4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fa8:	f000 fa60 	bl	800146c <wait_on_button>
 8000fac:	4603      	mov	r3, r0
 8000fae:	71fb      	strb	r3, [r7, #7]
		if (rpi_is_awake()) {
 8000fb0:	f001 f980 	bl	80022b4 <rpi_is_awake>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d00d      	beq.n	8000fd6 <establish_rpi_connection+0x52>
			lcd_clear_screen();
 8000fba:	f000 fd69 	bl	8001a90 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "RPI Connected");
 8000fbe:	4914      	ldr	r1, [pc, #80]	@ (8001010 <establish_rpi_connection+0x8c>)
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 fcfb 	bl	80019bc <lcd_printf>
			HAL_Delay(1500);
 8000fc6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000fca:	f001 ff7b 	bl	8002ec4 <HAL_Delay>
			lcd_clear_screen();
 8000fce:	f000 fd5f 	bl	8001a90 <lcd_clear_screen>
			return true;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e013      	b.n	8000ffe <establish_rpi_connection+0x7a>
	while(press_type == PRESS_TYPE_NONE) {
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d0e3      	beq.n	8000fa4 <establish_rpi_connection+0x20>
		}
	}

	lcd_clear_screen();
 8000fdc:	f000 fd58 	bl	8001a90 <lcd_clear_screen>
	lcd_printf(LCD_LINE_1, "RPI Connection");
 8000fe0:	490c      	ldr	r1, [pc, #48]	@ (8001014 <establish_rpi_connection+0x90>)
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 fcea 	bl	80019bc <lcd_printf>
	lcd_printf(LCD_LINE_2, "Skipped");
 8000fe8:	490b      	ldr	r1, [pc, #44]	@ (8001018 <establish_rpi_connection+0x94>)
 8000fea:	2040      	movs	r0, #64	@ 0x40
 8000fec:	f000 fce6 	bl	80019bc <lcd_printf>
	HAL_Delay(1500);
 8000ff0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000ff4:	f001 ff66 	bl	8002ec4 <HAL_Delay>
	lcd_clear_screen();
 8000ff8:	f000 fd4a 	bl	8001a90 <lcd_clear_screen>
	return false;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	0800b5fc 	.word	0x0800b5fc
 800100c:	0800b60c 	.word	0x0800b60c
 8001010:	0800b61c 	.word	0x0800b61c
 8001014:	0800b62c 	.word	0x0800b62c
 8001018:	0800b63c 	.word	0x0800b63c

0800101c <wait_for_esc_insert>:

/*
	Wait for ESC to be inserted (blocking)
 */
void wait_for_esc_insert() {
 800101c:	b580      	push	{r7, lr}
 800101e:	f5ad 6d80 	sub.w	sp, sp, #1024	@ 0x400
 8001022:	af00      	add	r7, sp, #0
	if (!esc_is_connected()) {
 8001024:	f000 fc28 	bl	8001878 <esc_is_connected>
 8001028:	4603      	mov	r3, r0
 800102a:	f083 0301 	eor.w	r3, r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	d028      	beq.n	8001086 <wait_for_esc_insert+0x6a>
		lcd_clear_screen();
 8001034:	f000 fd2c 	bl	8001a90 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Insert ESC");
 8001038:	4916      	ldr	r1, [pc, #88]	@ (8001094 <wait_for_esc_insert+0x78>)
 800103a:	2000      	movs	r0, #0
 800103c:	f000 fcbe 	bl	80019bc <lcd_printf>

		while (!esc_is_connected()) {
 8001040:	e019      	b.n	8001076 <wait_for_esc_insert+0x5a>
			if (pending_spi_packet) {
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <wait_for_esc_insert+0x7c>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d012      	beq.n	8001070 <wait_for_esc_insert+0x54>
				// process any incoming SPI packets while waiting
				uint8_t ret_buf[PAYLOAD_SIZE] = {0};
 800104a:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 800104e:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8001052:	4618      	mov	r0, r3
 8001054:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 8001058:	461a      	mov	r2, r3
 800105a:	2100      	movs	r1, #0
 800105c:	f008 f996 	bl	800938c <memset>
				link_process_packet(ret_buf);
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	4618      	mov	r0, r3
 8001064:	f001 f89a 	bl	800219c <link_process_packet>
				lcd_printf(LCD_LINE_1, "Insert ESC");
 8001068:	490a      	ldr	r1, [pc, #40]	@ (8001094 <wait_for_esc_insert+0x78>)
 800106a:	2000      	movs	r0, #0
 800106c:	f000 fca6 	bl	80019bc <lcd_printf>
			}
			HAL_Delay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f001 ff27 	bl	8002ec4 <HAL_Delay>
		while (!esc_is_connected()) {
 8001076:	f000 fbff 	bl	8001878 <esc_is_connected>
 800107a:	4603      	mov	r3, r0
 800107c:	f083 0301 	eor.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1dd      	bne.n	8001042 <wait_for_esc_insert+0x26>
		}
	}
	lcd_clear_screen();
 8001086:	f000 fd03 	bl	8001a90 <lcd_clear_screen>
}
 800108a:	bf00      	nop
 800108c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	0800b644 	.word	0x0800b644
 8001098:	2000035c 	.word	0x2000035c

0800109c <resistance_tests>:
	2. Take resistance measurements
	3. Evaluate results
	4. If any failures, display on LCD and wait for ESC removal
	5. If all pass, proceed to voltage tests
 */
void resistance_tests() {
 800109c:	b580      	push	{r7, lr}
 800109e:	b0d2      	sub	sp, #328	@ 0x148
 80010a0:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 80010a2:	2000      	movs	r0, #0
 80010a4:	f000 fbf8 	bl	8001898 <esc_set_pwr>
	esc_set_all_nets_mode(MEASUREMENT);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 fc06 	bl	80018ba <esc_set_all_nets_mode>
	adc_set_1v2_source(CONNECTED);
 80010ae:	2001      	movs	r0, #1
 80010b0:	f7ff fd9e 	bl	8000bf0 <adc_set_1v2_source>


	adc_measurement_t measurements[NUM_RESISTANCE_CHANNELS] = {0};
 80010b4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010b8:	22b4      	movs	r2, #180	@ 0xb4
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f008 f965 	bl	800938c <memset>
	adc_take_measurements(measurements, RESISTANCE);
 80010c2:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010c6:	2100      	movs	r1, #0
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fda3 	bl	8000c14 <adc_take_measurements>
	bool any_failures = config_evaluate_resistances(measurements);
 80010ce:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fa4a 	bl	800156c <config_evaluate_resistances>
 80010d8:	4603      	mov	r3, r0
 80010da:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
	adc_measurement_wire_t wire_measurements[NUM_RESISTANCE_CHANNELS] = {0};
 80010de:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010e2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80010e6:	4618      	mov	r0, r3
 80010e8:	2390      	movs	r3, #144	@ 0x90
 80010ea:	461a      	mov	r2, r3
 80010ec:	2100      	movs	r1, #0
 80010ee:	f008 f94d 	bl	800938c <memset>
	adc_measurements_to_wire(measurements, wire_measurements, NUM_RESISTANCE_CHANNELS);
 80010f2:	4639      	mov	r1, r7
 80010f4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010f8:	2209      	movs	r2, #9
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fe04 	bl	8000d08 <adc_measurements_to_wire>
	rpi_send_debug_info((uint8_t*)wire_measurements, sizeof(wire_measurements));
 8001100:	463b      	mov	r3, r7
 8001102:	2190      	movs	r1, #144	@ 0x90
 8001104:	4618      	mov	r0, r3
 8001106:	f001 f899 	bl	800223c <rpi_send_debug_info>
	if (any_failures) {
 800110a:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 800110e:	2b00      	cmp	r3, #0
 8001110:	d015      	beq.n	800113e <resistance_tests+0xa2>
		lcd_clear_screen();
 8001112:	f000 fcbd 	bl	8001a90 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Short Detected");
 8001116:	4912      	ldr	r1, [pc, #72]	@ (8001160 <resistance_tests+0xc4>)
 8001118:	2000      	movs	r0, #0
 800111a:	f000 fc4f 	bl	80019bc <lcd_printf>
		while (esc_is_connected()) {
 800111e:	e008      	b.n	8001132 <resistance_tests+0x96>
			lcd_print_failed_nets(measurements, NUM_RESISTANCE_CHANNELS);
 8001120:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001124:	2109      	movs	r1, #9
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f954 	bl	80013d4 <lcd_print_failed_nets>
			HAL_Delay(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f001 fec9 	bl	8002ec4 <HAL_Delay>
		while (esc_is_connected()) {
 8001132:	f000 fba1 	bl	8001878 <esc_is_connected>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1f1      	bne.n	8001120 <resistance_tests+0x84>
		}
		return;
 800113c:	e00b      	b.n	8001156 <resistance_tests+0xba>
	} else {
		lcd_clear_screen();
 800113e:	f000 fca7 	bl	8001a90 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Resistance Pass");
 8001142:	4908      	ldr	r1, [pc, #32]	@ (8001164 <resistance_tests+0xc8>)
 8001144:	2000      	movs	r0, #0
 8001146:	f000 fc39 	bl	80019bc <lcd_printf>
		HAL_Delay(1000);
 800114a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800114e:	f001 feb9 	bl	8002ec4 <HAL_Delay>
		voltage_tests();
 8001152:	f000 f809 	bl	8001168 <voltage_tests>
	}
}
 8001156:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	0800b650 	.word	0x0800b650
 8001164:	0800b660 	.word	0x0800b660

08001168 <voltage_tests>:
	2. Take voltage measurements
	3. Evaluate results
	4. If any failures, display on LCD and wait for ESC removal
	5. If all pass, display success message and wait for ESC removal
 */
void voltage_tests() {
 8001168:	b580      	push	{r7, lr}
 800116a:	b0c0      	sub	sp, #256	@ 0x100
 800116c:	af00      	add	r7, sp, #0
	adc_set_1v2_source(FLOATING);
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff fd3e 	bl	8000bf0 <adc_set_1v2_source>
	esc_set_all_nets_mode(ORIGINAL);
 8001174:	2000      	movs	r0, #0
 8001176:	f000 fba0 	bl	80018ba <esc_set_all_nets_mode>
	// esc_set_pwr(CONNECTED);
	esc_set_pwr(FLOATING); //TODO
 800117a:	2000      	movs	r0, #0
 800117c:	f000 fb8c 	bl	8001898 <esc_set_pwr>


	adc_measurement_t measurements[NUM_VOLTAGE_CHANNELS] = {0};
 8001180:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001184:	228c      	movs	r2, #140	@ 0x8c
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f008 f8ff 	bl	800938c <memset>
	adc_take_measurements(measurements, VOLTAGE);
 800118e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001192:	2101      	movs	r1, #1
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fd3d 	bl	8000c14 <adc_take_measurements>
	bool any_failures = config_evaluate_voltages(measurements);
 800119a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 fac6 	bl	8001730 <config_evaluate_voltages>
 80011a4:	4603      	mov	r3, r0
 80011a6:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff
	adc_measurement_wire_t wire_measurements[NUM_VOLTAGE_CHANNELS] = {0};
 80011aa:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80011ae:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011b2:	4618      	mov	r0, r3
 80011b4:	2370      	movs	r3, #112	@ 0x70
 80011b6:	461a      	mov	r2, r3
 80011b8:	2100      	movs	r1, #0
 80011ba:	f008 f8e7 	bl	800938c <memset>
	adc_measurements_to_wire(measurements, wire_measurements, NUM_VOLTAGE_CHANNELS);
 80011be:	4639      	mov	r1, r7
 80011c0:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80011c4:	2207      	movs	r2, #7
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fd9e 	bl	8000d08 <adc_measurements_to_wire>
	rpi_send_debug_info((uint8_t*)wire_measurements, sizeof(wire_measurements));
 80011cc:	463b      	mov	r3, r7
 80011ce:	2170      	movs	r1, #112	@ 0x70
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 f833 	bl	800223c <rpi_send_debug_info>
	if (any_failures) {
 80011d6:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d015      	beq.n	800120a <voltage_tests+0xa2>
		lcd_clear_screen();
 80011de:	f000 fc57 	bl	8001a90 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Voltage Fault");
 80011e2:	4912      	ldr	r1, [pc, #72]	@ (800122c <voltage_tests+0xc4>)
 80011e4:	2000      	movs	r0, #0
 80011e6:	f000 fbe9 	bl	80019bc <lcd_printf>
		while (esc_is_connected()) {
 80011ea:	e008      	b.n	80011fe <voltage_tests+0x96>
			lcd_print_failed_nets(measurements, NUM_VOLTAGE_CHANNELS);
 80011ec:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80011f0:	2107      	movs	r1, #7
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f8ee 	bl	80013d4 <lcd_print_failed_nets>
			HAL_Delay(1);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f001 fe63 	bl	8002ec4 <HAL_Delay>
		while (esc_is_connected()) {
 80011fe:	f000 fb3b 	bl	8001878 <esc_is_connected>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f1      	bne.n	80011ec <voltage_tests+0x84>
		}
		return;
 8001208:	e00c      	b.n	8001224 <voltage_tests+0xbc>
	} else {
		lcd_clear_screen();
 800120a:	f000 fc41 	bl	8001a90 <lcd_clear_screen>
		lcd_printf(LCD_LINE_1, "Voltage Pass");
 800120e:	4908      	ldr	r1, [pc, #32]	@ (8001230 <voltage_tests+0xc8>)
 8001210:	2000      	movs	r0, #0
 8001212:	f000 fbd3 	bl	80019bc <lcd_printf>
		HAL_Delay(1000);
 8001216:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800121a:	f001 fe53 	bl	8002ec4 <HAL_Delay>
		flash_esc();
 800121e:	f000 f809 	bl	8001234 <flash_esc>
	}

	return;
 8001222:	bf00      	nop

}
 8001224:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	0800b670 	.word	0x0800b670
 8001230:	0800b680 	.word	0x0800b680

08001234 <flash_esc>:
	2. Send flash request to RPi
	3. Wait for RPi response
	4. If success, display success message and spin motor
	5. If failure, display failure message and wait for ESC removal
 */
void flash_esc() {
 8001234:	b580      	push	{r7, lr}
 8001236:	f5ad 6d80 	sub.w	sp, sp, #1024	@ 0x400
 800123a:	af00      	add	r7, sp, #0
	adc_set_1v2_source(FLOATING);
 800123c:	2000      	movs	r0, #0
 800123e:	f7ff fcd7 	bl	8000bf0 <adc_set_1v2_source>
	esc_set_all_nets_mode(ORIGINAL);
 8001242:	2000      	movs	r0, #0
 8001244:	f000 fb39 	bl	80018ba <esc_set_all_nets_mode>
	// esc_set_pwr(CONNECTED);
	esc_set_pwr(FLOATING); //TODO
 8001248:	2000      	movs	r0, #0
 800124a:	f000 fb25 	bl	8001898 <esc_set_pwr>

	rpi_send_firmware_flash_request();
 800124e:	f001 f805 	bl	800225c <rpi_send_firmware_flash_request>

	while (1) {
		// wait for RPI to respond
		while (!pending_spi_packet) {
 8001252:	e002      	b.n	800125a <flash_esc+0x26>
			HAL_Delay(1);
 8001254:	2001      	movs	r0, #1
 8001256:	f001 fe35 	bl	8002ec4 <HAL_Delay>
		while (!pending_spi_packet) {
 800125a:	4b26      	ldr	r3, [pc, #152]	@ (80012f4 <flash_esc+0xc0>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1f5      	bne.n	8001254 <flash_esc+0x20>
		}
		// rpi has responded, process packet
		uint8_t ret_buf[PAYLOAD_SIZE] = {0};
 8001268:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 800126c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001270:	4618      	mov	r0, r3
 8001272:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 8001276:	461a      	mov	r2, r3
 8001278:	2100      	movs	r1, #0
 800127a:	f008 f887 	bl	800938c <memset>
		uint32_t ret_len = link_process_packet(ret_buf);
 800127e:	463b      	mov	r3, r7
 8001280:	4618      	mov	r0, r3
 8001282:	f000 ff8b 	bl	800219c <link_process_packet>
 8001286:	f8c7 03fc 	str.w	r0, [r7, #1020]	@ 0x3fc
		if (strncmp((char*)ret_buf, "success", ret_len) == 0) {
 800128a:	463b      	mov	r3, r7
 800128c:	f8d7 23fc 	ldr.w	r2, [r7, #1020]	@ 0x3fc
 8001290:	4919      	ldr	r1, [pc, #100]	@ (80012f8 <flash_esc+0xc4>)
 8001292:	4618      	mov	r0, r3
 8001294:	f008 f891 	bl	80093ba <strncmp>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10c      	bne.n	80012b8 <flash_esc+0x84>
			// flash successful
			lcd_clear_screen();
 800129e:	f000 fbf7 	bl	8001a90 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "Flash Success");
 80012a2:	4916      	ldr	r1, [pc, #88]	@ (80012fc <flash_esc+0xc8>)
 80012a4:	2000      	movs	r0, #0
 80012a6:	f000 fb89 	bl	80019bc <lcd_printf>
			HAL_Delay(1000);
 80012aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ae:	f001 fe09 	bl	8002ec4 <HAL_Delay>
			spin_motor();
 80012b2:	f000 f829 	bl	8001308 <spin_motor>
 80012b6:	e018      	b.n	80012ea <flash_esc+0xb6>
			break;
		} else if (strncmp((char*)ret_buf, "failure", ret_len) == 0) {
 80012b8:	463b      	mov	r3, r7
 80012ba:	f8d7 23fc 	ldr.w	r2, [r7, #1020]	@ 0x3fc
 80012be:	4910      	ldr	r1, [pc, #64]	@ (8001300 <flash_esc+0xcc>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f008 f87a 	bl	80093ba <strncmp>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1c2      	bne.n	8001252 <flash_esc+0x1e>
			// flash failed
			lcd_clear_screen();
 80012cc:	f000 fbe0 	bl	8001a90 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "Flash Failed");
 80012d0:	490c      	ldr	r1, [pc, #48]	@ (8001304 <flash_esc+0xd0>)
 80012d2:	2000      	movs	r0, #0
 80012d4:	f000 fb72 	bl	80019bc <lcd_printf>
			while (esc_is_connected()) {
 80012d8:	e002      	b.n	80012e0 <flash_esc+0xac>
				HAL_Delay(1);
 80012da:	2001      	movs	r0, #1
 80012dc:	f001 fdf2 	bl	8002ec4 <HAL_Delay>
			while (esc_is_connected()) {
 80012e0:	f000 faca 	bl	8001878 <esc_is_connected>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f7      	bne.n	80012da <flash_esc+0xa6>
			// unknown response, ignore and continue waiting
			continue;
		}
	}

}
 80012ea:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000035c 	.word	0x2000035c
 80012f8:	0800b690 	.word	0x0800b690
 80012fc:	0800b698 	.word	0x0800b698
 8001300:	0800b6a8 	.word	0x0800b6a8
 8001304:	0800b6b0 	.word	0x0800b6b0

08001308 <spin_motor>:

void spin_motor() {
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
	esc_set_all_nets_mode(ORIGINAL);
 800130e:	2000      	movs	r0, #0
 8001310:	f000 fad3 	bl	80018ba <esc_set_all_nets_mode>
	// esc_set_pwr(CONNECTED); 
	esc_set_pwr(FLOATING); //TODO
 8001314:	2000      	movs	r0, #0
 8001316:	f000 fabf 	bl	8001898 <esc_set_pwr>
	
	uint8_t id = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	71fb      	strb	r3, [r7, #7]
	while(id < 10) {
 800131e:	e039      	b.n	8001394 <spin_motor+0x8c>
		set_can_id(id);
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	4618      	mov	r0, r3
 8001324:	f001 fd20 	bl	8002d68 <set_can_id>
		lcd_printf(LCD_LINE_1, "Trying ID:: 0x%02X", id);
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	461a      	mov	r2, r3
 800132c:	4923      	ldr	r1, [pc, #140]	@ (80013bc <spin_motor+0xb4>)
 800132e:	2000      	movs	r0, #0
 8001330:	f000 fb44 	bl	80019bc <lcd_printf>
		uint8_t can_id = tm_get_can_id();
 8001334:	f001 fcec 	bl	8002d10 <tm_get_can_id>
 8001338:	4603      	mov	r3, r0
 800133a:	71bb      	strb	r3, [r7, #6]
		if (can_id != 0xFF) {
 800133c:	79bb      	ldrb	r3, [r7, #6]
 800133e:	2bff      	cmp	r3, #255	@ 0xff
 8001340:	d021      	beq.n	8001386 <spin_motor+0x7e>
			lcd_printf(LCD_LINE_2, "CAN ID: 0x%02X", can_id);
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	461a      	mov	r2, r3
 8001346:	491e      	ldr	r1, [pc, #120]	@ (80013c0 <spin_motor+0xb8>)
 8001348:	2040      	movs	r0, #64	@ 0x40
 800134a:	f000 fb37 	bl	80019bc <lcd_printf>
			lcd_printf(LCD_LINE_1, "CAN COMM SUCCESS");
 800134e:	491d      	ldr	r1, [pc, #116]	@ (80013c4 <spin_motor+0xbc>)
 8001350:	2000      	movs	r0, #0
 8001352:	f000 fb33 	bl	80019bc <lcd_printf>
			HAL_Delay(1000);
 8001356:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800135a:	f001 fdb3 	bl	8002ec4 <HAL_Delay>
			lcd_clear_screen();
 800135e:	f000 fb97 	bl	8001a90 <lcd_clear_screen>
			lcd_printf(LCD_LINE_1, "All Tests Pass");
 8001362:	4919      	ldr	r1, [pc, #100]	@ (80013c8 <spin_motor+0xc0>)
 8001364:	2000      	movs	r0, #0
 8001366:	f000 fb29 	bl	80019bc <lcd_printf>
			lcd_printf(LCD_LINE_2, "Remove ESC");
 800136a:	4918      	ldr	r1, [pc, #96]	@ (80013cc <spin_motor+0xc4>)
 800136c:	2040      	movs	r0, #64	@ 0x40
 800136e:	f000 fb25 	bl	80019bc <lcd_printf>
			while (esc_is_connected()) {
 8001372:	e002      	b.n	800137a <spin_motor+0x72>
				HAL_Delay(1);
 8001374:	2001      	movs	r0, #1
 8001376:	f001 fda5 	bl	8002ec4 <HAL_Delay>
			while (esc_is_connected()) {
 800137a:	f000 fa7d 	bl	8001878 <esc_is_connected>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d1f7      	bne.n	8001374 <spin_motor+0x6c>
			}
			return;
 8001384:	e017      	b.n	80013b6 <spin_motor+0xae>
		}
		id++;
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	3301      	adds	r3, #1
 800138a:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(1000);
 800138c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001390:	f001 fd98 	bl	8002ec4 <HAL_Delay>
	while(id < 10) {
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2b09      	cmp	r3, #9
 8001398:	d9c2      	bls.n	8001320 <spin_motor+0x18>
	}
	lcd_printf(LCD_LINE_1, "CAN Failed");
 800139a:	490d      	ldr	r1, [pc, #52]	@ (80013d0 <spin_motor+0xc8>)
 800139c:	2000      	movs	r0, #0
 800139e:	f000 fb0d 	bl	80019bc <lcd_printf>
	while (esc_is_connected()) {
 80013a2:	e002      	b.n	80013aa <spin_motor+0xa2>
		HAL_Delay(1);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f001 fd8d 	bl	8002ec4 <HAL_Delay>
	while (esc_is_connected()) {
 80013aa:	f000 fa65 	bl	8001878 <esc_is_connected>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1f7      	bne.n	80013a4 <spin_motor+0x9c>
	}
	return;
 80013b4:	bf00      	nop
}
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	0800b5a8 	.word	0x0800b5a8
 80013c0:	0800b5bc 	.word	0x0800b5bc
 80013c4:	0800b6c0 	.word	0x0800b6c0
 80013c8:	0800b6d4 	.word	0x0800b6d4
 80013cc:	0800b6e4 	.word	0x0800b6e4
 80013d0:	0800b6f0 	.word	0x0800b6f0

080013d4 <lcd_print_failed_nets>:

/*
	Print names of failed nets to LCD line 2
 */
void lcd_print_failed_nets(adc_measurement_t* measurements, int num_measurements) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b094      	sub	sp, #80	@ 0x50
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
	char failed_nets_buf[64];
	failed_nets_buf[0] = '\0';
 80013de:	2300      	movs	r3, #0
 80013e0:	733b      	strb	r3, [r7, #12]
	for (int i = 0; i < num_measurements; i++) {
 80013e2:	2300      	movs	r3, #0
 80013e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013e6:	e02e      	b.n	8001446 <lcd_print_failed_nets+0x72>
		if (measurements[i].result == FAIL) {
 80013e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	7c5b      	ldrb	r3, [r3, #17]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d120      	bne.n	8001440 <lcd_print_failed_nets+0x6c>
			if (failed_nets_buf[0] != '\0') {
 80013fe:	7b3b      	ldrb	r3, [r7, #12]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d00e      	beq.n	8001422 <lcd_print_failed_nets+0x4e>
				strcat(failed_nets_buf, ",");
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4618      	mov	r0, r3
 800140a:	f7fe ff41 	bl	8000290 <strlen>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4413      	add	r3, r2
 8001418:	4912      	ldr	r1, [pc, #72]	@ (8001464 <lcd_print_failed_nets+0x90>)
 800141a:	461a      	mov	r2, r3
 800141c:	460b      	mov	r3, r1
 800141e:	881b      	ldrh	r3, [r3, #0]
 8001420:	8013      	strh	r3, [r2, #0]
			}
			strcat(failed_nets_buf, measurements[i].name);
 8001422:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001424:	4613      	mov	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	461a      	mov	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	461a      	mov	r2, r3
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	4611      	mov	r1, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f007 ffae 	bl	800939c <strcat>
	for (int i = 0; i < num_measurements; i++) {
 8001440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001442:	3301      	adds	r3, #1
 8001444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001446:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	429a      	cmp	r2, r3
 800144c:	dbcc      	blt.n	80013e8 <lcd_print_failed_nets+0x14>
		}
	}
	lcd_printf(LCD_LINE_2, "%s", failed_nets_buf);
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	461a      	mov	r2, r3
 8001454:	4904      	ldr	r1, [pc, #16]	@ (8001468 <lcd_print_failed_nets+0x94>)
 8001456:	2040      	movs	r0, #64	@ 0x40
 8001458:	f000 fab0 	bl	80019bc <lcd_printf>
}
 800145c:	bf00      	nop
 800145e:	3750      	adds	r7, #80	@ 0x50
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	0800b6fc 	.word	0x0800b6fc
 8001468:	0800b700 	.word	0x0800b700

0800146c <wait_on_button>:
    @param timeout: Maximum time to wait for button press (ms)
    @return PRESS_TYPE_SHORT if short press detected
            PRESS_TYPE_LONG if long press detected
            PRESS_TYPE_NONE if timeout expired before press, or if press was a glitch
*/
Press_Type_t wait_on_button(uint32_t timeout) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
    bool long_press_detected = false;
 8001474:	2300      	movs	r3, #0
 8001476:	75fb      	strb	r3, [r7, #23]

    uint32_t function_start_tick = HAL_GetTick();
 8001478:	f001 fd18 	bl	8002eac <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800147e:	e00c      	b.n	800149a <wait_on_button+0x2e>
        // Spin and wait until button is pressed (active low)

        // Check if the timeout has expired
        if (HAL_GetTick() - function_start_tick >= timeout) {
 8001480:	f001 fd14 	bl	8002eac <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	429a      	cmp	r2, r3
 800148e:	d801      	bhi.n	8001494 <wait_on_button+0x28>
            return PRESS_TYPE_NONE;
 8001490:	2300      	movs	r3, #0
 8001492:	e041      	b.n	8001518 <wait_on_button+0xac>
        }

        HAL_Delay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f001 fd15 	bl	8002ec4 <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 800149a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800149e:	4820      	ldr	r0, [pc, #128]	@ (8001520 <wait_on_button+0xb4>)
 80014a0:	f004 fb20 	bl	8005ae4 <HAL_GPIO_ReadPin>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d0ea      	beq.n	8001480 <wait_on_button+0x14>
    }

    // Button is low. Start debounce timer.
    HAL_Delay(DEBOUNCE_TIME);
 80014aa:	2032      	movs	r0, #50	@ 0x32
 80014ac:	f001 fd0a 	bl	8002ec4 <HAL_Delay>

    // If pin is HIGH, it was a glitch.
    if (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_SET) {
 80014b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014b4:	481a      	ldr	r0, [pc, #104]	@ (8001520 <wait_on_button+0xb4>)
 80014b6:	f004 fb15 	bl	8005ae4 <HAL_GPIO_ReadPin>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d101      	bne.n	80014c4 <wait_on_button+0x58>
        return PRESS_TYPE_NONE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	e029      	b.n	8001518 <wait_on_button+0xac>
    }

    //Press is confirmed. Wait for release
    uint32_t press_start_tick = HAL_GetTick();
 80014c4:	f001 fcf2 	bl	8002eac <HAL_GetTick>
 80014c8:	60f8      	str	r0, [r7, #12]

    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80014ca:	e014      	b.n	80014f6 <wait_on_button+0x8a>
        // Button is still being held down

        uint32_t press_duration = HAL_GetTick() - press_start_tick;
 80014cc:	f001 fcee 	bl	8002eac <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	60bb      	str	r3, [r7, #8]

        if (!long_press_detected && (press_duration >= LONG_PRESS_TIME)) {
 80014d8:	7dfb      	ldrb	r3, [r7, #23]
 80014da:	f083 0301 	eor.w	r3, r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <wait_on_button+0x84>
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014ea:	d301      	bcc.n	80014f0 <wait_on_button+0x84>
            long_press_detected = true;
 80014ec:	2301      	movs	r3, #1
 80014ee:	75fb      	strb	r3, [r7, #23]
        }

        HAL_Delay(1);
 80014f0:	2001      	movs	r0, #1
 80014f2:	f001 fce7 	bl	8002ec4 <HAL_Delay>
    while (HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin) == GPIO_PIN_RESET) {
 80014f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014fa:	4809      	ldr	r0, [pc, #36]	@ (8001520 <wait_on_button+0xb4>)
 80014fc:	f004 faf2 	bl	8005ae4 <HAL_GPIO_ReadPin>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0e2      	beq.n	80014cc <wait_on_button+0x60>
    }

    HAL_Delay(DEBOUNCE_TIME);
 8001506:	2032      	movs	r0, #50	@ 0x32
 8001508:	f001 fcdc 	bl	8002ec4 <HAL_Delay>

    if (long_press_detected) {
 800150c:	7dfb      	ldrb	r3, [r7, #23]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <wait_on_button+0xaa>
        return PRESS_TYPE_LONG;
 8001512:	2302      	movs	r3, #2
 8001514:	e000      	b.n	8001518 <wait_on_button+0xac>
    } else {
        return PRESS_TYPE_SHORT;
 8001516:	2301      	movs	r3, #1
    }
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	48000800 	.word	0x48000800

08001524 <config_init>:

/*
	Initializes config with default thresholds and tolerances
	@return Pointer to initialized config_t struct
*/
config_t* config_init() {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	memcpy(&config, &default_config, sizeof(config_t));
 8001528:	4a05      	ldr	r2, [pc, #20]	@ (8001540 <config_init+0x1c>)
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <config_init+0x20>)
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	23fc      	movs	r3, #252	@ 0xfc
 8001532:	461a      	mov	r2, r3
 8001534:	f007 ffdd 	bl	80094f2 <memcpy>
	return &config;
 8001538:	4b01      	ldr	r3, [pc, #4]	@ (8001540 <config_init+0x1c>)
}
 800153a:	4618      	mov	r0, r3
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000360 	.word	0x20000360
 8001544:	0800b748 	.word	0x0800b748

08001548 <config_apply>:

void config_apply(config_t* new_config) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	memcpy(&config, new_config, sizeof(config_t));
 8001550:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <config_apply+0x20>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	23fc      	movs	r3, #252	@ 0xfc
 800155a:	461a      	mov	r2, r3
 800155c:	f007 ffc9 	bl	80094f2 <memcpy>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000360 	.word	0x20000360

0800156c <config_evaluate_resistances>:
	Evaluates resistance measurements against configured thresholds
	@param measurements: Pointer to array of adc_measurement_t structs with resistance measurements
	@return boolean did_any_fail: true if any measurement failed, false if all passed
	@note: Modifies measurements array to convert raw voltage measurements to resistance values based on voltage divider configuration
*/
bool config_evaluate_resistances(adc_measurement_t* measurements) {
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e07c      	b.n	8001674 <config_evaluate_resistances+0x108>

		//avoid division by zero
		if (measurements[i].measurement >= SOURCE_V) {
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	461a      	mov	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	edd3 7a03 	vldr	s15, [r3, #12]
 800158e:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001714 <config_evaluate_resistances+0x1a8>
 8001592:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	db09      	blt.n	80015b0 <config_evaluate_resistances+0x44>
			measurements[i].measurement = SOURCE_V - 0.0001f;
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	4613      	mov	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	461a      	mov	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4413      	add	r3, r2
 80015ac:	4a5a      	ldr	r2, [pc, #360]	@ (8001718 <config_evaluate_resistances+0x1ac>)
 80015ae:	60da      	str	r2, [r3, #12]
		}
		float gain = measurements[i].measurement / SOURCE_V;
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	461a      	mov	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4413      	add	r3, r2
 80015c0:	ed93 7a03 	vldr	s14, [r3, #12]
 80015c4:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8001714 <config_evaluate_resistances+0x1a8>
 80015c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015cc:	edc7 7a02 	vstr	s15, [r7, #8]
		if (strcmp(measurements[i].name, "SWD") == 0 || strcmp(measurements[i].name, "CAN") == 0) {
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	4613      	mov	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	461a      	mov	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4413      	add	r3, r2
 80015e0:	494e      	ldr	r1, [pc, #312]	@ (800171c <config_evaluate_resistances+0x1b0>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe fdf4 	bl	80001d0 <strcmp>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00e      	beq.n	800160c <config_evaluate_resistances+0xa0>
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	461a      	mov	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	4948      	ldr	r1, [pc, #288]	@ (8001720 <config_evaluate_resistances+0x1b4>)
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe fde5 	bl	80001d0 <strcmp>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d118      	bne.n	800163e <config_evaluate_resistances+0xd2>
			measurements[i].measurement = 100000.0f * (gain / (1.0f - gain));
 800160c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001610:	edd7 7a02 	vldr	s15, [r7, #8]
 8001614:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001618:	edd7 6a02 	vldr	s13, [r7, #8]
 800161c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	461a      	mov	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4413      	add	r3, r2
 8001630:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001724 <config_evaluate_resistances+0x1b8>
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	edc3 7a03 	vstr	s15, [r3, #12]
 800163c:	e017      	b.n	800166e <config_evaluate_resistances+0x102>
		} else {
			measurements[i].measurement = 10000.0f * (gain / (1.0f - gain));
 800163e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001642:	edd7 7a02 	vldr	s15, [r7, #8]
 8001646:	ee37 7a67 	vsub.f32	s14, s14, s15
 800164a:	edd7 6a02 	vldr	s13, [r7, #8]
 800164e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	4613      	mov	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	461a      	mov	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4413      	add	r3, r2
 8001662:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001728 <config_evaluate_resistances+0x1bc>
 8001666:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166a:	edc3 7a03 	vstr	s15, [r3, #12]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	2b08      	cmp	r3, #8
 8001678:	f77f af7f 	ble.w	800157a <config_evaluate_resistances+0xe>
		}
	}

	uint32_t results = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	e039      	b.n	80016fa <config_evaluate_resistances+0x18e>
		measurements[i].result = config_evaluate_resistance_threshold(measurements[i].measurement, config.resistance_thresholds[i].threshold);
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	461a      	mov	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	edd3 7a03 	vldr	s15, [r3, #12]
 800169a:	4924      	ldr	r1, [pc, #144]	@ (800172c <config_evaluate_resistances+0x1c0>)
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	4613      	mov	r3, r2
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	1a9b      	subs	r3, r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	440b      	add	r3, r1
 80016a8:	3308      	adds	r3, #8
 80016aa:	f8d3 1002 	ldr.w	r1, [r3, #2]
 80016ae:	460b      	mov	r3, r1
 80016b0:	4619      	mov	r1, r3
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	4613      	mov	r3, r2
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	4413      	add	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	189c      	adds	r4, r3, r2
 80016c2:	ee00 1a90 	vmov	s1, r1
 80016c6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ca:	f000 f88f 	bl	80017ec <config_evaluate_resistance_threshold>
 80016ce:	4603      	mov	r3, r0
 80016d0:	7463      	strb	r3, [r4, #17]
		results |= (measurements[i].result << i);
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	4613      	mov	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	461a      	mov	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	7c5b      	ldrb	r3, [r3, #17]
 80016e4:	461a      	mov	r2, r3
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	461a      	mov	r2, r3
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < NUM_RESISTANCE_CHANNELS; i++) {
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	3301      	adds	r3, #1
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2b08      	cmp	r3, #8
 80016fe:	ddc2      	ble.n	8001686 <config_evaluate_resistances+0x11a>
	}

	return results;
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	2b00      	cmp	r3, #0
 8001704:	bf14      	ite	ne
 8001706:	2301      	movne	r3, #1
 8001708:	2300      	moveq	r3, #0
 800170a:	b2db      	uxtb	r3, r3
}
 800170c:	4618      	mov	r0, r3
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	bd90      	pop	{r4, r7, pc}
 8001714:	3f9b851f 	.word	0x3f9b851f
 8001718:	3f9b81d8 	.word	0x3f9b81d8
 800171c:	0800b710 	.word	0x0800b710
 8001720:	0800b714 	.word	0x0800b714
 8001724:	47c35000 	.word	0x47c35000
 8001728:	461c4000 	.word	0x461c4000
 800172c:	20000360 	.word	0x20000360

08001730 <config_evaluate_voltages>:
/*
	Evaluates voltage measurements against configured expected values and tolerances
	@param measurements: Pointer to array of adc_measurement_t structs with voltage measurements
	@return boolean did_any_fail: true if any measurement failed, false if all passed
*/
bool config_evaluate_voltages(adc_measurement_t* measurements) {
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	uint32_t results = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	e045      	b.n	80017ce <config_evaluate_voltages+0x9e>
		measurements[i].result = config_evaluate_voltage_tolerance(measurements[i].measurement, config.voltage_tolerances[i].expected, config.voltage_tolerances[i].tolerance);
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	4613      	mov	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	461a      	mov	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	edd3 7a03 	vldr	s15, [r3, #12]
 8001756:	4924      	ldr	r1, [pc, #144]	@ (80017e8 <config_evaluate_voltages+0xb8>)
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4613      	mov	r3, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4413      	add	r3, r2
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	440b      	add	r3, r1
 8001764:	3388      	adds	r3, #136	@ 0x88
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	4603      	mov	r3, r0
 800176a:	4618      	mov	r0, r3
 800176c:	491e      	ldr	r1, [pc, #120]	@ (80017e8 <config_evaluate_voltages+0xb8>)
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	4613      	mov	r3, r2
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4413      	add	r3, r2
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	440b      	add	r3, r1
 800177a:	338c      	adds	r3, #140	@ 0x8c
 800177c:	6819      	ldr	r1, [r3, #0]
 800177e:	460b      	mov	r3, r1
 8001780:	4619      	mov	r1, r3
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	4613      	mov	r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	4413      	add	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	461a      	mov	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	189c      	adds	r4, r3, r2
 8001792:	ee01 1a10 	vmov	s2, r1
 8001796:	ee00 0a90 	vmov	s1, r0
 800179a:	eeb0 0a67 	vmov.f32	s0, s15
 800179e:	f000 f83e 	bl	800181e <config_evaluate_voltage_tolerance>
 80017a2:	4603      	mov	r3, r0
 80017a4:	7463      	strb	r3, [r4, #17]
		results |= (measurements[i].result << i);
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	461a      	mov	r2, r3
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	7c5b      	ldrb	r3, [r3, #17]
 80017b8:	461a      	mov	r2, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	461a      	mov	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	3301      	adds	r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	2b06      	cmp	r3, #6
 80017d2:	ddb6      	ble.n	8001742 <config_evaluate_voltages+0x12>
	}

	return results;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	bf14      	ite	ne
 80017da:	2301      	movne	r3, #1
 80017dc:	2300      	moveq	r3, #0
 80017de:	b2db      	uxtb	r3, r3
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd90      	pop	{r4, r7, pc}
 80017e8:	20000360 	.word	0x20000360

080017ec <config_evaluate_resistance_threshold>:
	Measured Resistance must be > threshold to PASS
	@param measurement: Measured resistance value
	@param threshold: Configured resistance threshold
	@return adc_result_t: PASS or FAIL
*/
static adc_result_t config_evaluate_resistance_threshold(float measurement, float threshold) {
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80017f6:	edc7 0a00 	vstr	s1, [r7]
	if (measurement >= threshold) {
 80017fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80017fe:	edd7 7a00 	vldr	s15, [r7]
 8001802:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180a:	db01      	blt.n	8001810 <config_evaluate_resistance_threshold+0x24>
		return PASS;
 800180c:	2300      	movs	r3, #0
 800180e:	e000      	b.n	8001812 <config_evaluate_resistance_threshold+0x26>
	} else {
		return FAIL;
 8001810:	2301      	movs	r3, #1
	}
}
 8001812:	4618      	mov	r0, r3
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <config_evaluate_voltage_tolerance>:
	@param measurement: Measured voltage value
	@param expected: Configured expected voltage value
	@param tolerance: Configured voltage tolerance
	@return adc_result_t: PASS or FAIL
*/
static adc_result_t config_evaluate_voltage_tolerance(float measurement, float expected, float tolerance) {
 800181e:	b480      	push	{r7}
 8001820:	b085      	sub	sp, #20
 8001822:	af00      	add	r7, sp, #0
 8001824:	ed87 0a03 	vstr	s0, [r7, #12]
 8001828:	edc7 0a02 	vstr	s1, [r7, #8]
 800182c:	ed87 1a01 	vstr	s2, [r7, #4]
	if (measurement >= (expected - tolerance) && measurement <= (expected + tolerance)) {
 8001830:	ed97 7a02 	vldr	s14, [r7, #8]
 8001834:	edd7 7a01 	vldr	s15, [r7, #4]
 8001838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800183c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001848:	db0e      	blt.n	8001868 <config_evaluate_voltage_tolerance+0x4a>
 800184a:	ed97 7a02 	vldr	s14, [r7, #8]
 800184e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001856:	ed97 7a03 	vldr	s14, [r7, #12]
 800185a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001862:	d801      	bhi.n	8001868 <config_evaluate_voltage_tolerance+0x4a>
		return PASS;
 8001864:	2300      	movs	r3, #0
 8001866:	e000      	b.n	800186a <config_evaluate_voltage_tolerance+0x4c>
	} else {
		return FAIL;
 8001868:	2301      	movs	r3, #1
	}
}
 800186a:	4618      	mov	r0, r3
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
	...

08001878 <esc_is_connected>:
// Public

/*
    Check if ESC is connected
*/
bool esc_is_connected() {
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
 800187c:	2110      	movs	r1, #16
 800187e:	4805      	ldr	r0, [pc, #20]	@ (8001894 <esc_is_connected+0x1c>)
 8001880:	f004 f930 	bl	8005ae4 <HAL_GPIO_ReadPin>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	bf0c      	ite	eq
 800188a:	2301      	moveq	r3, #1
 800188c:	2300      	movne	r3, #0
 800188e:	b2db      	uxtb	r3, r3
	//return true; //TODO
}
 8001890:	4618      	mov	r0, r3
 8001892:	bd80      	pop	{r7, pc}
 8001894:	48000400 	.word	0x48000400

08001898 <esc_set_pwr>:
/*
    Set ESC power mode
    @param mode: ESC power mode. CONNECTED or FLOATING

*/
void esc_set_pwr(esc_power_mode_t mode) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	461a      	mov	r2, r3
 80018a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ae:	f004 f931 	bl	8005b14 <HAL_GPIO_WritePin>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <esc_set_all_nets_mode>:

/*
    Set mode for all ESC nets
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
void esc_set_all_nets_mode(esc_net_mode_t mode) {
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b084      	sub	sp, #16
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	71fb      	strb	r3, [r7, #7]
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 80018c4:	2300      	movs	r3, #0
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	e008      	b.n	80018dc <esc_set_all_nets_mode+0x22>
		esc_set_net_mode(net, mode);
 80018ca:	79fa      	ldrb	r2, [r7, #7]
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f000 f81d 	bl	8001910 <esc_set_net_mode>
	for (esc_net_t net = 0; net < ESC_NET_COUNT; net++) {
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	3301      	adds	r3, #1
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b0a      	cmp	r3, #10
 80018e0:	d9f3      	bls.n	80018ca <esc_set_all_nets_mode+0x10>
	}
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <invert>:
/*
    Invert GPIO pin state
    @param state: Current GPIO pin state
    @return Inverted GPIO pin state
*/
static GPIO_PinState invert(GPIO_PinState state) {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
    if (state == GPIO_PIN_RESET) {
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d101      	bne.n	8001900 <invert+0x14>
        return GPIO_PIN_SET;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <invert+0x16>
    } else {
        return GPIO_PIN_RESET;
 8001900:	2300      	movs	r3, #0
    }
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <esc_set_net_mode>:
/*
    Set mode for a specific ESC net
    @param net: ESC net to set mode for
    @param mode: ESC net mode. ORIGINAL or MEASUREMENT
*/
static void esc_set_net_mode(esc_net_t net, esc_net_mode_t mode) {
 8001910:	b5b0      	push	{r4, r5, r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	460a      	mov	r2, r1
 800191a:	71fb      	strb	r3, [r7, #7]
 800191c:	4613      	mov	r3, r2
 800191e:	71bb      	strb	r3, [r7, #6]
    if (mode == ORIGINAL) {
 8001920:	79bb      	ldrb	r3, [r7, #6]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10e      	bne.n	8001944 <esc_set_net_mode+0x34>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], esc_nets_original_modes[net]);
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	4a14      	ldr	r2, [pc, #80]	@ (800197c <esc_set_net_mode+0x6c>)
 800192a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	4a13      	ldr	r2, [pc, #76]	@ (8001980 <esc_set_net_mode+0x70>)
 8001932:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	4a12      	ldr	r2, [pc, #72]	@ (8001984 <esc_set_net_mode+0x74>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	461a      	mov	r2, r3
 800193e:	f004 f8e9 	bl	8005b14 <HAL_GPIO_WritePin>
	} else if (mode == MEASUREMENT) {
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
	}
}
 8001942:	e016      	b.n	8001972 <esc_set_net_mode+0x62>
	} else if (mode == MEASUREMENT) {
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d113      	bne.n	8001972 <esc_set_net_mode+0x62>
		HAL_GPIO_WritePin(esc_net_ports[net], esc_net_pins[net], invert(esc_nets_original_modes[net]));
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	4a0b      	ldr	r2, [pc, #44]	@ (800197c <esc_set_net_mode+0x6c>)
 800194e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <esc_set_net_mode+0x70>)
 8001956:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	4a09      	ldr	r2, [pc, #36]	@ (8001984 <esc_set_net_mode+0x74>)
 800195e:	5cd3      	ldrb	r3, [r2, r3]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ffc3 	bl	80018ec <invert>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	4629      	mov	r1, r5
 800196c:	4620      	mov	r0, r4
 800196e:	f004 f8d1 	bl	8005b14 <HAL_GPIO_WritePin>
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bdb0      	pop	{r4, r5, r7, pc}
 800197a:	bf00      	nop
 800197c:	20000118 	.word	0x20000118
 8001980:	20000100 	.word	0x20000100
 8001984:	20000144 	.word	0x20000144

08001988 <lcd_init>:
/*
	Initialize LCD
	@param i2c: Pointer to I2C handle
*/

void lcd_init(I2C_HandleTypeDef* i2c) {
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
	h_i2c = i2c;
 8001990:	4a09      	ldr	r2, [pc, #36]	@ (80019b8 <lcd_init+0x30>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6013      	str	r3, [r2, #0]

    // Wait for display to power ON
    HAL_Delay(STARTUP_DELAY);
 8001996:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800199a:	f001 fa93 	bl	8002ec4 <HAL_Delay>

    lcd_clear_screen();
 800199e:	f000 f877 	bl	8001a90 <lcd_clear_screen>
    lcd_set_contrast(CONTRAST_DEFAULT);
 80019a2:	2028      	movs	r0, #40	@ 0x28
 80019a4:	f000 f8cb 	bl	8001b3e <lcd_set_contrast>
    lcd_set_brightness(BRIGHTNESS_DEFAULT);
 80019a8:	2007      	movs	r0, #7
 80019aa:	f000 f8da 	bl	8001b62 <lcd_set_brightness>
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	2000045c 	.word	0x2000045c

080019bc <lcd_printf>:
	@param line: LCD line to write to (LCD_LINE_1 or LCD_LINE_2)
	@param msg: Format string (like printf)
	@note If string exceeds display width, it will scroll
*/

void lcd_printf(LCD_Line_t line, const char* msg, ...) {
 80019bc:	b40e      	push	{r1, r2, r3}
 80019be:	b580      	push	{r7, lr}
 80019c0:	b0a1      	sub	sp, #132	@ 0x84
 80019c2:	af02      	add	r7, sp, #8
 80019c4:	4603      	mov	r3, r0
 80019c6:	71fb      	strb	r3, [r7, #7]
    char formatted_string[PRINTF_MAX_BUFFER];
    char frame_buffer[NUM_CHARS + 1];
    
    
	va_list args;
	va_start(args, msg);
 80019c8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80019cc:	60bb      	str	r3, [r7, #8]
	vsnprintf(formatted_string, sizeof(formatted_string), msg, args);
 80019ce:	f107 0020 	add.w	r0, r7, #32
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80019d8:	2150      	movs	r1, #80	@ 0x50
 80019da:	f007 fcc9 	bl	8009370 <vsniprintf>
	va_end(args);

    size_t len = strlen(formatted_string);
 80019de:	f107 0320 	add.w	r3, r7, #32
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fc54 	bl	8000290 <strlen>
 80019e8:	6738      	str	r0, [r7, #112]	@ 0x70
    
    lcd_set_cursor(line);
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 f894 	bl	8001b1a <lcd_set_cursor>

	if (len <= NUM_CHARS) {
 80019f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80019f4:	2b10      	cmp	r3, #16
 80019f6:	d811      	bhi.n	8001a1c <lcd_printf+0x60>
		snprintf(frame_buffer, sizeof(frame_buffer), "%-*.*s", NUM_CHARS, NUM_CHARS, formatted_string);
 80019f8:	f107 000c 	add.w	r0, r7, #12
 80019fc:	f107 0320 	add.w	r3, r7, #32
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	2310      	movs	r3, #16
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	2310      	movs	r3, #16
 8001a08:	4a20      	ldr	r2, [pc, #128]	@ (8001a8c <lcd_printf+0xd0>)
 8001a0a:	2111      	movs	r1, #17
 8001a0c:	f007 fc08 	bl	8009220 <sniprintf>
        
		lcd_write_string(frame_buffer);
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 f863 	bl	8001ae0 <lcd_write_string>
			}
		}

		HAL_Delay(SCROLL_PAUSE_MS);
	}
}
 8001a1a:	e02f      	b.n	8001a7c <lcd_printf+0xc0>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001a20:	e023      	b.n	8001a6a <lcd_printf+0xae>
			strncpy(frame_buffer, &formatted_string[i], NUM_CHARS);
 8001a22:	f107 0220 	add.w	r2, r7, #32
 8001a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a28:	18d1      	adds	r1, r2, r3
 8001a2a:	f107 030c 	add.w	r3, r7, #12
 8001a2e:	2210      	movs	r2, #16
 8001a30:	4618      	mov	r0, r3
 8001a32:	f007 fcd4 	bl	80093de <strncpy>
			frame_buffer[NUM_CHARS] = '\0'; 
 8001a36:	2300      	movs	r3, #0
 8001a38:	773b      	strb	r3, [r7, #28]
			lcd_set_cursor(line);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 f86c 	bl	8001b1a <lcd_set_cursor>
			lcd_write_string(frame_buffer);
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 f84a 	bl	8001ae0 <lcd_write_string>
			if (i == 0) {
 8001a4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d104      	bne.n	8001a5c <lcd_printf+0xa0>
				HAL_Delay(SCROLL_PAUSE_MS); 
 8001a52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a56:	f001 fa35 	bl	8002ec4 <HAL_Delay>
 8001a5a:	e003      	b.n	8001a64 <lcd_printf+0xa8>
				HAL_Delay(SCROLL_DELAY_MS);
 8001a5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a60:	f001 fa30 	bl	8002ec4 <HAL_Delay>
		for (size_t i = 0; i <= (len - NUM_CHARS); i++) {
 8001a64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a66:	3301      	adds	r3, #1
 8001a68:	677b      	str	r3, [r7, #116]	@ 0x74
 8001a6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001a6c:	3b10      	subs	r3, #16
 8001a6e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d9d6      	bls.n	8001a22 <lcd_printf+0x66>
		HAL_Delay(SCROLL_PAUSE_MS);
 8001a74:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a78:	f001 fa24 	bl	8002ec4 <HAL_Delay>
}
 8001a7c:	bf00      	nop
 8001a7e:	377c      	adds	r7, #124	@ 0x7c
 8001a80:	46bd      	mov	sp, r7
 8001a82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001a86:	b003      	add	sp, #12
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	0800b718 	.word	0x0800b718

08001a90 <lcd_clear_screen>:


/*
	Clear LCD screen
*/
void lcd_clear_screen() {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	lcd_prefix();
 8001a94:	f000 f83a 	bl	8001b0c <lcd_prefix>
	lcd_write_byte(CLEAR_SCREEN_CMD);
 8001a98:	2051      	movs	r0, #81	@ 0x51
 8001a9a:	f000 f805 	bl	8001aa8 <lcd_write_byte>
	HAL_Delay(2);
 8001a9e:	2002      	movs	r0, #2
 8001aa0:	f001 fa10 	bl	8002ec4 <HAL_Delay>
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <lcd_write_byte>:

/*
	Write a byte to the LCD
	@param data: Byte to write
*/
static void lcd_write_byte(uint8_t data) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af02      	add	r7, sp, #8
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
    uint8_t pData[1];
    pData[0] = data;
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	733b      	strb	r3, [r7, #12]

    uint16_t dev_addr = I2C_ADDR << 1;
 8001ab6:	2350      	movs	r3, #80	@ 0x50
 8001ab8:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(h_i2c, dev_addr, pData, 1, I2C_TIMEOUT);
 8001aba:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <lcd_write_byte+0x34>)
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	f107 020c 	add.w	r2, r7, #12
 8001ac2:	89f9      	ldrh	r1, [r7, #14]
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2301      	movs	r3, #1
 8001aca:	f004 f913 	bl	8005cf4 <HAL_I2C_Master_Transmit>

    HAL_Delay(2);
 8001ace:	2002      	movs	r0, #2
 8001ad0:	f001 f9f8 	bl	8002ec4 <HAL_Delay>
}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2000045c 	.word	0x2000045c

08001ae0 <lcd_write_string>:

/*
	Write a string to the LCD
	@param str: String to write
*/
static void lcd_write_string(char* str) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8001ae8:	e007      	b.n	8001afa <lcd_write_string+0x1a>
    	lcd_write_byte((uint8_t)*str);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ffda 	bl	8001aa8 <lcd_write_byte>
        str++;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3301      	adds	r3, #1
 8001af8:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f3      	bne.n	8001aea <lcd_write_string+0xa>
    }
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <lcd_prefix>:

/*
	Write the prefix byte to the LCD
*/
static void lcd_prefix() {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
    lcd_write_byte(PREFIX);
 8001b10:	20fe      	movs	r0, #254	@ 0xfe
 8001b12:	f7ff ffc9 	bl	8001aa8 <lcd_write_byte>
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <lcd_set_cursor>:

/*
	Set cursor position on LCD
	@param position: Position to set cursor to (0-15 for line 1, 64-79 for line 2)
*/
static void lcd_set_cursor(uint8_t position) {
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	4603      	mov	r3, r0
 8001b22:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001b24:	f7ff fff2 	bl	8001b0c <lcd_prefix>
	lcd_write_byte(SET_CURSOR_CMD);
 8001b28:	2045      	movs	r0, #69	@ 0x45
 8001b2a:	f7ff ffbd 	bl	8001aa8 <lcd_write_byte>
	lcd_write_byte(position);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ffb9 	bl	8001aa8 <lcd_write_byte>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <lcd_set_contrast>:

/*
	Set contrast on LCD
	@param contrast: Contrast level (1-50)
*/
static void lcd_set_contrast(uint8_t contrast) {
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b082      	sub	sp, #8
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	4603      	mov	r3, r0
 8001b46:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001b48:	f7ff ffe0 	bl	8001b0c <lcd_prefix>
	lcd_write_byte(CONTRAST_CMD);
 8001b4c:	2052      	movs	r0, #82	@ 0x52
 8001b4e:	f7ff ffab 	bl	8001aa8 <lcd_write_byte>
	lcd_write_byte(contrast);
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ffa7 	bl	8001aa8 <lcd_write_byte>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <lcd_set_brightness>:

/*
	Set brightness on LCD
	@param brightness: Brightness level (1-8)
*/
static void lcd_set_brightness(uint8_t brightness) {
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	4603      	mov	r3, r0
 8001b6a:	71fb      	strb	r3, [r7, #7]
	lcd_prefix();
 8001b6c:	f7ff ffce 	bl	8001b0c <lcd_prefix>
	lcd_write_byte(BRIGHTNESS_CMD);
 8001b70:	2053      	movs	r0, #83	@ 0x53
 8001b72:	f7ff ff99 	bl	8001aa8 <lcd_write_byte>
	lcd_write_byte(brightness);
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff95 	bl	8001aa8 <lcd_write_byte>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b8c:	f001 f925 	bl	8002dda <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b90:	f000 f81c 	bl	8001bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b94:	f000 f9a6 	bl	8001ee4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b98:	f000 f97e 	bl	8001e98 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b9c:	f000 f86a 	bl	8001c74 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001ba0:	f000 f8cc 	bl	8001d3c <MX_CAN1_Init>
  MX_SPI1_Init();
 8001ba4:	f000 f940 	bl	8001e28 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001ba8:	f000 f8fe 	bl	8001da8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hadc1, &hcan1, &hspi1, &hi2c1);
 8001bac:	4b03      	ldr	r3, [pc, #12]	@ (8001bbc <main+0x34>)
 8001bae:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <main+0x38>)
 8001bb0:	4904      	ldr	r1, [pc, #16]	@ (8001bc4 <main+0x3c>)
 8001bb2:	4805      	ldr	r0, [pc, #20]	@ (8001bc8 <main+0x40>)
 8001bb4:	f7ff f958 	bl	8000e68 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <main+0x30>
 8001bbc:	200004ec 	.word	0x200004ec
 8001bc0:	20000540 	.word	0x20000540
 8001bc4:	200004c4 	.word	0x200004c4
 8001bc8:	20000460 	.word	0x20000460

08001bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b096      	sub	sp, #88	@ 0x58
 8001bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	2244      	movs	r2, #68	@ 0x44
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f007 fbd6 	bl	800938c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be0:	463b      	mov	r3, r7
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
 8001bec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bf2:	f004 fc57 	bl	80064a4 <HAL_PWREx_ControlVoltageScaling>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bfc:	f000 fa6c 	bl	80020d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001c00:	2310      	movs	r3, #16
 8001c02:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c04:	2301      	movs	r3, #1
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001c0c:	2360      	movs	r3, #96	@ 0x60
 8001c0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c10:	2302      	movs	r3, #2
 8001c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001c14:	2301      	movs	r3, #1
 8001c16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001c1c:	2328      	movs	r3, #40	@ 0x28
 8001c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c20:	2307      	movs	r3, #7
 8001c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c24:	2302      	movs	r3, #2
 8001c26:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4618      	mov	r0, r3
 8001c32:	f004 fc8d 	bl	8006550 <HAL_RCC_OscConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001c3c:	f000 fa4c 	bl	80020d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c40:	230f      	movs	r3, #15
 8001c42:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c44:	2303      	movs	r3, #3
 8001c46:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c4c:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001c50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001c52:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001c56:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c58:	463b      	mov	r3, r7
 8001c5a:	2104      	movs	r1, #4
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f005 f88b 	bl	8006d78 <HAL_RCC_ClockConfig>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001c68:	f000 fa36 	bl	80020d8 <Error_Handler>
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3758      	adds	r7, #88	@ 0x58
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]
 8001c88:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c8a:	4b29      	ldr	r3, [pc, #164]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001c8c:	4a29      	ldr	r2, [pc, #164]	@ (8001d34 <MX_ADC1_Init+0xc0>)
 8001c8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c90:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c96:	4b26      	ldr	r3, [pc, #152]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c9c:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ca2:	4b23      	ldr	r3, [pc, #140]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ca8:	4b21      	ldr	r3, [pc, #132]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001caa:	2204      	movs	r2, #4
 8001cac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001cae:	4b20      	ldr	r3, [pc, #128]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001cba:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cc8:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cce:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cd4:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001ce2:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cea:	4811      	ldr	r0, [pc, #68]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001cec:	f001 fb24 	bl	8003338 <HAL_ADC_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001cf6:	f000 f9ef 	bl	80020d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <MX_ADC1_Init+0xc4>)
 8001cfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cfe:	2306      	movs	r3, #6
 8001d00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001d02:	2307      	movs	r3, #7
 8001d04:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d06:	237f      	movs	r3, #127	@ 0x7f
 8001d08:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d12:	463b      	mov	r3, r7
 8001d14:	4619      	mov	r1, r3
 8001d16:	4806      	ldr	r0, [pc, #24]	@ (8001d30 <MX_ADC1_Init+0xbc>)
 8001d18:	f001 fd82 	bl	8003820 <HAL_ADC_ConfigChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001d22:	f000 f9d9 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d26:	bf00      	nop
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000460 	.word	0x20000460
 8001d34:	50040000 	.word	0x50040000
 8001d38:	04300002 	.word	0x04300002

08001d3c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d42:	4a18      	ldr	r2, [pc, #96]	@ (8001da4 <MX_CAN1_Init+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001d58:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d5a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001d5e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d62:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001d66:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d68:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d80:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d8c:	4804      	ldr	r0, [pc, #16]	@ (8001da0 <MX_CAN1_Init+0x64>)
 8001d8e:	f002 fb57 	bl	8004440 <HAL_CAN_Init>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001d98:	f000 f99e 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	200004c4 	.word	0x200004c4
 8001da4:	40006400 	.word	0x40006400

08001da8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dac:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dae:	4a1c      	ldr	r2, [pc, #112]	@ (8001e20 <MX_I2C1_Init+0x78>)
 8001db0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060E9FF;
 8001db2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001db4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e24 <MX_I2C1_Init+0x7c>)
 8001db6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001db8:	4b18      	ldr	r3, [pc, #96]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dbe:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc4:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dca:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dd0:	4b12      	ldr	r3, [pc, #72]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dd6:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001de2:	480e      	ldr	r0, [pc, #56]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001de4:	f003 feeb 	bl	8005bbe <HAL_I2C_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001dee:	f000 f973 	bl	80020d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001df6:	f004 faaf 	bl	8006358 <HAL_I2CEx_ConfigAnalogFilter>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001e00:	f000 f96a 	bl	80020d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e04:	2100      	movs	r1, #0
 8001e06:	4805      	ldr	r0, [pc, #20]	@ (8001e1c <MX_I2C1_Init+0x74>)
 8001e08:	f004 faf1 	bl	80063ee <HAL_I2CEx_ConfigDigitalFilter>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e12:	f000 f961 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200004ec 	.word	0x200004ec
 8001e20:	40005400 	.word	0x40005400
 8001e24:	0060e9ff 	.word	0x0060e9ff

08001e28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e2c:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e2e:	4a19      	ldr	r2, [pc, #100]	@ (8001e94 <MX_SPI1_Init+0x6c>)
 8001e30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8001e32:	4b17      	ldr	r3, [pc, #92]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e38:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e3e:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e40:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001e44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e4c:	4b10      	ldr	r3, [pc, #64]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001e52:	4b0f      	ldr	r3, [pc, #60]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e58:	4b0d      	ldr	r3, [pc, #52]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e6a:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e70:	4b07      	ldr	r3, [pc, #28]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001e76:	4b06      	ldr	r3, [pc, #24]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e7c:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <MX_SPI1_Init+0x68>)
 8001e7e:	f005 fca3 	bl	80077c8 <HAL_SPI_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001e88:	f000 f926 	bl	80020d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000540 	.word	0x20000540
 8001e94:	40013000 	.word	0x40013000

08001e98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <MX_DMA_Init+0x48>)
 8001ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee0 <MX_DMA_Init+0x48>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee0 <MX_DMA_Init+0x48>)
 8001eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	200c      	movs	r0, #12
 8001ebc:	f003 f9eb 	bl	8005296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ec0:	200c      	movs	r0, #12
 8001ec2:	f003 fa04 	bl	80052ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	200d      	movs	r0, #13
 8001ecc:	f003 f9e3 	bl	8005296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001ed0:	200d      	movs	r0, #13
 8001ed2:	f003 f9fc 	bl	80052ce <HAL_NVIC_EnableIRQ>

}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	@ 0x28
 8001ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	60da      	str	r2, [r3, #12]
 8001ef8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001efa:	4b72      	ldr	r3, [pc, #456]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	4a71      	ldr	r2, [pc, #452]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f06:	4b6f      	ldr	r3, [pc, #444]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f12:	4b6c      	ldr	r3, [pc, #432]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f16:	4a6b      	ldr	r2, [pc, #428]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f1e:	4b69      	ldr	r3, [pc, #420]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2a:	4b66      	ldr	r3, [pc, #408]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2e:	4a65      	ldr	r2, [pc, #404]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f36:	4b63      	ldr	r3, [pc, #396]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	4b60      	ldr	r3, [pc, #384]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	4a5f      	ldr	r2, [pc, #380]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f4e:	4b5d      	ldr	r3, [pc, #372]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f5a:	4b5a      	ldr	r3, [pc, #360]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	4a59      	ldr	r2, [pc, #356]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f60:	f043 0308 	orr.w	r3, r3, #8
 8001f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f66:	4b57      	ldr	r3, [pc, #348]	@ (80020c4 <MX_GPIO_Init+0x1e0>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001f72:	2200      	movs	r2, #0
 8001f74:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8001f78:	4853      	ldr	r0, [pc, #332]	@ (80020c8 <MX_GPIO_Init+0x1e4>)
 8001f7a:	f003 fdcb 	bl	8005b14 <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2103      	movs	r1, #3
 8001f82:	4852      	ldr	r0, [pc, #328]	@ (80020cc <MX_GPIO_Init+0x1e8>)
 8001f84:	f003 fdc6 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f24f 4184 	movw	r1, #62596	@ 0xf484
 8001f8e:	4850      	ldr	r0, [pc, #320]	@ (80020d0 <MX_GPIO_Init+0x1ec>)
 8001f90:	f003 fdc0 	bl	8005b14 <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8001f94:	2200      	movs	r2, #0
 8001f96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9e:	f003 fdb9 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	484b      	ldr	r0, [pc, #300]	@ (80020d4 <MX_GPIO_Init+0x1f0>)
 8001fa8:	f003 fdb4 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8001fac:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 8001fb0:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4840      	ldr	r0, [pc, #256]	@ (80020c8 <MX_GPIO_Init+0x1e4>)
 8001fc6:	f003 fc13 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	483a      	ldr	r0, [pc, #232]	@ (80020cc <MX_GPIO_Init+0x1e8>)
 8001fe2:	f003 fc05 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8001fe6:	f24f 4384 	movw	r3, #62596	@ 0xf484
 8001fea:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fec:	2301      	movs	r3, #1
 8001fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4834      	ldr	r0, [pc, #208]	@ (80020d0 <MX_GPIO_Init+0x1ec>)
 8002000:	f003 fbf6 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8002004:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200a:	2301      	movs	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002020:	f003 fbe6 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8002024:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202a:	2300      	movs	r3, #0
 800202c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002032:	f107 0314 	add.w	r3, r7, #20
 8002036:	4619      	mov	r1, r3
 8002038:	4823      	ldr	r0, [pc, #140]	@ (80020c8 <MX_GPIO_Init+0x1e4>)
 800203a:	f003 fbd9 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = SHUTDOWN_Pin;
 800203e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002044:	2311      	movs	r3, #17
 8002046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800204c:	2301      	movs	r3, #1
 800204e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHUTDOWN_GPIO_Port, &GPIO_InitStruct);
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	4619      	mov	r1, r3
 8002056:	481c      	ldr	r0, [pc, #112]	@ (80020c8 <MX_GPIO_Init+0x1e4>)
 8002058:	f003 fbca 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 800205c:	2304      	movs	r3, #4
 800205e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002060:	2301      	movs	r3, #1
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002068:	2300      	movs	r3, #0
 800206a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	4619      	mov	r1, r3
 8002072:	4818      	ldr	r0, [pc, #96]	@ (80020d4 <MX_GPIO_Init+0x1f0>)
 8002074:	f003 fbbc 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 8002078:	2310      	movs	r3, #16
 800207a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800207c:	2300      	movs	r3, #0
 800207e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4619      	mov	r1, r3
 800208a:	4811      	ldr	r0, [pc, #68]	@ (80020d0 <MX_GPIO_Init+0x1ec>)
 800208c:	f003 fbb0 	bl	80057f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8002090:	2360      	movs	r3, #96	@ 0x60
 8002092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002094:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209e:	f107 0314 	add.w	r3, r7, #20
 80020a2:	4619      	mov	r1, r3
 80020a4:	480a      	ldr	r0, [pc, #40]	@ (80020d0 <MX_GPIO_Init+0x1ec>)
 80020a6:	f003 fba3 	bl	80057f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	2017      	movs	r0, #23
 80020b0:	f003 f8f1 	bl	8005296 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020b4:	2017      	movs	r0, #23
 80020b6:	f003 f90a 	bl	80052ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020ba:	bf00      	nop
 80020bc:	3728      	adds	r7, #40	@ 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40021000 	.word	0x40021000
 80020c8:	48000800 	.word	0x48000800
 80020cc:	48001c00 	.word	0x48001c00
 80020d0:	48000400 	.word	0x48000400
 80020d4:	48000c00 	.word	0x48000c00

080020d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
  {
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 80020dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80020e0:	4804      	ldr	r0, [pc, #16]	@ (80020f4 <Error_Handler+0x1c>)
 80020e2:	f003 fd2f 	bl	8005b44 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80020e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020ea:	f000 feeb 	bl	8002ec4 <HAL_Delay>
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 80020ee:	bf00      	nop
 80020f0:	e7f4      	b.n	80020dc <Error_Handler+0x4>
 80020f2:	bf00      	nop
 80020f4:	48000800 	.word	0x48000800

080020f8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020fc:	f3bf 8f4f 	dsb	sy
}
 8002100:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002102:	4b06      	ldr	r3, [pc, #24]	@ (800211c <__NVIC_SystemReset+0x24>)
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800210a:	4904      	ldr	r1, [pc, #16]	@ (800211c <__NVIC_SystemReset+0x24>)
 800210c:	4b04      	ldr	r3, [pc, #16]	@ (8002120 <__NVIC_SystemReset+0x28>)
 800210e:	4313      	orrs	r3, r2
 8002110:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002112:	f3bf 8f4f 	dsb	sy
}
 8002116:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <__NVIC_SystemReset+0x20>
 800211c:	e000ed00 	.word	0xe000ed00
 8002120:	05fa0004 	.word	0x05fa0004

08002124 <link_init>:
    Initializes RPi SPI link
    @param spi: Pointer to initialized SPI_HandleTypeDef
    @param packet_recieved: Pointer to boolean flag set when packet is recieved
    @param config: Pointer to current config_t struct
*/
void link_init(SPI_HandleTypeDef *spi, bool* packet_recieved, config_t* config) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
	h_config = config;
 8002130:	4a13      	ldr	r2, [pc, #76]	@ (8002180 <link_init+0x5c>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6013      	str	r3, [r2, #0]
    h_spi = spi;
 8002136:	4a13      	ldr	r2, [pc, #76]	@ (8002184 <link_init+0x60>)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6013      	str	r3, [r2, #0]
    h_packet_recieved = packet_recieved;
 800213c:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <link_init+0x64>)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	6013      	str	r3, [r2, #0]

    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 8002142:	2201      	movs	r2, #1
 8002144:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002148:	4810      	ldr	r0, [pc, #64]	@ (800218c <link_init+0x68>)
 800214a:	f003 fce3 	bl	8005b14 <HAL_GPIO_WritePin>

    memset(spi_tx_buf, 0, BUFFER_SIZE);
 800214e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002152:	2100      	movs	r1, #0
 8002154:	480e      	ldr	r0, [pc, #56]	@ (8002190 <link_init+0x6c>)
 8002156:	f007 f919 	bl	800938c <memset>
    memset(spi_rx_buf, 0, BUFFER_SIZE);
 800215a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800215e:	2100      	movs	r1, #0
 8002160:	480c      	ldr	r0, [pc, #48]	@ (8002194 <link_init+0x70>)
 8002162:	f007 f913 	bl	800938c <memset>
    memset(rx_copy_buffer, 0, BUFFER_SIZE);
 8002166:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800216a:	2100      	movs	r1, #0
 800216c:	480a      	ldr	r0, [pc, #40]	@ (8002198 <link_init+0x74>)
 800216e:	f007 f90d 	bl	800938c <memset>

    start_listening();
 8002172:	f000 f8df 	bl	8002334 <start_listening>
}
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000123c 	.word	0x2000123c
 8002184:	20001234 	.word	0x20001234
 8002188:	20001238 	.word	0x20001238
 800218c:	48000800 	.word	0x48000800
 8002190:	20000634 	.word	0x20000634
 8002194:	20000a34 	.word	0x20000a34
 8002198:	20000e34 	.word	0x20000e34

0800219c <link_process_packet>:
/*
    Processes incoming SPI packet from RPi
    @param ret_buf: Pointer to buffer to store any return text data
    @return uint32_t: Length of return data stored in ret_buf
*/
uint32_t link_process_packet(uint8_t* ret_buf) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	rx_commands_t command = rx_copy_buffer[0];
 80021a4:	4b22      	ldr	r3, [pc, #136]	@ (8002230 <link_process_packet+0x94>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	73fb      	strb	r3, [r7, #15]
	uint16_t payload_len = (rx_copy_buffer[1] << 8) | rx_copy_buffer[2];
 80021aa:	4b21      	ldr	r3, [pc, #132]	@ (8002230 <link_process_packet+0x94>)
 80021ac:	785b      	ldrb	r3, [r3, #1]
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	b21a      	sxth	r2, r3
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <link_process_packet+0x94>)
 80021b6:	789b      	ldrb	r3, [r3, #2]
 80021b8:	b21b      	sxth	r3, r3
 80021ba:	4313      	orrs	r3, r2
 80021bc:	b21b      	sxth	r3, r3
 80021be:	81bb      	strh	r3, [r7, #12]
    const uint8_t* payload = &rx_copy_buffer[3];
 80021c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <link_process_packet+0x98>)
 80021c2:	60bb      	str	r3, [r7, #8]

    switch (command) {
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d01b      	beq.n	8002202 <link_process_packet+0x66>
 80021ca:	2b03      	cmp	r3, #3
 80021cc:	dc25      	bgt.n	800221a <link_process_packet+0x7e>
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d002      	beq.n	80021d8 <link_process_packet+0x3c>
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d009      	beq.n	80021ea <link_process_packet+0x4e>
 80021d6:	e020      	b.n	800221a <link_process_packet+0x7e>
        case SET_CONFIG:
        	process_config((config_t*)payload);
 80021d8:	68b8      	ldr	r0, [r7, #8]
 80021da:	f000 f8ed 	bl	80023b8 <process_config>
        	*h_packet_recieved = false;
 80021de:	4b16      	ldr	r3, [pc, #88]	@ (8002238 <link_process_packet+0x9c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]
            return 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	e01d      	b.n	8002226 <link_process_packet+0x8a>
            break;
        case SEND_TEXT:
            process_text((char*)payload, payload_len, ret_buf);
 80021ea:	89bb      	ldrh	r3, [r7, #12]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	4619      	mov	r1, r3
 80021f0:	68b8      	ldr	r0, [r7, #8]
 80021f2:	f000 f8b7 	bl	8002364 <process_text>
            *h_packet_recieved = false;
 80021f6:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <link_process_packet+0x9c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
            return payload_len;
 80021fe:	89bb      	ldrh	r3, [r7, #12]
 8002200:	e011      	b.n	8002226 <link_process_packet+0x8a>
            break;
        case FLASH_FIRMWARE_STATUS:
            process_text((char*)payload, payload_len, ret_buf);
 8002202:	89bb      	ldrh	r3, [r7, #12]
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	4619      	mov	r1, r3
 8002208:	68b8      	ldr	r0, [r7, #8]
 800220a:	f000 f8ab 	bl	8002364 <process_text>
            *h_packet_recieved = false;
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <link_process_packet+0x9c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
            return payload_len;
 8002216:	89bb      	ldrh	r3, [r7, #12]
 8002218:	e005      	b.n	8002226 <link_process_packet+0x8a>
        default:
        	*h_packet_recieved = false;
 800221a:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <link_process_packet+0x9c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
            break;
 8002222:	bf00      	nop
    }

    return 0;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000e34 	.word	0x20000e34
 8002234:	20000e37 	.word	0x20000e37
 8002238:	20001238 	.word	0x20001238

0800223c <rpi_send_debug_info>:
/*
    Sends debug information to RPi
    @param data: Pointer to debug data
    @param length: Length of debug data
*/
void rpi_send_debug_info(const uint8_t* data, uint16_t length) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	807b      	strh	r3, [r7, #2]
    send_packet_to_pi(DEBUG_INFO, data, length);
 8002248:	887b      	ldrh	r3, [r7, #2]
 800224a:	461a      	mov	r2, r3
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	2082      	movs	r0, #130	@ 0x82
 8002250:	f000 f8be 	bl	80023d0 <send_packet_to_pi>
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <rpi_send_firmware_flash_request>:

/*
    Sends firmware flash request to RPi
*/
void rpi_send_firmware_flash_request() {
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
    // arbritrary data
    const char* data = "flash_firmware";
 8002262:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <rpi_send_firmware_flash_request+0x28>)
 8002264:	607b      	str	r3, [r7, #4]
    const uint16_t length = strlen(data);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7fe f812 	bl	8000290 <strlen>
 800226c:	4603      	mov	r3, r0
 800226e:	807b      	strh	r3, [r7, #2]

    send_packet_to_pi(FLASH_FIRMWARE_REQUEST, (const uint8_t*)data, length);
 8002270:	887b      	ldrh	r3, [r7, #2]
 8002272:	461a      	mov	r2, r3
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	2083      	movs	r0, #131	@ 0x83
 8002278:	f000 f8aa 	bl	80023d0 <send_packet_to_pi>
}
 800227c:	bf00      	nop
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	0800b720 	.word	0x0800b720

08002288 <rpi_press_power_button>:

/*
    Simulates pressing the RPi power button to turn it on or off
*/
void rpi_press_power_button(void) {
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_RESET);
 800228c:	2200      	movs	r2, #0
 800228e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002292:	4807      	ldr	r0, [pc, #28]	@ (80022b0 <rpi_press_power_button+0x28>)
 8002294:	f003 fc3e 	bl	8005b14 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8002298:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800229c:	f000 fe12 	bl	8002ec4 <HAL_Delay>
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET);
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022a6:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <rpi_press_power_button+0x28>)
 80022a8:	f003 fc34 	bl	8005b14 <HAL_GPIO_WritePin>
}
 80022ac:	bf00      	nop
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	48000800 	.word	0x48000800

080022b4 <rpi_is_awake>:

/*
    Pings the RPi to check if it is awake
    @return bool: true if RPi responded, false otherwise
*/
bool rpi_is_awake(void) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
	const char* text = "ping";
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <rpi_is_awake+0x48>)
 80022bc:	607b      	str	r3, [r7, #4]
	send_packet_to_pi(PING, (const uint8_t*)text, strlen(text));
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f7fd ffe6 	bl	8000290 <strlen>
 80022c4:	4603      	mov	r3, r0
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	2080      	movs	r0, #128	@ 0x80
 80022ce:	f000 f87f 	bl	80023d0 <send_packet_to_pi>
	HAL_Delay(10);
 80022d2:	200a      	movs	r0, #10
 80022d4:	f000 fdf6 	bl	8002ec4 <HAL_Delay>
	if (*h_packet_recieved) {
 80022d8:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <rpi_is_awake+0x4c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d005      	beq.n	80022f0 <rpi_is_awake+0x3c>
		*h_packet_recieved = false;
 80022e4:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <rpi_is_awake+0x4c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
		return true;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <rpi_is_awake+0x3e>
	}
	return false;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	0800b730 	.word	0x0800b730
 8002300:	20001238 	.word	0x20001238

08002304 <spi_int_assert>:
// Private

/*
    Asserts the SPI interrupt line to notify RPi of incoming data
*/
void spi_int_assert(void) {
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8002308:	2201      	movs	r2, #1
 800230a:	2104      	movs	r1, #4
 800230c:	4802      	ldr	r0, [pc, #8]	@ (8002318 <spi_int_assert+0x14>)
 800230e:	f003 fc01 	bl	8005b14 <HAL_GPIO_WritePin>
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	48000c00 	.word	0x48000c00

0800231c <spi_int_deassert>:

/*
    Deasserts the SPI interrupt line
*/
void spi_int_deassert(void) {
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	2104      	movs	r1, #4
 8002324:	4802      	ldr	r0, [pc, #8]	@ (8002330 <spi_int_deassert+0x14>)
 8002326:	f003 fbf5 	bl	8005b14 <HAL_GPIO_WritePin>
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	48000c00 	.word	0x48000c00

08002334 <start_listening>:

/*
    Starts listening for incoming SPI data from RPi using DMA (Non-blocki)
*/
void start_listening(void) {
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	while (HAL_SPI_TransmitReceive_DMA(h_spi, spi_tx_buf, spi_rx_buf, BUFFER_SIZE) != HAL_OK) {}
 8002338:	bf00      	nop
 800233a:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <start_listening+0x24>)
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002342:	4a06      	ldr	r2, [pc, #24]	@ (800235c <start_listening+0x28>)
 8002344:	4906      	ldr	r1, [pc, #24]	@ (8002360 <start_listening+0x2c>)
 8002346:	f005 fae3 	bl	8007910 <HAL_SPI_TransmitReceive_DMA>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1f4      	bne.n	800233a <start_listening+0x6>
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20001234 	.word	0x20001234
 800235c:	20000a34 	.word	0x20000a34
 8002360:	20000634 	.word	0x20000634

08002364 <process_text>:
    Processes text command received from RPi
    @param text: Pointer to received text
    @param len: Length of received text
    @param ret_buf: Pointer to buffer to store any return text data
*/
void process_text(char* text, uint16_t len, uint8_t* ret_buf) {
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	460b      	mov	r3, r1
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	817b      	strh	r3, [r7, #10]
    if(strncmp(text, "pong", len) == 0) {
 8002372:	897b      	ldrh	r3, [r7, #10]
 8002374:	461a      	mov	r2, r3
 8002376:	490e      	ldr	r1, [pc, #56]	@ (80023b0 <process_text+0x4c>)
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f007 f81e 	bl	80093ba <strncmp>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d010      	beq.n	80023a6 <process_text+0x42>
    	//do nothing
    } else if(strncmp(text, "reset", len) == 0) {
 8002384:	897b      	ldrh	r3, [r7, #10]
 8002386:	461a      	mov	r2, r3
 8002388:	490a      	ldr	r1, [pc, #40]	@ (80023b4 <process_text+0x50>)
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f007 f815 	bl	80093ba <strncmp>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <process_text+0x36>
        NVIC_SystemReset();
 8002396:	f7ff feaf 	bl	80020f8 <__NVIC_SystemReset>
    } else {
    	// no associated command, pass text back to caller
    	memcpy(ret_buf, text, len);
 800239a:	897b      	ldrh	r3, [r7, #10]
 800239c:	461a      	mov	r2, r3
 800239e:	68f9      	ldr	r1, [r7, #12]
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f007 f8a6 	bl	80094f2 <memcpy>
    }
}
 80023a6:	bf00      	nop
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800b738 	.word	0x0800b738
 80023b4:	0800b740 	.word	0x0800b740

080023b8 <process_config>:

/*
    Processes received configuration data from RPi
    @param received_config: Pointer to received config_t struct
*/
void process_config(config_t* received_config) {
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	config_apply(received_config);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff f8c1 	bl	8001548 <config_apply>
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <send_packet_to_pi>:
    Sends packet to RPi over SPI
    @param command: Command type to send
    @param payload: Pointer to payload data
    @param length: Length of payload data
*/
void send_packet_to_pi(tx_commands_t command, const uint8_t* payload, uint16_t length) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	6039      	str	r1, [r7, #0]
 80023da:	71fb      	strb	r3, [r7, #7]
 80023dc:	4613      	mov	r3, r2
 80023de:	80bb      	strh	r3, [r7, #4]
    if ((length + 3) > BUFFER_SIZE) {
 80023e0:	88bb      	ldrh	r3, [r7, #4]
 80023e2:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d902      	bls.n	80023f0 <send_packet_to_pi+0x20>
       Error_Handler();
 80023ea:	f7ff fe75 	bl	80020d8 <Error_Handler>
       return;
 80023ee:	e014      	b.n	800241a <send_packet_to_pi+0x4a>
    }

    spi_tx_buf[0] = command;
 80023f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002420 <send_packet_to_pi+0x50>)
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	7013      	strb	r3, [r2, #0]
    spi_tx_buf[1] = (length >> 8) & 0xFF;
 80023f6:	88bb      	ldrh	r3, [r7, #4]
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	b2da      	uxtb	r2, r3
 80023fe:	4b08      	ldr	r3, [pc, #32]	@ (8002420 <send_packet_to_pi+0x50>)
 8002400:	705a      	strb	r2, [r3, #1]
    spi_tx_buf[2] = length & 0xFF;
 8002402:	88bb      	ldrh	r3, [r7, #4]
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <send_packet_to_pi+0x50>)
 8002408:	709a      	strb	r2, [r3, #2]


    memcpy(&spi_tx_buf[3], payload, length);
 800240a:	88bb      	ldrh	r3, [r7, #4]
 800240c:	461a      	mov	r2, r3
 800240e:	6839      	ldr	r1, [r7, #0]
 8002410:	4804      	ldr	r0, [pc, #16]	@ (8002424 <send_packet_to_pi+0x54>)
 8002412:	f007 f86e 	bl	80094f2 <memcpy>

    spi_int_assert();
 8002416:	f7ff ff75 	bl	8002304 <spi_int_assert>
}
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20000634 	.word	0x20000634
 8002424:	20000637 	.word	0x20000637

08002428 <HAL_SPI_TxRxCpltCallback>:

// STM32 HAL_SPI CALLBACKS
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *spi) {
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
	spi_int_deassert();
 8002430:	f7ff ff74 	bl	800231c <spi_int_deassert>
	*h_packet_recieved = true;
 8002434:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <HAL_SPI_TxRxCpltCallback+0x30>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]
	memcpy(rx_copy_buffer, spi_rx_buf, BUFFER_SIZE);
 800243c:	4a07      	ldr	r2, [pc, #28]	@ (800245c <HAL_SPI_TxRxCpltCallback+0x34>)
 800243e:	4b08      	ldr	r3, [pc, #32]	@ (8002460 <HAL_SPI_TxRxCpltCallback+0x38>)
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002448:	461a      	mov	r2, r3
 800244a:	f007 f852 	bl	80094f2 <memcpy>

}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20001238 	.word	0x20001238
 800245c:	20000e34 	.word	0x20000e34
 8002460:	20000a34 	.word	0x20000a34

08002464 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	HAL_SPI_Abort(hspi);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f005 fbd5 	bl	8007c1c <HAL_SPI_Abort>
	start_listening();
 8002472:	f7ff ff5f 	bl	8002334 <start_listening>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002486:	4b0f      	ldr	r3, [pc, #60]	@ (80024c4 <HAL_MspInit+0x44>)
 8002488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800248a:	4a0e      	ldr	r2, [pc, #56]	@ (80024c4 <HAL_MspInit+0x44>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6613      	str	r3, [r2, #96]	@ 0x60
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <HAL_MspInit+0x44>)
 8002494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <HAL_MspInit+0x44>)
 80024a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a2:	4a08      	ldr	r2, [pc, #32]	@ (80024c4 <HAL_MspInit+0x44>)
 80024a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <HAL_MspInit+0x44>)
 80024ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	603b      	str	r3, [r7, #0]
 80024b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000

080024c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b0a4      	sub	sp, #144	@ 0x90
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	605a      	str	r2, [r3, #4]
 80024da:	609a      	str	r2, [r3, #8]
 80024dc:	60da      	str	r2, [r3, #12]
 80024de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024e0:	f107 031c 	add.w	r3, r7, #28
 80024e4:	2260      	movs	r2, #96	@ 0x60
 80024e6:	2100      	movs	r1, #0
 80024e8:	4618      	mov	r0, r3
 80024ea:	f006 ff4f 	bl	800938c <memset>
  if(hadc->Instance==ADC1)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a40      	ldr	r2, [pc, #256]	@ (80025f4 <HAL_ADC_MspInit+0x12c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d179      	bne.n	80025ec <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80024f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024fc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80024fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002502:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002504:	2301      	movs	r3, #1
 8002506:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002508:	2301      	movs	r3, #1
 800250a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800250c:	2310      	movs	r3, #16
 800250e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002510:	2307      	movs	r3, #7
 8002512:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002514:	2302      	movs	r3, #2
 8002516:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002518:	2302      	movs	r3, #2
 800251a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800251c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002520:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002522:	f107 031c 	add.w	r3, r7, #28
 8002526:	4618      	mov	r0, r3
 8002528:	f004 fe12 	bl	8007150 <HAL_RCCEx_PeriphCLKConfig>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8002532:	f7ff fdd1 	bl	80020d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002536:	4b30      	ldr	r3, [pc, #192]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253a:	4a2f      	ldr	r2, [pc, #188]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 800253c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002542:	4b2d      	ldr	r3, [pc, #180]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800254a:	61bb      	str	r3, [r7, #24]
 800254c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800254e:	4b2a      	ldr	r3, [pc, #168]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002552:	4a29      	ldr	r2, [pc, #164]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800255a:	4b27      	ldr	r3, [pc, #156]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	617b      	str	r3, [r7, #20]
 8002564:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002566:	4b24      	ldr	r3, [pc, #144]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256a:	4a23      	ldr	r2, [pc, #140]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 800256c:	f043 0301 	orr.w	r3, r3, #1
 8002570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002572:	4b21      	ldr	r3, [pc, #132]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800257e:	4b1e      	ldr	r3, [pc, #120]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002582:	4a1d      	ldr	r2, [pc, #116]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800258a:	4b1b      	ldr	r3, [pc, #108]	@ (80025f8 <HAL_ADC_MspInit+0x130>)
 800258c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002596:	233f      	movs	r3, #63	@ 0x3f
 8002598:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800259a:	230b      	movs	r3, #11
 800259c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025a6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80025aa:	4619      	mov	r1, r3
 80025ac:	4813      	ldr	r0, [pc, #76]	@ (80025fc <HAL_ADC_MspInit+0x134>)
 80025ae:	f003 f91f 	bl	80057f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80025b2:	23ff      	movs	r3, #255	@ 0xff
 80025b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80025b6:	230b      	movs	r3, #11
 80025b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80025c6:	4619      	mov	r1, r3
 80025c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025cc:	f003 f910 	bl	80057f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025d0:	2303      	movs	r3, #3
 80025d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80025d4:	230b      	movs	r3, #11
 80025d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80025e4:	4619      	mov	r1, r3
 80025e6:	4806      	ldr	r0, [pc, #24]	@ (8002600 <HAL_ADC_MspInit+0x138>)
 80025e8:	f003 f902 	bl	80057f0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80025ec:	bf00      	nop
 80025ee:	3790      	adds	r7, #144	@ 0x90
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	50040000 	.word	0x50040000
 80025f8:	40021000 	.word	0x40021000
 80025fc:	48000800 	.word	0x48000800
 8002600:	48000400 	.word	0x48000400

08002604 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08a      	sub	sp, #40	@ 0x28
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260c:	f107 0314 	add.w	r3, r7, #20
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a27      	ldr	r2, [pc, #156]	@ (80026c0 <HAL_CAN_MspInit+0xbc>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d148      	bne.n	80026b8 <HAL_CAN_MspInit+0xb4>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002626:	4b27      	ldr	r3, [pc, #156]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 8002628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262a:	4a26      	ldr	r2, [pc, #152]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 800262c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002630:	6593      	str	r3, [r2, #88]	@ 0x58
 8002632:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 8002634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 8002640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002642:	4a20      	ldr	r2, [pc, #128]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 8002644:	f043 0302 	orr.w	r3, r3, #2
 8002648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800264a:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <HAL_CAN_MspInit+0xc0>)
 800264c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002656:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800265a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265c:	2302      	movs	r3, #2
 800265e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2300      	movs	r3, #0
 8002662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002664:	2303      	movs	r3, #3
 8002666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002668:	2309      	movs	r3, #9
 800266a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	4815      	ldr	r0, [pc, #84]	@ (80026c8 <HAL_CAN_MspInit+0xc4>)
 8002674:	f003 f8bc 	bl	80057f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002678:	2200      	movs	r2, #0
 800267a:	2100      	movs	r1, #0
 800267c:	2013      	movs	r0, #19
 800267e:	f002 fe0a 	bl	8005296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002682:	2013      	movs	r0, #19
 8002684:	f002 fe23 	bl	80052ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002688:	2200      	movs	r2, #0
 800268a:	2100      	movs	r1, #0
 800268c:	2014      	movs	r0, #20
 800268e:	f002 fe02 	bl	8005296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002692:	2014      	movs	r0, #20
 8002694:	f002 fe1b 	bl	80052ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002698:	2200      	movs	r2, #0
 800269a:	2100      	movs	r1, #0
 800269c:	2015      	movs	r0, #21
 800269e:	f002 fdfa 	bl	8005296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80026a2:	2015      	movs	r0, #21
 80026a4:	f002 fe13 	bl	80052ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80026a8:	2200      	movs	r2, #0
 80026aa:	2100      	movs	r1, #0
 80026ac:	2016      	movs	r0, #22
 80026ae:	f002 fdf2 	bl	8005296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80026b2:	2016      	movs	r0, #22
 80026b4:	f002 fe0b 	bl	80052ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80026b8:	bf00      	nop
 80026ba:	3728      	adds	r7, #40	@ 0x28
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40006400 	.word	0x40006400
 80026c4:	40021000 	.word	0x40021000
 80026c8:	48000400 	.word	0x48000400

080026cc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b0a2      	sub	sp, #136	@ 0x88
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	2260      	movs	r2, #96	@ 0x60
 80026ea:	2100      	movs	r1, #0
 80026ec:	4618      	mov	r0, r3
 80026ee:	f006 fe4d 	bl	800938c <memset>
  if(hi2c->Instance==I2C1)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a20      	ldr	r2, [pc, #128]	@ (8002778 <HAL_I2C_MspInit+0xac>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d139      	bne.n	8002770 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80026fc:	2340      	movs	r3, #64	@ 0x40
 80026fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002700:	2300      	movs	r3, #0
 8002702:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	4618      	mov	r0, r3
 800270a:	f004 fd21 	bl	8007150 <HAL_RCCEx_PeriphCLKConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002714:	f7ff fce0 	bl	80020d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002718:	4b18      	ldr	r3, [pc, #96]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002724:	4b15      	ldr	r3, [pc, #84]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 8002726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002730:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002734:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002736:	2312      	movs	r3, #18
 8002738:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273a:	2300      	movs	r3, #0
 800273c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273e:	2303      	movs	r3, #3
 8002740:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002744:	2304      	movs	r3, #4
 8002746:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800274e:	4619      	mov	r1, r3
 8002750:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002754:	f003 f84c 	bl	80057f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002758:	4b08      	ldr	r3, [pc, #32]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 800275a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 800275e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002762:	6593      	str	r3, [r2, #88]	@ 0x58
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_I2C_MspInit+0xb0>)
 8002766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002768:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002770:	bf00      	nop
 8002772:	3788      	adds	r7, #136	@ 0x88
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40005400 	.word	0x40005400
 800277c:	40021000 	.word	0x40021000

08002780 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08a      	sub	sp, #40	@ 0x28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 0314 	add.w	r3, r7, #20
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a53      	ldr	r2, [pc, #332]	@ (80028ec <HAL_SPI_MspInit+0x16c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	f040 80a0 	bne.w	80028e4 <HAL_SPI_MspInit+0x164>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027a4:	4b52      	ldr	r3, [pc, #328]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a8:	4a51      	ldr	r2, [pc, #324]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80027b0:	4b4f      	ldr	r3, [pc, #316]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027bc:	4b4c      	ldr	r3, [pc, #304]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c0:	4a4b      	ldr	r2, [pc, #300]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027c8:	4b49      	ldr	r3, [pc, #292]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d4:	4b46      	ldr	r3, [pc, #280]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d8:	4a45      	ldr	r2, [pc, #276]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027da:	f043 0302 	orr.w	r3, r3, #2
 80027de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027e0:	4b43      	ldr	r3, [pc, #268]	@ (80028f0 <HAL_SPI_MspInit+0x170>)
 80027e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80027ec:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80027f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f2:	2302      	movs	r3, #2
 80027f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027fa:	2303      	movs	r3, #3
 80027fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027fe:	2305      	movs	r3, #5
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002802:	f107 0314 	add.w	r3, r7, #20
 8002806:	4619      	mov	r1, r3
 8002808:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800280c:	f002 fff0 	bl	80057f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002810:	2308      	movs	r3, #8
 8002812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800281c:	2303      	movs	r3, #3
 800281e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002820:	2305      	movs	r3, #5
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002824:	f107 0314 	add.w	r3, r7, #20
 8002828:	4619      	mov	r1, r3
 800282a:	4832      	ldr	r0, [pc, #200]	@ (80028f4 <HAL_SPI_MspInit+0x174>)
 800282c:	f002 ffe0 	bl	80057f0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002830:	4b31      	ldr	r3, [pc, #196]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002832:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <HAL_SPI_MspInit+0x17c>)
 8002834:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002836:	4b30      	ldr	r3, [pc, #192]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002838:	2201      	movs	r2, #1
 800283a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800283c:	4b2e      	ldr	r3, [pc, #184]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002842:	4b2d      	ldr	r3, [pc, #180]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002844:	2200      	movs	r2, #0
 8002846:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002848:	4b2b      	ldr	r3, [pc, #172]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 800284a:	2280      	movs	r2, #128	@ 0x80
 800284c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800284e:	4b2a      	ldr	r3, [pc, #168]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002850:	2200      	movs	r2, #0
 8002852:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002854:	4b28      	ldr	r3, [pc, #160]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002856:	2200      	movs	r2, #0
 8002858:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800285a:	4b27      	ldr	r3, [pc, #156]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 800285c:	2220      	movs	r2, #32
 800285e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002860:	4b25      	ldr	r3, [pc, #148]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002866:	4824      	ldr	r0, [pc, #144]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 8002868:	f002 fd4c 	bl	8005304 <HAL_DMA_Init>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <HAL_SPI_MspInit+0xf6>
    {
      Error_Handler();
 8002872:	f7ff fc31 	bl	80020d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a1f      	ldr	r2, [pc, #124]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 800287a:	659a      	str	r2, [r3, #88]	@ 0x58
 800287c:	4a1e      	ldr	r2, [pc, #120]	@ (80028f8 <HAL_SPI_MspInit+0x178>)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002882:	4b1f      	ldr	r3, [pc, #124]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 8002884:	4a1f      	ldr	r2, [pc, #124]	@ (8002904 <HAL_SPI_MspInit+0x184>)
 8002886:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002888:	4b1d      	ldr	r3, [pc, #116]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 800288a:	2201      	movs	r2, #1
 800288c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800288e:	4b1c      	ldr	r3, [pc, #112]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 8002890:	2210      	movs	r2, #16
 8002892:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002894:	4b1a      	ldr	r3, [pc, #104]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800289a:	4b19      	ldr	r3, [pc, #100]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 800289c:	2280      	movs	r2, #128	@ 0x80
 800289e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028a0:	4b17      	ldr	r3, [pc, #92]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80028ac:	4b14      	ldr	r3, [pc, #80]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028ae:	2220      	movs	r2, #32
 80028b0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028b2:	4b13      	ldr	r3, [pc, #76]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80028b8:	4811      	ldr	r0, [pc, #68]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028ba:	f002 fd23 	bl	8005304 <HAL_DMA_Init>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_SPI_MspInit+0x148>
    {
      Error_Handler();
 80028c4:	f7ff fc08 	bl	80020d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028cc:	655a      	str	r2, [r3, #84]	@ 0x54
 80028ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002900 <HAL_SPI_MspInit+0x180>)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80028d4:	2200      	movs	r2, #0
 80028d6:	2100      	movs	r1, #0
 80028d8:	2023      	movs	r0, #35	@ 0x23
 80028da:	f002 fcdc 	bl	8005296 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80028de:	2023      	movs	r0, #35	@ 0x23
 80028e0:	f002 fcf5 	bl	80052ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80028e4:	bf00      	nop
 80028e6:	3728      	adds	r7, #40	@ 0x28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40013000 	.word	0x40013000
 80028f0:	40021000 	.word	0x40021000
 80028f4:	48000400 	.word	0x48000400
 80028f8:	200005a4 	.word	0x200005a4
 80028fc:	4002001c 	.word	0x4002001c
 8002900:	200005ec 	.word	0x200005ec
 8002904:	40020030 	.word	0x40020030

08002908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <NMI_Handler+0x4>

08002910 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002914:	bf00      	nop
 8002916:	e7fd      	b.n	8002914 <HardFault_Handler+0x4>

08002918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <MemManage_Handler+0x4>

08002920 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <BusFault_Handler+0x4>

08002928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <UsageFault_Handler+0x4>

08002930 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002934:	bf00      	nop
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800293e:	b480      	push	{r7}
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800295e:	f000 fa91 	bl	8002e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
	...

08002968 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800296c:	4802      	ldr	r0, [pc, #8]	@ (8002978 <DMA1_Channel2_IRQHandler+0x10>)
 800296e:	f002 fe60 	bl	8005632 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	200005a4 	.word	0x200005a4

0800297c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002980:	4802      	ldr	r0, [pc, #8]	@ (800298c <DMA1_Channel3_IRQHandler+0x10>)
 8002982:	f002 fe56 	bl	8005632 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	200005ec 	.word	0x200005ec

08002990 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002994:	4802      	ldr	r0, [pc, #8]	@ (80029a0 <CAN1_TX_IRQHandler+0x10>)
 8002996:	f002 f974 	bl	8004c82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200004c4 	.word	0x200004c4

080029a4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029a8:	4802      	ldr	r0, [pc, #8]	@ (80029b4 <CAN1_RX0_IRQHandler+0x10>)
 80029aa:	f002 f96a 	bl	8004c82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	200004c4 	.word	0x200004c4

080029b8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029bc:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <CAN1_RX1_IRQHandler+0x10>)
 80029be:	f002 f960 	bl	8004c82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200004c4 	.word	0x200004c4

080029cc <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029d0:	4802      	ldr	r0, [pc, #8]	@ (80029dc <CAN1_SCE_IRQHandler+0x10>)
 80029d2:	f002 f956 	bl	8004c82 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	200004c4 	.word	0x200004c4

080029e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 80029e4:	2020      	movs	r0, #32
 80029e6:	f003 f8c7 	bl	8005b78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 80029ea:	2040      	movs	r0, #64	@ 0x40
 80029ec:	f003 f8c4 	bl	8005b78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80029f0:	bf00      	nop
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80029f8:	4802      	ldr	r0, [pc, #8]	@ (8002a04 <SPI1_IRQHandler+0x10>)
 80029fa:	f005 fa2f 	bl	8007e5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000540 	.word	0x20000540

08002a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return 1;
 8002a0c:	2301      	movs	r3, #1
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <_kill>:

int _kill(int pid, int sig)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a22:	f006 fd39 	bl	8009498 <__errno>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2216      	movs	r2, #22
 8002a2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_exit>:

void _exit (int status)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a40:	f04f 31ff 	mov.w	r1, #4294967295
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff ffe7 	bl	8002a18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a4a:	bf00      	nop
 8002a4c:	e7fd      	b.n	8002a4a <_exit+0x12>

08002a4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	e00a      	b.n	8002a76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a60:	f3af 8000 	nop.w
 8002a64:	4601      	mov	r1, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	60ba      	str	r2, [r7, #8]
 8002a6c:	b2ca      	uxtb	r2, r1
 8002a6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3301      	adds	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	dbf0      	blt.n	8002a60 <_read+0x12>
  }

  return len;
 8002a7e:	687b      	ldr	r3, [r7, #4]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	e009      	b.n	8002aae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	60ba      	str	r2, [r7, #8]
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	dbf1      	blt.n	8002a9a <_write+0x12>
  }
  return len;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <_close>:

int _close(int file)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae8:	605a      	str	r2, [r3, #4]
  return 0;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <_isatty>:

int _isatty(int file)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b00:	2301      	movs	r3, #1
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b085      	sub	sp, #20
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	60f8      	str	r0, [r7, #12]
 8002b16:	60b9      	str	r1, [r7, #8]
 8002b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b30:	4a14      	ldr	r2, [pc, #80]	@ (8002b84 <_sbrk+0x5c>)
 8002b32:	4b15      	ldr	r3, [pc, #84]	@ (8002b88 <_sbrk+0x60>)
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b3c:	4b13      	ldr	r3, [pc, #76]	@ (8002b8c <_sbrk+0x64>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d102      	bne.n	8002b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <_sbrk+0x64>)
 8002b46:	4a12      	ldr	r2, [pc, #72]	@ (8002b90 <_sbrk+0x68>)
 8002b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4a:	4b10      	ldr	r3, [pc, #64]	@ (8002b8c <_sbrk+0x64>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d207      	bcs.n	8002b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b58:	f006 fc9e 	bl	8009498 <__errno>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	220c      	movs	r2, #12
 8002b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295
 8002b66:	e009      	b.n	8002b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b68:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <_sbrk+0x64>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6e:	4b07      	ldr	r3, [pc, #28]	@ (8002b8c <_sbrk+0x64>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4413      	add	r3, r2
 8002b76:	4a05      	ldr	r2, [pc, #20]	@ (8002b8c <_sbrk+0x64>)
 8002b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3718      	adds	r7, #24
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	2000c000 	.word	0x2000c000
 8002b88:	00000400 	.word	0x00000400
 8002b8c:	20001240 	.word	0x20001240
 8002b90:	20001410 	.word	0x20001410

08002b94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b98:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <SystemInit+0x20>)
 8002b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9e:	4a05      	ldr	r2, [pc, #20]	@ (8002bb4 <SystemInit+0x20>)
 8002ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <reset_rx_id>:
volatile tinymovr_can_tx_t g_can_tx;
volatile tinymovr_can_rx_t g_can_rx;

uint8_t CAN_ID = 1;

void reset_rx_id(void) {
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
	g_can_rx.rx_header.StdId = TM_INVALID_STDID;
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <reset_rx_id+0x18>)
 8002bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc2:	601a      	str	r2, [r3, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	2000126c 	.word	0x2000126c

08002bd4 <tm_init>:

void tm_init(CAN_HandleTypeDef* h_can)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_ActivateNotification(h_can, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002bdc:	2102      	movs	r1, #2
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f002 f829 	bl	8004c36 <HAL_CAN_ActivateNotification>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <tm_init+0x1a>
    {
	  Error_Handler();
 8002bea:	f7ff fa75 	bl	80020d8 <Error_Handler>
	}

    g_can_tx.h_can = h_can;
 8002bee:	4a20      	ldr	r2, [pc, #128]	@ (8002c70 <tm_init+0x9c>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6253      	str	r3, [r2, #36]	@ 0x24
    g_can_rx.h_can = h_can;
 8002bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c74 <tm_init+0xa0>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	64d3      	str	r3, [r2, #76]	@ 0x4c

    memset(g_can_tx.tx_data,0,8);
 8002bfa:	2208      	movs	r2, #8
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	481e      	ldr	r0, [pc, #120]	@ (8002c78 <tm_init+0xa4>)
 8002c00:	f006 fbc4 	bl	800938c <memset>
    memset(g_can_rx.rx_data,0,8);
 8002c04:	2208      	movs	r2, #8
 8002c06:	2100      	movs	r1, #0
 8002c08:	481c      	ldr	r0, [pc, #112]	@ (8002c7c <tm_init+0xa8>)
 8002c0a:	f006 fbbf 	bl	800938c <memset>

    reset_rx_id();
 8002c0e:	f7ff ffd3 	bl	8002bb8 <reset_rx_id>

    g_can_rx.canfil.FilterBank = 0;
 8002c12:	4b18      	ldr	r3, [pc, #96]	@ (8002c74 <tm_init+0xa0>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	639a      	str	r2, [r3, #56]	@ 0x38
    g_can_rx.canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8002c18:	4b16      	ldr	r3, [pc, #88]	@ (8002c74 <tm_init+0xa0>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	63da      	str	r2, [r3, #60]	@ 0x3c
    g_can_rx.canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002c1e:	4b15      	ldr	r3, [pc, #84]	@ (8002c74 <tm_init+0xa0>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	635a      	str	r2, [r3, #52]	@ 0x34
    g_can_rx.canfil.FilterIdHigh = 0;
 8002c24:	4b13      	ldr	r3, [pc, #76]	@ (8002c74 <tm_init+0xa0>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	625a      	str	r2, [r3, #36]	@ 0x24
    g_can_rx.canfil.FilterIdLow = 0;
 8002c2a:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <tm_init+0xa0>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28
    g_can_rx.canfil.FilterMaskIdHigh = 0;
 8002c30:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <tm_init+0xa0>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	62da      	str	r2, [r3, #44]	@ 0x2c
    g_can_rx.canfil.FilterMaskIdLow = 0;
 8002c36:	4b0f      	ldr	r3, [pc, #60]	@ (8002c74 <tm_init+0xa0>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	631a      	str	r2, [r3, #48]	@ 0x30
    g_can_rx.canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <tm_init+0xa0>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	641a      	str	r2, [r3, #64]	@ 0x40
    g_can_rx.canfil.FilterActivation = ENABLE;
 8002c42:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <tm_init+0xa0>)
 8002c44:	2201      	movs	r2, #1
 8002c46:	645a      	str	r2, [r3, #68]	@ 0x44
    g_can_rx.canfil.SlaveStartFilterBank = 14;
 8002c48:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <tm_init+0xa0>)
 8002c4a:	220e      	movs	r2, #14
 8002c4c:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_CAN_ConfigFilter(h_can,&g_can_rx.canfil) != HAL_OK)
 8002c4e:	490c      	ldr	r1, [pc, #48]	@ (8002c80 <tm_init+0xac>)
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f001 fcf0 	bl	8004636 <HAL_CAN_ConfigFilter>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <tm_init+0x8c>
    {
        Error_Handler();
 8002c5c:	f7ff fa3c 	bl	80020d8 <Error_Handler>
    }

    HAL_CAN_Start(h_can);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f001 fdb2 	bl	80047ca <HAL_CAN_Start>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20001244 	.word	0x20001244
 8002c74:	2000126c 	.word	0x2000126c
 8002c78:	2000125c 	.word	0x2000125c
 8002c7c:	20001288 	.word	0x20001288
 8002c80:	20001290 	.word	0x20001290

08002c84 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *h_can)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(h_can, CAN_RX_FIFO0, &g_can_rx.rx_header, g_can_rx.rx_data) != HAL_OK)
 8002c8c:	4b07      	ldr	r3, [pc, #28]	@ (8002cac <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8002c8e:	4a08      	ldr	r2, [pc, #32]	@ (8002cb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8002c90:	2100      	movs	r1, #0
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f001 fead 	bl	80049f2 <HAL_CAN_GetRxMessage>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
    {
		Error_Handler();
 8002c9e:	f7ff fa1b 	bl	80020d8 <Error_Handler>
	}
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20001288 	.word	0x20001288
 8002cb0:	2000126c 	.word	0x2000126c

08002cb4 <can_send_frame>:

void can_send_frame(uint32_t num_bytes, uint8_t endpoint)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	70fb      	strb	r3, [r7, #3]
	  g_can_tx.tx_header.IDE = CAN_ID_STD;
 8002cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <can_send_frame+0x4c>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	609a      	str	r2, [r3, #8]
	  g_can_tx.tx_header.StdId = CAN_ID << 6 | endpoint;
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002d04 <can_send_frame+0x50>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	019a      	lsls	r2, r3, #6
 8002ccc:	78fb      	ldrb	r3, [r7, #3]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <can_send_frame+0x4c>)
 8002cd4:	601a      	str	r2, [r3, #0]
	  g_can_tx.tx_header.ExtId = 0;
 8002cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <can_send_frame+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	605a      	str	r2, [r3, #4]
	  g_can_tx.tx_header.RTR = CAN_RTR_DATA;
 8002cdc:	4b08      	ldr	r3, [pc, #32]	@ (8002d00 <can_send_frame+0x4c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
	  g_can_tx.tx_header.DLC = num_bytes;
 8002ce2:	4a07      	ldr	r2, [pc, #28]	@ (8002d00 <can_send_frame+0x4c>)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6113      	str	r3, [r2, #16]

	  HAL_CAN_AddTxMessage(g_can_tx.h_can, &g_can_tx.tx_header, g_can_tx.tx_data, &g_can_tx.mailbox);
 8002ce8:	4b05      	ldr	r3, [pc, #20]	@ (8002d00 <can_send_frame+0x4c>)
 8002cea:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002cec:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <can_send_frame+0x54>)
 8002cee:	4a07      	ldr	r2, [pc, #28]	@ (8002d0c <can_send_frame+0x58>)
 8002cf0:	4903      	ldr	r1, [pc, #12]	@ (8002d00 <can_send_frame+0x4c>)
 8002cf2:	f001 fdae 	bl	8004852 <HAL_CAN_AddTxMessage>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20001244 	.word	0x20001244
 8002d04:	20000154 	.word	0x20000154
 8002d08:	20001264 	.word	0x20001264
 8002d0c:	2000125c 	.word	0x2000125c

08002d10 <tm_get_can_id>:
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_ENCODER_ESTIMATES) {}
    memcpy(&estimates, &g_can_rx.rx_data, sizeof(float));
    return estimates;
}

uint8_t tm_get_can_id(void) {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
    uint8_t can_id;
    can_send_frame(1, TM_GET_CAN_ID);
 8002d16:	2105      	movs	r1, #5
 8002d18:	2001      	movs	r0, #1
 8002d1a:	f7ff ffcb 	bl	8002cb4 <can_send_frame>
    // endpoint is lower 6 bits of can id

    uint32_t start_time = HAL_GetTick();
 8002d1e:	f000 f8c5 	bl	8002eac <HAL_GetTick>
 8002d22:	60f8      	str	r0, [r7, #12]
	uint32_t timeout_ms = 500; // 500ms timeout
 8002d24:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002d28:	60bb      	str	r3, [r7, #8]

    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_CAN_ID) {
 8002d2a:	e009      	b.n	8002d40 <tm_get_can_id+0x30>
		if (HAL_GetTick() - start_time > timeout_ms) {
 8002d2c:	f000 f8be 	bl	8002eac <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d201      	bcs.n	8002d40 <tm_get_can_id+0x30>
				return (1 << 8) - 1;
 8002d3c:	23ff      	movs	r3, #255	@ 0xff
 8002d3e:	e00c      	b.n	8002d5a <tm_get_can_id+0x4a>
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_CAN_ID) {
 8002d40:	4b08      	ldr	r3, [pc, #32]	@ (8002d64 <tm_get_can_id+0x54>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d48:	2b05      	cmp	r3, #5
 8002d4a:	d1ef      	bne.n	8002d2c <tm_get_can_id+0x1c>
		}
    }
    memcpy(&can_id, &g_can_rx.rx_data, sizeof(uint8_t));
 8002d4c:	4b05      	ldr	r3, [pc, #20]	@ (8002d64 <tm_get_can_id+0x54>)
 8002d4e:	7f1b      	ldrb	r3, [r3, #28]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	71fb      	strb	r3, [r7, #7]
    reset_rx_id();
 8002d54:	f7ff ff30 	bl	8002bb8 <reset_rx_id>
    return can_id;
 8002d58:	79fb      	ldrb	r3, [r7, #7]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	2000126c 	.word	0x2000126c

08002d68 <set_can_id>:

void set_can_id(uint8_t id) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
	CAN_ID = id;
 8002d72:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <set_can_id+0x1c>)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	7013      	strb	r3, [r2, #0]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	20000154 	.word	0x20000154

08002d88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002d88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dc0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d8c:	f7ff ff02 	bl	8002b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d90:	480c      	ldr	r0, [pc, #48]	@ (8002dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d92:	490d      	ldr	r1, [pc, #52]	@ (8002dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d94:	4a0d      	ldr	r2, [pc, #52]	@ (8002dcc <LoopForever+0xe>)
  movs r3, #0
 8002d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d98:	e002      	b.n	8002da0 <LoopCopyDataInit>

08002d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d9e:	3304      	adds	r3, #4

08002da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002da4:	d3f9      	bcc.n	8002d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002da6:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002da8:	4c0a      	ldr	r4, [pc, #40]	@ (8002dd4 <LoopForever+0x16>)
  movs r3, #0
 8002daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dac:	e001      	b.n	8002db2 <LoopFillZerobss>

08002dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002db0:	3204      	adds	r2, #4

08002db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002db4:	d3fb      	bcc.n	8002dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002db6:	f006 fb75 	bl	80094a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002dba:	f7fe fee5 	bl	8001b88 <main>

08002dbe <LoopForever>:

LoopForever:
    b LoopForever
 8002dbe:	e7fe      	b.n	8002dbe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002dc0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dc8:	20000328 	.word	0x20000328
  ldr r2, =_sidata
 8002dcc:	0800bc0c 	.word	0x0800bc0c
  ldr r2, =_sbss
 8002dd0:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 8002dd4:	2000140c 	.word	0x2000140c

08002dd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002dd8:	e7fe      	b.n	8002dd8 <ADC1_IRQHandler>

08002dda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002de4:	2003      	movs	r0, #3
 8002de6:	f002 fa4b 	bl	8005280 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dea:	200f      	movs	r0, #15
 8002dec:	f000 f80e 	bl	8002e0c <HAL_InitTick>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	71fb      	strb	r3, [r7, #7]
 8002dfa:	e001      	b.n	8002e00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002dfc:	f7ff fb40 	bl	8002480 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e00:	79fb      	ldrb	r3, [r7, #7]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002e18:	4b17      	ldr	r3, [pc, #92]	@ (8002e78 <HAL_InitTick+0x6c>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d023      	beq.n	8002e68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002e20:	4b16      	ldr	r3, [pc, #88]	@ (8002e7c <HAL_InitTick+0x70>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <HAL_InitTick+0x6c>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e36:	4618      	mov	r0, r3
 8002e38:	f002 fa57 	bl	80052ea <HAL_SYSTICK_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10f      	bne.n	8002e62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b0f      	cmp	r3, #15
 8002e46:	d809      	bhi.n	8002e5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	6879      	ldr	r1, [r7, #4]
 8002e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e50:	f002 fa21 	bl	8005296 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e54:	4a0a      	ldr	r2, [pc, #40]	@ (8002e80 <HAL_InitTick+0x74>)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	e007      	b.n	8002e6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	73fb      	strb	r3, [r7, #15]
 8002e60:	e004      	b.n	8002e6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]
 8002e66:	e001      	b.n	8002e6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	2000015c 	.word	0x2000015c
 8002e7c:	20000150 	.word	0x20000150
 8002e80:	20000158 	.word	0x20000158

08002e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <HAL_IncTick+0x20>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <HAL_IncTick+0x24>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4413      	add	r3, r2
 8002e94:	4a04      	ldr	r2, [pc, #16]	@ (8002ea8 <HAL_IncTick+0x24>)
 8002e96:	6013      	str	r3, [r2, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	2000015c 	.word	0x2000015c
 8002ea8:	200012bc 	.word	0x200012bc

08002eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb0:	4b03      	ldr	r3, [pc, #12]	@ (8002ec0 <HAL_GetTick+0x14>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	200012bc 	.word	0x200012bc

08002ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ecc:	f7ff ffee 	bl	8002eac <HAL_GetTick>
 8002ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002edc:	d005      	beq.n	8002eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ede:	4b0a      	ldr	r3, [pc, #40]	@ (8002f08 <HAL_Delay+0x44>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002eea:	bf00      	nop
 8002eec:	f7ff ffde 	bl	8002eac <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d8f7      	bhi.n	8002eec <HAL_Delay+0x28>
  {
  }
}
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	2000015c 	.word	0x2000015c

08002f0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	609a      	str	r2, [r3, #8]
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	609a      	str	r2, [r3, #8]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	3360      	adds	r3, #96	@ 0x60
 8002f86:	461a      	mov	r2, r3
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <LL_ADC_SetOffset+0x44>)
 8002f96:	4013      	ands	r3, r2
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002fac:	bf00      	nop
 8002fae:	371c      	adds	r7, #28
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	03fff000 	.word	0x03fff000

08002fbc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3360      	adds	r3, #96	@ 0x60
 8002fca:	461a      	mov	r2, r3
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	3360      	adds	r3, #96	@ 0x60
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	431a      	orrs	r2, r3
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003012:	bf00      	nop
 8003014:	371c      	adds	r7, #28
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800301e:	b480      	push	{r7}
 8003020:	b083      	sub	sp, #12
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	3330      	adds	r3, #48	@ 0x30
 8003054:	461a      	mov	r2, r3
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	0a1b      	lsrs	r3, r3, #8
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	f003 030c 	and.w	r3, r3, #12
 8003060:	4413      	add	r3, r2
 8003062:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	f003 031f 	and.w	r3, r3, #31
 800306e:	211f      	movs	r1, #31
 8003070:	fa01 f303 	lsl.w	r3, r1, r3
 8003074:	43db      	mvns	r3, r3
 8003076:	401a      	ands	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0e9b      	lsrs	r3, r3, #26
 800307c:	f003 011f 	and.w	r1, r3, #31
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f003 031f 	and.w	r3, r3, #31
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	431a      	orrs	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003090:	bf00      	nop
 8003092:	371c      	adds	r7, #28
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800309c:	b480      	push	{r7}
 800309e:	b087      	sub	sp, #28
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3314      	adds	r3, #20
 80030ac:	461a      	mov	r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	0e5b      	lsrs	r3, r3, #25
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	f003 0304 	and.w	r3, r3, #4
 80030b8:	4413      	add	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	0d1b      	lsrs	r3, r3, #20
 80030c4:	f003 031f 	and.w	r3, r3, #31
 80030c8:	2107      	movs	r1, #7
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	43db      	mvns	r3, r3
 80030d0:	401a      	ands	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	0d1b      	lsrs	r3, r3, #20
 80030d6:	f003 031f 	and.w	r3, r3, #31
 80030da:	6879      	ldr	r1, [r7, #4]
 80030dc:	fa01 f303 	lsl.w	r3, r1, r3
 80030e0:	431a      	orrs	r2, r3
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80030e6:	bf00      	nop
 80030e8:	371c      	adds	r7, #28
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310c:	43db      	mvns	r3, r3
 800310e:	401a      	ands	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f003 0318 	and.w	r3, r3, #24
 8003116:	4908      	ldr	r1, [pc, #32]	@ (8003138 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003118:	40d9      	lsrs	r1, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	400b      	ands	r3, r1
 800311e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003122:	431a      	orrs	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800312a:	bf00      	nop
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	0007ffff 	.word	0x0007ffff

0800313c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800314c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6093      	str	r3, [r2, #8]
}
 8003154:	bf00      	nop
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003174:	d101      	bne.n	800317a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003198:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800319c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031c4:	d101      	bne.n	80031ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003210:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003214:	f043 0202 	orr.w	r2, r3, #2
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <LL_ADC_IsEnabled+0x18>
 800323c:	2301      	movs	r3, #1
 800323e:	e000      	b.n	8003242 <LL_ADC_IsEnabled+0x1a>
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b02      	cmp	r3, #2
 8003260:	d101      	bne.n	8003266 <LL_ADC_IsDisableOngoing+0x18>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <LL_ADC_IsDisableOngoing+0x1a>
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003284:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003288:	f043 0204 	orr.w	r2, r3, #4
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032b0:	f043 0210 	orr.w	r2, r3, #16
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d101      	bne.n	80032dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80032d8:	2301      	movs	r3, #1
 80032da:	e000      	b.n	80032de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80032fe:	f043 0220 	orr.w	r2, r3, #32
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr

08003312 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b08      	cmp	r3, #8
 8003324:	d101      	bne.n	800332a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b088      	sub	sp, #32
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003340:	2300      	movs	r3, #0
 8003342:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	e126      	b.n	80035a0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335c:	2b00      	cmp	r3, #0
 800335e:	d109      	bne.n	8003374 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff f8b1 	bl	80024c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff fef1 	bl	8003160 <LL_ADC_IsDeepPowerDownEnabled>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d004      	beq.n	800338e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fed7 	bl	800313c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff0c 	bl	80031b0 <LL_ADC_IsInternalRegulatorEnabled>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d115      	bne.n	80033ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff fef0 	bl	8003188 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033a8:	4b7f      	ldr	r3, [pc, #508]	@ (80035a8 <HAL_ADC_Init+0x270>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	099b      	lsrs	r3, r3, #6
 80033ae:	4a7f      	ldr	r2, [pc, #508]	@ (80035ac <HAL_ADC_Init+0x274>)
 80033b0:	fba2 2303 	umull	r2, r3, r2, r3
 80033b4:	099b      	lsrs	r3, r3, #6
 80033b6:	3301      	adds	r3, #1
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033bc:	e002      	b.n	80033c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	3b01      	subs	r3, #1
 80033c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f9      	bne.n	80033be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff feee 	bl	80031b0 <LL_ADC_IsInternalRegulatorEnabled>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10d      	bne.n	80033f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033de:	f043 0210 	orr.w	r2, r3, #16
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ea:	f043 0201 	orr.w	r2, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff ff62 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 8003400:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003406:	f003 0310 	and.w	r3, r3, #16
 800340a:	2b00      	cmp	r3, #0
 800340c:	f040 80bf 	bne.w	800358e <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f040 80bb 	bne.w	800358e <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003420:	f043 0202 	orr.w	r2, r3, #2
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fefb 	bl	8003228 <LL_ADC_IsEnabled>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10b      	bne.n	8003450 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003438:	485d      	ldr	r0, [pc, #372]	@ (80035b0 <HAL_ADC_Init+0x278>)
 800343a:	f7ff fef5 	bl	8003228 <LL_ADC_IsEnabled>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d105      	bne.n	8003450 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	4619      	mov	r1, r3
 800344a:	485a      	ldr	r0, [pc, #360]	@ (80035b4 <HAL_ADC_Init+0x27c>)
 800344c:	f7ff fd5e 	bl	8002f0c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	7e5b      	ldrb	r3, [r3, #25]
 8003454:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800345a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003460:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003466:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800346e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003470:	4313      	orrs	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d106      	bne.n	800348c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003482:	3b01      	subs	r3, #1
 8003484:	045b      	lsls	r3, r3, #17
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4313      	orrs	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003490:	2b00      	cmp	r3, #0
 8003492:	d009      	beq.n	80034a8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003498:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	4b42      	ldr	r3, [pc, #264]	@ (80035b8 <HAL_ADC_Init+0x280>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	69b9      	ldr	r1, [r7, #24]
 80034b8:	430b      	orrs	r3, r1
 80034ba:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff ff26 	bl	8003312 <LL_ADC_INJ_IsConversionOngoing>
 80034c6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d13d      	bne.n	800354a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d13a      	bne.n	800354a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034d8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034e0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034f0:	f023 0302 	bic.w	r3, r3, #2
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	69b9      	ldr	r1, [r7, #24]
 80034fa:	430b      	orrs	r3, r1
 80034fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003504:	2b01      	cmp	r3, #1
 8003506:	d118      	bne.n	800353a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003512:	f023 0304 	bic.w	r3, r3, #4
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800351e:	4311      	orrs	r1, r2
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003524:	4311      	orrs	r1, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800352a:	430a      	orrs	r2, r1
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	611a      	str	r2, [r3, #16]
 8003538:	e007      	b.n	800354a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d10c      	bne.n	800356c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003558:	f023 010f 	bic.w	r1, r3, #15
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	1e5a      	subs	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	631a      	str	r2, [r3, #48]	@ 0x30
 800356a:	e007      	b.n	800357c <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 020f 	bic.w	r2, r2, #15
 800357a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003580:	f023 0303 	bic.w	r3, r3, #3
 8003584:	f043 0201 	orr.w	r2, r3, #1
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	655a      	str	r2, [r3, #84]	@ 0x54
 800358c:	e007      	b.n	800359e <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	f043 0210 	orr.w	r2, r3, #16
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800359e:	7ffb      	ldrb	r3, [r7, #31]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000150 	.word	0x20000150
 80035ac:	053e2d63 	.word	0x053e2d63
 80035b0:	50040000 	.word	0x50040000
 80035b4:	50040300 	.word	0x50040300
 80035b8:	fff0c007 	.word	0xfff0c007

080035bc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff fe7b 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d14f      	bne.n	8003674 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d101      	bne.n	80035e2 <HAL_ADC_Start+0x26>
 80035de:	2302      	movs	r3, #2
 80035e0:	e04b      	b.n	800367a <HAL_ADC_Start+0xbe>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 fdb6 	bl	800415c <ADC_Enable>
 80035f0:	4603      	mov	r3, r0
 80035f2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d137      	bne.n	800366a <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003602:	f023 0301 	bic.w	r3, r3, #1
 8003606:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800361a:	d106      	bne.n	800362a <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003620:	f023 0206 	bic.w	r2, r3, #6
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	659a      	str	r2, [r3, #88]	@ 0x58
 8003628:	e002      	b.n	8003630 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	221c      	movs	r2, #28
 8003636:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d007      	beq.n	800365e <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003656:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff fe06 	bl	8003274 <LL_ADC_REG_StartConversion>
 8003668:	e006      	b.n	8003678 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003672:	e001      	b.n	8003678 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003674:	2302      	movs	r3, #2
 8003676:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003678:	7bfb      	ldrb	r3, [r7, #15]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b084      	sub	sp, #16
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_ADC_Stop+0x16>
 8003694:	2302      	movs	r3, #2
 8003696:	e023      	b.n	80036e0 <HAL_ADC_Stop+0x5e>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80036a0:	2103      	movs	r1, #3
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 fc9e 	bl	8003fe4 <ADC_ConversionStop>
 80036a8:	4603      	mov	r3, r0
 80036aa:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d111      	bne.n	80036d6 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fdd8 	bl	8004268 <ADC_Disable>
 80036b8:	4603      	mov	r3, r0
 80036ba:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d109      	bne.n	80036d6 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036ca:	f023 0301 	bic.w	r3, r3, #1
 80036ce:	f043 0201 	orr.w	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80036de:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d102      	bne.n	8003700 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80036fa:	2308      	movs	r3, #8
 80036fc:	617b      	str	r3, [r7, #20]
 80036fe:	e010      	b.n	8003722 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d007      	beq.n	800371e <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003712:	f043 0220 	orr.w	r2, r3, #32
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06f      	b.n	80037fe <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800371e:	2304      	movs	r3, #4
 8003720:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003722:	f7ff fbc3 	bl	8002eac <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003728:	e021      	b.n	800376e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d01d      	beq.n	800376e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003732:	f7ff fbbb 	bl	8002eac <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	429a      	cmp	r2, r3
 8003740:	d302      	bcc.n	8003748 <HAL_ADC_PollForConversion+0x60>
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d112      	bne.n	800376e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	4013      	ands	r3, r2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	f043 0204 	orr.w	r2, r3, #4
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e047      	b.n	80037fe <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d0d6      	beq.n	800372a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003780:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fc46 	bl	800301e <LL_ADC_REG_IsTriggerSourceSWStart>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01c      	beq.n	80037d2 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	7e5b      	ldrb	r3, [r3, #25]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d118      	bne.n	80037d2 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0308 	and.w	r3, r3, #8
 80037aa:	2b08      	cmp	r3, #8
 80037ac:	d111      	bne.n	80037d2 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d105      	bne.n	80037d2 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d104      	bne.n	80037ea <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2208      	movs	r2, #8
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	e008      	b.n	80037fc <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d103      	bne.n	80037fc <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	220c      	movs	r2, #12
 80037fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3718      	adds	r7, #24
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003814:	4618      	mov	r0, r3
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b0b6      	sub	sp, #216	@ 0xd8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003830:	2300      	movs	r3, #0
 8003832:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x22>
 800383e:	2302      	movs	r3, #2
 8003840:	e3bb      	b.n	8003fba <HAL_ADC_ConfigChannel+0x79a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff fd38 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	f040 83a0 	bne.w	8003f9c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b05      	cmp	r3, #5
 800386a:	d824      	bhi.n	80038b6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	3b02      	subs	r3, #2
 8003872:	2b03      	cmp	r3, #3
 8003874:	d81b      	bhi.n	80038ae <HAL_ADC_ConfigChannel+0x8e>
 8003876:	a201      	add	r2, pc, #4	@ (adr r2, 800387c <HAL_ADC_ConfigChannel+0x5c>)
 8003878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387c:	0800388d 	.word	0x0800388d
 8003880:	08003895 	.word	0x08003895
 8003884:	0800389d 	.word	0x0800389d
 8003888:	080038a5 	.word	0x080038a5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800388c:	230c      	movs	r3, #12
 800388e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003892:	e010      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003894:	2312      	movs	r3, #18
 8003896:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800389a:	e00c      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800389c:	2318      	movs	r3, #24
 800389e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80038a2:	e008      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80038a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80038ac:	e003      	b.n	80038b6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80038ae:	2306      	movs	r3, #6
 80038b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80038b4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80038c4:	f7ff fbbe 	bl	8003044 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fcf9 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 80038d2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff fd19 	bl	8003312 <LL_ADC_INJ_IsConversionOngoing>
 80038e0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80038e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f040 81a4 	bne.w	8003c36 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80038ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f040 819f 	bne.w	8003c36 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	6819      	ldr	r1, [r3, #0]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	461a      	mov	r2, r3
 8003906:	f7ff fbc9 	bl	800309c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	695a      	ldr	r2, [r3, #20]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	08db      	lsrs	r3, r3, #3
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	2b04      	cmp	r3, #4
 800392a:	d00a      	beq.n	8003942 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6818      	ldr	r0, [r3, #0]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	6919      	ldr	r1, [r3, #16]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800393c:	f7ff fb1a 	bl	8002f74 <LL_ADC_SetOffset>
 8003940:	e179      	b.n	8003c36 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2100      	movs	r1, #0
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fb37 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 800394e:	4603      	mov	r3, r0
 8003950:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003954:	2b00      	cmp	r3, #0
 8003956:	d10a      	bne.n	800396e <HAL_ADC_ConfigChannel+0x14e>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fb2c 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003964:	4603      	mov	r3, r0
 8003966:	0e9b      	lsrs	r3, r3, #26
 8003968:	f003 021f 	and.w	r2, r3, #31
 800396c:	e01e      	b.n	80039ac <HAL_ADC_ConfigChannel+0x18c>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2100      	movs	r1, #0
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fb21 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 800397a:	4603      	mov	r3, r0
 800397c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003980:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003984:	fa93 f3a3 	rbit	r3, r3
 8003988:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800398c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003994:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800399c:	2320      	movs	r3, #32
 800399e:	e004      	b.n	80039aa <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80039a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80039a4:	fab3 f383 	clz	r3, r3
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d105      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x1a4>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	0e9b      	lsrs	r3, r3, #26
 80039be:	f003 031f 	and.w	r3, r3, #31
 80039c2:	e018      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x1d6>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039d0:	fa93 f3a3 	rbit	r3, r3
 80039d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80039d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80039dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80039e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80039e8:	2320      	movs	r3, #32
 80039ea:	e004      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80039ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039f0:	fab3 f383 	clz	r3, r3
 80039f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d106      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2200      	movs	r2, #0
 8003a00:	2100      	movs	r1, #0
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7ff faf0 	bl	8002fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff fad4 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003a14:	4603      	mov	r3, r0
 8003a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10a      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x214>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2101      	movs	r1, #1
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff fac9 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	0e9b      	lsrs	r3, r3, #26
 8003a2e:	f003 021f 	and.w	r2, r3, #31
 8003a32:	e01e      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x252>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2101      	movs	r1, #1
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff fabe 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003a4a:	fa93 f3a3 	rbit	r3, r3
 8003a4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003a52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003a5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003a62:	2320      	movs	r3, #32
 8003a64:	e004      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a6a:	fab3 f383 	clz	r3, r3
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d105      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x26a>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	0e9b      	lsrs	r3, r3, #26
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	e018      	b.n	8003abc <HAL_ADC_ConfigChannel+0x29c>
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a92:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a96:	fa93 f3a3 	rbit	r3, r3
 8003a9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003a9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003aa2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003aa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003aae:	2320      	movs	r3, #32
 8003ab0:	e004      	b.n	8003abc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003ab2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ab6:	fab3 f383 	clz	r3, r3
 8003aba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d106      	bne.n	8003ace <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fa8d 	bl	8002fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2102      	movs	r1, #2
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff fa71 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003ada:	4603      	mov	r3, r0
 8003adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10a      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x2da>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2102      	movs	r1, #2
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff fa66 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003af0:	4603      	mov	r3, r0
 8003af2:	0e9b      	lsrs	r3, r3, #26
 8003af4:	f003 021f 	and.w	r2, r3, #31
 8003af8:	e01e      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x318>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2102      	movs	r1, #2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff fa5b 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b10:	fa93 f3a3 	rbit	r3, r3
 8003b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003b20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003b28:	2320      	movs	r3, #32
 8003b2a:	e004      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003b2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b30:	fab3 f383 	clz	r3, r3
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d105      	bne.n	8003b50 <HAL_ADC_ConfigChannel+0x330>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	0e9b      	lsrs	r3, r3, #26
 8003b4a:	f003 031f 	and.w	r3, r3, #31
 8003b4e:	e014      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x35a>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003b5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003b64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003b6c:	2320      	movs	r3, #32
 8003b6e:	e004      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003b70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b74:	fab3 f383 	clz	r3, r3
 8003b78:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d106      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2200      	movs	r2, #0
 8003b84:	2102      	movs	r1, #2
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff fa2e 	bl	8002fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2103      	movs	r1, #3
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fa12 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10a      	bne.n	8003bb8 <HAL_ADC_ConfigChannel+0x398>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2103      	movs	r1, #3
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fa07 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	0e9b      	lsrs	r3, r3, #26
 8003bb2:	f003 021f 	and.w	r2, r3, #31
 8003bb6:	e017      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x3c8>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2103      	movs	r1, #3
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff f9fc 	bl	8002fbc <LL_ADC_GetOffsetChannel>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003bd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bd2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003bd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003bda:	2320      	movs	r3, #32
 8003bdc:	e003      	b.n	8003be6 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003bde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003be0:	fab3 f383 	clz	r3, r3
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d105      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x3e0>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	0e9b      	lsrs	r3, r3, #26
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	e011      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x404>
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c08:	fa93 f3a3 	rbit	r3, r3
 8003c0c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c10:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003c12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003c18:	2320      	movs	r3, #32
 8003c1a:	e003      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003c1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c1e:	fab3 f383 	clz	r3, r3
 8003c22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d106      	bne.n	8003c36 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	2103      	movs	r1, #3
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff f9d9 	bl	8002fe8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff faf4 	bl	8003228 <LL_ADC_IsEnabled>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f040 8140 	bne.w	8003ec8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6818      	ldr	r0, [r3, #0]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	461a      	mov	r2, r3
 8003c56:	f7ff fa4d 	bl	80030f4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	4a8f      	ldr	r2, [pc, #572]	@ (8003e9c <HAL_ADC_ConfigChannel+0x67c>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	f040 8131 	bne.w	8003ec8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10b      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x46e>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	0e9b      	lsrs	r3, r3, #26
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f003 031f 	and.w	r3, r3, #31
 8003c82:	2b09      	cmp	r3, #9
 8003c84:	bf94      	ite	ls
 8003c86:	2301      	movls	r3, #1
 8003c88:	2300      	movhi	r3, #0
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	e019      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x4a2>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c96:	fa93 f3a3 	rbit	r3, r3
 8003c9a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003ca0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003ca6:	2320      	movs	r3, #32
 8003ca8:	e003      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cac:	fab3 f383 	clz	r3, r3
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	2b09      	cmp	r3, #9
 8003cba:	bf94      	ite	ls
 8003cbc:	2301      	movls	r3, #1
 8003cbe:	2300      	movhi	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d079      	beq.n	8003dba <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d107      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x4c2>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	0e9b      	lsrs	r3, r3, #26
 8003cd8:	3301      	adds	r3, #1
 8003cda:	069b      	lsls	r3, r3, #26
 8003cdc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ce0:	e015      	b.n	8003d0e <HAL_ADC_ConfigChannel+0x4ee>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cea:	fa93 f3a3 	rbit	r3, r3
 8003cee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cf2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003cf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	e003      	b.n	8003d06 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d00:	fab3 f383 	clz	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	3301      	adds	r3, #1
 8003d08:	069b      	lsls	r3, r3, #26
 8003d0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d109      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x50e>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	0e9b      	lsrs	r3, r3, #26
 8003d20:	3301      	adds	r3, #1
 8003d22:	f003 031f 	and.w	r3, r3, #31
 8003d26:	2101      	movs	r1, #1
 8003d28:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2c:	e017      	b.n	8003d5e <HAL_ADC_ConfigChannel+0x53e>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d36:	fa93 f3a3 	rbit	r3, r3
 8003d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003d40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003d46:	2320      	movs	r3, #32
 8003d48:	e003      	b.n	8003d52 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003d4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d4c:	fab3 f383 	clz	r3, r3
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	3301      	adds	r3, #1
 8003d54:	f003 031f 	and.w	r3, r3, #31
 8003d58:	2101      	movs	r1, #1
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	ea42 0103 	orr.w	r1, r2, r3
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10a      	bne.n	8003d84 <HAL_ADC_ConfigChannel+0x564>
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	0e9b      	lsrs	r3, r3, #26
 8003d74:	3301      	adds	r3, #1
 8003d76:	f003 021f 	and.w	r2, r3, #31
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	4413      	add	r3, r2
 8003d80:	051b      	lsls	r3, r3, #20
 8003d82:	e018      	b.n	8003db6 <HAL_ADC_ConfigChannel+0x596>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003d9c:	2320      	movs	r3, #32
 8003d9e:	e003      	b.n	8003da8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da2:	fab3 f383 	clz	r3, r3
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	3301      	adds	r3, #1
 8003daa:	f003 021f 	and.w	r2, r3, #31
 8003dae:	4613      	mov	r3, r2
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	4413      	add	r3, r2
 8003db4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003db6:	430b      	orrs	r3, r1
 8003db8:	e081      	b.n	8003ebe <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d107      	bne.n	8003dd6 <HAL_ADC_ConfigChannel+0x5b6>
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	0e9b      	lsrs	r3, r3, #26
 8003dcc:	3301      	adds	r3, #1
 8003dce:	069b      	lsls	r3, r3, #26
 8003dd0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003dd4:	e015      	b.n	8003e02 <HAL_ADC_ConfigChannel+0x5e2>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dde:	fa93 f3a3 	rbit	r3, r3
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003dee:	2320      	movs	r3, #32
 8003df0:	e003      	b.n	8003dfa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df4:	fab3 f383 	clz	r3, r3
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	069b      	lsls	r3, r3, #26
 8003dfe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x602>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	0e9b      	lsrs	r3, r3, #26
 8003e14:	3301      	adds	r3, #1
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	e017      	b.n	8003e52 <HAL_ADC_ConfigChannel+0x632>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	fa93 f3a3 	rbit	r3, r3
 8003e2e:	61bb      	str	r3, [r7, #24]
  return result;
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003e3a:	2320      	movs	r3, #32
 8003e3c:	e003      	b.n	8003e46 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003e3e:	6a3b      	ldr	r3, [r7, #32]
 8003e40:	fab3 f383 	clz	r3, r3
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	3301      	adds	r3, #1
 8003e48:	f003 031f 	and.w	r3, r3, #31
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e52:	ea42 0103 	orr.w	r1, r2, r3
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10d      	bne.n	8003e7e <HAL_ADC_ConfigChannel+0x65e>
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	0e9b      	lsrs	r3, r3, #26
 8003e68:	3301      	adds	r3, #1
 8003e6a:	f003 021f 	and.w	r2, r3, #31
 8003e6e:	4613      	mov	r3, r2
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	4413      	add	r3, r2
 8003e74:	3b1e      	subs	r3, #30
 8003e76:	051b      	lsls	r3, r3, #20
 8003e78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e7c:	e01e      	b.n	8003ebc <HAL_ADC_ConfigChannel+0x69c>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	fa93 f3a3 	rbit	r3, r3
 8003e8a:	60fb      	str	r3, [r7, #12]
  return result;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d104      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003e96:	2320      	movs	r3, #32
 8003e98:	e006      	b.n	8003ea8 <HAL_ADC_ConfigChannel+0x688>
 8003e9a:	bf00      	nop
 8003e9c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	fab3 f383 	clz	r3, r3
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	f003 021f 	and.w	r2, r3, #31
 8003eae:	4613      	mov	r3, r2
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	4413      	add	r3, r2
 8003eb4:	3b1e      	subs	r3, #30
 8003eb6:	051b      	lsls	r3, r3, #20
 8003eb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ebc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	f7ff f8ea 	bl	800309c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8003fc4 <HAL_ADC_ConfigChannel+0x7a4>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d06c      	beq.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ed4:	483c      	ldr	r0, [pc, #240]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x7a8>)
 8003ed6:	f7ff f83f 	bl	8002f58 <LL_ADC_GetCommonPathInternalCh>
 8003eda:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a3a      	ldr	r2, [pc, #232]	@ (8003fcc <HAL_ADC_ConfigChannel+0x7ac>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d127      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ee8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003eec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d121      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a35      	ldr	r2, [pc, #212]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x7b0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d157      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003efe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f06:	4619      	mov	r1, r3
 8003f08:	482f      	ldr	r0, [pc, #188]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x7a8>)
 8003f0a:	f7ff f812 	bl	8002f32 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f0e:	4b31      	ldr	r3, [pc, #196]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x7b4>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	099b      	lsrs	r3, r3, #6
 8003f14:	4a30      	ldr	r2, [pc, #192]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x7b8>)
 8003f16:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1a:	099b      	lsrs	r3, r3, #6
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	4613      	mov	r3, r2
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	4413      	add	r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f28:	e002      	b.n	8003f30 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f9      	bne.n	8003f2a <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f36:	e03a      	b.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a27      	ldr	r2, [pc, #156]	@ (8003fdc <HAL_ADC_ConfigChannel+0x7bc>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d113      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10d      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x7b0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d12a      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f60:	4619      	mov	r1, r3
 8003f62:	4819      	ldr	r0, [pc, #100]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x7a8>)
 8003f64:	f7fe ffe5 	bl	8002f32 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f68:	e021      	b.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fe0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d11c      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d116      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a12      	ldr	r2, [pc, #72]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x7b0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d111      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f92:	4619      	mov	r1, r3
 8003f94:	480c      	ldr	r0, [pc, #48]	@ (8003fc8 <HAL_ADC_ConfigChannel+0x7a8>)
 8003f96:	f7fe ffcc 	bl	8002f32 <LL_ADC_SetCommonPathInternalCh>
 8003f9a:	e008      	b.n	8003fae <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003fb6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	37d8      	adds	r7, #216	@ 0xd8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	80080000 	.word	0x80080000
 8003fc8:	50040300 	.word	0x50040300
 8003fcc:	c7520000 	.word	0xc7520000
 8003fd0:	50040000 	.word	0x50040000
 8003fd4:	20000150 	.word	0x20000150
 8003fd8:	053e2d63 	.word	0x053e2d63
 8003fdc:	cb840000 	.word	0xcb840000
 8003fe0:	80000001 	.word	0x80000001

08003fe4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b088      	sub	sp, #32
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff f962 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 8004000:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff f983 	bl	8003312 <LL_ADC_INJ_IsConversionOngoing>
 800400c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d103      	bne.n	800401c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 8098 	beq.w	800414c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d02a      	beq.n	8004080 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	7e5b      	ldrb	r3, [r3, #25]
 800402e:	2b01      	cmp	r3, #1
 8004030:	d126      	bne.n	8004080 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	7e1b      	ldrb	r3, [r3, #24]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d122      	bne.n	8004080 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800403a:	2301      	movs	r3, #1
 800403c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800403e:	e014      	b.n	800406a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	4a45      	ldr	r2, [pc, #276]	@ (8004158 <ADC_ConversionStop+0x174>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d90d      	bls.n	8004064 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	f043 0210 	orr.w	r2, r3, #16
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004058:	f043 0201 	orr.w	r2, r3, #1
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e074      	b.n	800414e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	3301      	adds	r3, #1
 8004068:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004074:	2b40      	cmp	r3, #64	@ 0x40
 8004076:	d1e3      	bne.n	8004040 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2240      	movs	r2, #64	@ 0x40
 800407e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d014      	beq.n	80040b0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff f91a 	bl	80032c4 <LL_ADC_REG_IsConversionOngoing>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00c      	beq.n	80040b0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff f8d7 	bl	800324e <LL_ADC_IsDisableOngoing>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d104      	bne.n	80040b0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7ff f8f6 	bl	800329c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d014      	beq.n	80040e0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff f929 	bl	8003312 <LL_ADC_INJ_IsConversionOngoing>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00c      	beq.n	80040e0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff f8bf 	bl	800324e <LL_ADC_IsDisableOngoing>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d104      	bne.n	80040e0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff f905 	bl	80032ea <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d005      	beq.n	80040f2 <ADC_ConversionStop+0x10e>
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	2b03      	cmp	r3, #3
 80040ea:	d105      	bne.n	80040f8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80040ec:	230c      	movs	r3, #12
 80040ee:	617b      	str	r3, [r7, #20]
        break;
 80040f0:	e005      	b.n	80040fe <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80040f2:	2308      	movs	r3, #8
 80040f4:	617b      	str	r3, [r7, #20]
        break;
 80040f6:	e002      	b.n	80040fe <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80040f8:	2304      	movs	r3, #4
 80040fa:	617b      	str	r3, [r7, #20]
        break;
 80040fc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80040fe:	f7fe fed5 	bl	8002eac <HAL_GetTick>
 8004102:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004104:	e01b      	b.n	800413e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004106:	f7fe fed1 	bl	8002eac <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b05      	cmp	r3, #5
 8004112:	d914      	bls.n	800413e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	4013      	ands	r3, r2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00d      	beq.n	800413e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004126:	f043 0210 	orr.w	r2, r3, #16
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	f043 0201 	orr.w	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e007      	b.n	800414e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	4013      	ands	r3, r2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1dc      	bne.n	8004106 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3720      	adds	r7, #32
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	a33fffff 	.word	0xa33fffff

0800415c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004164:	2300      	movs	r3, #0
 8004166:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff f85b 	bl	8003228 <LL_ADC_IsEnabled>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d169      	bne.n	800424c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	4b36      	ldr	r3, [pc, #216]	@ (8004258 <ADC_Enable+0xfc>)
 8004180:	4013      	ands	r3, r2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00d      	beq.n	80041a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418a:	f043 0210 	orr.w	r2, r3, #16
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004196:	f043 0201 	orr.w	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e055      	b.n	800424e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7ff f816 	bl	80031d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80041ac:	482b      	ldr	r0, [pc, #172]	@ (800425c <ADC_Enable+0x100>)
 80041ae:	f7fe fed3 	bl	8002f58 <LL_ADC_GetCommonPathInternalCh>
 80041b2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80041b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d013      	beq.n	80041e4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041bc:	4b28      	ldr	r3, [pc, #160]	@ (8004260 <ADC_Enable+0x104>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	099b      	lsrs	r3, r3, #6
 80041c2:	4a28      	ldr	r2, [pc, #160]	@ (8004264 <ADC_Enable+0x108>)
 80041c4:	fba2 2303 	umull	r2, r3, r2, r3
 80041c8:	099b      	lsrs	r3, r3, #6
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	4613      	mov	r3, r2
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041d6:	e002      	b.n	80041de <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	3b01      	subs	r3, #1
 80041dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1f9      	bne.n	80041d8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80041e4:	f7fe fe62 	bl	8002eac <HAL_GetTick>
 80041e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041ea:	e028      	b.n	800423e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7ff f819 	bl	8003228 <LL_ADC_IsEnabled>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d104      	bne.n	8004206 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4618      	mov	r0, r3
 8004202:	f7fe ffe9 	bl	80031d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004206:	f7fe fe51 	bl	8002eac <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d914      	bls.n	800423e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b01      	cmp	r3, #1
 8004220:	d00d      	beq.n	800423e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004226:	f043 0210 	orr.w	r2, r3, #16
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004232:	f043 0201 	orr.w	r2, r3, #1
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e007      	b.n	800424e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b01      	cmp	r3, #1
 800424a:	d1cf      	bne.n	80041ec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	8000003f 	.word	0x8000003f
 800425c:	50040300 	.word	0x50040300
 8004260:	20000150 	.word	0x20000150
 8004264:	053e2d63 	.word	0x053e2d63

08004268 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f7fe ffea 	bl	800324e <LL_ADC_IsDisableOngoing>
 800427a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	f7fe ffd1 	bl	8003228 <LL_ADC_IsEnabled>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d047      	beq.n	800431c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d144      	bne.n	800431c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 030d 	and.w	r3, r3, #13
 800429c:	2b01      	cmp	r3, #1
 800429e:	d10c      	bne.n	80042ba <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fe ffab 	bl	8003200 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2203      	movs	r2, #3
 80042b0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042b2:	f7fe fdfb 	bl	8002eac <HAL_GetTick>
 80042b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042b8:	e029      	b.n	800430e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042be:	f043 0210 	orr.w	r2, r3, #16
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ca:	f043 0201 	orr.w	r2, r3, #1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e023      	b.n	800431e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80042d6:	f7fe fde9 	bl	8002eac <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d914      	bls.n	800430e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00d      	beq.n	800430e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f6:	f043 0210 	orr.w	r2, r3, #16
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004302:	f043 0201 	orr.w	r2, r3, #1
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e007      	b.n	800431e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1dc      	bne.n	80042d6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <LL_ADC_StartCalibration>:
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
 800432e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004338:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004342:	4313      	orrs	r3, r2
 8004344:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	609a      	str	r2, [r3, #8]
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <LL_ADC_IsCalibrationOnGoing>:
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004368:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800436c:	d101      	bne.n	8004372 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800438a:	2300      	movs	r3, #0
 800438c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004394:	2b01      	cmp	r3, #1
 8004396:	d101      	bne.n	800439c <HAL_ADCEx_Calibration_Start+0x1c>
 8004398:	2302      	movs	r3, #2
 800439a:	e04d      	b.n	8004438 <HAL_ADCEx_Calibration_Start+0xb8>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f7ff ff5f 	bl	8004268 <ADC_Disable>
 80043aa:	4603      	mov	r3, r0
 80043ac:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80043ae:	7bfb      	ldrb	r3, [r7, #15]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d136      	bne.n	8004422 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80043bc:	f023 0302 	bic.w	r3, r3, #2
 80043c0:	f043 0202 	orr.w	r2, r3, #2
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6839      	ldr	r1, [r7, #0]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff ffa9 	bl	8004326 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043d4:	e014      	b.n	8004400 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	3301      	adds	r3, #1
 80043da:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80043e2:	d30d      	bcc.n	8004400 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	f023 0312 	bic.w	r3, r3, #18
 80043ec:	f043 0210 	orr.w	r2, r3, #16
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e01b      	b.n	8004438 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ffa7 	bl	8004358 <LL_ADC_IsCalibrationOnGoing>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e2      	bne.n	80043d6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004414:	f023 0303 	bic.w	r3, r3, #3
 8004418:	f043 0201 	orr.w	r2, r3, #1
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004420:	e005      	b.n	800442e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004426:	f043 0210 	orr.w	r2, r3, #16
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004436:	7bfb      	ldrb	r3, [r7, #15]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e0ed      	b.n	800462e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d102      	bne.n	8004464 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fe f8d0 	bl	8002604 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f042 0201 	orr.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004474:	f7fe fd1a 	bl	8002eac <HAL_GetTick>
 8004478:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800447a:	e012      	b.n	80044a2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800447c:	f7fe fd16 	bl	8002eac <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b0a      	cmp	r3, #10
 8004488:	d90b      	bls.n	80044a2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2205      	movs	r2, #5
 800449a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e0c5      	b.n	800462e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0e5      	beq.n	800447c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0202 	bic.w	r2, r2, #2
 80044be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044c0:	f7fe fcf4 	bl	8002eac <HAL_GetTick>
 80044c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80044c6:	e012      	b.n	80044ee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80044c8:	f7fe fcf0 	bl	8002eac <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b0a      	cmp	r3, #10
 80044d4:	d90b      	bls.n	80044ee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2205      	movs	r2, #5
 80044e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e09f      	b.n	800462e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e5      	bne.n	80044c8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	7e1b      	ldrb	r3, [r3, #24]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d108      	bne.n	8004516 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e007      	b.n	8004526 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004524:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	7e5b      	ldrb	r3, [r3, #25]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d108      	bne.n	8004540 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800453c:	601a      	str	r2, [r3, #0]
 800453e:	e007      	b.n	8004550 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800454e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	7e9b      	ldrb	r3, [r3, #26]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d108      	bne.n	800456a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0220 	orr.w	r2, r2, #32
 8004566:	601a      	str	r2, [r3, #0]
 8004568:	e007      	b.n	800457a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 0220 	bic.w	r2, r2, #32
 8004578:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	7edb      	ldrb	r3, [r3, #27]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d108      	bne.n	8004594 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0210 	bic.w	r2, r2, #16
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	e007      	b.n	80045a4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0210 	orr.w	r2, r2, #16
 80045a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	7f1b      	ldrb	r3, [r3, #28]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d108      	bne.n	80045be <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0208 	orr.w	r2, r2, #8
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	e007      	b.n	80045ce <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0208 	bic.w	r2, r2, #8
 80045cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	7f5b      	ldrb	r3, [r3, #29]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d108      	bne.n	80045e8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f042 0204 	orr.w	r2, r2, #4
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	e007      	b.n	80045f8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0204 	bic.w	r2, r2, #4
 80045f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	431a      	orrs	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	ea42 0103 	orr.w	r1, r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	1e5a      	subs	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004636:	b480      	push	{r7}
 8004638:	b087      	sub	sp, #28
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 3020 	ldrb.w	r3, [r3, #32]
 800464c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800464e:	7cfb      	ldrb	r3, [r7, #19]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d003      	beq.n	800465c <HAL_CAN_ConfigFilter+0x26>
 8004654:	7cfb      	ldrb	r3, [r7, #19]
 8004656:	2b02      	cmp	r3, #2
 8004658:	f040 80aa 	bne.w	80047b0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004662:	f043 0201 	orr.w	r2, r3, #1
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	f003 031f 	and.w	r3, r3, #31
 8004674:	2201      	movs	r2, #1
 8004676:	fa02 f303 	lsl.w	r3, r2, r3
 800467a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	43db      	mvns	r3, r3
 8004686:	401a      	ands	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d123      	bne.n	80046de <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	43db      	mvns	r3, r3
 80046a0:	401a      	ands	r2, r3
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80046b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	3248      	adds	r2, #72	@ 0x48
 80046be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80046d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80046d4:	6979      	ldr	r1, [r7, #20]
 80046d6:	3348      	adds	r3, #72	@ 0x48
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	440b      	add	r3, r1
 80046dc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d122      	bne.n	800472c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004706:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	3248      	adds	r2, #72	@ 0x48
 800470c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004720:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004722:	6979      	ldr	r1, [r7, #20]
 8004724:	3348      	adds	r3, #72	@ 0x48
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	440b      	add	r3, r1
 800472a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d109      	bne.n	8004748 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	43db      	mvns	r3, r3
 800473e:	401a      	ands	r2, r3
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004746:	e007      	b.n	8004758 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	431a      	orrs	r2, r3
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	43db      	mvns	r3, r3
 800476a:	401a      	ands	r2, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004772:	e007      	b.n	8004784 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	431a      	orrs	r2, r3
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d107      	bne.n	800479c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	431a      	orrs	r2, r3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80047a2:	f023 0201 	bic.w	r2, r3, #1
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80047ac:	2300      	movs	r3, #0
 80047ae:	e006      	b.n	80047be <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
  }
}
 80047be:	4618      	mov	r0, r3
 80047c0:	371c      	adds	r7, #28
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b084      	sub	sp, #16
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d12e      	bne.n	800483c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0201 	bic.w	r2, r2, #1
 80047f4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80047f6:	f7fe fb59 	bl	8002eac <HAL_GetTick>
 80047fa:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80047fc:	e012      	b.n	8004824 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047fe:	f7fe fb55 	bl	8002eac <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b0a      	cmp	r3, #10
 800480a:	d90b      	bls.n	8004824 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004810:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2205      	movs	r2, #5
 800481c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e012      	b.n	800484a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1e5      	bne.n	80047fe <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	e006      	b.n	800484a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
  }
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004852:	b480      	push	{r7}
 8004854:	b089      	sub	sp, #36	@ 0x24
 8004856:	af00      	add	r7, sp, #0
 8004858:	60f8      	str	r0, [r7, #12]
 800485a:	60b9      	str	r1, [r7, #8]
 800485c:	607a      	str	r2, [r7, #4]
 800485e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004866:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004870:	7ffb      	ldrb	r3, [r7, #31]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d003      	beq.n	800487e <HAL_CAN_AddTxMessage+0x2c>
 8004876:	7ffb      	ldrb	r3, [r7, #31]
 8004878:	2b02      	cmp	r3, #2
 800487a:	f040 80ad 	bne.w	80049d8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10a      	bne.n	800489e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800488e:	2b00      	cmp	r3, #0
 8004890:	d105      	bne.n	800489e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 8095 	beq.w	80049c8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	0e1b      	lsrs	r3, r3, #24
 80048a2:	f003 0303 	and.w	r3, r3, #3
 80048a6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80048a8:	2201      	movs	r2, #1
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	409a      	lsls	r2, r3
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10d      	bne.n	80048d6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80048c4:	68f9      	ldr	r1, [r7, #12]
 80048c6:	6809      	ldr	r1, [r1, #0]
 80048c8:	431a      	orrs	r2, r3
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3318      	adds	r3, #24
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	440b      	add	r3, r1
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	e00f      	b.n	80048f6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048e0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048e6:	68f9      	ldr	r1, [r7, #12]
 80048e8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80048ea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	3318      	adds	r3, #24
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	440b      	add	r3, r1
 80048f4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6819      	ldr	r1, [r3, #0]
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	691a      	ldr	r2, [r3, #16]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	3318      	adds	r3, #24
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	440b      	add	r3, r1
 8004906:	3304      	adds	r3, #4
 8004908:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	7d1b      	ldrb	r3, [r3, #20]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d111      	bne.n	8004936 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	3318      	adds	r3, #24
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	4413      	add	r3, r2
 800491e:	3304      	adds	r3, #4
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	6811      	ldr	r1, [r2, #0]
 8004926:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	3318      	adds	r3, #24
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	440b      	add	r3, r1
 8004932:	3304      	adds	r3, #4
 8004934:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	3307      	adds	r3, #7
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	061a      	lsls	r2, r3, #24
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	3306      	adds	r3, #6
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	041b      	lsls	r3, r3, #16
 8004946:	431a      	orrs	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3305      	adds	r3, #5
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	4313      	orrs	r3, r2
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	3204      	adds	r2, #4
 8004956:	7812      	ldrb	r2, [r2, #0]
 8004958:	4610      	mov	r0, r2
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	6811      	ldr	r1, [r2, #0]
 800495e:	ea43 0200 	orr.w	r2, r3, r0
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	440b      	add	r3, r1
 8004968:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800496c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	3303      	adds	r3, #3
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	061a      	lsls	r2, r3, #24
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3302      	adds	r3, #2
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	041b      	lsls	r3, r3, #16
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3301      	adds	r3, #1
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	4313      	orrs	r3, r2
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	7812      	ldrb	r2, [r2, #0]
 800498e:	4610      	mov	r0, r2
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	6811      	ldr	r1, [r2, #0]
 8004994:	ea43 0200 	orr.w	r2, r3, r0
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	440b      	add	r3, r1
 800499e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80049a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	3318      	adds	r3, #24
 80049ac:	011b      	lsls	r3, r3, #4
 80049ae:	4413      	add	r3, r2
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	6811      	ldr	r1, [r2, #0]
 80049b6:	f043 0201 	orr.w	r2, r3, #1
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	3318      	adds	r3, #24
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	440b      	add	r3, r1
 80049c2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e00e      	b.n	80049e6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049cc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e006      	b.n	80049e6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
  }
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3724      	adds	r7, #36	@ 0x24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80049f2:	b480      	push	{r7}
 80049f4:	b087      	sub	sp, #28
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	60f8      	str	r0, [r7, #12]
 80049fa:	60b9      	str	r1, [r7, #8]
 80049fc:	607a      	str	r2, [r7, #4]
 80049fe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a06:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004a08:	7dfb      	ldrb	r3, [r7, #23]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d003      	beq.n	8004a16 <HAL_CAN_GetRxMessage+0x24>
 8004a0e:	7dfb      	ldrb	r3, [r7, #23]
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	f040 8103 	bne.w	8004c1c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10e      	bne.n	8004a3a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d116      	bne.n	8004a58 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0f7      	b.n	8004c2a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	f003 0303 	and.w	r3, r3, #3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d107      	bne.n	8004a58 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e0e8      	b.n	8004c2a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	331b      	adds	r3, #27
 8004a60:	011b      	lsls	r3, r3, #4
 8004a62:	4413      	add	r3, r2
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0204 	and.w	r2, r3, #4
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10c      	bne.n	8004a90 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	331b      	adds	r3, #27
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	4413      	add	r3, r2
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	0d5b      	lsrs	r3, r3, #21
 8004a86:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	e00b      	b.n	8004aa8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	331b      	adds	r3, #27
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	4413      	add	r3, r2
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	08db      	lsrs	r3, r3, #3
 8004aa0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	331b      	adds	r3, #27
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	4413      	add	r3, r2
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0202 	and.w	r2, r3, #2
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	331b      	adds	r3, #27
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	4413      	add	r3, r2
 8004aca:	3304      	adds	r3, #4
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0308 	and.w	r3, r3, #8
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2208      	movs	r2, #8
 8004ada:	611a      	str	r2, [r3, #16]
 8004adc:	e00b      	b.n	8004af6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	331b      	adds	r3, #27
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	4413      	add	r3, r2
 8004aea:	3304      	adds	r3, #4
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 020f 	and.w	r2, r3, #15
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	331b      	adds	r3, #27
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	4413      	add	r3, r2
 8004b02:	3304      	adds	r3, #4
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	0a1b      	lsrs	r3, r3, #8
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	331b      	adds	r3, #27
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	4413      	add	r3, r2
 8004b1a:	3304      	adds	r3, #4
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	0c1b      	lsrs	r3, r3, #16
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	4413      	add	r3, r2
 8004b30:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	0a1a      	lsrs	r2, r3, #8
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	3301      	adds	r3, #1
 8004b52:	b2d2      	uxtb	r2, r2
 8004b54:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	0c1a      	lsrs	r2, r3, #16
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	3302      	adds	r3, #2
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	4413      	add	r3, r2
 8004b7a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	0e1a      	lsrs	r2, r3, #24
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	3303      	adds	r3, #3
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	0a1a      	lsrs	r2, r3, #8
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	3305      	adds	r3, #5
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	0c1a      	lsrs	r2, r3, #16
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	3306      	adds	r3, #6
 8004bd2:	b2d2      	uxtb	r2, r2
 8004bd4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	0e1a      	lsrs	r2, r3, #24
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	3307      	adds	r3, #7
 8004bec:	b2d2      	uxtb	r2, r2
 8004bee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d108      	bne.n	8004c08 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0220 	orr.w	r2, r2, #32
 8004c04:	60da      	str	r2, [r3, #12]
 8004c06:	e007      	b.n	8004c18 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0220 	orr.w	r2, r2, #32
 8004c16:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	e006      	b.n	8004c2a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
  }
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	371c      	adds	r7, #28
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b085      	sub	sp, #20
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c46:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d002      	beq.n	8004c54 <HAL_CAN_ActivateNotification+0x1e>
 8004c4e:	7bfb      	ldrb	r3, [r7, #15]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d109      	bne.n	8004c68 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6959      	ldr	r1, [r3, #20]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004c64:	2300      	movs	r3, #0
 8004c66:	e006      	b.n	8004c76 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
  }
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b08a      	sub	sp, #40	@ 0x28
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	699b      	ldr	r3, [r3, #24]
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004cbe:	6a3b      	ldr	r3, [r7, #32]
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d07c      	beq.n	8004dc2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d023      	beq.n	8004d1a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f983 	bl	8004ff0 <HAL_CAN_TxMailbox0CompleteCallback>
 8004cea:	e016      	b.n	8004d1a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d004      	beq.n	8004d00 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cfe:	e00c      	b.n	8004d1a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	f003 0308 	and.w	r3, r3, #8
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d004      	beq.n	8004d14 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d12:	e002      	b.n	8004d1a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f989 	bl	800502c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d024      	beq.n	8004d6e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f963 	bl	8005004 <HAL_CAN_TxMailbox1CompleteCallback>
 8004d3e:	e016      	b.n	8004d6e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d004      	beq.n	8004d54 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d52:	e00c      	b.n	8004d6e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d004      	beq.n	8004d68 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d66:	e002      	b.n	8004d6e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f969 	bl	8005040 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d024      	beq.n	8004dc2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004d80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d003      	beq.n	8004d94 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f943 	bl	8005018 <HAL_CAN_TxMailbox2CompleteCallback>
 8004d92:	e016      	b.n	8004dc2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d004      	beq.n	8004da8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004da6:	e00c      	b.n	8004dc2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d004      	beq.n	8004dbc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dba:	e002      	b.n	8004dc2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f949 	bl	8005054 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004dc2:	6a3b      	ldr	r3, [r7, #32]
 8004dc4:	f003 0308 	and.w	r3, r3, #8
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00c      	beq.n	8004de6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f003 0310 	and.w	r3, r3, #16
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d007      	beq.n	8004de6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2210      	movs	r2, #16
 8004de4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00b      	beq.n	8004e08 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d006      	beq.n	8004e08 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2208      	movs	r2, #8
 8004e00:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f930 	bl	8005068 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d009      	beq.n	8004e26 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	f003 0303 	and.w	r3, r3, #3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d002      	beq.n	8004e26 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7fd ff2f 	bl	8002c84 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00c      	beq.n	8004e4a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	f003 0310 	and.w	r3, r3, #16
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d007      	beq.n	8004e4a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2210      	movs	r2, #16
 8004e48:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	f003 0320 	and.w	r3, r3, #32
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00b      	beq.n	8004e6c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d006      	beq.n	8004e6c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2208      	movs	r2, #8
 8004e64:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f912 	bl	8005090 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004e6c:	6a3b      	ldr	r3, [r7, #32]
 8004e6e:	f003 0310 	and.w	r3, r3, #16
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d009      	beq.n	8004e8a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	f003 0303 	and.w	r3, r3, #3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d002      	beq.n	8004e8a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f8f9 	bl	800507c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00b      	beq.n	8004eac <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f003 0310 	and.w	r3, r3, #16
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d006      	beq.n	8004eac <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2210      	movs	r2, #16
 8004ea4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f8fc 	bl	80050a4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00b      	beq.n	8004ece <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d006      	beq.n	8004ece <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2208      	movs	r2, #8
 8004ec6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f8f5 	bl	80050b8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d07b      	beq.n	8004fd0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	f003 0304 	and.w	r3, r3, #4
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d072      	beq.n	8004fc8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d008      	beq.n	8004efe <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	f043 0301 	orr.w	r3, r3, #1
 8004efc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d008      	beq.n	8004f1a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	f043 0302 	orr.w	r3, r3, #2
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f30:	f043 0304 	orr.w	r3, r3, #4
 8004f34:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f36:	6a3b      	ldr	r3, [r7, #32]
 8004f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d043      	beq.n	8004fc8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d03e      	beq.n	8004fc8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f50:	2b60      	cmp	r3, #96	@ 0x60
 8004f52:	d02b      	beq.n	8004fac <HAL_CAN_IRQHandler+0x32a>
 8004f54:	2b60      	cmp	r3, #96	@ 0x60
 8004f56:	d82e      	bhi.n	8004fb6 <HAL_CAN_IRQHandler+0x334>
 8004f58:	2b50      	cmp	r3, #80	@ 0x50
 8004f5a:	d022      	beq.n	8004fa2 <HAL_CAN_IRQHandler+0x320>
 8004f5c:	2b50      	cmp	r3, #80	@ 0x50
 8004f5e:	d82a      	bhi.n	8004fb6 <HAL_CAN_IRQHandler+0x334>
 8004f60:	2b40      	cmp	r3, #64	@ 0x40
 8004f62:	d019      	beq.n	8004f98 <HAL_CAN_IRQHandler+0x316>
 8004f64:	2b40      	cmp	r3, #64	@ 0x40
 8004f66:	d826      	bhi.n	8004fb6 <HAL_CAN_IRQHandler+0x334>
 8004f68:	2b30      	cmp	r3, #48	@ 0x30
 8004f6a:	d010      	beq.n	8004f8e <HAL_CAN_IRQHandler+0x30c>
 8004f6c:	2b30      	cmp	r3, #48	@ 0x30
 8004f6e:	d822      	bhi.n	8004fb6 <HAL_CAN_IRQHandler+0x334>
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d002      	beq.n	8004f7a <HAL_CAN_IRQHandler+0x2f8>
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d005      	beq.n	8004f84 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004f78:	e01d      	b.n	8004fb6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7c:	f043 0308 	orr.w	r3, r3, #8
 8004f80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004f82:	e019      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	f043 0310 	orr.w	r3, r3, #16
 8004f8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004f8c:	e014      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	f043 0320 	orr.w	r3, r3, #32
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004f96:	e00f      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fa0:	e00a      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004faa:	e005      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004fb4:	e000      	b.n	8004fb8 <HAL_CAN_IRQHandler+0x336>
            break;
 8004fb6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699a      	ldr	r2, [r3, #24]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004fc6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2204      	movs	r2, #4
 8004fce:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	431a      	orrs	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f872 	bl	80050cc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004fe8:	bf00      	nop
 8004fea:	3728      	adds	r7, #40	@ 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <__NVIC_SetPriorityGrouping>:
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005124 <__NVIC_SetPriorityGrouping+0x44>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80050fc:	4013      	ands	r3, r2
 80050fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005108:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800510c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005112:	4a04      	ldr	r2, [pc, #16]	@ (8005124 <__NVIC_SetPriorityGrouping+0x44>)
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	60d3      	str	r3, [r2, #12]
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	e000ed00 	.word	0xe000ed00

08005128 <__NVIC_GetPriorityGrouping>:
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800512c:	4b04      	ldr	r3, [pc, #16]	@ (8005140 <__NVIC_GetPriorityGrouping+0x18>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	0a1b      	lsrs	r3, r3, #8
 8005132:	f003 0307 	and.w	r3, r3, #7
}
 8005136:	4618      	mov	r0, r3
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr
 8005140:	e000ed00 	.word	0xe000ed00

08005144 <__NVIC_EnableIRQ>:
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800514e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005152:	2b00      	cmp	r3, #0
 8005154:	db0b      	blt.n	800516e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005156:	79fb      	ldrb	r3, [r7, #7]
 8005158:	f003 021f 	and.w	r2, r3, #31
 800515c:	4907      	ldr	r1, [pc, #28]	@ (800517c <__NVIC_EnableIRQ+0x38>)
 800515e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005162:	095b      	lsrs	r3, r3, #5
 8005164:	2001      	movs	r0, #1
 8005166:	fa00 f202 	lsl.w	r2, r0, r2
 800516a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	e000e100 	.word	0xe000e100

08005180 <__NVIC_SetPriority>:
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	4603      	mov	r3, r0
 8005188:	6039      	str	r1, [r7, #0]
 800518a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800518c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005190:	2b00      	cmp	r3, #0
 8005192:	db0a      	blt.n	80051aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	b2da      	uxtb	r2, r3
 8005198:	490c      	ldr	r1, [pc, #48]	@ (80051cc <__NVIC_SetPriority+0x4c>)
 800519a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800519e:	0112      	lsls	r2, r2, #4
 80051a0:	b2d2      	uxtb	r2, r2
 80051a2:	440b      	add	r3, r1
 80051a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051a8:	e00a      	b.n	80051c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	b2da      	uxtb	r2, r3
 80051ae:	4908      	ldr	r1, [pc, #32]	@ (80051d0 <__NVIC_SetPriority+0x50>)
 80051b0:	79fb      	ldrb	r3, [r7, #7]
 80051b2:	f003 030f 	and.w	r3, r3, #15
 80051b6:	3b04      	subs	r3, #4
 80051b8:	0112      	lsls	r2, r2, #4
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	440b      	add	r3, r1
 80051be:	761a      	strb	r2, [r3, #24]
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr
 80051cc:	e000e100 	.word	0xe000e100
 80051d0:	e000ed00 	.word	0xe000ed00

080051d4 <NVIC_EncodePriority>:
{
 80051d4:	b480      	push	{r7}
 80051d6:	b089      	sub	sp, #36	@ 0x24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f003 0307 	and.w	r3, r3, #7
 80051e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	f1c3 0307 	rsb	r3, r3, #7
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	bf28      	it	cs
 80051f2:	2304      	movcs	r3, #4
 80051f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	3304      	adds	r3, #4
 80051fa:	2b06      	cmp	r3, #6
 80051fc:	d902      	bls.n	8005204 <NVIC_EncodePriority+0x30>
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3b03      	subs	r3, #3
 8005202:	e000      	b.n	8005206 <NVIC_EncodePriority+0x32>
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005208:	f04f 32ff 	mov.w	r2, #4294967295
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	fa02 f303 	lsl.w	r3, r2, r3
 8005212:	43da      	mvns	r2, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	401a      	ands	r2, r3
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800521c:	f04f 31ff 	mov.w	r1, #4294967295
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	fa01 f303 	lsl.w	r3, r1, r3
 8005226:	43d9      	mvns	r1, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800522c:	4313      	orrs	r3, r2
}
 800522e:	4618      	mov	r0, r3
 8005230:	3724      	adds	r7, #36	@ 0x24
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
	...

0800523c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	3b01      	subs	r3, #1
 8005248:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800524c:	d301      	bcc.n	8005252 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800524e:	2301      	movs	r3, #1
 8005250:	e00f      	b.n	8005272 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005252:	4a0a      	ldr	r2, [pc, #40]	@ (800527c <SysTick_Config+0x40>)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3b01      	subs	r3, #1
 8005258:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800525a:	210f      	movs	r1, #15
 800525c:	f04f 30ff 	mov.w	r0, #4294967295
 8005260:	f7ff ff8e 	bl	8005180 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005264:	4b05      	ldr	r3, [pc, #20]	@ (800527c <SysTick_Config+0x40>)
 8005266:	2200      	movs	r2, #0
 8005268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800526a:	4b04      	ldr	r3, [pc, #16]	@ (800527c <SysTick_Config+0x40>)
 800526c:	2207      	movs	r2, #7
 800526e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	e000e010 	.word	0xe000e010

08005280 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f7ff ff29 	bl	80050e0 <__NVIC_SetPriorityGrouping>
}
 800528e:	bf00      	nop
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b086      	sub	sp, #24
 800529a:	af00      	add	r7, sp, #0
 800529c:	4603      	mov	r3, r0
 800529e:	60b9      	str	r1, [r7, #8]
 80052a0:	607a      	str	r2, [r7, #4]
 80052a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052a8:	f7ff ff3e 	bl	8005128 <__NVIC_GetPriorityGrouping>
 80052ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	68b9      	ldr	r1, [r7, #8]
 80052b2:	6978      	ldr	r0, [r7, #20]
 80052b4:	f7ff ff8e 	bl	80051d4 <NVIC_EncodePriority>
 80052b8:	4602      	mov	r2, r0
 80052ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052be:	4611      	mov	r1, r2
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7ff ff5d 	bl	8005180 <__NVIC_SetPriority>
}
 80052c6:	bf00      	nop
 80052c8:	3718      	adds	r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b082      	sub	sp, #8
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	4603      	mov	r3, r0
 80052d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff ff31 	bl	8005144 <__NVIC_EnableIRQ>
}
 80052e2:	bf00      	nop
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b082      	sub	sp, #8
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff ffa2 	bl	800523c <SysTick_Config>
 80052f8:	4603      	mov	r3, r0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
	...

08005304 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e098      	b.n	8005448 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	461a      	mov	r2, r3
 800531c:	4b4d      	ldr	r3, [pc, #308]	@ (8005454 <HAL_DMA_Init+0x150>)
 800531e:	429a      	cmp	r2, r3
 8005320:	d80f      	bhi.n	8005342 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	4b4b      	ldr	r3, [pc, #300]	@ (8005458 <HAL_DMA_Init+0x154>)
 800532a:	4413      	add	r3, r2
 800532c:	4a4b      	ldr	r2, [pc, #300]	@ (800545c <HAL_DMA_Init+0x158>)
 800532e:	fba2 2303 	umull	r2, r3, r2, r3
 8005332:	091b      	lsrs	r3, r3, #4
 8005334:	009a      	lsls	r2, r3, #2
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a48      	ldr	r2, [pc, #288]	@ (8005460 <HAL_DMA_Init+0x15c>)
 800533e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005340:	e00e      	b.n	8005360 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	4b46      	ldr	r3, [pc, #280]	@ (8005464 <HAL_DMA_Init+0x160>)
 800534a:	4413      	add	r3, r2
 800534c:	4a43      	ldr	r2, [pc, #268]	@ (800545c <HAL_DMA_Init+0x158>)
 800534e:	fba2 2303 	umull	r2, r3, r2, r3
 8005352:	091b      	lsrs	r3, r3, #4
 8005354:	009a      	lsls	r2, r3, #2
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a42      	ldr	r2, [pc, #264]	@ (8005468 <HAL_DMA_Init+0x164>)
 800535e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800537a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005384:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005390:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800539c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053ba:	d039      	beq.n	8005430 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c0:	4a27      	ldr	r2, [pc, #156]	@ (8005460 <HAL_DMA_Init+0x15c>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d11a      	bne.n	80053fc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80053c6:	4b29      	ldr	r3, [pc, #164]	@ (800546c <HAL_DMA_Init+0x168>)
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ce:	f003 031c 	and.w	r3, r3, #28
 80053d2:	210f      	movs	r1, #15
 80053d4:	fa01 f303 	lsl.w	r3, r1, r3
 80053d8:	43db      	mvns	r3, r3
 80053da:	4924      	ldr	r1, [pc, #144]	@ (800546c <HAL_DMA_Init+0x168>)
 80053dc:	4013      	ands	r3, r2
 80053de:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80053e0:	4b22      	ldr	r3, [pc, #136]	@ (800546c <HAL_DMA_Init+0x168>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6859      	ldr	r1, [r3, #4]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ec:	f003 031c 	and.w	r3, r3, #28
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	491d      	ldr	r1, [pc, #116]	@ (800546c <HAL_DMA_Init+0x168>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	600b      	str	r3, [r1, #0]
 80053fa:	e019      	b.n	8005430 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80053fc:	4b1c      	ldr	r3, [pc, #112]	@ (8005470 <HAL_DMA_Init+0x16c>)
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005404:	f003 031c 	and.w	r3, r3, #28
 8005408:	210f      	movs	r1, #15
 800540a:	fa01 f303 	lsl.w	r3, r1, r3
 800540e:	43db      	mvns	r3, r3
 8005410:	4917      	ldr	r1, [pc, #92]	@ (8005470 <HAL_DMA_Init+0x16c>)
 8005412:	4013      	ands	r3, r2
 8005414:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005416:	4b16      	ldr	r3, [pc, #88]	@ (8005470 <HAL_DMA_Init+0x16c>)
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6859      	ldr	r1, [r3, #4]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	f003 031c 	and.w	r3, r3, #28
 8005426:	fa01 f303 	lsl.w	r3, r1, r3
 800542a:	4911      	ldr	r1, [pc, #68]	@ (8005470 <HAL_DMA_Init+0x16c>)
 800542c:	4313      	orrs	r3, r2
 800542e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	40020407 	.word	0x40020407
 8005458:	bffdfff8 	.word	0xbffdfff8
 800545c:	cccccccd 	.word	0xcccccccd
 8005460:	40020000 	.word	0x40020000
 8005464:	bffdfbf8 	.word	0xbffdfbf8
 8005468:	40020400 	.word	0x40020400
 800546c:	400200a8 	.word	0x400200a8
 8005470:	400204a8 	.word	0x400204a8

08005474 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
 8005480:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005482:	2300      	movs	r3, #0
 8005484:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_DMA_Start_IT+0x20>
 8005490:	2302      	movs	r3, #2
 8005492:	e04b      	b.n	800552c <HAL_DMA_Start_IT+0xb8>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d13a      	bne.n	800551e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0201 	bic.w	r2, r2, #1
 80054c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	68b9      	ldr	r1, [r7, #8]
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 f95f 	bl	8005790 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d008      	beq.n	80054ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 020e 	orr.w	r2, r2, #14
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e00f      	b.n	800550c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f022 0204 	bic.w	r2, r2, #4
 80054fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 020a 	orr.w	r2, r2, #10
 800550a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0201 	orr.w	r2, r2, #1
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	e005      	b.n	800552a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005526:	2302      	movs	r3, #2
 8005528:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800552a:	7dfb      	ldrb	r3, [r7, #23]
}
 800552c:	4618      	mov	r0, r3
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800553c:	2300      	movs	r3, #0
 800553e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b02      	cmp	r3, #2
 800554a:	d008      	beq.n	800555e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2204      	movs	r2, #4
 8005550:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e022      	b.n	80055a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 020e 	bic.w	r2, r2, #14
 800556c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005582:	f003 021c 	and.w	r2, r3, #28
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	2101      	movs	r1, #1
 800558c:	fa01 f202 	lsl.w	r2, r1, r2
 8005590:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3714      	adds	r7, #20
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b8:	2300      	movs	r3, #0
 80055ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d005      	beq.n	80055d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2204      	movs	r2, #4
 80055cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	73fb      	strb	r3, [r7, #15]
 80055d2:	e029      	b.n	8005628 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f022 020e 	bic.w	r2, r2, #14
 80055e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 0201 	bic.w	r2, r2, #1
 80055f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f8:	f003 021c 	and.w	r2, r3, #28
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005600:	2101      	movs	r1, #1
 8005602:	fa01 f202 	lsl.w	r2, r1, r2
 8005606:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561c:	2b00      	cmp	r3, #0
 800561e:	d003      	beq.n	8005628 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	4798      	blx	r3
    }
  }
  return status;
 8005628:	7bfb      	ldrb	r3, [r7, #15]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	b084      	sub	sp, #16
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800564e:	f003 031c 	and.w	r3, r3, #28
 8005652:	2204      	movs	r2, #4
 8005654:	409a      	lsls	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	4013      	ands	r3, r2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d026      	beq.n	80056ac <HAL_DMA_IRQHandler+0x7a>
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b00      	cmp	r3, #0
 8005666:	d021      	beq.n	80056ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	d107      	bne.n	8005686 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0204 	bic.w	r2, r2, #4
 8005684:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568a:	f003 021c 	and.w	r2, r3, #28
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005692:	2104      	movs	r1, #4
 8005694:	fa01 f202 	lsl.w	r2, r1, r2
 8005698:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d071      	beq.n	8005786 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80056aa:	e06c      	b.n	8005786 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056b0:	f003 031c 	and.w	r3, r3, #28
 80056b4:	2202      	movs	r2, #2
 80056b6:	409a      	lsls	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	4013      	ands	r3, r2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d02e      	beq.n	800571e <HAL_DMA_IRQHandler+0xec>
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	f003 0302 	and.w	r3, r3, #2
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d029      	beq.n	800571e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0320 	and.w	r3, r3, #32
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10b      	bne.n	80056f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 020a 	bic.w	r2, r2, #10
 80056e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f4:	f003 021c 	and.w	r2, r3, #28
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fc:	2102      	movs	r1, #2
 80056fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005702:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	2b00      	cmp	r3, #0
 8005712:	d038      	beq.n	8005786 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800571c:	e033      	b.n	8005786 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005722:	f003 031c 	and.w	r3, r3, #28
 8005726:	2208      	movs	r2, #8
 8005728:	409a      	lsls	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4013      	ands	r3, r2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d02a      	beq.n	8005788 <HAL_DMA_IRQHandler+0x156>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	f003 0308 	and.w	r3, r3, #8
 8005738:	2b00      	cmp	r3, #0
 800573a:	d025      	beq.n	8005788 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f022 020e 	bic.w	r2, r2, #14
 800574a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005750:	f003 021c 	and.w	r2, r3, #28
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	2101      	movs	r1, #1
 800575a:	fa01 f202 	lsl.w	r2, r1, r2
 800575e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800577a:	2b00      	cmp	r3, #0
 800577c:	d004      	beq.n	8005788 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005786:	bf00      	nop
 8005788:	bf00      	nop
}
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
 800579c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a2:	f003 021c 	and.w	r2, r3, #28
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057aa:	2101      	movs	r1, #1
 80057ac:	fa01 f202 	lsl.w	r2, r1, r2
 80057b0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2b10      	cmp	r3, #16
 80057c0:	d108      	bne.n	80057d4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80057d2:	e007      	b.n	80057e4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68ba      	ldr	r2, [r7, #8]
 80057da:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	60da      	str	r2, [r3, #12]
}
 80057e4:	bf00      	nop
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057fa:	2300      	movs	r3, #0
 80057fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057fe:	e154      	b.n	8005aaa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	2101      	movs	r1, #1
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	fa01 f303 	lsl.w	r3, r1, r3
 800580c:	4013      	ands	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 8146 	beq.w	8005aa4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f003 0303 	and.w	r3, r3, #3
 8005820:	2b01      	cmp	r3, #1
 8005822:	d005      	beq.n	8005830 <HAL_GPIO_Init+0x40>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 0303 	and.w	r3, r3, #3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d130      	bne.n	8005892 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	005b      	lsls	r3, r3, #1
 800583a:	2203      	movs	r2, #3
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	43db      	mvns	r3, r3
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	4013      	ands	r3, r2
 8005846:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	4313      	orrs	r3, r2
 8005858:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005866:	2201      	movs	r2, #1
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	43db      	mvns	r3, r3
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4013      	ands	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	091b      	lsrs	r3, r3, #4
 800587c:	f003 0201 	and.w	r2, r3, #1
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	fa02 f303 	lsl.w	r3, r2, r3
 8005886:	693a      	ldr	r2, [r7, #16]
 8005888:	4313      	orrs	r3, r2
 800588a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	f003 0303 	and.w	r3, r3, #3
 800589a:	2b03      	cmp	r3, #3
 800589c:	d017      	beq.n	80058ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	2203      	movs	r2, #3
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	43db      	mvns	r3, r3
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4013      	ands	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	fa02 f303 	lsl.w	r3, r2, r3
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f003 0303 	and.w	r3, r3, #3
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d123      	bne.n	8005922 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	08da      	lsrs	r2, r3, #3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	3208      	adds	r2, #8
 80058e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f003 0307 	and.w	r3, r3, #7
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	220f      	movs	r2, #15
 80058f2:	fa02 f303 	lsl.w	r3, r2, r3
 80058f6:	43db      	mvns	r3, r3
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	4013      	ands	r3, r2
 80058fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	691a      	ldr	r2, [r3, #16]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f003 0307 	and.w	r3, r3, #7
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	4313      	orrs	r3, r2
 8005912:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	08da      	lsrs	r2, r3, #3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	3208      	adds	r2, #8
 800591c:	6939      	ldr	r1, [r7, #16]
 800591e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	2203      	movs	r2, #3
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4013      	ands	r3, r2
 8005938:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f003 0203 	and.w	r2, r3, #3
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	fa02 f303 	lsl.w	r3, r2, r3
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 80a0 	beq.w	8005aa4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005964:	4b58      	ldr	r3, [pc, #352]	@ (8005ac8 <HAL_GPIO_Init+0x2d8>)
 8005966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005968:	4a57      	ldr	r2, [pc, #348]	@ (8005ac8 <HAL_GPIO_Init+0x2d8>)
 800596a:	f043 0301 	orr.w	r3, r3, #1
 800596e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005970:	4b55      	ldr	r3, [pc, #340]	@ (8005ac8 <HAL_GPIO_Init+0x2d8>)
 8005972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	60bb      	str	r3, [r7, #8]
 800597a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800597c:	4a53      	ldr	r2, [pc, #332]	@ (8005acc <HAL_GPIO_Init+0x2dc>)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	089b      	lsrs	r3, r3, #2
 8005982:	3302      	adds	r3, #2
 8005984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005988:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	220f      	movs	r2, #15
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	43db      	mvns	r3, r3
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4013      	ands	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80059a6:	d019      	beq.n	80059dc <HAL_GPIO_Init+0x1ec>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a49      	ldr	r2, [pc, #292]	@ (8005ad0 <HAL_GPIO_Init+0x2e0>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d013      	beq.n	80059d8 <HAL_GPIO_Init+0x1e8>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a48      	ldr	r2, [pc, #288]	@ (8005ad4 <HAL_GPIO_Init+0x2e4>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d00d      	beq.n	80059d4 <HAL_GPIO_Init+0x1e4>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a47      	ldr	r2, [pc, #284]	@ (8005ad8 <HAL_GPIO_Init+0x2e8>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d007      	beq.n	80059d0 <HAL_GPIO_Init+0x1e0>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a46      	ldr	r2, [pc, #280]	@ (8005adc <HAL_GPIO_Init+0x2ec>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d101      	bne.n	80059cc <HAL_GPIO_Init+0x1dc>
 80059c8:	2304      	movs	r3, #4
 80059ca:	e008      	b.n	80059de <HAL_GPIO_Init+0x1ee>
 80059cc:	2307      	movs	r3, #7
 80059ce:	e006      	b.n	80059de <HAL_GPIO_Init+0x1ee>
 80059d0:	2303      	movs	r3, #3
 80059d2:	e004      	b.n	80059de <HAL_GPIO_Init+0x1ee>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e002      	b.n	80059de <HAL_GPIO_Init+0x1ee>
 80059d8:	2301      	movs	r3, #1
 80059da:	e000      	b.n	80059de <HAL_GPIO_Init+0x1ee>
 80059dc:	2300      	movs	r3, #0
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	f002 0203 	and.w	r2, r2, #3
 80059e4:	0092      	lsls	r2, r2, #2
 80059e6:	4093      	lsls	r3, r2
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80059ee:	4937      	ldr	r1, [pc, #220]	@ (8005acc <HAL_GPIO_Init+0x2dc>)
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	089b      	lsrs	r3, r3, #2
 80059f4:	3302      	adds	r3, #2
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059fc:	4b38      	ldr	r3, [pc, #224]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	43db      	mvns	r3, r3
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d003      	beq.n	8005a20 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a20:	4a2f      	ldr	r2, [pc, #188]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a26:	4b2e      	ldr	r3, [pc, #184]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4013      	ands	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a4a:	4a25      	ldr	r2, [pc, #148]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005a50:	4b23      	ldr	r3, [pc, #140]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a74:	4a1a      	ldr	r2, [pc, #104]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005a7a:	4b19      	ldr	r3, [pc, #100]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	43db      	mvns	r3, r3
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	4013      	ands	r3, r2
 8005a88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a9e:	4a10      	ldr	r2, [pc, #64]	@ (8005ae0 <HAL_GPIO_Init+0x2f0>)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f47f aea3 	bne.w	8005800 <HAL_GPIO_Init+0x10>
  }
}
 8005aba:	bf00      	nop
 8005abc:	bf00      	nop
 8005abe:	371c      	adds	r7, #28
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	40021000 	.word	0x40021000
 8005acc:	40010000 	.word	0x40010000
 8005ad0:	48000400 	.word	0x48000400
 8005ad4:	48000800 	.word	0x48000800
 8005ad8:	48000c00 	.word	0x48000c00
 8005adc:	48001000 	.word	0x48001000
 8005ae0:	40010400 	.word	0x40010400

08005ae4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	887b      	ldrh	r3, [r7, #2]
 8005af6:	4013      	ands	r3, r2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
 8005b00:	e001      	b.n	8005b06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b02:	2300      	movs	r3, #0
 8005b04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	807b      	strh	r3, [r7, #2]
 8005b20:	4613      	mov	r3, r2
 8005b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b24:	787b      	ldrb	r3, [r7, #1]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b2a:	887a      	ldrh	r2, [r7, #2]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b30:	e002      	b.n	8005b38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b32:	887a      	ldrh	r2, [r7, #2]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b56:	887a      	ldrh	r2, [r7, #2]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	041a      	lsls	r2, r3, #16
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	43d9      	mvns	r1, r3
 8005b62:	887b      	ldrh	r3, [r7, #2]
 8005b64:	400b      	ands	r3, r1
 8005b66:	431a      	orrs	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	619a      	str	r2, [r3, #24]
}
 8005b6c:	bf00      	nop
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b82:	4b08      	ldr	r3, [pc, #32]	@ (8005ba4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	88fb      	ldrh	r3, [r7, #6]
 8005b88:	4013      	ands	r3, r2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d006      	beq.n	8005b9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b8e:	4a05      	ldr	r2, [pc, #20]	@ (8005ba4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b90:	88fb      	ldrh	r3, [r7, #6]
 8005b92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b94:	88fb      	ldrh	r3, [r7, #6]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f000 f806 	bl	8005ba8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b9c:	bf00      	nop
 8005b9e:	3708      	adds	r7, #8
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40010400 	.word	0x40010400

08005ba8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005bb2:	bf00      	nop
 8005bb4:	370c      	adds	r7, #12
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b082      	sub	sp, #8
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d101      	bne.n	8005bd0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e08d      	b.n	8005cec <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d106      	bne.n	8005bea <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7fc fd71 	bl	80026cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2224      	movs	r2, #36	@ 0x24
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0201 	bic.w	r2, r2, #1
 8005c00:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005c0e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c1e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d107      	bne.n	8005c38 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c34:	609a      	str	r2, [r3, #8]
 8005c36:	e006      	b.n	8005c46 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c44:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d108      	bne.n	8005c60 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685a      	ldr	r2, [r3, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c5c:	605a      	str	r2, [r3, #4]
 8005c5e:	e007      	b.n	8005c70 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c6e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	6812      	ldr	r2, [r2, #0]
 8005c7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c82:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c92:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691a      	ldr	r2, [r3, #16]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	69d9      	ldr	r1, [r3, #28]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1a      	ldr	r2, [r3, #32]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 0201 	orr.w	r2, r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3708      	adds	r7, #8
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	607a      	str	r2, [r7, #4]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	460b      	mov	r3, r1
 8005d02:	817b      	strh	r3, [r7, #10]
 8005d04:	4613      	mov	r3, r2
 8005d06:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2b20      	cmp	r3, #32
 8005d12:	f040 80fd 	bne.w	8005f10 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_I2C_Master_Transmit+0x30>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e0f6      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d2c:	f7fd f8be 	bl	8002eac <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	2319      	movs	r3, #25
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 f914 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d001      	beq.n	8005d4e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e0e1      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2221      	movs	r2, #33	@ 0x21
 8005d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2210      	movs	r2, #16
 8005d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2200      	movs	r2, #0
 8005d62:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	893a      	ldrh	r2, [r7, #8]
 8005d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	2bff      	cmp	r3, #255	@ 0xff
 8005d7e:	d906      	bls.n	8005d8e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	22ff      	movs	r2, #255	@ 0xff
 8005d84:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005d86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	e007      	b.n	8005d9e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005d98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d9c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d024      	beq.n	8005df0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005daa:	781a      	ldrb	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	3301      	adds	r3, #1
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	8979      	ldrh	r1, [r7, #10]
 8005de2:	4b4e      	ldr	r3, [pc, #312]	@ (8005f1c <HAL_I2C_Master_Transmit+0x228>)
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 fa83 	bl	80062f4 <I2C_TransferConfig>
 8005dee:	e066      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	8979      	ldrh	r1, [r7, #10]
 8005df8:	4b48      	ldr	r3, [pc, #288]	@ (8005f1c <HAL_I2C_Master_Transmit+0x228>)
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 fa78 	bl	80062f4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005e04:	e05b      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	6a39      	ldr	r1, [r7, #32]
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f907 	bl	800601e <I2C_WaitOnTXISFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e07b      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1e:	781a      	ldrb	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	1c5a      	adds	r2, r3, #1
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e42:	3b01      	subs	r3, #1
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d034      	beq.n	8005ebe <HAL_I2C_Master_Transmit+0x1ca>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d130      	bne.n	8005ebe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	6a3b      	ldr	r3, [r7, #32]
 8005e62:	2200      	movs	r2, #0
 8005e64:	2180      	movs	r1, #128	@ 0x80
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 f880 	bl	8005f6c <I2C_WaitOnFlagUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e04d      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2bff      	cmp	r3, #255	@ 0xff
 8005e7e:	d90e      	bls.n	8005e9e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	22ff      	movs	r2, #255	@ 0xff
 8005e84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	8979      	ldrh	r1, [r7, #10]
 8005e8e:	2300      	movs	r3, #0
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f000 fa2c 	bl	80062f4 <I2C_TransferConfig>
 8005e9c:	e00f      	b.n	8005ebe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	8979      	ldrh	r1, [r7, #10]
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f000 fa1b 	bl	80062f4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d19e      	bne.n	8005e06 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	6a39      	ldr	r1, [r7, #32]
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f000 f8ed 	bl	80060ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d001      	beq.n	8005edc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e01a      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6859      	ldr	r1, [r3, #4]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	4b0c      	ldr	r3, [pc, #48]	@ (8005f20 <HAL_I2C_Master_Transmit+0x22c>)
 8005ef0:	400b      	ands	r3, r1
 8005ef2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	e000      	b.n	8005f12 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005f10:	2302      	movs	r3, #2
  }
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	80002000 	.word	0x80002000
 8005f20:	fe00e800 	.word	0xfe00e800

08005f24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d103      	bne.n	8005f42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	f003 0301 	and.w	r3, r3, #1
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d007      	beq.n	8005f60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	699a      	ldr	r2, [r3, #24]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	619a      	str	r2, [r3, #24]
  }
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	603b      	str	r3, [r7, #0]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f7c:	e03b      	b.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	6839      	ldr	r1, [r7, #0]
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 f8d6 	bl	8006134 <I2C_IsErrorOccurred>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e041      	b.n	8006016 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f98:	d02d      	beq.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f9a:	f7fc ff87 	bl	8002eac <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d302      	bcc.n	8005fb0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d122      	bne.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	79fb      	ldrb	r3, [r7, #7]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d113      	bne.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd2:	f043 0220 	orr.w	r2, r3, #32
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e00f      	b.n	8006016 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	699a      	ldr	r2, [r3, #24]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	4013      	ands	r3, r2
 8006000:	68ba      	ldr	r2, [r7, #8]
 8006002:	429a      	cmp	r2, r3
 8006004:	bf0c      	ite	eq
 8006006:	2301      	moveq	r3, #1
 8006008:	2300      	movne	r3, #0
 800600a:	b2db      	uxtb	r3, r3
 800600c:	461a      	mov	r2, r3
 800600e:	79fb      	ldrb	r3, [r7, #7]
 8006010:	429a      	cmp	r2, r3
 8006012:	d0b4      	beq.n	8005f7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800602a:	e033      	b.n	8006094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f87f 	bl	8006134 <I2C_IsErrorOccurred>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e031      	b.n	80060a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006046:	d025      	beq.n	8006094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006048:	f7fc ff30 	bl	8002eac <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	68ba      	ldr	r2, [r7, #8]
 8006054:	429a      	cmp	r2, r3
 8006056:	d302      	bcc.n	800605e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d11a      	bne.n	8006094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	f003 0302 	and.w	r3, r3, #2
 8006068:	2b02      	cmp	r3, #2
 800606a:	d013      	beq.n	8006094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e007      	b.n	80060a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d1c4      	bne.n	800602c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060b8:	e02f      	b.n	800611a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	68b9      	ldr	r1, [r7, #8]
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f000 f838 	bl	8006134 <I2C_IsErrorOccurred>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e02d      	b.n	800612a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ce:	f7fc feed 	bl	8002eac <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d302      	bcc.n	80060e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d11a      	bne.n	800611a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	699b      	ldr	r3, [r3, #24]
 80060ea:	f003 0320 	and.w	r3, r3, #32
 80060ee:	2b20      	cmp	r3, #32
 80060f0:	d013      	beq.n	800611a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f6:	f043 0220 	orr.w	r2, r3, #32
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2220      	movs	r2, #32
 8006102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e007      	b.n	800612a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	f003 0320 	and.w	r3, r3, #32
 8006124:	2b20      	cmp	r3, #32
 8006126:	d1c8      	bne.n	80060ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	@ 0x28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800614e:	2300      	movs	r3, #0
 8006150:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b00      	cmp	r3, #0
 800615e:	d068      	beq.n	8006232 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2210      	movs	r2, #16
 8006166:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006168:	e049      	b.n	80061fe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006170:	d045      	beq.n	80061fe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006172:	f7fc fe9b 	bl	8002eac <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	68ba      	ldr	r2, [r7, #8]
 800617e:	429a      	cmp	r2, r3
 8006180:	d302      	bcc.n	8006188 <I2C_IsErrorOccurred+0x54>
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d13a      	bne.n	80061fe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006192:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800619a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061aa:	d121      	bne.n	80061f0 <I2C_IsErrorOccurred+0xbc>
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061b2:	d01d      	beq.n	80061f0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80061b4:	7cfb      	ldrb	r3, [r7, #19]
 80061b6:	2b20      	cmp	r3, #32
 80061b8:	d01a      	beq.n	80061f0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061c8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80061ca:	f7fc fe6f 	bl	8002eac <HAL_GetTick>
 80061ce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061d0:	e00e      	b.n	80061f0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80061d2:	f7fc fe6b 	bl	8002eac <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b19      	cmp	r3, #25
 80061de:	d907      	bls.n	80061f0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80061e0:	6a3b      	ldr	r3, [r7, #32]
 80061e2:	f043 0320 	orr.w	r3, r3, #32
 80061e6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80061ee:	e006      	b.n	80061fe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	f003 0320 	and.w	r3, r3, #32
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	d1e9      	bne.n	80061d2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	f003 0320 	and.w	r3, r3, #32
 8006208:	2b20      	cmp	r3, #32
 800620a:	d003      	beq.n	8006214 <I2C_IsErrorOccurred+0xe0>
 800620c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0aa      	beq.n	800616a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006214:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006218:	2b00      	cmp	r3, #0
 800621a:	d103      	bne.n	8006224 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2220      	movs	r2, #32
 8006222:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	f043 0304 	orr.w	r3, r3, #4
 800622a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	f043 0301 	orr.w	r3, r3, #1
 800624a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006254:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00b      	beq.n	800627e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006266:	6a3b      	ldr	r3, [r7, #32]
 8006268:	f043 0308 	orr.w	r3, r3, #8
 800626c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006276:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00b      	beq.n	80062a0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	f043 0302 	orr.w	r3, r3, #2
 800628e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006298:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80062a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d01c      	beq.n	80062e2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f7ff fe3b 	bl	8005f24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6859      	ldr	r1, [r3, #4]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b0d      	ldr	r3, [pc, #52]	@ (80062f0 <I2C_IsErrorOccurred+0x1bc>)
 80062ba:	400b      	ands	r3, r1
 80062bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80062e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3728      	adds	r7, #40	@ 0x28
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	fe00e800 	.word	0xfe00e800

080062f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b087      	sub	sp, #28
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	60f8      	str	r0, [r7, #12]
 80062fc:	607b      	str	r3, [r7, #4]
 80062fe:	460b      	mov	r3, r1
 8006300:	817b      	strh	r3, [r7, #10]
 8006302:	4613      	mov	r3, r2
 8006304:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006306:	897b      	ldrh	r3, [r7, #10]
 8006308:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800630c:	7a7b      	ldrb	r3, [r7, #9]
 800630e:	041b      	lsls	r3, r3, #16
 8006310:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006314:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	4313      	orrs	r3, r2
 800631e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006322:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	6a3b      	ldr	r3, [r7, #32]
 800632c:	0d5b      	lsrs	r3, r3, #21
 800632e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006332:	4b08      	ldr	r3, [pc, #32]	@ (8006354 <I2C_TransferConfig+0x60>)
 8006334:	430b      	orrs	r3, r1
 8006336:	43db      	mvns	r3, r3
 8006338:	ea02 0103 	and.w	r1, r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	430a      	orrs	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006346:	bf00      	nop
 8006348:	371c      	adds	r7, #28
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	03ff63ff 	.word	0x03ff63ff

08006358 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b20      	cmp	r3, #32
 800636c:	d138      	bne.n	80063e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006378:	2302      	movs	r3, #2
 800637a:	e032      	b.n	80063e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2224      	movs	r2, #36	@ 0x24
 8006388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0201 	bic.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6819      	ldr	r1, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	430a      	orrs	r2, r1
 80063ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
 80063ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063dc:	2300      	movs	r3, #0
 80063de:	e000      	b.n	80063e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063e0:	2302      	movs	r3, #2
  }
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	370c      	adds	r7, #12
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b20      	cmp	r3, #32
 8006402:	d139      	bne.n	8006478 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800640e:	2302      	movs	r3, #2
 8006410:	e033      	b.n	800647a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2224      	movs	r2, #36	@ 0x24
 800641e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f022 0201 	bic.w	r2, r2, #1
 8006430:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006440:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	021b      	lsls	r3, r3, #8
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	4313      	orrs	r3, r2
 800644a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68fa      	ldr	r2, [r7, #12]
 8006452:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2220      	movs	r2, #32
 8006468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006474:	2300      	movs	r3, #0
 8006476:	e000      	b.n	800647a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006478:	2302      	movs	r3, #2
  }
}
 800647a:	4618      	mov	r0, r3
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
	...

08006488 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006488:	b480      	push	{r7}
 800648a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800648c:	4b04      	ldr	r3, [pc, #16]	@ (80064a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006494:	4618      	mov	r0, r3
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40007000 	.word	0x40007000

080064a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064b2:	d130      	bne.n	8006516 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80064b4:	4b23      	ldr	r3, [pc, #140]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064c0:	d038      	beq.n	8006534 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064c2:	4b20      	ldr	r3, [pc, #128]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80064ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006548 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2232      	movs	r2, #50	@ 0x32
 80064d8:	fb02 f303 	mul.w	r3, r2, r3
 80064dc:	4a1b      	ldr	r2, [pc, #108]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80064de:	fba2 2303 	umull	r2, r3, r2, r3
 80064e2:	0c9b      	lsrs	r3, r3, #18
 80064e4:	3301      	adds	r3, #1
 80064e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064e8:	e002      	b.n	80064f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3b01      	subs	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064f0:	4b14      	ldr	r3, [pc, #80]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064f2:	695b      	ldr	r3, [r3, #20]
 80064f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064fc:	d102      	bne.n	8006504 <HAL_PWREx_ControlVoltageScaling+0x60>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d1f2      	bne.n	80064ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006504:	4b0f      	ldr	r3, [pc, #60]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800650c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006510:	d110      	bne.n	8006534 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e00f      	b.n	8006536 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006516:	4b0b      	ldr	r3, [pc, #44]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800651e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006522:	d007      	beq.n	8006534 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006524:	4b07      	ldr	r3, [pc, #28]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800652c:	4a05      	ldr	r2, [pc, #20]	@ (8006544 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800652e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006532:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	40007000 	.word	0x40007000
 8006548:	20000150 	.word	0x20000150
 800654c:	431bde83 	.word	0x431bde83

08006550 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b088      	sub	sp, #32
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d102      	bne.n	8006564 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f000 bc02 	b.w	8006d68 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006564:	4b96      	ldr	r3, [pc, #600]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 030c 	and.w	r3, r3, #12
 800656c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800656e:	4b94      	ldr	r3, [pc, #592]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0310 	and.w	r3, r3, #16
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 80e4 	beq.w	800674e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <HAL_RCC_OscConfig+0x4c>
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	2b0c      	cmp	r3, #12
 8006590:	f040 808b 	bne.w	80066aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	2b01      	cmp	r3, #1
 8006598:	f040 8087 	bne.w	80066aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800659c:	4b88      	ldr	r3, [pc, #544]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d005      	beq.n	80065b4 <HAL_RCC_OscConfig+0x64>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e3d9      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a1a      	ldr	r2, [r3, #32]
 80065b8:	4b81      	ldr	r3, [pc, #516]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d004      	beq.n	80065ce <HAL_RCC_OscConfig+0x7e>
 80065c4:	4b7e      	ldr	r3, [pc, #504]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065cc:	e005      	b.n	80065da <HAL_RCC_OscConfig+0x8a>
 80065ce:	4b7c      	ldr	r3, [pc, #496]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80065d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065d4:	091b      	lsrs	r3, r3, #4
 80065d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065da:	4293      	cmp	r3, r2
 80065dc:	d223      	bcs.n	8006626 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 fd54 	bl	8007090 <RCC_SetFlashLatencyFromMSIRange>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e3ba      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065f2:	4b73      	ldr	r3, [pc, #460]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a72      	ldr	r2, [pc, #456]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80065f8:	f043 0308 	orr.w	r3, r3, #8
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	4b70      	ldr	r3, [pc, #448]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	496d      	ldr	r1, [pc, #436]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800660c:	4313      	orrs	r3, r2
 800660e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006610:	4b6b      	ldr	r3, [pc, #428]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	021b      	lsls	r3, r3, #8
 800661e:	4968      	ldr	r1, [pc, #416]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006620:	4313      	orrs	r3, r2
 8006622:	604b      	str	r3, [r1, #4]
 8006624:	e025      	b.n	8006672 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006626:	4b66      	ldr	r3, [pc, #408]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a65      	ldr	r2, [pc, #404]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800662c:	f043 0308 	orr.w	r3, r3, #8
 8006630:	6013      	str	r3, [r2, #0]
 8006632:	4b63      	ldr	r3, [pc, #396]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	4960      	ldr	r1, [pc, #384]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006640:	4313      	orrs	r3, r2
 8006642:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006644:	4b5e      	ldr	r3, [pc, #376]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	69db      	ldr	r3, [r3, #28]
 8006650:	021b      	lsls	r3, r3, #8
 8006652:	495b      	ldr	r1, [pc, #364]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006654:	4313      	orrs	r3, r2
 8006656:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d109      	bne.n	8006672 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fd14 	bl	8007090 <RCC_SetFlashLatencyFromMSIRange>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e37a      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006672:	f000 fc81 	bl	8006f78 <HAL_RCC_GetSysClockFreq>
 8006676:	4602      	mov	r2, r0
 8006678:	4b51      	ldr	r3, [pc, #324]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	091b      	lsrs	r3, r3, #4
 800667e:	f003 030f 	and.w	r3, r3, #15
 8006682:	4950      	ldr	r1, [pc, #320]	@ (80067c4 <HAL_RCC_OscConfig+0x274>)
 8006684:	5ccb      	ldrb	r3, [r1, r3]
 8006686:	f003 031f 	and.w	r3, r3, #31
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	4a4e      	ldr	r2, [pc, #312]	@ (80067c8 <HAL_RCC_OscConfig+0x278>)
 8006690:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006692:	4b4e      	ldr	r3, [pc, #312]	@ (80067cc <HAL_RCC_OscConfig+0x27c>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f7fc fbb8 	bl	8002e0c <HAL_InitTick>
 800669c:	4603      	mov	r3, r0
 800669e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d052      	beq.n	800674c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
 80066a8:	e35e      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d032      	beq.n	8006718 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80066b2:	4b43      	ldr	r3, [pc, #268]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a42      	ldr	r2, [pc, #264]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066b8:	f043 0301 	orr.w	r3, r3, #1
 80066bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80066be:	f7fc fbf5 	bl	8002eac <HAL_GetTick>
 80066c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066c4:	e008      	b.n	80066d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066c6:	f7fc fbf1 	bl	8002eac <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d901      	bls.n	80066d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e347      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066d8:	4b39      	ldr	r3, [pc, #228]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d0f0      	beq.n	80066c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066e4:	4b36      	ldr	r3, [pc, #216]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a35      	ldr	r2, [pc, #212]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066ea:	f043 0308 	orr.w	r3, r3, #8
 80066ee:	6013      	str	r3, [r2, #0]
 80066f0:	4b33      	ldr	r3, [pc, #204]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	4930      	ldr	r1, [pc, #192]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006702:	4b2f      	ldr	r3, [pc, #188]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	492b      	ldr	r1, [pc, #172]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006712:	4313      	orrs	r3, r2
 8006714:	604b      	str	r3, [r1, #4]
 8006716:	e01a      	b.n	800674e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006718:	4b29      	ldr	r3, [pc, #164]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a28      	ldr	r2, [pc, #160]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006724:	f7fc fbc2 	bl	8002eac <HAL_GetTick>
 8006728:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800672a:	e008      	b.n	800673e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800672c:	f7fc fbbe 	bl	8002eac <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b02      	cmp	r3, #2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e314      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800673e:	4b20      	ldr	r3, [pc, #128]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1f0      	bne.n	800672c <HAL_RCC_OscConfig+0x1dc>
 800674a:	e000      	b.n	800674e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800674c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f003 0301 	and.w	r3, r3, #1
 8006756:	2b00      	cmp	r3, #0
 8006758:	d073      	beq.n	8006842 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	2b08      	cmp	r3, #8
 800675e:	d005      	beq.n	800676c <HAL_RCC_OscConfig+0x21c>
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2b0c      	cmp	r3, #12
 8006764:	d10e      	bne.n	8006784 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	2b03      	cmp	r3, #3
 800676a:	d10b      	bne.n	8006784 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800676c:	4b14      	ldr	r3, [pc, #80]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006774:	2b00      	cmp	r3, #0
 8006776:	d063      	beq.n	8006840 <HAL_RCC_OscConfig+0x2f0>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d15f      	bne.n	8006840 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e2f1      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800678c:	d106      	bne.n	800679c <HAL_RCC_OscConfig+0x24c>
 800678e:	4b0c      	ldr	r3, [pc, #48]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a0b      	ldr	r2, [pc, #44]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 8006794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	e025      	b.n	80067e8 <HAL_RCC_OscConfig+0x298>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067a4:	d114      	bne.n	80067d0 <HAL_RCC_OscConfig+0x280>
 80067a6:	4b06      	ldr	r3, [pc, #24]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a05      	ldr	r2, [pc, #20]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80067ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067b0:	6013      	str	r3, [r2, #0]
 80067b2:	4b03      	ldr	r3, [pc, #12]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a02      	ldr	r2, [pc, #8]	@ (80067c0 <HAL_RCC_OscConfig+0x270>)
 80067b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067bc:	6013      	str	r3, [r2, #0]
 80067be:	e013      	b.n	80067e8 <HAL_RCC_OscConfig+0x298>
 80067c0:	40021000 	.word	0x40021000
 80067c4:	0800b844 	.word	0x0800b844
 80067c8:	20000150 	.word	0x20000150
 80067cc:	20000158 	.word	0x20000158
 80067d0:	4ba0      	ldr	r3, [pc, #640]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a9f      	ldr	r2, [pc, #636]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80067d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	4b9d      	ldr	r3, [pc, #628]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a9c      	ldr	r2, [pc, #624]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80067e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d013      	beq.n	8006818 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067f0:	f7fc fb5c 	bl	8002eac <HAL_GetTick>
 80067f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067f6:	e008      	b.n	800680a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f8:	f7fc fb58 	bl	8002eac <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	2b64      	cmp	r3, #100	@ 0x64
 8006804:	d901      	bls.n	800680a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e2ae      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800680a:	4b92      	ldr	r3, [pc, #584]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d0f0      	beq.n	80067f8 <HAL_RCC_OscConfig+0x2a8>
 8006816:	e014      	b.n	8006842 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006818:	f7fc fb48 	bl	8002eac <HAL_GetTick>
 800681c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800681e:	e008      	b.n	8006832 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006820:	f7fc fb44 	bl	8002eac <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	2b64      	cmp	r3, #100	@ 0x64
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e29a      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006832:	4b88      	ldr	r3, [pc, #544]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1f0      	bne.n	8006820 <HAL_RCC_OscConfig+0x2d0>
 800683e:	e000      	b.n	8006842 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	2b00      	cmp	r3, #0
 800684c:	d060      	beq.n	8006910 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	2b04      	cmp	r3, #4
 8006852:	d005      	beq.n	8006860 <HAL_RCC_OscConfig+0x310>
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	2b0c      	cmp	r3, #12
 8006858:	d119      	bne.n	800688e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2b02      	cmp	r3, #2
 800685e:	d116      	bne.n	800688e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006860:	4b7c      	ldr	r3, [pc, #496]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006868:	2b00      	cmp	r3, #0
 800686a:	d005      	beq.n	8006878 <HAL_RCC_OscConfig+0x328>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e277      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006878:	4b76      	ldr	r3, [pc, #472]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	061b      	lsls	r3, r3, #24
 8006886:	4973      	ldr	r1, [pc, #460]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006888:	4313      	orrs	r3, r2
 800688a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800688c:	e040      	b.n	8006910 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d023      	beq.n	80068de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006896:	4b6f      	ldr	r3, [pc, #444]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a6e      	ldr	r2, [pc, #440]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 800689c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a2:	f7fc fb03 	bl	8002eac <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068aa:	f7fc faff 	bl	8002eac <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e255      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068bc:	4b65      	ldr	r3, [pc, #404]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d0f0      	beq.n	80068aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c8:	4b62      	ldr	r3, [pc, #392]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	061b      	lsls	r3, r3, #24
 80068d6:	495f      	ldr	r1, [pc, #380]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	604b      	str	r3, [r1, #4]
 80068dc:	e018      	b.n	8006910 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068de:	4b5d      	ldr	r3, [pc, #372]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a5c      	ldr	r2, [pc, #368]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80068e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ea:	f7fc fadf 	bl	8002eac <HAL_GetTick>
 80068ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068f0:	e008      	b.n	8006904 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068f2:	f7fc fadb 	bl	8002eac <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d901      	bls.n	8006904 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006900:	2303      	movs	r3, #3
 8006902:	e231      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006904:	4b53      	ldr	r3, [pc, #332]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800690c:	2b00      	cmp	r3, #0
 800690e:	d1f0      	bne.n	80068f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0308 	and.w	r3, r3, #8
 8006918:	2b00      	cmp	r3, #0
 800691a:	d03c      	beq.n	8006996 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01c      	beq.n	800695e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006924:	4b4b      	ldr	r3, [pc, #300]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800692a:	4a4a      	ldr	r2, [pc, #296]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 800692c:	f043 0301 	orr.w	r3, r3, #1
 8006930:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006934:	f7fc faba 	bl	8002eac <HAL_GetTick>
 8006938:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800693a:	e008      	b.n	800694e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800693c:	f7fc fab6 	bl	8002eac <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	2b02      	cmp	r3, #2
 8006948:	d901      	bls.n	800694e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800694a:	2303      	movs	r3, #3
 800694c:	e20c      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800694e:	4b41      	ldr	r3, [pc, #260]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006950:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006954:	f003 0302 	and.w	r3, r3, #2
 8006958:	2b00      	cmp	r3, #0
 800695a:	d0ef      	beq.n	800693c <HAL_RCC_OscConfig+0x3ec>
 800695c:	e01b      	b.n	8006996 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800695e:	4b3d      	ldr	r3, [pc, #244]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006964:	4a3b      	ldr	r2, [pc, #236]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006966:	f023 0301 	bic.w	r3, r3, #1
 800696a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800696e:	f7fc fa9d 	bl	8002eac <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006974:	e008      	b.n	8006988 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006976:	f7fc fa99 	bl	8002eac <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d901      	bls.n	8006988 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e1ef      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006988:	4b32      	ldr	r3, [pc, #200]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 800698a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1ef      	bne.n	8006976 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0304 	and.w	r3, r3, #4
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 80a6 	beq.w	8006af0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069a4:	2300      	movs	r3, #0
 80069a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80069a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80069aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d10d      	bne.n	80069d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069b4:	4b27      	ldr	r3, [pc, #156]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80069b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b8:	4a26      	ldr	r2, [pc, #152]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80069ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069be:	6593      	str	r3, [r2, #88]	@ 0x58
 80069c0:	4b24      	ldr	r3, [pc, #144]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 80069c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069c8:	60bb      	str	r3, [r7, #8]
 80069ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069cc:	2301      	movs	r3, #1
 80069ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069d0:	4b21      	ldr	r3, [pc, #132]	@ (8006a58 <HAL_RCC_OscConfig+0x508>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d118      	bne.n	8006a0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069dc:	4b1e      	ldr	r3, [pc, #120]	@ (8006a58 <HAL_RCC_OscConfig+0x508>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a58 <HAL_RCC_OscConfig+0x508>)
 80069e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069e8:	f7fc fa60 	bl	8002eac <HAL_GetTick>
 80069ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069ee:	e008      	b.n	8006a02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069f0:	f7fc fa5c 	bl	8002eac <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d901      	bls.n	8006a02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e1b2      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a02:	4b15      	ldr	r3, [pc, #84]	@ (8006a58 <HAL_RCC_OscConfig+0x508>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d0f0      	beq.n	80069f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d108      	bne.n	8006a28 <HAL_RCC_OscConfig+0x4d8>
 8006a16:	4b0f      	ldr	r3, [pc, #60]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a1e:	f043 0301 	orr.w	r3, r3, #1
 8006a22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a26:	e029      	b.n	8006a7c <HAL_RCC_OscConfig+0x52c>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	2b05      	cmp	r3, #5
 8006a2e:	d115      	bne.n	8006a5c <HAL_RCC_OscConfig+0x50c>
 8006a30:	4b08      	ldr	r3, [pc, #32]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a36:	4a07      	ldr	r2, [pc, #28]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a38:	f043 0304 	orr.w	r3, r3, #4
 8006a3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a40:	4b04      	ldr	r3, [pc, #16]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a46:	4a03      	ldr	r2, [pc, #12]	@ (8006a54 <HAL_RCC_OscConfig+0x504>)
 8006a48:	f043 0301 	orr.w	r3, r3, #1
 8006a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a50:	e014      	b.n	8006a7c <HAL_RCC_OscConfig+0x52c>
 8006a52:	bf00      	nop
 8006a54:	40021000 	.word	0x40021000
 8006a58:	40007000 	.word	0x40007000
 8006a5c:	4b9a      	ldr	r3, [pc, #616]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a62:	4a99      	ldr	r2, [pc, #612]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006a64:	f023 0301 	bic.w	r3, r3, #1
 8006a68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006a6c:	4b96      	ldr	r3, [pc, #600]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a72:	4a95      	ldr	r2, [pc, #596]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006a74:	f023 0304 	bic.w	r3, r3, #4
 8006a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d016      	beq.n	8006ab2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a84:	f7fc fa12 	bl	8002eac <HAL_GetTick>
 8006a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a8a:	e00a      	b.n	8006aa2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a8c:	f7fc fa0e 	bl	8002eac <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d901      	bls.n	8006aa2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e162      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006aa2:	4b89      	ldr	r3, [pc, #548]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aa8:	f003 0302 	and.w	r3, r3, #2
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0ed      	beq.n	8006a8c <HAL_RCC_OscConfig+0x53c>
 8006ab0:	e015      	b.n	8006ade <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab2:	f7fc f9fb 	bl	8002eac <HAL_GetTick>
 8006ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ab8:	e00a      	b.n	8006ad0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aba:	f7fc f9f7 	bl	8002eac <HAL_GetTick>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e14b      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ad0:	4b7d      	ldr	r3, [pc, #500]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1ed      	bne.n	8006aba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ade:	7ffb      	ldrb	r3, [r7, #31]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d105      	bne.n	8006af0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ae4:	4b78      	ldr	r3, [pc, #480]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ae8:	4a77      	ldr	r2, [pc, #476]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006aea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d03c      	beq.n	8006b76 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d01c      	beq.n	8006b3e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006b04:	4b70      	ldr	r3, [pc, #448]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b0a:	4a6f      	ldr	r2, [pc, #444]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b0c:	f043 0301 	orr.w	r3, r3, #1
 8006b10:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b14:	f7fc f9ca 	bl	8002eac <HAL_GetTick>
 8006b18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b1c:	f7fc f9c6 	bl	8002eac <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e11c      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b2e:	4b66      	ldr	r3, [pc, #408]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b34:	f003 0302 	and.w	r3, r3, #2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0ef      	beq.n	8006b1c <HAL_RCC_OscConfig+0x5cc>
 8006b3c:	e01b      	b.n	8006b76 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006b3e:	4b62      	ldr	r3, [pc, #392]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b44:	4a60      	ldr	r2, [pc, #384]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b46:	f023 0301 	bic.w	r3, r3, #1
 8006b4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b4e:	f7fc f9ad 	bl	8002eac <HAL_GetTick>
 8006b52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b54:	e008      	b.n	8006b68 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b56:	f7fc f9a9 	bl	8002eac <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e0ff      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b68:	4b57      	ldr	r3, [pc, #348]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1ef      	bne.n	8006b56 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f000 80f3 	beq.w	8006d66 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	f040 80c9 	bne.w	8006d1c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	f003 0203 	and.w	r2, r3, #3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d12c      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d123      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d11b      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d113      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bda:	085b      	lsrs	r3, r3, #1
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d109      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bee:	085b      	lsrs	r3, r3, #1
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d06b      	beq.n	8006cd0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b0c      	cmp	r3, #12
 8006bfc:	d062      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006bfe:	4b32      	ldr	r3, [pc, #200]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e0ac      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006c0e:	4b2e      	ldr	r3, [pc, #184]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c18:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c1a:	f7fc f947 	bl	8002eac <HAL_GetTick>
 8006c1e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c22:	f7fc f943 	bl	8002eac <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e099      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c34:	4b24      	ldr	r3, [pc, #144]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f0      	bne.n	8006c22 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c40:	4b21      	ldr	r3, [pc, #132]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c42:	68da      	ldr	r2, [r3, #12]
 8006c44:	4b21      	ldr	r3, [pc, #132]	@ (8006ccc <HAL_RCC_OscConfig+0x77c>)
 8006c46:	4013      	ands	r3, r2
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006c50:	3a01      	subs	r2, #1
 8006c52:	0112      	lsls	r2, r2, #4
 8006c54:	4311      	orrs	r1, r2
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006c5a:	0212      	lsls	r2, r2, #8
 8006c5c:	4311      	orrs	r1, r2
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006c62:	0852      	lsrs	r2, r2, #1
 8006c64:	3a01      	subs	r2, #1
 8006c66:	0552      	lsls	r2, r2, #21
 8006c68:	4311      	orrs	r1, r2
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006c6e:	0852      	lsrs	r2, r2, #1
 8006c70:	3a01      	subs	r2, #1
 8006c72:	0652      	lsls	r2, r2, #25
 8006c74:	4311      	orrs	r1, r2
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c7a:	06d2      	lsls	r2, r2, #27
 8006c7c:	430a      	orrs	r2, r1
 8006c7e:	4912      	ldr	r1, [pc, #72]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006c84:	4b10      	ldr	r3, [pc, #64]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a0f      	ldr	r2, [pc, #60]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c90:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	4a0c      	ldr	r2, [pc, #48]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006c96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c9c:	f7fc f906 	bl	8002eac <HAL_GetTick>
 8006ca0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ca2:	e008      	b.n	8006cb6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ca4:	f7fc f902 	bl	8002eac <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d901      	bls.n	8006cb6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e058      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cb6:	4b04      	ldr	r3, [pc, #16]	@ (8006cc8 <HAL_RCC_OscConfig+0x778>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d0f0      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006cc2:	e050      	b.n	8006d66 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e04f      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
 8006cc8:	40021000 	.word	0x40021000
 8006ccc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cd0:	4b27      	ldr	r3, [pc, #156]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d144      	bne.n	8006d66 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006cdc:	4b24      	ldr	r3, [pc, #144]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a23      	ldr	r2, [pc, #140]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ce6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006ce8:	4b21      	ldr	r3, [pc, #132]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	4a20      	ldr	r2, [pc, #128]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006cee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cf2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006cf4:	f7fc f8da 	bl	8002eac <HAL_GetTick>
 8006cf8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cfa:	e008      	b.n	8006d0e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cfc:	f7fc f8d6 	bl	8002eac <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d901      	bls.n	8006d0e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e02c      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d0e:	4b18      	ldr	r3, [pc, #96]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d0f0      	beq.n	8006cfc <HAL_RCC_OscConfig+0x7ac>
 8006d1a:	e024      	b.n	8006d66 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	2b0c      	cmp	r3, #12
 8006d20:	d01f      	beq.n	8006d62 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d22:	4b13      	ldr	r3, [pc, #76]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a12      	ldr	r2, [pc, #72]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d2e:	f7fc f8bd 	bl	8002eac <HAL_GetTick>
 8006d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d34:	e008      	b.n	8006d48 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d36:	f7fc f8b9 	bl	8002eac <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e00f      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d48:	4b09      	ldr	r3, [pc, #36]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d1f0      	bne.n	8006d36 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006d54:	4b06      	ldr	r3, [pc, #24]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d56:	68da      	ldr	r2, [r3, #12]
 8006d58:	4905      	ldr	r1, [pc, #20]	@ (8006d70 <HAL_RCC_OscConfig+0x820>)
 8006d5a:	4b06      	ldr	r3, [pc, #24]	@ (8006d74 <HAL_RCC_OscConfig+0x824>)
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	60cb      	str	r3, [r1, #12]
 8006d60:	e001      	b.n	8006d66 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e000      	b.n	8006d68 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3720      	adds	r7, #32
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	40021000 	.word	0x40021000
 8006d74:	feeefffc 	.word	0xfeeefffc

08006d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e0e7      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d8c:	4b75      	ldr	r3, [pc, #468]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0307 	and.w	r3, r3, #7
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d910      	bls.n	8006dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d9a:	4b72      	ldr	r3, [pc, #456]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f023 0207 	bic.w	r2, r3, #7
 8006da2:	4970      	ldr	r1, [pc, #448]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006daa:	4b6e      	ldr	r3, [pc, #440]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0307 	and.w	r3, r3, #7
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d001      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e0cf      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d010      	beq.n	8006dea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	4b66      	ldr	r3, [pc, #408]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d908      	bls.n	8006dea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006dd8:	4b63      	ldr	r3, [pc, #396]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	4960      	ldr	r1, [pc, #384]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006de6:	4313      	orrs	r3, r2
 8006de8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d04c      	beq.n	8006e90 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d107      	bne.n	8006e0e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dfe:	4b5a      	ldr	r3, [pc, #360]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d121      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e0a6      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d107      	bne.n	8006e26 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e16:	4b54      	ldr	r3, [pc, #336]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d115      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e09a      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d107      	bne.n	8006e3e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d109      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e08e      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e3e:	4b4a      	ldr	r3, [pc, #296]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e086      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e4e:	4b46      	ldr	r3, [pc, #280]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f023 0203 	bic.w	r2, r3, #3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	4943      	ldr	r1, [pc, #268]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e60:	f7fc f824 	bl	8002eac <HAL_GetTick>
 8006e64:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e66:	e00a      	b.n	8006e7e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e68:	f7fc f820 	bl	8002eac <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d901      	bls.n	8006e7e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e06e      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 020c 	and.w	r2, r3, #12
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d1eb      	bne.n	8006e68 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0302 	and.w	r3, r3, #2
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d010      	beq.n	8006ebe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689a      	ldr	r2, [r3, #8]
 8006ea0:	4b31      	ldr	r3, [pc, #196]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d208      	bcs.n	8006ebe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006eac:	4b2e      	ldr	r3, [pc, #184]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	492b      	ldr	r1, [pc, #172]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006ebe:	4b29      	ldr	r3, [pc, #164]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d210      	bcs.n	8006eee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ecc:	4b25      	ldr	r3, [pc, #148]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f023 0207 	bic.w	r2, r3, #7
 8006ed4:	4923      	ldr	r1, [pc, #140]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006edc:	4b21      	ldr	r3, [pc, #132]	@ (8006f64 <HAL_RCC_ClockConfig+0x1ec>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0307 	and.w	r3, r3, #7
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d001      	beq.n	8006eee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e036      	b.n	8006f5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0304 	and.w	r3, r3, #4
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d008      	beq.n	8006f0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006efa:	4b1b      	ldr	r3, [pc, #108]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	4918      	ldr	r1, [pc, #96]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0308 	and.w	r3, r3, #8
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d009      	beq.n	8006f2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f18:	4b13      	ldr	r3, [pc, #76]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	00db      	lsls	r3, r3, #3
 8006f26:	4910      	ldr	r1, [pc, #64]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f2c:	f000 f824 	bl	8006f78 <HAL_RCC_GetSysClockFreq>
 8006f30:	4602      	mov	r2, r0
 8006f32:	4b0d      	ldr	r3, [pc, #52]	@ (8006f68 <HAL_RCC_ClockConfig+0x1f0>)
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	091b      	lsrs	r3, r3, #4
 8006f38:	f003 030f 	and.w	r3, r3, #15
 8006f3c:	490b      	ldr	r1, [pc, #44]	@ (8006f6c <HAL_RCC_ClockConfig+0x1f4>)
 8006f3e:	5ccb      	ldrb	r3, [r1, r3]
 8006f40:	f003 031f 	and.w	r3, r3, #31
 8006f44:	fa22 f303 	lsr.w	r3, r2, r3
 8006f48:	4a09      	ldr	r2, [pc, #36]	@ (8006f70 <HAL_RCC_ClockConfig+0x1f8>)
 8006f4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006f4c:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <HAL_RCC_ClockConfig+0x1fc>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fb ff5b 	bl	8002e0c <HAL_InitTick>
 8006f56:	4603      	mov	r3, r0
 8006f58:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f5a:	7afb      	ldrb	r3, [r7, #11]
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	40022000 	.word	0x40022000
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	0800b844 	.word	0x0800b844
 8006f70:	20000150 	.word	0x20000150
 8006f74:	20000158 	.word	0x20000158

08006f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b089      	sub	sp, #36	@ 0x24
 8006f7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	61fb      	str	r3, [r7, #28]
 8006f82:	2300      	movs	r3, #0
 8006f84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f86:	4b3e      	ldr	r3, [pc, #248]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 030c 	and.w	r3, r3, #12
 8006f8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f90:	4b3b      	ldr	r3, [pc, #236]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	f003 0303 	and.w	r3, r3, #3
 8006f98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d005      	beq.n	8006fac <HAL_RCC_GetSysClockFreq+0x34>
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	2b0c      	cmp	r3, #12
 8006fa4:	d121      	bne.n	8006fea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d11e      	bne.n	8006fea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006fac:	4b34      	ldr	r3, [pc, #208]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0308 	and.w	r3, r3, #8
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d107      	bne.n	8006fc8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006fb8:	4b31      	ldr	r3, [pc, #196]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fbe:	0a1b      	lsrs	r3, r3, #8
 8006fc0:	f003 030f 	and.w	r3, r3, #15
 8006fc4:	61fb      	str	r3, [r7, #28]
 8006fc6:	e005      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	091b      	lsrs	r3, r3, #4
 8006fce:	f003 030f 	and.w	r3, r3, #15
 8006fd2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8007084 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fdc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10d      	bne.n	8007000 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fe8:	e00a      	b.n	8007000 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	d102      	bne.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ff0:	4b25      	ldr	r3, [pc, #148]	@ (8007088 <HAL_RCC_GetSysClockFreq+0x110>)
 8006ff2:	61bb      	str	r3, [r7, #24]
 8006ff4:	e004      	b.n	8007000 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d101      	bne.n	8007000 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006ffc:	4b23      	ldr	r3, [pc, #140]	@ (800708c <HAL_RCC_GetSysClockFreq+0x114>)
 8006ffe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	2b0c      	cmp	r3, #12
 8007004:	d134      	bne.n	8007070 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007006:	4b1e      	ldr	r3, [pc, #120]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	2b02      	cmp	r3, #2
 8007014:	d003      	beq.n	800701e <HAL_RCC_GetSysClockFreq+0xa6>
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	2b03      	cmp	r3, #3
 800701a:	d003      	beq.n	8007024 <HAL_RCC_GetSysClockFreq+0xac>
 800701c:	e005      	b.n	800702a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800701e:	4b1a      	ldr	r3, [pc, #104]	@ (8007088 <HAL_RCC_GetSysClockFreq+0x110>)
 8007020:	617b      	str	r3, [r7, #20]
      break;
 8007022:	e005      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007024:	4b19      	ldr	r3, [pc, #100]	@ (800708c <HAL_RCC_GetSysClockFreq+0x114>)
 8007026:	617b      	str	r3, [r7, #20]
      break;
 8007028:	e002      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	617b      	str	r3, [r7, #20]
      break;
 800702e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007030:	4b13      	ldr	r3, [pc, #76]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	091b      	lsrs	r3, r3, #4
 8007036:	f003 0307 	and.w	r3, r3, #7
 800703a:	3301      	adds	r3, #1
 800703c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800703e:	4b10      	ldr	r3, [pc, #64]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	0a1b      	lsrs	r3, r3, #8
 8007044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	fb03 f202 	mul.w	r2, r3, r2
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	fbb2 f3f3 	udiv	r3, r2, r3
 8007054:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007056:	4b0a      	ldr	r3, [pc, #40]	@ (8007080 <HAL_RCC_GetSysClockFreq+0x108>)
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	0e5b      	lsrs	r3, r3, #25
 800705c:	f003 0303 	and.w	r3, r3, #3
 8007060:	3301      	adds	r3, #1
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	fbb2 f3f3 	udiv	r3, r2, r3
 800706e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007070:	69bb      	ldr	r3, [r7, #24]
}
 8007072:	4618      	mov	r0, r3
 8007074:	3724      	adds	r7, #36	@ 0x24
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	40021000 	.word	0x40021000
 8007084:	0800b854 	.word	0x0800b854
 8007088:	00f42400 	.word	0x00f42400
 800708c:	007a1200 	.word	0x007a1200

08007090 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007098:	2300      	movs	r3, #0
 800709a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800709c:	4b2a      	ldr	r3, [pc, #168]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800709e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d003      	beq.n	80070b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80070a8:	f7ff f9ee 	bl	8006488 <HAL_PWREx_GetVoltageRange>
 80070ac:	6178      	str	r0, [r7, #20]
 80070ae:	e014      	b.n	80070da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80070b0:	4b25      	ldr	r3, [pc, #148]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b4:	4a24      	ldr	r2, [pc, #144]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80070bc:	4b22      	ldr	r3, [pc, #136]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070c4:	60fb      	str	r3, [r7, #12]
 80070c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80070c8:	f7ff f9de 	bl	8006488 <HAL_PWREx_GetVoltageRange>
 80070cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80070ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d2:	4a1d      	ldr	r2, [pc, #116]	@ (8007148 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070e0:	d10b      	bne.n	80070fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b80      	cmp	r3, #128	@ 0x80
 80070e6:	d919      	bls.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80070ec:	d902      	bls.n	80070f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80070ee:	2302      	movs	r3, #2
 80070f0:	613b      	str	r3, [r7, #16]
 80070f2:	e013      	b.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80070f4:	2301      	movs	r3, #1
 80070f6:	613b      	str	r3, [r7, #16]
 80070f8:	e010      	b.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b80      	cmp	r3, #128	@ 0x80
 80070fe:	d902      	bls.n	8007106 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007100:	2303      	movs	r3, #3
 8007102:	613b      	str	r3, [r7, #16]
 8007104:	e00a      	b.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2b80      	cmp	r3, #128	@ 0x80
 800710a:	d102      	bne.n	8007112 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800710c:	2302      	movs	r3, #2
 800710e:	613b      	str	r3, [r7, #16]
 8007110:	e004      	b.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b70      	cmp	r3, #112	@ 0x70
 8007116:	d101      	bne.n	800711c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007118:	2301      	movs	r3, #1
 800711a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800711c:	4b0b      	ldr	r3, [pc, #44]	@ (800714c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f023 0207 	bic.w	r2, r3, #7
 8007124:	4909      	ldr	r1, [pc, #36]	@ (800714c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	4313      	orrs	r3, r2
 800712a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800712c:	4b07      	ldr	r3, [pc, #28]	@ (800714c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0307 	and.w	r3, r3, #7
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	429a      	cmp	r2, r3
 8007138:	d001      	beq.n	800713e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e000      	b.n	8007140 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	40021000 	.word	0x40021000
 800714c:	40022000 	.word	0x40022000

08007150 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007158:	2300      	movs	r3, #0
 800715a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800715c:	2300      	movs	r3, #0
 800715e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007168:	2b00      	cmp	r3, #0
 800716a:	d031      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007170:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007174:	d01a      	beq.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007176:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800717a:	d814      	bhi.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800717c:	2b00      	cmp	r3, #0
 800717e:	d009      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007180:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007184:	d10f      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007186:	4b5d      	ldr	r3, [pc, #372]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	4a5c      	ldr	r2, [pc, #368]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800718c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007190:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007192:	e00c      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	3304      	adds	r3, #4
 8007198:	2100      	movs	r1, #0
 800719a:	4618      	mov	r0, r3
 800719c:	f000 fa22 	bl	80075e4 <RCCEx_PLLSAI1_Config>
 80071a0:	4603      	mov	r3, r0
 80071a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071a4:	e003      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	74fb      	strb	r3, [r7, #19]
      break;
 80071aa:	e000      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80071ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071ae:	7cfb      	ldrb	r3, [r7, #19]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10b      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071b4:	4b51      	ldr	r3, [pc, #324]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c2:	494e      	ldr	r1, [pc, #312]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071c4:	4313      	orrs	r3, r2
 80071c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80071ca:	e001      	b.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071cc:	7cfb      	ldrb	r3, [r7, #19]
 80071ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f000 809e 	beq.w	800731a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071de:	2300      	movs	r3, #0
 80071e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80071e2:	4b46      	ldr	r3, [pc, #280]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e000      	b.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80071f2:	2300      	movs	r3, #0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00d      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071f8:	4b40      	ldr	r3, [pc, #256]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071fc:	4a3f      	ldr	r2, [pc, #252]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007202:	6593      	str	r3, [r2, #88]	@ 0x58
 8007204:	4b3d      	ldr	r3, [pc, #244]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800720c:	60bb      	str	r3, [r7, #8]
 800720e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007210:	2301      	movs	r3, #1
 8007212:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007214:	4b3a      	ldr	r3, [pc, #232]	@ (8007300 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a39      	ldr	r2, [pc, #228]	@ (8007300 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800721a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800721e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007220:	f7fb fe44 	bl	8002eac <HAL_GetTick>
 8007224:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007226:	e009      	b.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007228:	f7fb fe40 	bl	8002eac <HAL_GetTick>
 800722c:	4602      	mov	r2, r0
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	2b02      	cmp	r3, #2
 8007234:	d902      	bls.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	74fb      	strb	r3, [r7, #19]
        break;
 800723a:	e005      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800723c:	4b30      	ldr	r3, [pc, #192]	@ (8007300 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0ef      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007248:	7cfb      	ldrb	r3, [r7, #19]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d15a      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800724e:	4b2b      	ldr	r3, [pc, #172]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007254:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007258:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d01e      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	429a      	cmp	r2, r3
 8007268:	d019      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800726a:	4b24      	ldr	r3, [pc, #144]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800726c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007274:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007276:	4b21      	ldr	r3, [pc, #132]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800727c:	4a1f      	ldr	r2, [pc, #124]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800727e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007282:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007286:	4b1d      	ldr	r3, [pc, #116]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800728c:	4a1b      	ldr	r2, [pc, #108]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800728e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007296:	4a19      	ldr	r2, [pc, #100]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d016      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a8:	f7fb fe00 	bl	8002eac <HAL_GetTick>
 80072ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072ae:	e00b      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072b0:	f7fb fdfc 	bl	8002eac <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072be:	4293      	cmp	r3, r2
 80072c0:	d902      	bls.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80072c2:	2303      	movs	r3, #3
 80072c4:	74fb      	strb	r3, [r7, #19]
            break;
 80072c6:	e006      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072c8:	4b0c      	ldr	r3, [pc, #48]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d0ec      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80072d6:	7cfb      	ldrb	r3, [r7, #19]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10b      	bne.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072dc:	4b07      	ldr	r3, [pc, #28]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ea:	4904      	ldr	r1, [pc, #16]	@ (80072fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072ec:	4313      	orrs	r3, r2
 80072ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80072f2:	e009      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80072f4:	7cfb      	ldrb	r3, [r7, #19]
 80072f6:	74bb      	strb	r3, [r7, #18]
 80072f8:	e006      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80072fa:	bf00      	nop
 80072fc:	40021000 	.word	0x40021000
 8007300:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007304:	7cfb      	ldrb	r3, [r7, #19]
 8007306:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007308:	7c7b      	ldrb	r3, [r7, #17]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d105      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800730e:	4b8d      	ldr	r3, [pc, #564]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007312:	4a8c      	ldr	r2, [pc, #560]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007314:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007318:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00a      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007326:	4b87      	ldr	r3, [pc, #540]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732c:	f023 0203 	bic.w	r2, r3, #3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a1b      	ldr	r3, [r3, #32]
 8007334:	4983      	ldr	r1, [pc, #524]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007336:	4313      	orrs	r3, r2
 8007338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0302 	and.w	r3, r3, #2
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00a      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007348:	4b7e      	ldr	r3, [pc, #504]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800734a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800734e:	f023 020c 	bic.w	r2, r3, #12
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007356:	497b      	ldr	r1, [pc, #492]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007358:	4313      	orrs	r3, r2
 800735a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	d00a      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800736a:	4b76      	ldr	r3, [pc, #472]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800736c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007370:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007378:	4972      	ldr	r1, [pc, #456]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800737a:	4313      	orrs	r3, r2
 800737c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00a      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800738c:	4b6d      	ldr	r3, [pc, #436]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800738e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007392:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800739a:	496a      	ldr	r1, [pc, #424]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800739c:	4313      	orrs	r3, r2
 800739e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073ae:	4b65      	ldr	r3, [pc, #404]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80073b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073bc:	4961      	ldr	r1, [pc, #388]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073d0:	4b5c      	ldr	r3, [pc, #368]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80073d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073de:	4959      	ldr	r1, [pc, #356]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80073f2:	4b54      	ldr	r3, [pc, #336]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80073f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007400:	4950      	ldr	r1, [pc, #320]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007402:	4313      	orrs	r3, r2
 8007404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007414:	4b4b      	ldr	r3, [pc, #300]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800741a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007422:	4948      	ldr	r1, [pc, #288]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007424:	4313      	orrs	r3, r2
 8007426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00a      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007436:	4b43      	ldr	r3, [pc, #268]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800743c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007444:	493f      	ldr	r1, [pc, #252]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007446:	4313      	orrs	r3, r2
 8007448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d028      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007458:	4b3a      	ldr	r3, [pc, #232]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800745a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007466:	4937      	ldr	r1, [pc, #220]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007468:	4313      	orrs	r3, r2
 800746a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007476:	d106      	bne.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007478:	4b32      	ldr	r3, [pc, #200]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	4a31      	ldr	r2, [pc, #196]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800747e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007482:	60d3      	str	r3, [r2, #12]
 8007484:	e011      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800748a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800748e:	d10c      	bne.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	3304      	adds	r3, #4
 8007494:	2101      	movs	r1, #1
 8007496:	4618      	mov	r0, r3
 8007498:	f000 f8a4 	bl	80075e4 <RCCEx_PLLSAI1_Config>
 800749c:	4603      	mov	r3, r0
 800749e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80074a0:	7cfb      	ldrb	r3, [r7, #19]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d001      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80074a6:	7cfb      	ldrb	r3, [r7, #19]
 80074a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d028      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80074b6:	4b23      	ldr	r3, [pc, #140]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80074b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074c4:	491f      	ldr	r1, [pc, #124]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80074c6:	4313      	orrs	r3, r2
 80074c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074d4:	d106      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074d6:	4b1b      	ldr	r3, [pc, #108]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	4a1a      	ldr	r2, [pc, #104]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80074dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80074e0:	60d3      	str	r3, [r2, #12]
 80074e2:	e011      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80074ec:	d10c      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	3304      	adds	r3, #4
 80074f2:	2101      	movs	r1, #1
 80074f4:	4618      	mov	r0, r3
 80074f6:	f000 f875 	bl	80075e4 <RCCEx_PLLSAI1_Config>
 80074fa:	4603      	mov	r3, r0
 80074fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80074fe:	7cfb      	ldrb	r3, [r7, #19]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007504:	7cfb      	ldrb	r3, [r7, #19]
 8007506:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d02b      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007514:	4b0b      	ldr	r3, [pc, #44]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800751a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007522:	4908      	ldr	r1, [pc, #32]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007524:	4313      	orrs	r3, r2
 8007526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800752e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007532:	d109      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007534:	4b03      	ldr	r3, [pc, #12]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	4a02      	ldr	r2, [pc, #8]	@ (8007544 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800753a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800753e:	60d3      	str	r3, [r2, #12]
 8007540:	e014      	b.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007542:	bf00      	nop
 8007544:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800754c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007550:	d10c      	bne.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	3304      	adds	r3, #4
 8007556:	2101      	movs	r1, #1
 8007558:	4618      	mov	r0, r3
 800755a:	f000 f843 	bl	80075e4 <RCCEx_PLLSAI1_Config>
 800755e:	4603      	mov	r3, r0
 8007560:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007562:	7cfb      	ldrb	r3, [r7, #19]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d001      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8007568:	7cfb      	ldrb	r3, [r7, #19]
 800756a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007574:	2b00      	cmp	r3, #0
 8007576:	d01c      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007578:	4b19      	ldr	r3, [pc, #100]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800757a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800757e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007586:	4916      	ldr	r1, [pc, #88]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007588:	4313      	orrs	r3, r2
 800758a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007592:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007596:	d10c      	bne.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	3304      	adds	r3, #4
 800759c:	2102      	movs	r1, #2
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 f820 	bl	80075e4 <RCCEx_PLLSAI1_Config>
 80075a4:	4603      	mov	r3, r0
 80075a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80075a8:	7cfb      	ldrb	r3, [r7, #19]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80075ae:	7cfb      	ldrb	r3, [r7, #19]
 80075b0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00a      	beq.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80075be:	4b08      	ldr	r3, [pc, #32]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075cc:	4904      	ldr	r1, [pc, #16]	@ (80075e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80075d4:	7cbb      	ldrb	r3, [r7, #18]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3718      	adds	r7, #24
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	40021000 	.word	0x40021000

080075e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80075f2:	4b74      	ldr	r3, [pc, #464]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	f003 0303 	and.w	r3, r3, #3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d018      	beq.n	8007630 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80075fe:	4b71      	ldr	r3, [pc, #452]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	f003 0203 	and.w	r2, r3, #3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d10d      	bne.n	800762a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
       ||
 8007612:	2b00      	cmp	r3, #0
 8007614:	d009      	beq.n	800762a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007616:	4b6b      	ldr	r3, [pc, #428]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	091b      	lsrs	r3, r3, #4
 800761c:	f003 0307 	and.w	r3, r3, #7
 8007620:	1c5a      	adds	r2, r3, #1
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	685b      	ldr	r3, [r3, #4]
       ||
 8007626:	429a      	cmp	r2, r3
 8007628:	d047      	beq.n	80076ba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	73fb      	strb	r3, [r7, #15]
 800762e:	e044      	b.n	80076ba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2b03      	cmp	r3, #3
 8007636:	d018      	beq.n	800766a <RCCEx_PLLSAI1_Config+0x86>
 8007638:	2b03      	cmp	r3, #3
 800763a:	d825      	bhi.n	8007688 <RCCEx_PLLSAI1_Config+0xa4>
 800763c:	2b01      	cmp	r3, #1
 800763e:	d002      	beq.n	8007646 <RCCEx_PLLSAI1_Config+0x62>
 8007640:	2b02      	cmp	r3, #2
 8007642:	d009      	beq.n	8007658 <RCCEx_PLLSAI1_Config+0x74>
 8007644:	e020      	b.n	8007688 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007646:	4b5f      	ldr	r3, [pc, #380]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b00      	cmp	r3, #0
 8007650:	d11d      	bne.n	800768e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007656:	e01a      	b.n	800768e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007658:	4b5a      	ldr	r3, [pc, #360]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007660:	2b00      	cmp	r3, #0
 8007662:	d116      	bne.n	8007692 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007668:	e013      	b.n	8007692 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800766a:	4b56      	ldr	r3, [pc, #344]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10f      	bne.n	8007696 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007676:	4b53      	ldr	r3, [pc, #332]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d109      	bne.n	8007696 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007686:	e006      	b.n	8007696 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	73fb      	strb	r3, [r7, #15]
      break;
 800768c:	e004      	b.n	8007698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800768e:	bf00      	nop
 8007690:	e002      	b.n	8007698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007692:	bf00      	nop
 8007694:	e000      	b.n	8007698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007696:	bf00      	nop
    }

    if(status == HAL_OK)
 8007698:	7bfb      	ldrb	r3, [r7, #15]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10d      	bne.n	80076ba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800769e:	4b49      	ldr	r3, [pc, #292]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6819      	ldr	r1, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	011b      	lsls	r3, r3, #4
 80076b2:	430b      	orrs	r3, r1
 80076b4:	4943      	ldr	r1, [pc, #268]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d17c      	bne.n	80077ba <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80076c0:	4b40      	ldr	r3, [pc, #256]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a3f      	ldr	r2, [pc, #252]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80076ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076cc:	f7fb fbee 	bl	8002eac <HAL_GetTick>
 80076d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076d2:	e009      	b.n	80076e8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076d4:	f7fb fbea 	bl	8002eac <HAL_GetTick>
 80076d8:	4602      	mov	r2, r0
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	1ad3      	subs	r3, r2, r3
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d902      	bls.n	80076e8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	73fb      	strb	r3, [r7, #15]
        break;
 80076e6:	e005      	b.n	80076f4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076e8:	4b36      	ldr	r3, [pc, #216]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1ef      	bne.n	80076d4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d15f      	bne.n	80077ba <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d110      	bne.n	8007722 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007700:	4b30      	ldr	r3, [pc, #192]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8007708:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	6892      	ldr	r2, [r2, #8]
 8007710:	0211      	lsls	r1, r2, #8
 8007712:	687a      	ldr	r2, [r7, #4]
 8007714:	68d2      	ldr	r2, [r2, #12]
 8007716:	06d2      	lsls	r2, r2, #27
 8007718:	430a      	orrs	r2, r1
 800771a:	492a      	ldr	r1, [pc, #168]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800771c:	4313      	orrs	r3, r2
 800771e:	610b      	str	r3, [r1, #16]
 8007720:	e027      	b.n	8007772 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d112      	bne.n	800774e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007728:	4b26      	ldr	r3, [pc, #152]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007730:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	6892      	ldr	r2, [r2, #8]
 8007738:	0211      	lsls	r1, r2, #8
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6912      	ldr	r2, [r2, #16]
 800773e:	0852      	lsrs	r2, r2, #1
 8007740:	3a01      	subs	r2, #1
 8007742:	0552      	lsls	r2, r2, #21
 8007744:	430a      	orrs	r2, r1
 8007746:	491f      	ldr	r1, [pc, #124]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007748:	4313      	orrs	r3, r2
 800774a:	610b      	str	r3, [r1, #16]
 800774c:	e011      	b.n	8007772 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800774e:	4b1d      	ldr	r3, [pc, #116]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007756:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	6892      	ldr	r2, [r2, #8]
 800775e:	0211      	lsls	r1, r2, #8
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	6952      	ldr	r2, [r2, #20]
 8007764:	0852      	lsrs	r2, r2, #1
 8007766:	3a01      	subs	r2, #1
 8007768:	0652      	lsls	r2, r2, #25
 800776a:	430a      	orrs	r2, r1
 800776c:	4915      	ldr	r1, [pc, #84]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800776e:	4313      	orrs	r3, r2
 8007770:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007772:	4b14      	ldr	r3, [pc, #80]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a13      	ldr	r2, [pc, #76]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007778:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800777c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800777e:	f7fb fb95 	bl	8002eac <HAL_GetTick>
 8007782:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007784:	e009      	b.n	800779a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007786:	f7fb fb91 	bl	8002eac <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b02      	cmp	r3, #2
 8007792:	d902      	bls.n	800779a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	73fb      	strb	r3, [r7, #15]
          break;
 8007798:	e005      	b.n	80077a6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800779a:	4b0a      	ldr	r3, [pc, #40]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d0ef      	beq.n	8007786 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80077a6:	7bfb      	ldrb	r3, [r7, #15]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d106      	bne.n	80077ba <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80077ac:	4b05      	ldr	r3, [pc, #20]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077ae:	691a      	ldr	r2, [r3, #16]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	699b      	ldr	r3, [r3, #24]
 80077b4:	4903      	ldr	r1, [pc, #12]	@ (80077c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	40021000 	.word	0x40021000

080077c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e095      	b.n	8007906 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d108      	bne.n	80077f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077ea:	d009      	beq.n	8007800 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	61da      	str	r2, [r3, #28]
 80077f2:	e005      	b.n	8007800 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800780c:	b2db      	uxtb	r3, r3
 800780e:	2b00      	cmp	r3, #0
 8007810:	d106      	bne.n	8007820 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7fa ffb0 	bl	8002780 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007836:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007840:	d902      	bls.n	8007848 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007842:	2300      	movs	r3, #0
 8007844:	60fb      	str	r3, [r7, #12]
 8007846:	e002      	b.n	800784e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800784c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007856:	d007      	beq.n	8007868 <HAL_SPI_Init+0xa0>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007860:	d002      	beq.n	8007868 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007878:	431a      	orrs	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	f003 0302 	and.w	r3, r3, #2
 8007882:	431a      	orrs	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	f003 0301 	and.w	r3, r3, #1
 800788c:	431a      	orrs	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007896:	431a      	orrs	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	69db      	ldr	r3, [r3, #28]
 800789c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078a0:	431a      	orrs	r2, r3
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078aa:	ea42 0103 	orr.w	r1, r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	430a      	orrs	r2, r1
 80078bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	0c1b      	lsrs	r3, r3, #16
 80078c4:	f003 0204 	and.w	r2, r3, #4
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	f003 0310 	and.w	r3, r3, #16
 80078d0:	431a      	orrs	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078d6:	f003 0308 	and.w	r3, r3, #8
 80078da:	431a      	orrs	r2, r3
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80078e4:	ea42 0103 	orr.w	r1, r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007904:	2300      	movs	r3, #0
}
 8007906:	4618      	mov	r0, r3
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
	...

08007910 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
 800791c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007924:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800792c:	7dfb      	ldrb	r3, [r7, #23]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d00c      	beq.n	800794c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007938:	d106      	bne.n	8007948 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d102      	bne.n	8007948 <HAL_SPI_TransmitReceive_DMA+0x38>
 8007942:	7dfb      	ldrb	r3, [r7, #23]
 8007944:	2b04      	cmp	r3, #4
 8007946:	d001      	beq.n	800794c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007948:	2302      	movs	r3, #2
 800794a:	e158      	b.n	8007bfe <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d005      	beq.n	800795e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8007958:	887b      	ldrh	r3, [r7, #2]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d101      	bne.n	8007962 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e14d      	b.n	8007bfe <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007968:	2b01      	cmp	r3, #1
 800796a:	d101      	bne.n	8007970 <HAL_SPI_TransmitReceive_DMA+0x60>
 800796c:	2302      	movs	r3, #2
 800796e:	e146      	b.n	8007bfe <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b04      	cmp	r3, #4
 8007982:	d003      	beq.n	800798c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2205      	movs	r2, #5
 8007988:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	887a      	ldrh	r2, [r7, #2]
 800799c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	887a      	ldrh	r2, [r7, #2]
 80079a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	887a      	ldrh	r2, [r7, #2]
 80079ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	887a      	ldrh	r2, [r7, #2]
 80079b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80079d4:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80079de:	d908      	bls.n	80079f2 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079ee:	605a      	str	r2, [r3, #4]
 80079f0:	e06f      	b.n	8007ad2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a00:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a0c:	d126      	bne.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10f      	bne.n	8007a3a <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007a28:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	085b      	lsrs	r3, r3, #1
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a38:	e010      	b.n	8007a5c <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	685a      	ldr	r2, [r3, #4]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a48:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	085b      	lsrs	r3, r3, #1
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	3301      	adds	r3, #1
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a66:	d134      	bne.n	8007ad2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685a      	ldr	r2, [r3, #4]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a76:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d111      	bne.n	8007aac <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007a96:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	085b      	lsrs	r3, r3, #1
 8007aa2:	b29a      	uxth	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007aaa:	e012      	b.n	8007ad2 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685a      	ldr	r2, [r3, #4]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007aba:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	085b      	lsrs	r3, r3, #1
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	3301      	adds	r3, #1
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	d108      	bne.n	8007af0 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae2:	4a49      	ldr	r2, [pc, #292]	@ (8007c08 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8007ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aea:	4a48      	ldr	r2, [pc, #288]	@ (8007c0c <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8007aec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007aee:	e007      	b.n	8007b00 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007af4:	4a46      	ldr	r2, [pc, #280]	@ (8007c10 <HAL_SPI_TransmitReceive_DMA+0x300>)
 8007af6:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007afc:	4a45      	ldr	r2, [pc, #276]	@ (8007c14 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8007afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b04:	4a44      	ldr	r2, [pc, #272]	@ (8007c18 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8007b06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	330c      	adds	r3, #12
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b20:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b28:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007b2a:	f7fd fca3 	bl	8005474 <HAL_DMA_Start_IT>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00b      	beq.n	8007b4c <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b38:	f043 0210 	orr.w	r2, r3, #16
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	e058      	b.n	8007bfe <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685a      	ldr	r2, [r3, #4]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b60:	2200      	movs	r2, #0
 8007b62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b68:	2200      	movs	r2, #0
 8007b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b70:	2200      	movs	r2, #0
 8007b72:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b78:	2200      	movs	r2, #0
 8007b7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b84:	4619      	mov	r1, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	330c      	adds	r3, #12
 8007b8c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b92:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007b94:	f7fd fc6e 	bl	8005474 <HAL_DMA_Start_IT>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00b      	beq.n	8007bb6 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ba2:	f043 0210 	orr.w	r2, r3, #16
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e023      	b.n	8007bfe <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc0:	2b40      	cmp	r3, #64	@ 0x40
 8007bc2:	d007      	beq.n	8007bd4 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bd2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685a      	ldr	r2, [r3, #4]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0220 	orr.w	r2, r2, #32
 8007bea:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 0202 	orr.w	r2, r2, #2
 8007bfa:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3718      	adds	r7, #24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	080081d1 	.word	0x080081d1
 8007c0c:	08008099 	.word	0x08008099
 8007c10:	080081ed 	.word	0x080081ed
 8007c14:	08008141 	.word	0x08008141
 8007c18:	08008209 	.word	0x08008209

08007c1c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b08a      	sub	sp, #40	@ 0x28
 8007c20:	af02      	add	r7, sp, #8
 8007c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8007c24:	2300      	movs	r3, #0
 8007c26:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007c28:	4b88      	ldr	r3, [pc, #544]	@ (8007e4c <HAL_SPI_Abort+0x230>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a88      	ldr	r2, [pc, #544]	@ (8007e50 <HAL_SPI_Abort+0x234>)
 8007c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c32:	0a5b      	lsrs	r3, r3, #9
 8007c34:	2264      	movs	r2, #100	@ 0x64
 8007c36:	fb02 f303 	mul.w	r3, r2, r3
 8007c3a:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0220 	bic.w	r2, r2, #32
 8007c4e:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c5a:	2b80      	cmp	r3, #128	@ 0x80
 8007c5c:	d117      	bne.n	8007c8e <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a7c      	ldr	r2, [pc, #496]	@ (8007e54 <HAL_SPI_Abort+0x238>)
 8007c62:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d106      	bne.n	8007c78 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007c76:	e008      	b.n	8007c8a <HAL_SPI_Abort+0x6e>
      }
      count--;
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	2b07      	cmp	r3, #7
 8007c88:	d1ec      	bne.n	8007c64 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c98:	2b40      	cmp	r3, #64	@ 0x40
 8007c9a:	d117      	bne.n	8007ccc <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	4a6e      	ldr	r2, [pc, #440]	@ (8007e58 <HAL_SPI_Abort+0x23c>)
 8007ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d106      	bne.n	8007cb6 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007cb4:	e008      	b.n	8007cc8 <HAL_SPI_Abort+0xac>
      }
      count--;
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	2b07      	cmp	r3, #7
 8007cc6:	d1ec      	bne.n	8007ca2 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	d141      	bne.n	8007d5e <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d03d      	beq.n	8007d5e <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fd fc20 	bl	8005534 <HAL_DMA_Abort>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2240      	movs	r2, #64	@ 0x40
 8007cfe:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f022 0202 	bic.w	r2, r2, #2
 8007d0e:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007d10:	f7fb f8cc 	bl	8002eac <HAL_GetTick>
 8007d14:	4603      	mov	r3, r0
 8007d16:	461a      	mov	r2, r3
 8007d18:	2164      	movs	r1, #100	@ 0x64
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fc20 	bl	8008560 <SPI_EndRxTxTransaction>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d002      	beq.n	8007d2c <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2240      	movs	r2, #64	@ 0x40
 8007d2a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d3a:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007d3c:	f7fb f8b6 	bl	8002eac <HAL_GetTick>
 8007d40:	4603      	mov	r3, r0
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	2364      	movs	r3, #100	@ 0x64
 8007d46:	2200      	movs	r2, #0
 8007d48:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 fb19 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2240      	movs	r2, #64	@ 0x40
 8007d5c:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d143      	bne.n	8007df4 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d03f      	beq.n	8007df4 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d78:	2200      	movs	r2, #0
 8007d7a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fd fbd7 	bl	8005534 <HAL_DMA_Abort>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d002      	beq.n	8007d92 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2240      	movs	r2, #64	@ 0x40
 8007d90:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007da0:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007da2:	f7fb f883 	bl	8002eac <HAL_GetTick>
 8007da6:	4603      	mov	r3, r0
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	2364      	movs	r3, #100	@ 0x64
 8007dac:	2200      	movs	r2, #0
 8007dae:	2180      	movs	r1, #128	@ 0x80
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 fa5f 	bl	8008274 <SPI_WaitFlagStateUntilTimeout>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d002      	beq.n	8007dc2 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2240      	movs	r2, #64	@ 0x40
 8007dc0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8007dc2:	f7fb f873 	bl	8002eac <HAL_GetTick>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	9300      	str	r3, [sp, #0]
 8007dca:	2364      	movs	r3, #100	@ 0x64
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f000 fad6 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d002      	beq.n	8007de4 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2240      	movs	r2, #64	@ 0x40
 8007de2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	685a      	ldr	r2, [r3, #4]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 0201 	bic.w	r2, r2, #1
 8007df2:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e06:	2b40      	cmp	r3, #64	@ 0x40
 8007e08:	d102      	bne.n	8007e10 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	77fb      	strb	r3, [r7, #31]
 8007e0e:	e002      	b.n	8007e16 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e16:	2300      	movs	r3, #0
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	613b      	str	r3, [r7, #16]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	613b      	str	r3, [r7, #16]
 8007e2a:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	60fb      	str	r3, [r7, #12]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	60fb      	str	r3, [r7, #12]
 8007e38:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8007e42:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3720      	adds	r7, #32
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	20000150 	.word	0x20000150
 8007e50:	057619f1 	.word	0x057619f1
 8007e54:	080086ad 	.word	0x080086ad
 8007e58:	080085ed 	.word	0x080085ed

08007e5c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	099b      	lsrs	r3, r3, #6
 8007e78:	f003 0301 	and.w	r3, r3, #1
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10f      	bne.n	8007ea0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00a      	beq.n	8007ea0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	099b      	lsrs	r3, r3, #6
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d004      	beq.n	8007ea0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	4798      	blx	r3
    return;
 8007e9e:	e0d7      	b.n	8008050 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	085b      	lsrs	r3, r3, #1
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d00a      	beq.n	8007ec2 <HAL_SPI_IRQHandler+0x66>
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	09db      	lsrs	r3, r3, #7
 8007eb0:	f003 0301 	and.w	r3, r3, #1
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d004      	beq.n	8007ec2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	4798      	blx	r3
    return;
 8007ec0:	e0c6      	b.n	8008050 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	095b      	lsrs	r3, r3, #5
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10c      	bne.n	8007ee8 <HAL_SPI_IRQHandler+0x8c>
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	099b      	lsrs	r3, r3, #6
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d106      	bne.n	8007ee8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	0a1b      	lsrs	r3, r3, #8
 8007ede:	f003 0301 	and.w	r3, r3, #1
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 80b4 	beq.w	8008050 <HAL_SPI_IRQHandler+0x1f4>
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	095b      	lsrs	r3, r3, #5
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 80ad 	beq.w	8008050 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	099b      	lsrs	r3, r3, #6
 8007efa:	f003 0301 	and.w	r3, r3, #1
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d023      	beq.n	8007f4a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b03      	cmp	r3, #3
 8007f0c:	d011      	beq.n	8007f32 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f12:	f043 0204 	orr.w	r2, r3, #4
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	617b      	str	r3, [r7, #20]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	617b      	str	r3, [r7, #20]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	617b      	str	r3, [r7, #20]
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	e00b      	b.n	8007f4a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f32:	2300      	movs	r3, #0
 8007f34:	613b      	str	r3, [r7, #16]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	613b      	str	r3, [r7, #16]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	613b      	str	r3, [r7, #16]
 8007f46:	693b      	ldr	r3, [r7, #16]
        return;
 8007f48:	e082      	b.n	8008050 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	095b      	lsrs	r3, r3, #5
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d014      	beq.n	8007f80 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f5a:	f043 0201 	orr.w	r2, r3, #1
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007f62:	2300      	movs	r3, #0
 8007f64:	60fb      	str	r3, [r7, #12]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	60fb      	str	r3, [r7, #12]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f7c:	601a      	str	r2, [r3, #0]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	0a1b      	lsrs	r3, r3, #8
 8007f84:	f003 0301 	and.w	r3, r3, #1
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00c      	beq.n	8007fa6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f90:	f043 0208 	orr.w	r2, r3, #8
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007f98:	2300      	movs	r3, #0
 8007f9a:	60bb      	str	r3, [r7, #8]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	60bb      	str	r3, [r7, #8]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d04f      	beq.n	800804e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	685a      	ldr	r2, [r3, #4]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007fbc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	f003 0302 	and.w	r3, r3, #2
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d104      	bne.n	8007fda <HAL_SPI_IRQHandler+0x17e>
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	f003 0301 	and.w	r3, r3, #1
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d034      	beq.n	8008044 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	685a      	ldr	r2, [r3, #4]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f022 0203 	bic.w	r2, r2, #3
 8007fe8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d011      	beq.n	8008016 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ff6:	4a18      	ldr	r2, [pc, #96]	@ (8008058 <HAL_SPI_IRQHandler+0x1fc>)
 8007ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ffe:	4618      	mov	r0, r3
 8008000:	f7fd fad6 	bl	80055b0 <HAL_DMA_Abort_IT>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d005      	beq.n	8008016 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800800e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800801a:	2b00      	cmp	r3, #0
 800801c:	d016      	beq.n	800804c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008022:	4a0d      	ldr	r2, [pc, #52]	@ (8008058 <HAL_SPI_IRQHandler+0x1fc>)
 8008024:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800802a:	4618      	mov	r0, r3
 800802c:	f7fd fac0 	bl	80055b0 <HAL_DMA_Abort_IT>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00a      	beq.n	800804c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800803a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008042:	e003      	b.n	800804c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f7fa fa0d 	bl	8002464 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800804a:	e000      	b.n	800804e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800804c:	bf00      	nop
    return;
 800804e:	bf00      	nop
  }
}
 8008050:	3720      	adds	r7, #32
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop
 8008058:	08008249 	.word	0x08008249

0800805c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800805c:	b480      	push	{r7}
 800805e:	b083      	sub	sp, #12
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008064:	bf00      	nop
 8008066:	370c      	adds	r7, #12
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008078:	bf00      	nop
 800807a:	370c      	adds	r7, #12
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800808c:	bf00      	nop
 800808e:	370c      	adds	r7, #12
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080a6:	f7fa ff01 	bl	8002eac <HAL_GetTick>
 80080aa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 0320 	and.w	r3, r3, #32
 80080b6:	2b20      	cmp	r3, #32
 80080b8:	d03c      	beq.n	8008134 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f022 0220 	bic.w	r2, r2, #32
 80080c8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10d      	bne.n	80080ee <SPI_DMAReceiveCplt+0x56>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080da:	d108      	bne.n	80080ee <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	685a      	ldr	r2, [r3, #4]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f022 0203 	bic.w	r2, r2, #3
 80080ea:	605a      	str	r2, [r3, #4]
 80080ec:	e007      	b.n	80080fe <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	685a      	ldr	r2, [r3, #4]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f022 0201 	bic.w	r2, r2, #1
 80080fc:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	2164      	movs	r1, #100	@ 0x64
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f000 f9d4 	bl	80084b0 <SPI_EndRxTransaction>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2220      	movs	r2, #32
 8008112:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f7fa f999 	bl	8002464 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008132:	e002      	b.n	800813a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7ff ff91 	bl	800805c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800814e:	f7fa fead 	bl	8002eac <HAL_GetTick>
 8008152:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0320 	and.w	r3, r3, #32
 800815e:	2b20      	cmp	r3, #32
 8008160:	d030      	beq.n	80081c4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	685a      	ldr	r2, [r3, #4]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 0220 	bic.w	r2, r2, #32
 8008170:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008172:	68ba      	ldr	r2, [r7, #8]
 8008174:	2164      	movs	r1, #100	@ 0x64
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 f9f2 	bl	8008560 <SPI_EndRxTxTransaction>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008186:	f043 0220 	orr.w	r2, r3, #32
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685a      	ldr	r2, [r3, #4]
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f022 0203 	bic.w	r2, r2, #3
 800819c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d003      	beq.n	80081c4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80081bc:	68f8      	ldr	r0, [r7, #12]
 80081be:	f7fa f951 	bl	8002464 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80081c2:	e002      	b.n	80081ca <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f7fa f92f 	bl	8002428 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081dc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f7ff ff46 	bl	8008070 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80081e4:	bf00      	nop
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	f7ff ff42 	bl	8008084 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008200:	bf00      	nop
 8008202:	3710      	adds	r7, #16
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008214:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f022 0203 	bic.w	r2, r2, #3
 8008224:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800822a:	f043 0210 	orr.w	r2, r3, #16
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7fa f912 	bl	8002464 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008240:	bf00      	nop
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008254:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2200      	movs	r2, #0
 8008262:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f7fa f8fd 	bl	8002464 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800826a:	bf00      	nop
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b088      	sub	sp, #32
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	603b      	str	r3, [r7, #0]
 8008280:	4613      	mov	r3, r2
 8008282:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008284:	f7fa fe12 	bl	8002eac <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828c:	1a9b      	subs	r3, r3, r2
 800828e:	683a      	ldr	r2, [r7, #0]
 8008290:	4413      	add	r3, r2
 8008292:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008294:	f7fa fe0a 	bl	8002eac <HAL_GetTick>
 8008298:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800829a:	4b39      	ldr	r3, [pc, #228]	@ (8008380 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	015b      	lsls	r3, r3, #5
 80082a0:	0d1b      	lsrs	r3, r3, #20
 80082a2:	69fa      	ldr	r2, [r7, #28]
 80082a4:	fb02 f303 	mul.w	r3, r2, r3
 80082a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80082aa:	e054      	b.n	8008356 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b2:	d050      	beq.n	8008356 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80082b4:	f7fa fdfa 	bl	8002eac <HAL_GetTick>
 80082b8:	4602      	mov	r2, r0
 80082ba:	69bb      	ldr	r3, [r7, #24]
 80082bc:	1ad3      	subs	r3, r2, r3
 80082be:	69fa      	ldr	r2, [r7, #28]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d902      	bls.n	80082ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d13d      	bne.n	8008346 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	685a      	ldr	r2, [r3, #4]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80082d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082e2:	d111      	bne.n	8008308 <SPI_WaitFlagStateUntilTimeout+0x94>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082ec:	d004      	beq.n	80082f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082f6:	d107      	bne.n	8008308 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008306:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800830c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008310:	d10f      	bne.n	8008332 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008320:	601a      	str	r2, [r3, #0]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008330:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2200      	movs	r2, #0
 800833e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e017      	b.n	8008376 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800834c:	2300      	movs	r3, #0
 800834e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	3b01      	subs	r3, #1
 8008354:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	689a      	ldr	r2, [r3, #8]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	4013      	ands	r3, r2
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	429a      	cmp	r2, r3
 8008364:	bf0c      	ite	eq
 8008366:	2301      	moveq	r3, #1
 8008368:	2300      	movne	r3, #0
 800836a:	b2db      	uxtb	r3, r3
 800836c:	461a      	mov	r2, r3
 800836e:	79fb      	ldrb	r3, [r7, #7]
 8008370:	429a      	cmp	r2, r3
 8008372:	d19b      	bne.n	80082ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3720      	adds	r7, #32
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	20000150 	.word	0x20000150

08008384 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08a      	sub	sp, #40	@ 0x28
 8008388:	af00      	add	r7, sp, #0
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	60b9      	str	r1, [r7, #8]
 800838e:	607a      	str	r2, [r7, #4]
 8008390:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008392:	2300      	movs	r3, #0
 8008394:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008396:	f7fa fd89 	bl	8002eac <HAL_GetTick>
 800839a:	4602      	mov	r2, r0
 800839c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800839e:	1a9b      	subs	r3, r3, r2
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	4413      	add	r3, r2
 80083a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80083a6:	f7fa fd81 	bl	8002eac <HAL_GetTick>
 80083aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	330c      	adds	r3, #12
 80083b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80083b4:	4b3d      	ldr	r3, [pc, #244]	@ (80084ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	4613      	mov	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	00da      	lsls	r2, r3, #3
 80083c0:	1ad3      	subs	r3, r2, r3
 80083c2:	0d1b      	lsrs	r3, r3, #20
 80083c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083c6:	fb02 f303 	mul.w	r3, r2, r3
 80083ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80083cc:	e060      	b.n	8008490 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80083d4:	d107      	bne.n	80083e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d104      	bne.n	80083e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80083e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ec:	d050      	beq.n	8008490 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083ee:	f7fa fd5d 	bl	8002eac <HAL_GetTick>
 80083f2:	4602      	mov	r2, r0
 80083f4:	6a3b      	ldr	r3, [r7, #32]
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d902      	bls.n	8008404 <SPI_WaitFifoStateUntilTimeout+0x80>
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	2b00      	cmp	r3, #0
 8008402:	d13d      	bne.n	8008480 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	685a      	ldr	r2, [r3, #4]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008412:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800841c:	d111      	bne.n	8008442 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008426:	d004      	beq.n	8008432 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008430:	d107      	bne.n	8008442 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008440:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800844a:	d10f      	bne.n	800846c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800845a:	601a      	str	r2, [r3, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800846a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	e010      	b.n	80084a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d101      	bne.n	800848a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008486:	2300      	movs	r3, #0
 8008488:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	3b01      	subs	r3, #1
 800848e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	4013      	ands	r3, r2
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	429a      	cmp	r2, r3
 800849e:	d196      	bne.n	80083ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3728      	adds	r7, #40	@ 0x28
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20000150 	.word	0x20000150

080084b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b086      	sub	sp, #24
 80084b4:	af02      	add	r7, sp, #8
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084c4:	d111      	bne.n	80084ea <SPI_EndRxTransaction+0x3a>
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084ce:	d004      	beq.n	80084da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084d8:	d107      	bne.n	80084ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084e8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	2200      	movs	r2, #0
 80084f2:	2180      	movs	r1, #128	@ 0x80
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f7ff febd 	bl	8008274 <SPI_WaitFlagStateUntilTimeout>
 80084fa:	4603      	mov	r3, r0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d007      	beq.n	8008510 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008504:	f043 0220 	orr.w	r2, r3, #32
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800850c:	2303      	movs	r3, #3
 800850e:	e023      	b.n	8008558 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008518:	d11d      	bne.n	8008556 <SPI_EndRxTransaction+0xa6>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008522:	d004      	beq.n	800852e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800852c:	d113      	bne.n	8008556 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2200      	movs	r2, #0
 8008536:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f7ff ff22 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d007      	beq.n	8008556 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800854a:	f043 0220 	orr.w	r2, r3, #32
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e000      	b.n	8008558 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af02      	add	r7, sp, #8
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	2200      	movs	r2, #0
 8008574:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f7ff ff03 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d007      	beq.n	8008594 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008588:	f043 0220 	orr.w	r2, r3, #32
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e027      	b.n	80085e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	2200      	movs	r2, #0
 800859c:	2180      	movs	r1, #128	@ 0x80
 800859e:	68f8      	ldr	r0, [r7, #12]
 80085a0:	f7ff fe68 	bl	8008274 <SPI_WaitFlagStateUntilTimeout>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d007      	beq.n	80085ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085ae:	f043 0220 	orr.w	r2, r3, #32
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e014      	b.n	80085e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	9300      	str	r3, [sp, #0]
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f7ff fedc 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d007      	beq.n	80085e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085d6:	f043 0220 	orr.w	r2, r3, #32
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80085de:	2303      	movs	r3, #3
 80085e0:	e000      	b.n	80085e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b086      	sub	sp, #24
 80085f0:	af02      	add	r7, sp, #8
 80085f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	681a      	ldr	r2, [r3, #0]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008602:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8008604:	4b27      	ldr	r3, [pc, #156]	@ (80086a4 <SPI_AbortRx_ISR+0xb8>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a27      	ldr	r2, [pc, #156]	@ (80086a8 <SPI_AbortRx_ISR+0xbc>)
 800860a:	fba2 2303 	umull	r2, r3, r2, r3
 800860e:	0a5b      	lsrs	r3, r3, #9
 8008610:	2264      	movs	r2, #100	@ 0x64
 8008612:	fb02 f303 	mul.w	r3, r2, r3
 8008616:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008626:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d106      	bne.n	800863c <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008632:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800863a:	e009      	b.n	8008650 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3b01      	subs	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800864c:	2b40      	cmp	r3, #64	@ 0x40
 800864e:	d0eb      	beq.n	8008628 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008650:	f7fa fc2c 	bl	8002eac <HAL_GetTick>
 8008654:	4603      	mov	r3, r0
 8008656:	9300      	str	r3, [sp, #0]
 8008658:	2364      	movs	r3, #100	@ 0x64
 800865a:	2200      	movs	r2, #0
 800865c:	2180      	movs	r1, #128	@ 0x80
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f7ff fe08 	bl	8008274 <SPI_WaitFlagStateUntilTimeout>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d002      	beq.n	8008670 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2240      	movs	r2, #64	@ 0x40
 800866e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8008670:	f7fa fc1c 	bl	8002eac <HAL_GetTick>
 8008674:	4603      	mov	r3, r0
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	2364      	movs	r3, #100	@ 0x64
 800867a:	2200      	movs	r2, #0
 800867c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f7ff fe7f 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d002      	beq.n	8008692 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2240      	movs	r2, #64	@ 0x40
 8008690:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2207      	movs	r2, #7
 8008696:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800869a:	bf00      	nop
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	20000150 	.word	0x20000150
 80086a8:	057619f1 	.word	0x057619f1

080086ac <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b086      	sub	sp, #24
 80086b0:	af02      	add	r7, sp, #8
 80086b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80086b4:	4b4c      	ldr	r3, [pc, #304]	@ (80087e8 <SPI_AbortTx_ISR+0x13c>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a4c      	ldr	r2, [pc, #304]	@ (80087ec <SPI_AbortTx_ISR+0x140>)
 80086ba:	fba2 2303 	umull	r2, r3, r2, r3
 80086be:	0a5b      	lsrs	r3, r3, #9
 80086c0:	2264      	movs	r2, #100	@ 0x64
 80086c2:	fb02 f303 	mul.w	r3, r2, r3
 80086c6:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685a      	ldr	r2, [r3, #4]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80086d6:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d106      	bne.n	80086ec <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80086ea:	e009      	b.n	8008700 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086fc:	2b80      	cmp	r3, #128	@ 0x80
 80086fe:	d0eb      	beq.n	80086d8 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008700:	f7fa fbd4 	bl	8002eac <HAL_GetTick>
 8008704:	4603      	mov	r3, r0
 8008706:	461a      	mov	r2, r3
 8008708:	2164      	movs	r1, #100	@ 0x64
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7ff ff28 	bl	8008560 <SPI_EndRxTxTransaction>
 8008710:	4603      	mov	r3, r0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d002      	beq.n	800871c <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2240      	movs	r2, #64	@ 0x40
 800871a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800872a:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800872c:	f7fa fbbe 	bl	8002eac <HAL_GetTick>
 8008730:	4603      	mov	r3, r0
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	2364      	movs	r3, #100	@ 0x64
 8008736:	2200      	movs	r2, #0
 8008738:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f7ff fe21 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2240      	movs	r2, #64	@ 0x40
 800874c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008758:	2b40      	cmp	r3, #64	@ 0x40
 800875a:	d13c      	bne.n	80087d6 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	685a      	ldr	r2, [r3, #4]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800876a:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d106      	bne.n	8008780 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008776:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800877e:	e009      	b.n	8008794 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3b01      	subs	r3, #1
 8008784:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008790:	2b40      	cmp	r3, #64	@ 0x40
 8008792:	d0eb      	beq.n	800876c <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008794:	f7fa fb8a 	bl	8002eac <HAL_GetTick>
 8008798:	4603      	mov	r3, r0
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	2364      	movs	r3, #100	@ 0x64
 800879e:	2200      	movs	r2, #0
 80087a0:	2180      	movs	r1, #128	@ 0x80
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7ff fd66 	bl	8008274 <SPI_WaitFlagStateUntilTimeout>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d002      	beq.n	80087b4 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2240      	movs	r2, #64	@ 0x40
 80087b2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80087b4:	f7fa fb7a 	bl	8002eac <HAL_GetTick>
 80087b8:	4603      	mov	r3, r0
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	2364      	movs	r3, #100	@ 0x64
 80087be:	2200      	movs	r2, #0
 80087c0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f7ff fddd 	bl	8008384 <SPI_WaitFifoStateUntilTimeout>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d002      	beq.n	80087d6 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2240      	movs	r2, #64	@ 0x40
 80087d4:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2207      	movs	r2, #7
 80087da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 80087de:	bf00      	nop
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	20000150 	.word	0x20000150
 80087ec:	057619f1 	.word	0x057619f1

080087f0 <__cvt>:
 80087f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087f4:	ec57 6b10 	vmov	r6, r7, d0
 80087f8:	2f00      	cmp	r7, #0
 80087fa:	460c      	mov	r4, r1
 80087fc:	4619      	mov	r1, r3
 80087fe:	463b      	mov	r3, r7
 8008800:	bfbb      	ittet	lt
 8008802:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008806:	461f      	movlt	r7, r3
 8008808:	2300      	movge	r3, #0
 800880a:	232d      	movlt	r3, #45	@ 0x2d
 800880c:	700b      	strb	r3, [r1, #0]
 800880e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008810:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008814:	4691      	mov	r9, r2
 8008816:	f023 0820 	bic.w	r8, r3, #32
 800881a:	bfbc      	itt	lt
 800881c:	4632      	movlt	r2, r6
 800881e:	4616      	movlt	r6, r2
 8008820:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008824:	d005      	beq.n	8008832 <__cvt+0x42>
 8008826:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800882a:	d100      	bne.n	800882e <__cvt+0x3e>
 800882c:	3401      	adds	r4, #1
 800882e:	2102      	movs	r1, #2
 8008830:	e000      	b.n	8008834 <__cvt+0x44>
 8008832:	2103      	movs	r1, #3
 8008834:	ab03      	add	r3, sp, #12
 8008836:	9301      	str	r3, [sp, #4]
 8008838:	ab02      	add	r3, sp, #8
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	ec47 6b10 	vmov	d0, r6, r7
 8008840:	4653      	mov	r3, sl
 8008842:	4622      	mov	r2, r4
 8008844:	f000 feec 	bl	8009620 <_dtoa_r>
 8008848:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800884c:	4605      	mov	r5, r0
 800884e:	d119      	bne.n	8008884 <__cvt+0x94>
 8008850:	f019 0f01 	tst.w	r9, #1
 8008854:	d00e      	beq.n	8008874 <__cvt+0x84>
 8008856:	eb00 0904 	add.w	r9, r0, r4
 800885a:	2200      	movs	r2, #0
 800885c:	2300      	movs	r3, #0
 800885e:	4630      	mov	r0, r6
 8008860:	4639      	mov	r1, r7
 8008862:	f7f8 f941 	bl	8000ae8 <__aeabi_dcmpeq>
 8008866:	b108      	cbz	r0, 800886c <__cvt+0x7c>
 8008868:	f8cd 900c 	str.w	r9, [sp, #12]
 800886c:	2230      	movs	r2, #48	@ 0x30
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	454b      	cmp	r3, r9
 8008872:	d31e      	bcc.n	80088b2 <__cvt+0xc2>
 8008874:	9b03      	ldr	r3, [sp, #12]
 8008876:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008878:	1b5b      	subs	r3, r3, r5
 800887a:	4628      	mov	r0, r5
 800887c:	6013      	str	r3, [r2, #0]
 800887e:	b004      	add	sp, #16
 8008880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008884:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008888:	eb00 0904 	add.w	r9, r0, r4
 800888c:	d1e5      	bne.n	800885a <__cvt+0x6a>
 800888e:	7803      	ldrb	r3, [r0, #0]
 8008890:	2b30      	cmp	r3, #48	@ 0x30
 8008892:	d10a      	bne.n	80088aa <__cvt+0xba>
 8008894:	2200      	movs	r2, #0
 8008896:	2300      	movs	r3, #0
 8008898:	4630      	mov	r0, r6
 800889a:	4639      	mov	r1, r7
 800889c:	f7f8 f924 	bl	8000ae8 <__aeabi_dcmpeq>
 80088a0:	b918      	cbnz	r0, 80088aa <__cvt+0xba>
 80088a2:	f1c4 0401 	rsb	r4, r4, #1
 80088a6:	f8ca 4000 	str.w	r4, [sl]
 80088aa:	f8da 3000 	ldr.w	r3, [sl]
 80088ae:	4499      	add	r9, r3
 80088b0:	e7d3      	b.n	800885a <__cvt+0x6a>
 80088b2:	1c59      	adds	r1, r3, #1
 80088b4:	9103      	str	r1, [sp, #12]
 80088b6:	701a      	strb	r2, [r3, #0]
 80088b8:	e7d9      	b.n	800886e <__cvt+0x7e>

080088ba <__exponent>:
 80088ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088bc:	2900      	cmp	r1, #0
 80088be:	bfba      	itte	lt
 80088c0:	4249      	neglt	r1, r1
 80088c2:	232d      	movlt	r3, #45	@ 0x2d
 80088c4:	232b      	movge	r3, #43	@ 0x2b
 80088c6:	2909      	cmp	r1, #9
 80088c8:	7002      	strb	r2, [r0, #0]
 80088ca:	7043      	strb	r3, [r0, #1]
 80088cc:	dd29      	ble.n	8008922 <__exponent+0x68>
 80088ce:	f10d 0307 	add.w	r3, sp, #7
 80088d2:	461d      	mov	r5, r3
 80088d4:	270a      	movs	r7, #10
 80088d6:	461a      	mov	r2, r3
 80088d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80088dc:	fb07 1416 	mls	r4, r7, r6, r1
 80088e0:	3430      	adds	r4, #48	@ 0x30
 80088e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80088e6:	460c      	mov	r4, r1
 80088e8:	2c63      	cmp	r4, #99	@ 0x63
 80088ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80088ee:	4631      	mov	r1, r6
 80088f0:	dcf1      	bgt.n	80088d6 <__exponent+0x1c>
 80088f2:	3130      	adds	r1, #48	@ 0x30
 80088f4:	1e94      	subs	r4, r2, #2
 80088f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80088fa:	1c41      	adds	r1, r0, #1
 80088fc:	4623      	mov	r3, r4
 80088fe:	42ab      	cmp	r3, r5
 8008900:	d30a      	bcc.n	8008918 <__exponent+0x5e>
 8008902:	f10d 0309 	add.w	r3, sp, #9
 8008906:	1a9b      	subs	r3, r3, r2
 8008908:	42ac      	cmp	r4, r5
 800890a:	bf88      	it	hi
 800890c:	2300      	movhi	r3, #0
 800890e:	3302      	adds	r3, #2
 8008910:	4403      	add	r3, r0
 8008912:	1a18      	subs	r0, r3, r0
 8008914:	b003      	add	sp, #12
 8008916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008918:	f813 6b01 	ldrb.w	r6, [r3], #1
 800891c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008920:	e7ed      	b.n	80088fe <__exponent+0x44>
 8008922:	2330      	movs	r3, #48	@ 0x30
 8008924:	3130      	adds	r1, #48	@ 0x30
 8008926:	7083      	strb	r3, [r0, #2]
 8008928:	70c1      	strb	r1, [r0, #3]
 800892a:	1d03      	adds	r3, r0, #4
 800892c:	e7f1      	b.n	8008912 <__exponent+0x58>
	...

08008930 <_printf_float>:
 8008930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008934:	b08d      	sub	sp, #52	@ 0x34
 8008936:	460c      	mov	r4, r1
 8008938:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800893c:	4616      	mov	r6, r2
 800893e:	461f      	mov	r7, r3
 8008940:	4605      	mov	r5, r0
 8008942:	f000 fd5f 	bl	8009404 <_localeconv_r>
 8008946:	6803      	ldr	r3, [r0, #0]
 8008948:	9304      	str	r3, [sp, #16]
 800894a:	4618      	mov	r0, r3
 800894c:	f7f7 fca0 	bl	8000290 <strlen>
 8008950:	2300      	movs	r3, #0
 8008952:	930a      	str	r3, [sp, #40]	@ 0x28
 8008954:	f8d8 3000 	ldr.w	r3, [r8]
 8008958:	9005      	str	r0, [sp, #20]
 800895a:	3307      	adds	r3, #7
 800895c:	f023 0307 	bic.w	r3, r3, #7
 8008960:	f103 0208 	add.w	r2, r3, #8
 8008964:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008968:	f8d4 b000 	ldr.w	fp, [r4]
 800896c:	f8c8 2000 	str.w	r2, [r8]
 8008970:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008974:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008978:	9307      	str	r3, [sp, #28]
 800897a:	f8cd 8018 	str.w	r8, [sp, #24]
 800897e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008986:	4b9c      	ldr	r3, [pc, #624]	@ (8008bf8 <_printf_float+0x2c8>)
 8008988:	f04f 32ff 	mov.w	r2, #4294967295
 800898c:	f7f8 f8de 	bl	8000b4c <__aeabi_dcmpun>
 8008990:	bb70      	cbnz	r0, 80089f0 <_printf_float+0xc0>
 8008992:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008996:	4b98      	ldr	r3, [pc, #608]	@ (8008bf8 <_printf_float+0x2c8>)
 8008998:	f04f 32ff 	mov.w	r2, #4294967295
 800899c:	f7f8 f8b8 	bl	8000b10 <__aeabi_dcmple>
 80089a0:	bb30      	cbnz	r0, 80089f0 <_printf_float+0xc0>
 80089a2:	2200      	movs	r2, #0
 80089a4:	2300      	movs	r3, #0
 80089a6:	4640      	mov	r0, r8
 80089a8:	4649      	mov	r1, r9
 80089aa:	f7f8 f8a7 	bl	8000afc <__aeabi_dcmplt>
 80089ae:	b110      	cbz	r0, 80089b6 <_printf_float+0x86>
 80089b0:	232d      	movs	r3, #45	@ 0x2d
 80089b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089b6:	4a91      	ldr	r2, [pc, #580]	@ (8008bfc <_printf_float+0x2cc>)
 80089b8:	4b91      	ldr	r3, [pc, #580]	@ (8008c00 <_printf_float+0x2d0>)
 80089ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80089be:	bf8c      	ite	hi
 80089c0:	4690      	movhi	r8, r2
 80089c2:	4698      	movls	r8, r3
 80089c4:	2303      	movs	r3, #3
 80089c6:	6123      	str	r3, [r4, #16]
 80089c8:	f02b 0304 	bic.w	r3, fp, #4
 80089cc:	6023      	str	r3, [r4, #0]
 80089ce:	f04f 0900 	mov.w	r9, #0
 80089d2:	9700      	str	r7, [sp, #0]
 80089d4:	4633      	mov	r3, r6
 80089d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80089d8:	4621      	mov	r1, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	f000 f9d2 	bl	8008d84 <_printf_common>
 80089e0:	3001      	adds	r0, #1
 80089e2:	f040 808d 	bne.w	8008b00 <_printf_float+0x1d0>
 80089e6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ea:	b00d      	add	sp, #52	@ 0x34
 80089ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f0:	4642      	mov	r2, r8
 80089f2:	464b      	mov	r3, r9
 80089f4:	4640      	mov	r0, r8
 80089f6:	4649      	mov	r1, r9
 80089f8:	f7f8 f8a8 	bl	8000b4c <__aeabi_dcmpun>
 80089fc:	b140      	cbz	r0, 8008a10 <_printf_float+0xe0>
 80089fe:	464b      	mov	r3, r9
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	bfbc      	itt	lt
 8008a04:	232d      	movlt	r3, #45	@ 0x2d
 8008a06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008a0a:	4a7e      	ldr	r2, [pc, #504]	@ (8008c04 <_printf_float+0x2d4>)
 8008a0c:	4b7e      	ldr	r3, [pc, #504]	@ (8008c08 <_printf_float+0x2d8>)
 8008a0e:	e7d4      	b.n	80089ba <_printf_float+0x8a>
 8008a10:	6863      	ldr	r3, [r4, #4]
 8008a12:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008a16:	9206      	str	r2, [sp, #24]
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	d13b      	bne.n	8008a94 <_printf_float+0x164>
 8008a1c:	2306      	movs	r3, #6
 8008a1e:	6063      	str	r3, [r4, #4]
 8008a20:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008a24:	2300      	movs	r3, #0
 8008a26:	6022      	str	r2, [r4, #0]
 8008a28:	9303      	str	r3, [sp, #12]
 8008a2a:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a2c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008a30:	ab09      	add	r3, sp, #36	@ 0x24
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	6861      	ldr	r1, [r4, #4]
 8008a36:	ec49 8b10 	vmov	d0, r8, r9
 8008a3a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008a3e:	4628      	mov	r0, r5
 8008a40:	f7ff fed6 	bl	80087f0 <__cvt>
 8008a44:	9b06      	ldr	r3, [sp, #24]
 8008a46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a48:	2b47      	cmp	r3, #71	@ 0x47
 8008a4a:	4680      	mov	r8, r0
 8008a4c:	d129      	bne.n	8008aa2 <_printf_float+0x172>
 8008a4e:	1cc8      	adds	r0, r1, #3
 8008a50:	db02      	blt.n	8008a58 <_printf_float+0x128>
 8008a52:	6863      	ldr	r3, [r4, #4]
 8008a54:	4299      	cmp	r1, r3
 8008a56:	dd41      	ble.n	8008adc <_printf_float+0x1ac>
 8008a58:	f1aa 0a02 	sub.w	sl, sl, #2
 8008a5c:	fa5f fa8a 	uxtb.w	sl, sl
 8008a60:	3901      	subs	r1, #1
 8008a62:	4652      	mov	r2, sl
 8008a64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008a68:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a6a:	f7ff ff26 	bl	80088ba <__exponent>
 8008a6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a70:	1813      	adds	r3, r2, r0
 8008a72:	2a01      	cmp	r2, #1
 8008a74:	4681      	mov	r9, r0
 8008a76:	6123      	str	r3, [r4, #16]
 8008a78:	dc02      	bgt.n	8008a80 <_printf_float+0x150>
 8008a7a:	6822      	ldr	r2, [r4, #0]
 8008a7c:	07d2      	lsls	r2, r2, #31
 8008a7e:	d501      	bpl.n	8008a84 <_printf_float+0x154>
 8008a80:	3301      	adds	r3, #1
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d0a2      	beq.n	80089d2 <_printf_float+0xa2>
 8008a8c:	232d      	movs	r3, #45	@ 0x2d
 8008a8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a92:	e79e      	b.n	80089d2 <_printf_float+0xa2>
 8008a94:	9a06      	ldr	r2, [sp, #24]
 8008a96:	2a47      	cmp	r2, #71	@ 0x47
 8008a98:	d1c2      	bne.n	8008a20 <_printf_float+0xf0>
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1c0      	bne.n	8008a20 <_printf_float+0xf0>
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e7bd      	b.n	8008a1e <_printf_float+0xee>
 8008aa2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008aa6:	d9db      	bls.n	8008a60 <_printf_float+0x130>
 8008aa8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008aac:	d118      	bne.n	8008ae0 <_printf_float+0x1b0>
 8008aae:	2900      	cmp	r1, #0
 8008ab0:	6863      	ldr	r3, [r4, #4]
 8008ab2:	dd0b      	ble.n	8008acc <_printf_float+0x19c>
 8008ab4:	6121      	str	r1, [r4, #16]
 8008ab6:	b913      	cbnz	r3, 8008abe <_printf_float+0x18e>
 8008ab8:	6822      	ldr	r2, [r4, #0]
 8008aba:	07d0      	lsls	r0, r2, #31
 8008abc:	d502      	bpl.n	8008ac4 <_printf_float+0x194>
 8008abe:	3301      	adds	r3, #1
 8008ac0:	440b      	add	r3, r1
 8008ac2:	6123      	str	r3, [r4, #16]
 8008ac4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008ac6:	f04f 0900 	mov.w	r9, #0
 8008aca:	e7db      	b.n	8008a84 <_printf_float+0x154>
 8008acc:	b913      	cbnz	r3, 8008ad4 <_printf_float+0x1a4>
 8008ace:	6822      	ldr	r2, [r4, #0]
 8008ad0:	07d2      	lsls	r2, r2, #31
 8008ad2:	d501      	bpl.n	8008ad8 <_printf_float+0x1a8>
 8008ad4:	3302      	adds	r3, #2
 8008ad6:	e7f4      	b.n	8008ac2 <_printf_float+0x192>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e7f2      	b.n	8008ac2 <_printf_float+0x192>
 8008adc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008ae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ae2:	4299      	cmp	r1, r3
 8008ae4:	db05      	blt.n	8008af2 <_printf_float+0x1c2>
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	6121      	str	r1, [r4, #16]
 8008aea:	07d8      	lsls	r0, r3, #31
 8008aec:	d5ea      	bpl.n	8008ac4 <_printf_float+0x194>
 8008aee:	1c4b      	adds	r3, r1, #1
 8008af0:	e7e7      	b.n	8008ac2 <_printf_float+0x192>
 8008af2:	2900      	cmp	r1, #0
 8008af4:	bfd4      	ite	le
 8008af6:	f1c1 0202 	rsble	r2, r1, #2
 8008afa:	2201      	movgt	r2, #1
 8008afc:	4413      	add	r3, r2
 8008afe:	e7e0      	b.n	8008ac2 <_printf_float+0x192>
 8008b00:	6823      	ldr	r3, [r4, #0]
 8008b02:	055a      	lsls	r2, r3, #21
 8008b04:	d407      	bmi.n	8008b16 <_printf_float+0x1e6>
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	4642      	mov	r2, r8
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	47b8      	blx	r7
 8008b10:	3001      	adds	r0, #1
 8008b12:	d12b      	bne.n	8008b6c <_printf_float+0x23c>
 8008b14:	e767      	b.n	80089e6 <_printf_float+0xb6>
 8008b16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008b1a:	f240 80dd 	bls.w	8008cd8 <_printf_float+0x3a8>
 8008b1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008b22:	2200      	movs	r2, #0
 8008b24:	2300      	movs	r3, #0
 8008b26:	f7f7 ffdf 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d033      	beq.n	8008b96 <_printf_float+0x266>
 8008b2e:	4a37      	ldr	r2, [pc, #220]	@ (8008c0c <_printf_float+0x2dc>)
 8008b30:	2301      	movs	r3, #1
 8008b32:	4631      	mov	r1, r6
 8008b34:	4628      	mov	r0, r5
 8008b36:	47b8      	blx	r7
 8008b38:	3001      	adds	r0, #1
 8008b3a:	f43f af54 	beq.w	80089e6 <_printf_float+0xb6>
 8008b3e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008b42:	4543      	cmp	r3, r8
 8008b44:	db02      	blt.n	8008b4c <_printf_float+0x21c>
 8008b46:	6823      	ldr	r3, [r4, #0]
 8008b48:	07d8      	lsls	r0, r3, #31
 8008b4a:	d50f      	bpl.n	8008b6c <_printf_float+0x23c>
 8008b4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b50:	4631      	mov	r1, r6
 8008b52:	4628      	mov	r0, r5
 8008b54:	47b8      	blx	r7
 8008b56:	3001      	adds	r0, #1
 8008b58:	f43f af45 	beq.w	80089e6 <_printf_float+0xb6>
 8008b5c:	f04f 0900 	mov.w	r9, #0
 8008b60:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b64:	f104 0a1a 	add.w	sl, r4, #26
 8008b68:	45c8      	cmp	r8, r9
 8008b6a:	dc09      	bgt.n	8008b80 <_printf_float+0x250>
 8008b6c:	6823      	ldr	r3, [r4, #0]
 8008b6e:	079b      	lsls	r3, r3, #30
 8008b70:	f100 8103 	bmi.w	8008d7a <_printf_float+0x44a>
 8008b74:	68e0      	ldr	r0, [r4, #12]
 8008b76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b78:	4298      	cmp	r0, r3
 8008b7a:	bfb8      	it	lt
 8008b7c:	4618      	movlt	r0, r3
 8008b7e:	e734      	b.n	80089ea <_printf_float+0xba>
 8008b80:	2301      	movs	r3, #1
 8008b82:	4652      	mov	r2, sl
 8008b84:	4631      	mov	r1, r6
 8008b86:	4628      	mov	r0, r5
 8008b88:	47b8      	blx	r7
 8008b8a:	3001      	adds	r0, #1
 8008b8c:	f43f af2b 	beq.w	80089e6 <_printf_float+0xb6>
 8008b90:	f109 0901 	add.w	r9, r9, #1
 8008b94:	e7e8      	b.n	8008b68 <_printf_float+0x238>
 8008b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	dc39      	bgt.n	8008c10 <_printf_float+0x2e0>
 8008b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8008c0c <_printf_float+0x2dc>)
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	4631      	mov	r1, r6
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	47b8      	blx	r7
 8008ba6:	3001      	adds	r0, #1
 8008ba8:	f43f af1d 	beq.w	80089e6 <_printf_float+0xb6>
 8008bac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008bb0:	ea59 0303 	orrs.w	r3, r9, r3
 8008bb4:	d102      	bne.n	8008bbc <_printf_float+0x28c>
 8008bb6:	6823      	ldr	r3, [r4, #0]
 8008bb8:	07d9      	lsls	r1, r3, #31
 8008bba:	d5d7      	bpl.n	8008b6c <_printf_float+0x23c>
 8008bbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bc0:	4631      	mov	r1, r6
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	47b8      	blx	r7
 8008bc6:	3001      	adds	r0, #1
 8008bc8:	f43f af0d 	beq.w	80089e6 <_printf_float+0xb6>
 8008bcc:	f04f 0a00 	mov.w	sl, #0
 8008bd0:	f104 0b1a 	add.w	fp, r4, #26
 8008bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bd6:	425b      	negs	r3, r3
 8008bd8:	4553      	cmp	r3, sl
 8008bda:	dc01      	bgt.n	8008be0 <_printf_float+0x2b0>
 8008bdc:	464b      	mov	r3, r9
 8008bde:	e793      	b.n	8008b08 <_printf_float+0x1d8>
 8008be0:	2301      	movs	r3, #1
 8008be2:	465a      	mov	r2, fp
 8008be4:	4631      	mov	r1, r6
 8008be6:	4628      	mov	r0, r5
 8008be8:	47b8      	blx	r7
 8008bea:	3001      	adds	r0, #1
 8008bec:	f43f aefb 	beq.w	80089e6 <_printf_float+0xb6>
 8008bf0:	f10a 0a01 	add.w	sl, sl, #1
 8008bf4:	e7ee      	b.n	8008bd4 <_printf_float+0x2a4>
 8008bf6:	bf00      	nop
 8008bf8:	7fefffff 	.word	0x7fefffff
 8008bfc:	0800b888 	.word	0x0800b888
 8008c00:	0800b884 	.word	0x0800b884
 8008c04:	0800b890 	.word	0x0800b890
 8008c08:	0800b88c 	.word	0x0800b88c
 8008c0c:	0800b894 	.word	0x0800b894
 8008c10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c16:	4553      	cmp	r3, sl
 8008c18:	bfa8      	it	ge
 8008c1a:	4653      	movge	r3, sl
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	4699      	mov	r9, r3
 8008c20:	dc36      	bgt.n	8008c90 <_printf_float+0x360>
 8008c22:	f04f 0b00 	mov.w	fp, #0
 8008c26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c2a:	f104 021a 	add.w	r2, r4, #26
 8008c2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c30:	9306      	str	r3, [sp, #24]
 8008c32:	eba3 0309 	sub.w	r3, r3, r9
 8008c36:	455b      	cmp	r3, fp
 8008c38:	dc31      	bgt.n	8008c9e <_printf_float+0x36e>
 8008c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c3c:	459a      	cmp	sl, r3
 8008c3e:	dc3a      	bgt.n	8008cb6 <_printf_float+0x386>
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	07da      	lsls	r2, r3, #31
 8008c44:	d437      	bmi.n	8008cb6 <_printf_float+0x386>
 8008c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c48:	ebaa 0903 	sub.w	r9, sl, r3
 8008c4c:	9b06      	ldr	r3, [sp, #24]
 8008c4e:	ebaa 0303 	sub.w	r3, sl, r3
 8008c52:	4599      	cmp	r9, r3
 8008c54:	bfa8      	it	ge
 8008c56:	4699      	movge	r9, r3
 8008c58:	f1b9 0f00 	cmp.w	r9, #0
 8008c5c:	dc33      	bgt.n	8008cc6 <_printf_float+0x396>
 8008c5e:	f04f 0800 	mov.w	r8, #0
 8008c62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c66:	f104 0b1a 	add.w	fp, r4, #26
 8008c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c70:	eba3 0309 	sub.w	r3, r3, r9
 8008c74:	4543      	cmp	r3, r8
 8008c76:	f77f af79 	ble.w	8008b6c <_printf_float+0x23c>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	465a      	mov	r2, fp
 8008c7e:	4631      	mov	r1, r6
 8008c80:	4628      	mov	r0, r5
 8008c82:	47b8      	blx	r7
 8008c84:	3001      	adds	r0, #1
 8008c86:	f43f aeae 	beq.w	80089e6 <_printf_float+0xb6>
 8008c8a:	f108 0801 	add.w	r8, r8, #1
 8008c8e:	e7ec      	b.n	8008c6a <_printf_float+0x33a>
 8008c90:	4642      	mov	r2, r8
 8008c92:	4631      	mov	r1, r6
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b8      	blx	r7
 8008c98:	3001      	adds	r0, #1
 8008c9a:	d1c2      	bne.n	8008c22 <_printf_float+0x2f2>
 8008c9c:	e6a3      	b.n	80089e6 <_printf_float+0xb6>
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	4631      	mov	r1, r6
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	9206      	str	r2, [sp, #24]
 8008ca6:	47b8      	blx	r7
 8008ca8:	3001      	adds	r0, #1
 8008caa:	f43f ae9c 	beq.w	80089e6 <_printf_float+0xb6>
 8008cae:	9a06      	ldr	r2, [sp, #24]
 8008cb0:	f10b 0b01 	add.w	fp, fp, #1
 8008cb4:	e7bb      	b.n	8008c2e <_printf_float+0x2fe>
 8008cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cba:	4631      	mov	r1, r6
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	47b8      	blx	r7
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	d1c0      	bne.n	8008c46 <_printf_float+0x316>
 8008cc4:	e68f      	b.n	80089e6 <_printf_float+0xb6>
 8008cc6:	9a06      	ldr	r2, [sp, #24]
 8008cc8:	464b      	mov	r3, r9
 8008cca:	4442      	add	r2, r8
 8008ccc:	4631      	mov	r1, r6
 8008cce:	4628      	mov	r0, r5
 8008cd0:	47b8      	blx	r7
 8008cd2:	3001      	adds	r0, #1
 8008cd4:	d1c3      	bne.n	8008c5e <_printf_float+0x32e>
 8008cd6:	e686      	b.n	80089e6 <_printf_float+0xb6>
 8008cd8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008cdc:	f1ba 0f01 	cmp.w	sl, #1
 8008ce0:	dc01      	bgt.n	8008ce6 <_printf_float+0x3b6>
 8008ce2:	07db      	lsls	r3, r3, #31
 8008ce4:	d536      	bpl.n	8008d54 <_printf_float+0x424>
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	4642      	mov	r2, r8
 8008cea:	4631      	mov	r1, r6
 8008cec:	4628      	mov	r0, r5
 8008cee:	47b8      	blx	r7
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	f43f ae78 	beq.w	80089e6 <_printf_float+0xb6>
 8008cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cfa:	4631      	mov	r1, r6
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	47b8      	blx	r7
 8008d00:	3001      	adds	r0, #1
 8008d02:	f43f ae70 	beq.w	80089e6 <_printf_float+0xb6>
 8008d06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d12:	f7f7 fee9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d16:	b9c0      	cbnz	r0, 8008d4a <_printf_float+0x41a>
 8008d18:	4653      	mov	r3, sl
 8008d1a:	f108 0201 	add.w	r2, r8, #1
 8008d1e:	4631      	mov	r1, r6
 8008d20:	4628      	mov	r0, r5
 8008d22:	47b8      	blx	r7
 8008d24:	3001      	adds	r0, #1
 8008d26:	d10c      	bne.n	8008d42 <_printf_float+0x412>
 8008d28:	e65d      	b.n	80089e6 <_printf_float+0xb6>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	465a      	mov	r2, fp
 8008d2e:	4631      	mov	r1, r6
 8008d30:	4628      	mov	r0, r5
 8008d32:	47b8      	blx	r7
 8008d34:	3001      	adds	r0, #1
 8008d36:	f43f ae56 	beq.w	80089e6 <_printf_float+0xb6>
 8008d3a:	f108 0801 	add.w	r8, r8, #1
 8008d3e:	45d0      	cmp	r8, sl
 8008d40:	dbf3      	blt.n	8008d2a <_printf_float+0x3fa>
 8008d42:	464b      	mov	r3, r9
 8008d44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008d48:	e6df      	b.n	8008b0a <_printf_float+0x1da>
 8008d4a:	f04f 0800 	mov.w	r8, #0
 8008d4e:	f104 0b1a 	add.w	fp, r4, #26
 8008d52:	e7f4      	b.n	8008d3e <_printf_float+0x40e>
 8008d54:	2301      	movs	r3, #1
 8008d56:	4642      	mov	r2, r8
 8008d58:	e7e1      	b.n	8008d1e <_printf_float+0x3ee>
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	464a      	mov	r2, r9
 8008d5e:	4631      	mov	r1, r6
 8008d60:	4628      	mov	r0, r5
 8008d62:	47b8      	blx	r7
 8008d64:	3001      	adds	r0, #1
 8008d66:	f43f ae3e 	beq.w	80089e6 <_printf_float+0xb6>
 8008d6a:	f108 0801 	add.w	r8, r8, #1
 8008d6e:	68e3      	ldr	r3, [r4, #12]
 8008d70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d72:	1a5b      	subs	r3, r3, r1
 8008d74:	4543      	cmp	r3, r8
 8008d76:	dcf0      	bgt.n	8008d5a <_printf_float+0x42a>
 8008d78:	e6fc      	b.n	8008b74 <_printf_float+0x244>
 8008d7a:	f04f 0800 	mov.w	r8, #0
 8008d7e:	f104 0919 	add.w	r9, r4, #25
 8008d82:	e7f4      	b.n	8008d6e <_printf_float+0x43e>

08008d84 <_printf_common>:
 8008d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d88:	4616      	mov	r6, r2
 8008d8a:	4698      	mov	r8, r3
 8008d8c:	688a      	ldr	r2, [r1, #8]
 8008d8e:	690b      	ldr	r3, [r1, #16]
 8008d90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d94:	4293      	cmp	r3, r2
 8008d96:	bfb8      	it	lt
 8008d98:	4613      	movlt	r3, r2
 8008d9a:	6033      	str	r3, [r6, #0]
 8008d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008da0:	4607      	mov	r7, r0
 8008da2:	460c      	mov	r4, r1
 8008da4:	b10a      	cbz	r2, 8008daa <_printf_common+0x26>
 8008da6:	3301      	adds	r3, #1
 8008da8:	6033      	str	r3, [r6, #0]
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	0699      	lsls	r1, r3, #26
 8008dae:	bf42      	ittt	mi
 8008db0:	6833      	ldrmi	r3, [r6, #0]
 8008db2:	3302      	addmi	r3, #2
 8008db4:	6033      	strmi	r3, [r6, #0]
 8008db6:	6825      	ldr	r5, [r4, #0]
 8008db8:	f015 0506 	ands.w	r5, r5, #6
 8008dbc:	d106      	bne.n	8008dcc <_printf_common+0x48>
 8008dbe:	f104 0a19 	add.w	sl, r4, #25
 8008dc2:	68e3      	ldr	r3, [r4, #12]
 8008dc4:	6832      	ldr	r2, [r6, #0]
 8008dc6:	1a9b      	subs	r3, r3, r2
 8008dc8:	42ab      	cmp	r3, r5
 8008dca:	dc26      	bgt.n	8008e1a <_printf_common+0x96>
 8008dcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008dd0:	6822      	ldr	r2, [r4, #0]
 8008dd2:	3b00      	subs	r3, #0
 8008dd4:	bf18      	it	ne
 8008dd6:	2301      	movne	r3, #1
 8008dd8:	0692      	lsls	r2, r2, #26
 8008dda:	d42b      	bmi.n	8008e34 <_printf_common+0xb0>
 8008ddc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008de0:	4641      	mov	r1, r8
 8008de2:	4638      	mov	r0, r7
 8008de4:	47c8      	blx	r9
 8008de6:	3001      	adds	r0, #1
 8008de8:	d01e      	beq.n	8008e28 <_printf_common+0xa4>
 8008dea:	6823      	ldr	r3, [r4, #0]
 8008dec:	6922      	ldr	r2, [r4, #16]
 8008dee:	f003 0306 	and.w	r3, r3, #6
 8008df2:	2b04      	cmp	r3, #4
 8008df4:	bf02      	ittt	eq
 8008df6:	68e5      	ldreq	r5, [r4, #12]
 8008df8:	6833      	ldreq	r3, [r6, #0]
 8008dfa:	1aed      	subeq	r5, r5, r3
 8008dfc:	68a3      	ldr	r3, [r4, #8]
 8008dfe:	bf0c      	ite	eq
 8008e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e04:	2500      	movne	r5, #0
 8008e06:	4293      	cmp	r3, r2
 8008e08:	bfc4      	itt	gt
 8008e0a:	1a9b      	subgt	r3, r3, r2
 8008e0c:	18ed      	addgt	r5, r5, r3
 8008e0e:	2600      	movs	r6, #0
 8008e10:	341a      	adds	r4, #26
 8008e12:	42b5      	cmp	r5, r6
 8008e14:	d11a      	bne.n	8008e4c <_printf_common+0xc8>
 8008e16:	2000      	movs	r0, #0
 8008e18:	e008      	b.n	8008e2c <_printf_common+0xa8>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	4641      	mov	r1, r8
 8008e20:	4638      	mov	r0, r7
 8008e22:	47c8      	blx	r9
 8008e24:	3001      	adds	r0, #1
 8008e26:	d103      	bne.n	8008e30 <_printf_common+0xac>
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e30:	3501      	adds	r5, #1
 8008e32:	e7c6      	b.n	8008dc2 <_printf_common+0x3e>
 8008e34:	18e1      	adds	r1, r4, r3
 8008e36:	1c5a      	adds	r2, r3, #1
 8008e38:	2030      	movs	r0, #48	@ 0x30
 8008e3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e3e:	4422      	add	r2, r4
 8008e40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e48:	3302      	adds	r3, #2
 8008e4a:	e7c7      	b.n	8008ddc <_printf_common+0x58>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	4622      	mov	r2, r4
 8008e50:	4641      	mov	r1, r8
 8008e52:	4638      	mov	r0, r7
 8008e54:	47c8      	blx	r9
 8008e56:	3001      	adds	r0, #1
 8008e58:	d0e6      	beq.n	8008e28 <_printf_common+0xa4>
 8008e5a:	3601      	adds	r6, #1
 8008e5c:	e7d9      	b.n	8008e12 <_printf_common+0x8e>
	...

08008e60 <_printf_i>:
 8008e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e64:	7e0f      	ldrb	r7, [r1, #24]
 8008e66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e68:	2f78      	cmp	r7, #120	@ 0x78
 8008e6a:	4691      	mov	r9, r2
 8008e6c:	4680      	mov	r8, r0
 8008e6e:	460c      	mov	r4, r1
 8008e70:	469a      	mov	sl, r3
 8008e72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e76:	d807      	bhi.n	8008e88 <_printf_i+0x28>
 8008e78:	2f62      	cmp	r7, #98	@ 0x62
 8008e7a:	d80a      	bhi.n	8008e92 <_printf_i+0x32>
 8008e7c:	2f00      	cmp	r7, #0
 8008e7e:	f000 80d1 	beq.w	8009024 <_printf_i+0x1c4>
 8008e82:	2f58      	cmp	r7, #88	@ 0x58
 8008e84:	f000 80b8 	beq.w	8008ff8 <_printf_i+0x198>
 8008e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e90:	e03a      	b.n	8008f08 <_printf_i+0xa8>
 8008e92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e96:	2b15      	cmp	r3, #21
 8008e98:	d8f6      	bhi.n	8008e88 <_printf_i+0x28>
 8008e9a:	a101      	add	r1, pc, #4	@ (adr r1, 8008ea0 <_printf_i+0x40>)
 8008e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ea0:	08008ef9 	.word	0x08008ef9
 8008ea4:	08008f0d 	.word	0x08008f0d
 8008ea8:	08008e89 	.word	0x08008e89
 8008eac:	08008e89 	.word	0x08008e89
 8008eb0:	08008e89 	.word	0x08008e89
 8008eb4:	08008e89 	.word	0x08008e89
 8008eb8:	08008f0d 	.word	0x08008f0d
 8008ebc:	08008e89 	.word	0x08008e89
 8008ec0:	08008e89 	.word	0x08008e89
 8008ec4:	08008e89 	.word	0x08008e89
 8008ec8:	08008e89 	.word	0x08008e89
 8008ecc:	0800900b 	.word	0x0800900b
 8008ed0:	08008f37 	.word	0x08008f37
 8008ed4:	08008fc5 	.word	0x08008fc5
 8008ed8:	08008e89 	.word	0x08008e89
 8008edc:	08008e89 	.word	0x08008e89
 8008ee0:	0800902d 	.word	0x0800902d
 8008ee4:	08008e89 	.word	0x08008e89
 8008ee8:	08008f37 	.word	0x08008f37
 8008eec:	08008e89 	.word	0x08008e89
 8008ef0:	08008e89 	.word	0x08008e89
 8008ef4:	08008fcd 	.word	0x08008fcd
 8008ef8:	6833      	ldr	r3, [r6, #0]
 8008efa:	1d1a      	adds	r2, r3, #4
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	6032      	str	r2, [r6, #0]
 8008f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e09c      	b.n	8009046 <_printf_i+0x1e6>
 8008f0c:	6833      	ldr	r3, [r6, #0]
 8008f0e:	6820      	ldr	r0, [r4, #0]
 8008f10:	1d19      	adds	r1, r3, #4
 8008f12:	6031      	str	r1, [r6, #0]
 8008f14:	0606      	lsls	r6, r0, #24
 8008f16:	d501      	bpl.n	8008f1c <_printf_i+0xbc>
 8008f18:	681d      	ldr	r5, [r3, #0]
 8008f1a:	e003      	b.n	8008f24 <_printf_i+0xc4>
 8008f1c:	0645      	lsls	r5, r0, #25
 8008f1e:	d5fb      	bpl.n	8008f18 <_printf_i+0xb8>
 8008f20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f24:	2d00      	cmp	r5, #0
 8008f26:	da03      	bge.n	8008f30 <_printf_i+0xd0>
 8008f28:	232d      	movs	r3, #45	@ 0x2d
 8008f2a:	426d      	negs	r5, r5
 8008f2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f30:	4858      	ldr	r0, [pc, #352]	@ (8009094 <_printf_i+0x234>)
 8008f32:	230a      	movs	r3, #10
 8008f34:	e011      	b.n	8008f5a <_printf_i+0xfa>
 8008f36:	6821      	ldr	r1, [r4, #0]
 8008f38:	6833      	ldr	r3, [r6, #0]
 8008f3a:	0608      	lsls	r0, r1, #24
 8008f3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f40:	d402      	bmi.n	8008f48 <_printf_i+0xe8>
 8008f42:	0649      	lsls	r1, r1, #25
 8008f44:	bf48      	it	mi
 8008f46:	b2ad      	uxthmi	r5, r5
 8008f48:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f4a:	4852      	ldr	r0, [pc, #328]	@ (8009094 <_printf_i+0x234>)
 8008f4c:	6033      	str	r3, [r6, #0]
 8008f4e:	bf14      	ite	ne
 8008f50:	230a      	movne	r3, #10
 8008f52:	2308      	moveq	r3, #8
 8008f54:	2100      	movs	r1, #0
 8008f56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f5a:	6866      	ldr	r6, [r4, #4]
 8008f5c:	60a6      	str	r6, [r4, #8]
 8008f5e:	2e00      	cmp	r6, #0
 8008f60:	db05      	blt.n	8008f6e <_printf_i+0x10e>
 8008f62:	6821      	ldr	r1, [r4, #0]
 8008f64:	432e      	orrs	r6, r5
 8008f66:	f021 0104 	bic.w	r1, r1, #4
 8008f6a:	6021      	str	r1, [r4, #0]
 8008f6c:	d04b      	beq.n	8009006 <_printf_i+0x1a6>
 8008f6e:	4616      	mov	r6, r2
 8008f70:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f74:	fb03 5711 	mls	r7, r3, r1, r5
 8008f78:	5dc7      	ldrb	r7, [r0, r7]
 8008f7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f7e:	462f      	mov	r7, r5
 8008f80:	42bb      	cmp	r3, r7
 8008f82:	460d      	mov	r5, r1
 8008f84:	d9f4      	bls.n	8008f70 <_printf_i+0x110>
 8008f86:	2b08      	cmp	r3, #8
 8008f88:	d10b      	bne.n	8008fa2 <_printf_i+0x142>
 8008f8a:	6823      	ldr	r3, [r4, #0]
 8008f8c:	07df      	lsls	r7, r3, #31
 8008f8e:	d508      	bpl.n	8008fa2 <_printf_i+0x142>
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	6861      	ldr	r1, [r4, #4]
 8008f94:	4299      	cmp	r1, r3
 8008f96:	bfde      	ittt	le
 8008f98:	2330      	movle	r3, #48	@ 0x30
 8008f9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008fa2:	1b92      	subs	r2, r2, r6
 8008fa4:	6122      	str	r2, [r4, #16]
 8008fa6:	f8cd a000 	str.w	sl, [sp]
 8008faa:	464b      	mov	r3, r9
 8008fac:	aa03      	add	r2, sp, #12
 8008fae:	4621      	mov	r1, r4
 8008fb0:	4640      	mov	r0, r8
 8008fb2:	f7ff fee7 	bl	8008d84 <_printf_common>
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	d14a      	bne.n	8009050 <_printf_i+0x1f0>
 8008fba:	f04f 30ff 	mov.w	r0, #4294967295
 8008fbe:	b004      	add	sp, #16
 8008fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	f043 0320 	orr.w	r3, r3, #32
 8008fca:	6023      	str	r3, [r4, #0]
 8008fcc:	4832      	ldr	r0, [pc, #200]	@ (8009098 <_printf_i+0x238>)
 8008fce:	2778      	movs	r7, #120	@ 0x78
 8008fd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	6831      	ldr	r1, [r6, #0]
 8008fd8:	061f      	lsls	r7, r3, #24
 8008fda:	f851 5b04 	ldr.w	r5, [r1], #4
 8008fde:	d402      	bmi.n	8008fe6 <_printf_i+0x186>
 8008fe0:	065f      	lsls	r7, r3, #25
 8008fe2:	bf48      	it	mi
 8008fe4:	b2ad      	uxthmi	r5, r5
 8008fe6:	6031      	str	r1, [r6, #0]
 8008fe8:	07d9      	lsls	r1, r3, #31
 8008fea:	bf44      	itt	mi
 8008fec:	f043 0320 	orrmi.w	r3, r3, #32
 8008ff0:	6023      	strmi	r3, [r4, #0]
 8008ff2:	b11d      	cbz	r5, 8008ffc <_printf_i+0x19c>
 8008ff4:	2310      	movs	r3, #16
 8008ff6:	e7ad      	b.n	8008f54 <_printf_i+0xf4>
 8008ff8:	4826      	ldr	r0, [pc, #152]	@ (8009094 <_printf_i+0x234>)
 8008ffa:	e7e9      	b.n	8008fd0 <_printf_i+0x170>
 8008ffc:	6823      	ldr	r3, [r4, #0]
 8008ffe:	f023 0320 	bic.w	r3, r3, #32
 8009002:	6023      	str	r3, [r4, #0]
 8009004:	e7f6      	b.n	8008ff4 <_printf_i+0x194>
 8009006:	4616      	mov	r6, r2
 8009008:	e7bd      	b.n	8008f86 <_printf_i+0x126>
 800900a:	6833      	ldr	r3, [r6, #0]
 800900c:	6825      	ldr	r5, [r4, #0]
 800900e:	6961      	ldr	r1, [r4, #20]
 8009010:	1d18      	adds	r0, r3, #4
 8009012:	6030      	str	r0, [r6, #0]
 8009014:	062e      	lsls	r6, r5, #24
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	d501      	bpl.n	800901e <_printf_i+0x1be>
 800901a:	6019      	str	r1, [r3, #0]
 800901c:	e002      	b.n	8009024 <_printf_i+0x1c4>
 800901e:	0668      	lsls	r0, r5, #25
 8009020:	d5fb      	bpl.n	800901a <_printf_i+0x1ba>
 8009022:	8019      	strh	r1, [r3, #0]
 8009024:	2300      	movs	r3, #0
 8009026:	6123      	str	r3, [r4, #16]
 8009028:	4616      	mov	r6, r2
 800902a:	e7bc      	b.n	8008fa6 <_printf_i+0x146>
 800902c:	6833      	ldr	r3, [r6, #0]
 800902e:	1d1a      	adds	r2, r3, #4
 8009030:	6032      	str	r2, [r6, #0]
 8009032:	681e      	ldr	r6, [r3, #0]
 8009034:	6862      	ldr	r2, [r4, #4]
 8009036:	2100      	movs	r1, #0
 8009038:	4630      	mov	r0, r6
 800903a:	f7f7 f8d9 	bl	80001f0 <memchr>
 800903e:	b108      	cbz	r0, 8009044 <_printf_i+0x1e4>
 8009040:	1b80      	subs	r0, r0, r6
 8009042:	6060      	str	r0, [r4, #4]
 8009044:	6863      	ldr	r3, [r4, #4]
 8009046:	6123      	str	r3, [r4, #16]
 8009048:	2300      	movs	r3, #0
 800904a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800904e:	e7aa      	b.n	8008fa6 <_printf_i+0x146>
 8009050:	6923      	ldr	r3, [r4, #16]
 8009052:	4632      	mov	r2, r6
 8009054:	4649      	mov	r1, r9
 8009056:	4640      	mov	r0, r8
 8009058:	47d0      	blx	sl
 800905a:	3001      	adds	r0, #1
 800905c:	d0ad      	beq.n	8008fba <_printf_i+0x15a>
 800905e:	6823      	ldr	r3, [r4, #0]
 8009060:	079b      	lsls	r3, r3, #30
 8009062:	d413      	bmi.n	800908c <_printf_i+0x22c>
 8009064:	68e0      	ldr	r0, [r4, #12]
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	4298      	cmp	r0, r3
 800906a:	bfb8      	it	lt
 800906c:	4618      	movlt	r0, r3
 800906e:	e7a6      	b.n	8008fbe <_printf_i+0x15e>
 8009070:	2301      	movs	r3, #1
 8009072:	4632      	mov	r2, r6
 8009074:	4649      	mov	r1, r9
 8009076:	4640      	mov	r0, r8
 8009078:	47d0      	blx	sl
 800907a:	3001      	adds	r0, #1
 800907c:	d09d      	beq.n	8008fba <_printf_i+0x15a>
 800907e:	3501      	adds	r5, #1
 8009080:	68e3      	ldr	r3, [r4, #12]
 8009082:	9903      	ldr	r1, [sp, #12]
 8009084:	1a5b      	subs	r3, r3, r1
 8009086:	42ab      	cmp	r3, r5
 8009088:	dcf2      	bgt.n	8009070 <_printf_i+0x210>
 800908a:	e7eb      	b.n	8009064 <_printf_i+0x204>
 800908c:	2500      	movs	r5, #0
 800908e:	f104 0619 	add.w	r6, r4, #25
 8009092:	e7f5      	b.n	8009080 <_printf_i+0x220>
 8009094:	0800b896 	.word	0x0800b896
 8009098:	0800b8a7 	.word	0x0800b8a7

0800909c <std>:
 800909c:	2300      	movs	r3, #0
 800909e:	b510      	push	{r4, lr}
 80090a0:	4604      	mov	r4, r0
 80090a2:	e9c0 3300 	strd	r3, r3, [r0]
 80090a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80090aa:	6083      	str	r3, [r0, #8]
 80090ac:	8181      	strh	r1, [r0, #12]
 80090ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80090b0:	81c2      	strh	r2, [r0, #14]
 80090b2:	6183      	str	r3, [r0, #24]
 80090b4:	4619      	mov	r1, r3
 80090b6:	2208      	movs	r2, #8
 80090b8:	305c      	adds	r0, #92	@ 0x5c
 80090ba:	f000 f967 	bl	800938c <memset>
 80090be:	4b0d      	ldr	r3, [pc, #52]	@ (80090f4 <std+0x58>)
 80090c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80090c2:	4b0d      	ldr	r3, [pc, #52]	@ (80090f8 <std+0x5c>)
 80090c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090c6:	4b0d      	ldr	r3, [pc, #52]	@ (80090fc <std+0x60>)
 80090c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009100 <std+0x64>)
 80090cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80090ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009104 <std+0x68>)
 80090d0:	6224      	str	r4, [r4, #32]
 80090d2:	429c      	cmp	r4, r3
 80090d4:	d006      	beq.n	80090e4 <std+0x48>
 80090d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090da:	4294      	cmp	r4, r2
 80090dc:	d002      	beq.n	80090e4 <std+0x48>
 80090de:	33d0      	adds	r3, #208	@ 0xd0
 80090e0:	429c      	cmp	r4, r3
 80090e2:	d105      	bne.n	80090f0 <std+0x54>
 80090e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ec:	f000 b9fe 	b.w	80094ec <__retarget_lock_init_recursive>
 80090f0:	bd10      	pop	{r4, pc}
 80090f2:	bf00      	nop
 80090f4:	0800928d 	.word	0x0800928d
 80090f8:	080092af 	.word	0x080092af
 80090fc:	080092e7 	.word	0x080092e7
 8009100:	0800930b 	.word	0x0800930b
 8009104:	200012c0 	.word	0x200012c0

08009108 <stdio_exit_handler>:
 8009108:	4a02      	ldr	r2, [pc, #8]	@ (8009114 <stdio_exit_handler+0xc>)
 800910a:	4903      	ldr	r1, [pc, #12]	@ (8009118 <stdio_exit_handler+0x10>)
 800910c:	4803      	ldr	r0, [pc, #12]	@ (800911c <stdio_exit_handler+0x14>)
 800910e:	f000 b869 	b.w	80091e4 <_fwalk_sglue>
 8009112:	bf00      	nop
 8009114:	20000160 	.word	0x20000160
 8009118:	0800ae6d 	.word	0x0800ae6d
 800911c:	20000170 	.word	0x20000170

08009120 <cleanup_stdio>:
 8009120:	6841      	ldr	r1, [r0, #4]
 8009122:	4b0c      	ldr	r3, [pc, #48]	@ (8009154 <cleanup_stdio+0x34>)
 8009124:	4299      	cmp	r1, r3
 8009126:	b510      	push	{r4, lr}
 8009128:	4604      	mov	r4, r0
 800912a:	d001      	beq.n	8009130 <cleanup_stdio+0x10>
 800912c:	f001 fe9e 	bl	800ae6c <_fflush_r>
 8009130:	68a1      	ldr	r1, [r4, #8]
 8009132:	4b09      	ldr	r3, [pc, #36]	@ (8009158 <cleanup_stdio+0x38>)
 8009134:	4299      	cmp	r1, r3
 8009136:	d002      	beq.n	800913e <cleanup_stdio+0x1e>
 8009138:	4620      	mov	r0, r4
 800913a:	f001 fe97 	bl	800ae6c <_fflush_r>
 800913e:	68e1      	ldr	r1, [r4, #12]
 8009140:	4b06      	ldr	r3, [pc, #24]	@ (800915c <cleanup_stdio+0x3c>)
 8009142:	4299      	cmp	r1, r3
 8009144:	d004      	beq.n	8009150 <cleanup_stdio+0x30>
 8009146:	4620      	mov	r0, r4
 8009148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800914c:	f001 be8e 	b.w	800ae6c <_fflush_r>
 8009150:	bd10      	pop	{r4, pc}
 8009152:	bf00      	nop
 8009154:	200012c0 	.word	0x200012c0
 8009158:	20001328 	.word	0x20001328
 800915c:	20001390 	.word	0x20001390

08009160 <global_stdio_init.part.0>:
 8009160:	b510      	push	{r4, lr}
 8009162:	4b0b      	ldr	r3, [pc, #44]	@ (8009190 <global_stdio_init.part.0+0x30>)
 8009164:	4c0b      	ldr	r4, [pc, #44]	@ (8009194 <global_stdio_init.part.0+0x34>)
 8009166:	4a0c      	ldr	r2, [pc, #48]	@ (8009198 <global_stdio_init.part.0+0x38>)
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	4620      	mov	r0, r4
 800916c:	2200      	movs	r2, #0
 800916e:	2104      	movs	r1, #4
 8009170:	f7ff ff94 	bl	800909c <std>
 8009174:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009178:	2201      	movs	r2, #1
 800917a:	2109      	movs	r1, #9
 800917c:	f7ff ff8e 	bl	800909c <std>
 8009180:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009184:	2202      	movs	r2, #2
 8009186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800918a:	2112      	movs	r1, #18
 800918c:	f7ff bf86 	b.w	800909c <std>
 8009190:	200013f8 	.word	0x200013f8
 8009194:	200012c0 	.word	0x200012c0
 8009198:	08009109 	.word	0x08009109

0800919c <__sfp_lock_acquire>:
 800919c:	4801      	ldr	r0, [pc, #4]	@ (80091a4 <__sfp_lock_acquire+0x8>)
 800919e:	f000 b9a6 	b.w	80094ee <__retarget_lock_acquire_recursive>
 80091a2:	bf00      	nop
 80091a4:	20001401 	.word	0x20001401

080091a8 <__sfp_lock_release>:
 80091a8:	4801      	ldr	r0, [pc, #4]	@ (80091b0 <__sfp_lock_release+0x8>)
 80091aa:	f000 b9a1 	b.w	80094f0 <__retarget_lock_release_recursive>
 80091ae:	bf00      	nop
 80091b0:	20001401 	.word	0x20001401

080091b4 <__sinit>:
 80091b4:	b510      	push	{r4, lr}
 80091b6:	4604      	mov	r4, r0
 80091b8:	f7ff fff0 	bl	800919c <__sfp_lock_acquire>
 80091bc:	6a23      	ldr	r3, [r4, #32]
 80091be:	b11b      	cbz	r3, 80091c8 <__sinit+0x14>
 80091c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091c4:	f7ff bff0 	b.w	80091a8 <__sfp_lock_release>
 80091c8:	4b04      	ldr	r3, [pc, #16]	@ (80091dc <__sinit+0x28>)
 80091ca:	6223      	str	r3, [r4, #32]
 80091cc:	4b04      	ldr	r3, [pc, #16]	@ (80091e0 <__sinit+0x2c>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d1f5      	bne.n	80091c0 <__sinit+0xc>
 80091d4:	f7ff ffc4 	bl	8009160 <global_stdio_init.part.0>
 80091d8:	e7f2      	b.n	80091c0 <__sinit+0xc>
 80091da:	bf00      	nop
 80091dc:	08009121 	.word	0x08009121
 80091e0:	200013f8 	.word	0x200013f8

080091e4 <_fwalk_sglue>:
 80091e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091e8:	4607      	mov	r7, r0
 80091ea:	4688      	mov	r8, r1
 80091ec:	4614      	mov	r4, r2
 80091ee:	2600      	movs	r6, #0
 80091f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091f4:	f1b9 0901 	subs.w	r9, r9, #1
 80091f8:	d505      	bpl.n	8009206 <_fwalk_sglue+0x22>
 80091fa:	6824      	ldr	r4, [r4, #0]
 80091fc:	2c00      	cmp	r4, #0
 80091fe:	d1f7      	bne.n	80091f0 <_fwalk_sglue+0xc>
 8009200:	4630      	mov	r0, r6
 8009202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009206:	89ab      	ldrh	r3, [r5, #12]
 8009208:	2b01      	cmp	r3, #1
 800920a:	d907      	bls.n	800921c <_fwalk_sglue+0x38>
 800920c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009210:	3301      	adds	r3, #1
 8009212:	d003      	beq.n	800921c <_fwalk_sglue+0x38>
 8009214:	4629      	mov	r1, r5
 8009216:	4638      	mov	r0, r7
 8009218:	47c0      	blx	r8
 800921a:	4306      	orrs	r6, r0
 800921c:	3568      	adds	r5, #104	@ 0x68
 800921e:	e7e9      	b.n	80091f4 <_fwalk_sglue+0x10>

08009220 <sniprintf>:
 8009220:	b40c      	push	{r2, r3}
 8009222:	b530      	push	{r4, r5, lr}
 8009224:	4b18      	ldr	r3, [pc, #96]	@ (8009288 <sniprintf+0x68>)
 8009226:	1e0c      	subs	r4, r1, #0
 8009228:	681d      	ldr	r5, [r3, #0]
 800922a:	b09d      	sub	sp, #116	@ 0x74
 800922c:	da08      	bge.n	8009240 <sniprintf+0x20>
 800922e:	238b      	movs	r3, #139	@ 0x8b
 8009230:	602b      	str	r3, [r5, #0]
 8009232:	f04f 30ff 	mov.w	r0, #4294967295
 8009236:	b01d      	add	sp, #116	@ 0x74
 8009238:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800923c:	b002      	add	sp, #8
 800923e:	4770      	bx	lr
 8009240:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009244:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009248:	f04f 0300 	mov.w	r3, #0
 800924c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800924e:	bf14      	ite	ne
 8009250:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009254:	4623      	moveq	r3, r4
 8009256:	9304      	str	r3, [sp, #16]
 8009258:	9307      	str	r3, [sp, #28]
 800925a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800925e:	9002      	str	r0, [sp, #8]
 8009260:	9006      	str	r0, [sp, #24]
 8009262:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009266:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009268:	ab21      	add	r3, sp, #132	@ 0x84
 800926a:	a902      	add	r1, sp, #8
 800926c:	4628      	mov	r0, r5
 800926e:	9301      	str	r3, [sp, #4]
 8009270:	f001 fc7c 	bl	800ab6c <_svfiprintf_r>
 8009274:	1c43      	adds	r3, r0, #1
 8009276:	bfbc      	itt	lt
 8009278:	238b      	movlt	r3, #139	@ 0x8b
 800927a:	602b      	strlt	r3, [r5, #0]
 800927c:	2c00      	cmp	r4, #0
 800927e:	d0da      	beq.n	8009236 <sniprintf+0x16>
 8009280:	9b02      	ldr	r3, [sp, #8]
 8009282:	2200      	movs	r2, #0
 8009284:	701a      	strb	r2, [r3, #0]
 8009286:	e7d6      	b.n	8009236 <sniprintf+0x16>
 8009288:	2000016c 	.word	0x2000016c

0800928c <__sread>:
 800928c:	b510      	push	{r4, lr}
 800928e:	460c      	mov	r4, r1
 8009290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009294:	f000 f8dc 	bl	8009450 <_read_r>
 8009298:	2800      	cmp	r0, #0
 800929a:	bfab      	itete	ge
 800929c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800929e:	89a3      	ldrhlt	r3, [r4, #12]
 80092a0:	181b      	addge	r3, r3, r0
 80092a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80092a6:	bfac      	ite	ge
 80092a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80092aa:	81a3      	strhlt	r3, [r4, #12]
 80092ac:	bd10      	pop	{r4, pc}

080092ae <__swrite>:
 80092ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b2:	461f      	mov	r7, r3
 80092b4:	898b      	ldrh	r3, [r1, #12]
 80092b6:	05db      	lsls	r3, r3, #23
 80092b8:	4605      	mov	r5, r0
 80092ba:	460c      	mov	r4, r1
 80092bc:	4616      	mov	r6, r2
 80092be:	d505      	bpl.n	80092cc <__swrite+0x1e>
 80092c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c4:	2302      	movs	r3, #2
 80092c6:	2200      	movs	r2, #0
 80092c8:	f000 f8b0 	bl	800942c <_lseek_r>
 80092cc:	89a3      	ldrh	r3, [r4, #12]
 80092ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	4632      	mov	r2, r6
 80092da:	463b      	mov	r3, r7
 80092dc:	4628      	mov	r0, r5
 80092de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092e2:	f000 b8c7 	b.w	8009474 <_write_r>

080092e6 <__sseek>:
 80092e6:	b510      	push	{r4, lr}
 80092e8:	460c      	mov	r4, r1
 80092ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ee:	f000 f89d 	bl	800942c <_lseek_r>
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	89a3      	ldrh	r3, [r4, #12]
 80092f6:	bf15      	itete	ne
 80092f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009302:	81a3      	strheq	r3, [r4, #12]
 8009304:	bf18      	it	ne
 8009306:	81a3      	strhne	r3, [r4, #12]
 8009308:	bd10      	pop	{r4, pc}

0800930a <__sclose>:
 800930a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800930e:	f000 b87d 	b.w	800940c <_close_r>

08009312 <_vsniprintf_r>:
 8009312:	b530      	push	{r4, r5, lr}
 8009314:	4614      	mov	r4, r2
 8009316:	2c00      	cmp	r4, #0
 8009318:	b09b      	sub	sp, #108	@ 0x6c
 800931a:	4605      	mov	r5, r0
 800931c:	461a      	mov	r2, r3
 800931e:	da05      	bge.n	800932c <_vsniprintf_r+0x1a>
 8009320:	238b      	movs	r3, #139	@ 0x8b
 8009322:	6003      	str	r3, [r0, #0]
 8009324:	f04f 30ff 	mov.w	r0, #4294967295
 8009328:	b01b      	add	sp, #108	@ 0x6c
 800932a:	bd30      	pop	{r4, r5, pc}
 800932c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009330:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009334:	f04f 0300 	mov.w	r3, #0
 8009338:	9319      	str	r3, [sp, #100]	@ 0x64
 800933a:	bf14      	ite	ne
 800933c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009340:	4623      	moveq	r3, r4
 8009342:	9302      	str	r3, [sp, #8]
 8009344:	9305      	str	r3, [sp, #20]
 8009346:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800934a:	9100      	str	r1, [sp, #0]
 800934c:	9104      	str	r1, [sp, #16]
 800934e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009352:	4669      	mov	r1, sp
 8009354:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009356:	f001 fc09 	bl	800ab6c <_svfiprintf_r>
 800935a:	1c43      	adds	r3, r0, #1
 800935c:	bfbc      	itt	lt
 800935e:	238b      	movlt	r3, #139	@ 0x8b
 8009360:	602b      	strlt	r3, [r5, #0]
 8009362:	2c00      	cmp	r4, #0
 8009364:	d0e0      	beq.n	8009328 <_vsniprintf_r+0x16>
 8009366:	9b00      	ldr	r3, [sp, #0]
 8009368:	2200      	movs	r2, #0
 800936a:	701a      	strb	r2, [r3, #0]
 800936c:	e7dc      	b.n	8009328 <_vsniprintf_r+0x16>
	...

08009370 <vsniprintf>:
 8009370:	b507      	push	{r0, r1, r2, lr}
 8009372:	9300      	str	r3, [sp, #0]
 8009374:	4613      	mov	r3, r2
 8009376:	460a      	mov	r2, r1
 8009378:	4601      	mov	r1, r0
 800937a:	4803      	ldr	r0, [pc, #12]	@ (8009388 <vsniprintf+0x18>)
 800937c:	6800      	ldr	r0, [r0, #0]
 800937e:	f7ff ffc8 	bl	8009312 <_vsniprintf_r>
 8009382:	b003      	add	sp, #12
 8009384:	f85d fb04 	ldr.w	pc, [sp], #4
 8009388:	2000016c 	.word	0x2000016c

0800938c <memset>:
 800938c:	4402      	add	r2, r0
 800938e:	4603      	mov	r3, r0
 8009390:	4293      	cmp	r3, r2
 8009392:	d100      	bne.n	8009396 <memset+0xa>
 8009394:	4770      	bx	lr
 8009396:	f803 1b01 	strb.w	r1, [r3], #1
 800939a:	e7f9      	b.n	8009390 <memset+0x4>

0800939c <strcat>:
 800939c:	b510      	push	{r4, lr}
 800939e:	4602      	mov	r2, r0
 80093a0:	7814      	ldrb	r4, [r2, #0]
 80093a2:	4613      	mov	r3, r2
 80093a4:	3201      	adds	r2, #1
 80093a6:	2c00      	cmp	r4, #0
 80093a8:	d1fa      	bne.n	80093a0 <strcat+0x4>
 80093aa:	3b01      	subs	r3, #1
 80093ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093b0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093b4:	2a00      	cmp	r2, #0
 80093b6:	d1f9      	bne.n	80093ac <strcat+0x10>
 80093b8:	bd10      	pop	{r4, pc}

080093ba <strncmp>:
 80093ba:	b510      	push	{r4, lr}
 80093bc:	b16a      	cbz	r2, 80093da <strncmp+0x20>
 80093be:	3901      	subs	r1, #1
 80093c0:	1884      	adds	r4, r0, r2
 80093c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093c6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d103      	bne.n	80093d6 <strncmp+0x1c>
 80093ce:	42a0      	cmp	r0, r4
 80093d0:	d001      	beq.n	80093d6 <strncmp+0x1c>
 80093d2:	2a00      	cmp	r2, #0
 80093d4:	d1f5      	bne.n	80093c2 <strncmp+0x8>
 80093d6:	1ad0      	subs	r0, r2, r3
 80093d8:	bd10      	pop	{r4, pc}
 80093da:	4610      	mov	r0, r2
 80093dc:	e7fc      	b.n	80093d8 <strncmp+0x1e>

080093de <strncpy>:
 80093de:	b510      	push	{r4, lr}
 80093e0:	3901      	subs	r1, #1
 80093e2:	4603      	mov	r3, r0
 80093e4:	b132      	cbz	r2, 80093f4 <strncpy+0x16>
 80093e6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80093ea:	f803 4b01 	strb.w	r4, [r3], #1
 80093ee:	3a01      	subs	r2, #1
 80093f0:	2c00      	cmp	r4, #0
 80093f2:	d1f7      	bne.n	80093e4 <strncpy+0x6>
 80093f4:	441a      	add	r2, r3
 80093f6:	2100      	movs	r1, #0
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d100      	bne.n	80093fe <strncpy+0x20>
 80093fc:	bd10      	pop	{r4, pc}
 80093fe:	f803 1b01 	strb.w	r1, [r3], #1
 8009402:	e7f9      	b.n	80093f8 <strncpy+0x1a>

08009404 <_localeconv_r>:
 8009404:	4800      	ldr	r0, [pc, #0]	@ (8009408 <_localeconv_r+0x4>)
 8009406:	4770      	bx	lr
 8009408:	200002ac 	.word	0x200002ac

0800940c <_close_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d06      	ldr	r5, [pc, #24]	@ (8009428 <_close_r+0x1c>)
 8009410:	2300      	movs	r3, #0
 8009412:	4604      	mov	r4, r0
 8009414:	4608      	mov	r0, r1
 8009416:	602b      	str	r3, [r5, #0]
 8009418:	f7f9 fb52 	bl	8002ac0 <_close>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_close_r+0x1a>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_close_r+0x1a>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	200013fc 	.word	0x200013fc

0800942c <_lseek_r>:
 800942c:	b538      	push	{r3, r4, r5, lr}
 800942e:	4d07      	ldr	r5, [pc, #28]	@ (800944c <_lseek_r+0x20>)
 8009430:	4604      	mov	r4, r0
 8009432:	4608      	mov	r0, r1
 8009434:	4611      	mov	r1, r2
 8009436:	2200      	movs	r2, #0
 8009438:	602a      	str	r2, [r5, #0]
 800943a:	461a      	mov	r2, r3
 800943c:	f7f9 fb67 	bl	8002b0e <_lseek>
 8009440:	1c43      	adds	r3, r0, #1
 8009442:	d102      	bne.n	800944a <_lseek_r+0x1e>
 8009444:	682b      	ldr	r3, [r5, #0]
 8009446:	b103      	cbz	r3, 800944a <_lseek_r+0x1e>
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	bd38      	pop	{r3, r4, r5, pc}
 800944c:	200013fc 	.word	0x200013fc

08009450 <_read_r>:
 8009450:	b538      	push	{r3, r4, r5, lr}
 8009452:	4d07      	ldr	r5, [pc, #28]	@ (8009470 <_read_r+0x20>)
 8009454:	4604      	mov	r4, r0
 8009456:	4608      	mov	r0, r1
 8009458:	4611      	mov	r1, r2
 800945a:	2200      	movs	r2, #0
 800945c:	602a      	str	r2, [r5, #0]
 800945e:	461a      	mov	r2, r3
 8009460:	f7f9 faf5 	bl	8002a4e <_read>
 8009464:	1c43      	adds	r3, r0, #1
 8009466:	d102      	bne.n	800946e <_read_r+0x1e>
 8009468:	682b      	ldr	r3, [r5, #0]
 800946a:	b103      	cbz	r3, 800946e <_read_r+0x1e>
 800946c:	6023      	str	r3, [r4, #0]
 800946e:	bd38      	pop	{r3, r4, r5, pc}
 8009470:	200013fc 	.word	0x200013fc

08009474 <_write_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4d07      	ldr	r5, [pc, #28]	@ (8009494 <_write_r+0x20>)
 8009478:	4604      	mov	r4, r0
 800947a:	4608      	mov	r0, r1
 800947c:	4611      	mov	r1, r2
 800947e:	2200      	movs	r2, #0
 8009480:	602a      	str	r2, [r5, #0]
 8009482:	461a      	mov	r2, r3
 8009484:	f7f9 fb00 	bl	8002a88 <_write>
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	d102      	bne.n	8009492 <_write_r+0x1e>
 800948c:	682b      	ldr	r3, [r5, #0]
 800948e:	b103      	cbz	r3, 8009492 <_write_r+0x1e>
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	bd38      	pop	{r3, r4, r5, pc}
 8009494:	200013fc 	.word	0x200013fc

08009498 <__errno>:
 8009498:	4b01      	ldr	r3, [pc, #4]	@ (80094a0 <__errno+0x8>)
 800949a:	6818      	ldr	r0, [r3, #0]
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	2000016c 	.word	0x2000016c

080094a4 <__libc_init_array>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	4d0d      	ldr	r5, [pc, #52]	@ (80094dc <__libc_init_array+0x38>)
 80094a8:	4c0d      	ldr	r4, [pc, #52]	@ (80094e0 <__libc_init_array+0x3c>)
 80094aa:	1b64      	subs	r4, r4, r5
 80094ac:	10a4      	asrs	r4, r4, #2
 80094ae:	2600      	movs	r6, #0
 80094b0:	42a6      	cmp	r6, r4
 80094b2:	d109      	bne.n	80094c8 <__libc_init_array+0x24>
 80094b4:	4d0b      	ldr	r5, [pc, #44]	@ (80094e4 <__libc_init_array+0x40>)
 80094b6:	4c0c      	ldr	r4, [pc, #48]	@ (80094e8 <__libc_init_array+0x44>)
 80094b8:	f002 f868 	bl	800b58c <_init>
 80094bc:	1b64      	subs	r4, r4, r5
 80094be:	10a4      	asrs	r4, r4, #2
 80094c0:	2600      	movs	r6, #0
 80094c2:	42a6      	cmp	r6, r4
 80094c4:	d105      	bne.n	80094d2 <__libc_init_array+0x2e>
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094cc:	4798      	blx	r3
 80094ce:	3601      	adds	r6, #1
 80094d0:	e7ee      	b.n	80094b0 <__libc_init_array+0xc>
 80094d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d6:	4798      	blx	r3
 80094d8:	3601      	adds	r6, #1
 80094da:	e7f2      	b.n	80094c2 <__libc_init_array+0x1e>
 80094dc:	0800bc04 	.word	0x0800bc04
 80094e0:	0800bc04 	.word	0x0800bc04
 80094e4:	0800bc04 	.word	0x0800bc04
 80094e8:	0800bc08 	.word	0x0800bc08

080094ec <__retarget_lock_init_recursive>:
 80094ec:	4770      	bx	lr

080094ee <__retarget_lock_acquire_recursive>:
 80094ee:	4770      	bx	lr

080094f0 <__retarget_lock_release_recursive>:
 80094f0:	4770      	bx	lr

080094f2 <memcpy>:
 80094f2:	440a      	add	r2, r1
 80094f4:	4291      	cmp	r1, r2
 80094f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80094fa:	d100      	bne.n	80094fe <memcpy+0xc>
 80094fc:	4770      	bx	lr
 80094fe:	b510      	push	{r4, lr}
 8009500:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009504:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009508:	4291      	cmp	r1, r2
 800950a:	d1f9      	bne.n	8009500 <memcpy+0xe>
 800950c:	bd10      	pop	{r4, pc}

0800950e <quorem>:
 800950e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009512:	6903      	ldr	r3, [r0, #16]
 8009514:	690c      	ldr	r4, [r1, #16]
 8009516:	42a3      	cmp	r3, r4
 8009518:	4607      	mov	r7, r0
 800951a:	db7e      	blt.n	800961a <quorem+0x10c>
 800951c:	3c01      	subs	r4, #1
 800951e:	f101 0814 	add.w	r8, r1, #20
 8009522:	00a3      	lsls	r3, r4, #2
 8009524:	f100 0514 	add.w	r5, r0, #20
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800952e:	9301      	str	r3, [sp, #4]
 8009530:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009538:	3301      	adds	r3, #1
 800953a:	429a      	cmp	r2, r3
 800953c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009540:	fbb2 f6f3 	udiv	r6, r2, r3
 8009544:	d32e      	bcc.n	80095a4 <quorem+0x96>
 8009546:	f04f 0a00 	mov.w	sl, #0
 800954a:	46c4      	mov	ip, r8
 800954c:	46ae      	mov	lr, r5
 800954e:	46d3      	mov	fp, sl
 8009550:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009554:	b298      	uxth	r0, r3
 8009556:	fb06 a000 	mla	r0, r6, r0, sl
 800955a:	0c02      	lsrs	r2, r0, #16
 800955c:	0c1b      	lsrs	r3, r3, #16
 800955e:	fb06 2303 	mla	r3, r6, r3, r2
 8009562:	f8de 2000 	ldr.w	r2, [lr]
 8009566:	b280      	uxth	r0, r0
 8009568:	b292      	uxth	r2, r2
 800956a:	1a12      	subs	r2, r2, r0
 800956c:	445a      	add	r2, fp
 800956e:	f8de 0000 	ldr.w	r0, [lr]
 8009572:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009576:	b29b      	uxth	r3, r3
 8009578:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800957c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009580:	b292      	uxth	r2, r2
 8009582:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009586:	45e1      	cmp	r9, ip
 8009588:	f84e 2b04 	str.w	r2, [lr], #4
 800958c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009590:	d2de      	bcs.n	8009550 <quorem+0x42>
 8009592:	9b00      	ldr	r3, [sp, #0]
 8009594:	58eb      	ldr	r3, [r5, r3]
 8009596:	b92b      	cbnz	r3, 80095a4 <quorem+0x96>
 8009598:	9b01      	ldr	r3, [sp, #4]
 800959a:	3b04      	subs	r3, #4
 800959c:	429d      	cmp	r5, r3
 800959e:	461a      	mov	r2, r3
 80095a0:	d32f      	bcc.n	8009602 <quorem+0xf4>
 80095a2:	613c      	str	r4, [r7, #16]
 80095a4:	4638      	mov	r0, r7
 80095a6:	f001 f97d 	bl	800a8a4 <__mcmp>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	db25      	blt.n	80095fa <quorem+0xec>
 80095ae:	4629      	mov	r1, r5
 80095b0:	2000      	movs	r0, #0
 80095b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80095b6:	f8d1 c000 	ldr.w	ip, [r1]
 80095ba:	fa1f fe82 	uxth.w	lr, r2
 80095be:	fa1f f38c 	uxth.w	r3, ip
 80095c2:	eba3 030e 	sub.w	r3, r3, lr
 80095c6:	4403      	add	r3, r0
 80095c8:	0c12      	lsrs	r2, r2, #16
 80095ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80095ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095d8:	45c1      	cmp	r9, r8
 80095da:	f841 3b04 	str.w	r3, [r1], #4
 80095de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095e2:	d2e6      	bcs.n	80095b2 <quorem+0xa4>
 80095e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095ec:	b922      	cbnz	r2, 80095f8 <quorem+0xea>
 80095ee:	3b04      	subs	r3, #4
 80095f0:	429d      	cmp	r5, r3
 80095f2:	461a      	mov	r2, r3
 80095f4:	d30b      	bcc.n	800960e <quorem+0x100>
 80095f6:	613c      	str	r4, [r7, #16]
 80095f8:	3601      	adds	r6, #1
 80095fa:	4630      	mov	r0, r6
 80095fc:	b003      	add	sp, #12
 80095fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009602:	6812      	ldr	r2, [r2, #0]
 8009604:	3b04      	subs	r3, #4
 8009606:	2a00      	cmp	r2, #0
 8009608:	d1cb      	bne.n	80095a2 <quorem+0x94>
 800960a:	3c01      	subs	r4, #1
 800960c:	e7c6      	b.n	800959c <quorem+0x8e>
 800960e:	6812      	ldr	r2, [r2, #0]
 8009610:	3b04      	subs	r3, #4
 8009612:	2a00      	cmp	r2, #0
 8009614:	d1ef      	bne.n	80095f6 <quorem+0xe8>
 8009616:	3c01      	subs	r4, #1
 8009618:	e7ea      	b.n	80095f0 <quorem+0xe2>
 800961a:	2000      	movs	r0, #0
 800961c:	e7ee      	b.n	80095fc <quorem+0xee>
	...

08009620 <_dtoa_r>:
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	69c7      	ldr	r7, [r0, #28]
 8009626:	b097      	sub	sp, #92	@ 0x5c
 8009628:	ed8d 0b04 	vstr	d0, [sp, #16]
 800962c:	ec55 4b10 	vmov	r4, r5, d0
 8009630:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009632:	9107      	str	r1, [sp, #28]
 8009634:	4681      	mov	r9, r0
 8009636:	920c      	str	r2, [sp, #48]	@ 0x30
 8009638:	9311      	str	r3, [sp, #68]	@ 0x44
 800963a:	b97f      	cbnz	r7, 800965c <_dtoa_r+0x3c>
 800963c:	2010      	movs	r0, #16
 800963e:	f000 fe09 	bl	800a254 <malloc>
 8009642:	4602      	mov	r2, r0
 8009644:	f8c9 001c 	str.w	r0, [r9, #28]
 8009648:	b920      	cbnz	r0, 8009654 <_dtoa_r+0x34>
 800964a:	4ba9      	ldr	r3, [pc, #676]	@ (80098f0 <_dtoa_r+0x2d0>)
 800964c:	21ef      	movs	r1, #239	@ 0xef
 800964e:	48a9      	ldr	r0, [pc, #676]	@ (80098f4 <_dtoa_r+0x2d4>)
 8009650:	f001 fc5e 	bl	800af10 <__assert_func>
 8009654:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009658:	6007      	str	r7, [r0, #0]
 800965a:	60c7      	str	r7, [r0, #12]
 800965c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009660:	6819      	ldr	r1, [r3, #0]
 8009662:	b159      	cbz	r1, 800967c <_dtoa_r+0x5c>
 8009664:	685a      	ldr	r2, [r3, #4]
 8009666:	604a      	str	r2, [r1, #4]
 8009668:	2301      	movs	r3, #1
 800966a:	4093      	lsls	r3, r2
 800966c:	608b      	str	r3, [r1, #8]
 800966e:	4648      	mov	r0, r9
 8009670:	f000 fee6 	bl	800a440 <_Bfree>
 8009674:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009678:	2200      	movs	r2, #0
 800967a:	601a      	str	r2, [r3, #0]
 800967c:	1e2b      	subs	r3, r5, #0
 800967e:	bfb9      	ittee	lt
 8009680:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009684:	9305      	strlt	r3, [sp, #20]
 8009686:	2300      	movge	r3, #0
 8009688:	6033      	strge	r3, [r6, #0]
 800968a:	9f05      	ldr	r7, [sp, #20]
 800968c:	4b9a      	ldr	r3, [pc, #616]	@ (80098f8 <_dtoa_r+0x2d8>)
 800968e:	bfbc      	itt	lt
 8009690:	2201      	movlt	r2, #1
 8009692:	6032      	strlt	r2, [r6, #0]
 8009694:	43bb      	bics	r3, r7
 8009696:	d112      	bne.n	80096be <_dtoa_r+0x9e>
 8009698:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800969a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800969e:	6013      	str	r3, [r2, #0]
 80096a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80096a4:	4323      	orrs	r3, r4
 80096a6:	f000 855a 	beq.w	800a15e <_dtoa_r+0xb3e>
 80096aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800990c <_dtoa_r+0x2ec>
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	f000 855c 	beq.w	800a16e <_dtoa_r+0xb4e>
 80096b6:	f10a 0303 	add.w	r3, sl, #3
 80096ba:	f000 bd56 	b.w	800a16a <_dtoa_r+0xb4a>
 80096be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80096c2:	2200      	movs	r2, #0
 80096c4:	ec51 0b17 	vmov	r0, r1, d7
 80096c8:	2300      	movs	r3, #0
 80096ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80096ce:	f7f7 fa0b 	bl	8000ae8 <__aeabi_dcmpeq>
 80096d2:	4680      	mov	r8, r0
 80096d4:	b158      	cbz	r0, 80096ee <_dtoa_r+0xce>
 80096d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80096d8:	2301      	movs	r3, #1
 80096da:	6013      	str	r3, [r2, #0]
 80096dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096de:	b113      	cbz	r3, 80096e6 <_dtoa_r+0xc6>
 80096e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80096e2:	4b86      	ldr	r3, [pc, #536]	@ (80098fc <_dtoa_r+0x2dc>)
 80096e4:	6013      	str	r3, [r2, #0]
 80096e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009910 <_dtoa_r+0x2f0>
 80096ea:	f000 bd40 	b.w	800a16e <_dtoa_r+0xb4e>
 80096ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80096f2:	aa14      	add	r2, sp, #80	@ 0x50
 80096f4:	a915      	add	r1, sp, #84	@ 0x54
 80096f6:	4648      	mov	r0, r9
 80096f8:	f001 f984 	bl	800aa04 <__d2b>
 80096fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009700:	9002      	str	r0, [sp, #8]
 8009702:	2e00      	cmp	r6, #0
 8009704:	d078      	beq.n	80097f8 <_dtoa_r+0x1d8>
 8009706:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009708:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800970c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009710:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009714:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009718:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800971c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009720:	4619      	mov	r1, r3
 8009722:	2200      	movs	r2, #0
 8009724:	4b76      	ldr	r3, [pc, #472]	@ (8009900 <_dtoa_r+0x2e0>)
 8009726:	f7f6 fdbf 	bl	80002a8 <__aeabi_dsub>
 800972a:	a36b      	add	r3, pc, #428	@ (adr r3, 80098d8 <_dtoa_r+0x2b8>)
 800972c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009730:	f7f6 ff72 	bl	8000618 <__aeabi_dmul>
 8009734:	a36a      	add	r3, pc, #424	@ (adr r3, 80098e0 <_dtoa_r+0x2c0>)
 8009736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973a:	f7f6 fdb7 	bl	80002ac <__adddf3>
 800973e:	4604      	mov	r4, r0
 8009740:	4630      	mov	r0, r6
 8009742:	460d      	mov	r5, r1
 8009744:	f7f6 fefe 	bl	8000544 <__aeabi_i2d>
 8009748:	a367      	add	r3, pc, #412	@ (adr r3, 80098e8 <_dtoa_r+0x2c8>)
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f7f6 ff63 	bl	8000618 <__aeabi_dmul>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	4620      	mov	r0, r4
 8009758:	4629      	mov	r1, r5
 800975a:	f7f6 fda7 	bl	80002ac <__adddf3>
 800975e:	4604      	mov	r4, r0
 8009760:	460d      	mov	r5, r1
 8009762:	f7f7 fa09 	bl	8000b78 <__aeabi_d2iz>
 8009766:	2200      	movs	r2, #0
 8009768:	4607      	mov	r7, r0
 800976a:	2300      	movs	r3, #0
 800976c:	4620      	mov	r0, r4
 800976e:	4629      	mov	r1, r5
 8009770:	f7f7 f9c4 	bl	8000afc <__aeabi_dcmplt>
 8009774:	b140      	cbz	r0, 8009788 <_dtoa_r+0x168>
 8009776:	4638      	mov	r0, r7
 8009778:	f7f6 fee4 	bl	8000544 <__aeabi_i2d>
 800977c:	4622      	mov	r2, r4
 800977e:	462b      	mov	r3, r5
 8009780:	f7f7 f9b2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009784:	b900      	cbnz	r0, 8009788 <_dtoa_r+0x168>
 8009786:	3f01      	subs	r7, #1
 8009788:	2f16      	cmp	r7, #22
 800978a:	d852      	bhi.n	8009832 <_dtoa_r+0x212>
 800978c:	4b5d      	ldr	r3, [pc, #372]	@ (8009904 <_dtoa_r+0x2e4>)
 800978e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009796:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800979a:	f7f7 f9af 	bl	8000afc <__aeabi_dcmplt>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d049      	beq.n	8009836 <_dtoa_r+0x216>
 80097a2:	3f01      	subs	r7, #1
 80097a4:	2300      	movs	r3, #0
 80097a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80097a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097aa:	1b9b      	subs	r3, r3, r6
 80097ac:	1e5a      	subs	r2, r3, #1
 80097ae:	bf45      	ittet	mi
 80097b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80097b4:	9300      	strmi	r3, [sp, #0]
 80097b6:	2300      	movpl	r3, #0
 80097b8:	2300      	movmi	r3, #0
 80097ba:	9206      	str	r2, [sp, #24]
 80097bc:	bf54      	ite	pl
 80097be:	9300      	strpl	r3, [sp, #0]
 80097c0:	9306      	strmi	r3, [sp, #24]
 80097c2:	2f00      	cmp	r7, #0
 80097c4:	db39      	blt.n	800983a <_dtoa_r+0x21a>
 80097c6:	9b06      	ldr	r3, [sp, #24]
 80097c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80097ca:	443b      	add	r3, r7
 80097cc:	9306      	str	r3, [sp, #24]
 80097ce:	2300      	movs	r3, #0
 80097d0:	9308      	str	r3, [sp, #32]
 80097d2:	9b07      	ldr	r3, [sp, #28]
 80097d4:	2b09      	cmp	r3, #9
 80097d6:	d863      	bhi.n	80098a0 <_dtoa_r+0x280>
 80097d8:	2b05      	cmp	r3, #5
 80097da:	bfc4      	itt	gt
 80097dc:	3b04      	subgt	r3, #4
 80097de:	9307      	strgt	r3, [sp, #28]
 80097e0:	9b07      	ldr	r3, [sp, #28]
 80097e2:	f1a3 0302 	sub.w	r3, r3, #2
 80097e6:	bfcc      	ite	gt
 80097e8:	2400      	movgt	r4, #0
 80097ea:	2401      	movle	r4, #1
 80097ec:	2b03      	cmp	r3, #3
 80097ee:	d863      	bhi.n	80098b8 <_dtoa_r+0x298>
 80097f0:	e8df f003 	tbb	[pc, r3]
 80097f4:	2b375452 	.word	0x2b375452
 80097f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80097fc:	441e      	add	r6, r3
 80097fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009802:	2b20      	cmp	r3, #32
 8009804:	bfc1      	itttt	gt
 8009806:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800980a:	409f      	lslgt	r7, r3
 800980c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009810:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009814:	bfd6      	itet	le
 8009816:	f1c3 0320 	rsble	r3, r3, #32
 800981a:	ea47 0003 	orrgt.w	r0, r7, r3
 800981e:	fa04 f003 	lslle.w	r0, r4, r3
 8009822:	f7f6 fe7f 	bl	8000524 <__aeabi_ui2d>
 8009826:	2201      	movs	r2, #1
 8009828:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800982c:	3e01      	subs	r6, #1
 800982e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009830:	e776      	b.n	8009720 <_dtoa_r+0x100>
 8009832:	2301      	movs	r3, #1
 8009834:	e7b7      	b.n	80097a6 <_dtoa_r+0x186>
 8009836:	9010      	str	r0, [sp, #64]	@ 0x40
 8009838:	e7b6      	b.n	80097a8 <_dtoa_r+0x188>
 800983a:	9b00      	ldr	r3, [sp, #0]
 800983c:	1bdb      	subs	r3, r3, r7
 800983e:	9300      	str	r3, [sp, #0]
 8009840:	427b      	negs	r3, r7
 8009842:	9308      	str	r3, [sp, #32]
 8009844:	2300      	movs	r3, #0
 8009846:	930d      	str	r3, [sp, #52]	@ 0x34
 8009848:	e7c3      	b.n	80097d2 <_dtoa_r+0x1b2>
 800984a:	2301      	movs	r3, #1
 800984c:	9309      	str	r3, [sp, #36]	@ 0x24
 800984e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009850:	eb07 0b03 	add.w	fp, r7, r3
 8009854:	f10b 0301 	add.w	r3, fp, #1
 8009858:	2b01      	cmp	r3, #1
 800985a:	9303      	str	r3, [sp, #12]
 800985c:	bfb8      	it	lt
 800985e:	2301      	movlt	r3, #1
 8009860:	e006      	b.n	8009870 <_dtoa_r+0x250>
 8009862:	2301      	movs	r3, #1
 8009864:	9309      	str	r3, [sp, #36]	@ 0x24
 8009866:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009868:	2b00      	cmp	r3, #0
 800986a:	dd28      	ble.n	80098be <_dtoa_r+0x29e>
 800986c:	469b      	mov	fp, r3
 800986e:	9303      	str	r3, [sp, #12]
 8009870:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009874:	2100      	movs	r1, #0
 8009876:	2204      	movs	r2, #4
 8009878:	f102 0514 	add.w	r5, r2, #20
 800987c:	429d      	cmp	r5, r3
 800987e:	d926      	bls.n	80098ce <_dtoa_r+0x2ae>
 8009880:	6041      	str	r1, [r0, #4]
 8009882:	4648      	mov	r0, r9
 8009884:	f000 fd9c 	bl	800a3c0 <_Balloc>
 8009888:	4682      	mov	sl, r0
 800988a:	2800      	cmp	r0, #0
 800988c:	d142      	bne.n	8009914 <_dtoa_r+0x2f4>
 800988e:	4b1e      	ldr	r3, [pc, #120]	@ (8009908 <_dtoa_r+0x2e8>)
 8009890:	4602      	mov	r2, r0
 8009892:	f240 11af 	movw	r1, #431	@ 0x1af
 8009896:	e6da      	b.n	800964e <_dtoa_r+0x2e>
 8009898:	2300      	movs	r3, #0
 800989a:	e7e3      	b.n	8009864 <_dtoa_r+0x244>
 800989c:	2300      	movs	r3, #0
 800989e:	e7d5      	b.n	800984c <_dtoa_r+0x22c>
 80098a0:	2401      	movs	r4, #1
 80098a2:	2300      	movs	r3, #0
 80098a4:	9307      	str	r3, [sp, #28]
 80098a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80098a8:	f04f 3bff 	mov.w	fp, #4294967295
 80098ac:	2200      	movs	r2, #0
 80098ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80098b2:	2312      	movs	r3, #18
 80098b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80098b6:	e7db      	b.n	8009870 <_dtoa_r+0x250>
 80098b8:	2301      	movs	r3, #1
 80098ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80098bc:	e7f4      	b.n	80098a8 <_dtoa_r+0x288>
 80098be:	f04f 0b01 	mov.w	fp, #1
 80098c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80098c6:	465b      	mov	r3, fp
 80098c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80098cc:	e7d0      	b.n	8009870 <_dtoa_r+0x250>
 80098ce:	3101      	adds	r1, #1
 80098d0:	0052      	lsls	r2, r2, #1
 80098d2:	e7d1      	b.n	8009878 <_dtoa_r+0x258>
 80098d4:	f3af 8000 	nop.w
 80098d8:	636f4361 	.word	0x636f4361
 80098dc:	3fd287a7 	.word	0x3fd287a7
 80098e0:	8b60c8b3 	.word	0x8b60c8b3
 80098e4:	3fc68a28 	.word	0x3fc68a28
 80098e8:	509f79fb 	.word	0x509f79fb
 80098ec:	3fd34413 	.word	0x3fd34413
 80098f0:	0800b8c5 	.word	0x0800b8c5
 80098f4:	0800b8dc 	.word	0x0800b8dc
 80098f8:	7ff00000 	.word	0x7ff00000
 80098fc:	0800b895 	.word	0x0800b895
 8009900:	3ff80000 	.word	0x3ff80000
 8009904:	0800ba30 	.word	0x0800ba30
 8009908:	0800b934 	.word	0x0800b934
 800990c:	0800b8c1 	.word	0x0800b8c1
 8009910:	0800b894 	.word	0x0800b894
 8009914:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009918:	6018      	str	r0, [r3, #0]
 800991a:	9b03      	ldr	r3, [sp, #12]
 800991c:	2b0e      	cmp	r3, #14
 800991e:	f200 80a1 	bhi.w	8009a64 <_dtoa_r+0x444>
 8009922:	2c00      	cmp	r4, #0
 8009924:	f000 809e 	beq.w	8009a64 <_dtoa_r+0x444>
 8009928:	2f00      	cmp	r7, #0
 800992a:	dd33      	ble.n	8009994 <_dtoa_r+0x374>
 800992c:	4b9c      	ldr	r3, [pc, #624]	@ (8009ba0 <_dtoa_r+0x580>)
 800992e:	f007 020f 	and.w	r2, r7, #15
 8009932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009936:	ed93 7b00 	vldr	d7, [r3]
 800993a:	05f8      	lsls	r0, r7, #23
 800993c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009940:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009944:	d516      	bpl.n	8009974 <_dtoa_r+0x354>
 8009946:	4b97      	ldr	r3, [pc, #604]	@ (8009ba4 <_dtoa_r+0x584>)
 8009948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800994c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009950:	f7f6 ff8c 	bl	800086c <__aeabi_ddiv>
 8009954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009958:	f004 040f 	and.w	r4, r4, #15
 800995c:	2603      	movs	r6, #3
 800995e:	4d91      	ldr	r5, [pc, #580]	@ (8009ba4 <_dtoa_r+0x584>)
 8009960:	b954      	cbnz	r4, 8009978 <_dtoa_r+0x358>
 8009962:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009966:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800996a:	f7f6 ff7f 	bl	800086c <__aeabi_ddiv>
 800996e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009972:	e028      	b.n	80099c6 <_dtoa_r+0x3a6>
 8009974:	2602      	movs	r6, #2
 8009976:	e7f2      	b.n	800995e <_dtoa_r+0x33e>
 8009978:	07e1      	lsls	r1, r4, #31
 800997a:	d508      	bpl.n	800998e <_dtoa_r+0x36e>
 800997c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009980:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009984:	f7f6 fe48 	bl	8000618 <__aeabi_dmul>
 8009988:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800998c:	3601      	adds	r6, #1
 800998e:	1064      	asrs	r4, r4, #1
 8009990:	3508      	adds	r5, #8
 8009992:	e7e5      	b.n	8009960 <_dtoa_r+0x340>
 8009994:	f000 80af 	beq.w	8009af6 <_dtoa_r+0x4d6>
 8009998:	427c      	negs	r4, r7
 800999a:	4b81      	ldr	r3, [pc, #516]	@ (8009ba0 <_dtoa_r+0x580>)
 800999c:	4d81      	ldr	r5, [pc, #516]	@ (8009ba4 <_dtoa_r+0x584>)
 800999e:	f004 020f 	and.w	r2, r4, #15
 80099a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099ae:	f7f6 fe33 	bl	8000618 <__aeabi_dmul>
 80099b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099b6:	1124      	asrs	r4, r4, #4
 80099b8:	2300      	movs	r3, #0
 80099ba:	2602      	movs	r6, #2
 80099bc:	2c00      	cmp	r4, #0
 80099be:	f040 808f 	bne.w	8009ae0 <_dtoa_r+0x4c0>
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1d3      	bne.n	800996e <_dtoa_r+0x34e>
 80099c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 8094 	beq.w	8009afa <_dtoa_r+0x4da>
 80099d2:	4b75      	ldr	r3, [pc, #468]	@ (8009ba8 <_dtoa_r+0x588>)
 80099d4:	2200      	movs	r2, #0
 80099d6:	4620      	mov	r0, r4
 80099d8:	4629      	mov	r1, r5
 80099da:	f7f7 f88f 	bl	8000afc <__aeabi_dcmplt>
 80099de:	2800      	cmp	r0, #0
 80099e0:	f000 808b 	beq.w	8009afa <_dtoa_r+0x4da>
 80099e4:	9b03      	ldr	r3, [sp, #12]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	f000 8087 	beq.w	8009afa <_dtoa_r+0x4da>
 80099ec:	f1bb 0f00 	cmp.w	fp, #0
 80099f0:	dd34      	ble.n	8009a5c <_dtoa_r+0x43c>
 80099f2:	4620      	mov	r0, r4
 80099f4:	4b6d      	ldr	r3, [pc, #436]	@ (8009bac <_dtoa_r+0x58c>)
 80099f6:	2200      	movs	r2, #0
 80099f8:	4629      	mov	r1, r5
 80099fa:	f7f6 fe0d 	bl	8000618 <__aeabi_dmul>
 80099fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a02:	f107 38ff 	add.w	r8, r7, #4294967295
 8009a06:	3601      	adds	r6, #1
 8009a08:	465c      	mov	r4, fp
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f7f6 fd9a 	bl	8000544 <__aeabi_i2d>
 8009a10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a14:	f7f6 fe00 	bl	8000618 <__aeabi_dmul>
 8009a18:	4b65      	ldr	r3, [pc, #404]	@ (8009bb0 <_dtoa_r+0x590>)
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f7f6 fc46 	bl	80002ac <__adddf3>
 8009a20:	4605      	mov	r5, r0
 8009a22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009a26:	2c00      	cmp	r4, #0
 8009a28:	d16a      	bne.n	8009b00 <_dtoa_r+0x4e0>
 8009a2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a2e:	4b61      	ldr	r3, [pc, #388]	@ (8009bb4 <_dtoa_r+0x594>)
 8009a30:	2200      	movs	r2, #0
 8009a32:	f7f6 fc39 	bl	80002a8 <__aeabi_dsub>
 8009a36:	4602      	mov	r2, r0
 8009a38:	460b      	mov	r3, r1
 8009a3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a3e:	462a      	mov	r2, r5
 8009a40:	4633      	mov	r3, r6
 8009a42:	f7f7 f879 	bl	8000b38 <__aeabi_dcmpgt>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	f040 8298 	bne.w	8009f7c <_dtoa_r+0x95c>
 8009a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a50:	462a      	mov	r2, r5
 8009a52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a56:	f7f7 f851 	bl	8000afc <__aeabi_dcmplt>
 8009a5a:	bb38      	cbnz	r0, 8009aac <_dtoa_r+0x48c>
 8009a5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009a60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	f2c0 8157 	blt.w	8009d1a <_dtoa_r+0x6fa>
 8009a6c:	2f0e      	cmp	r7, #14
 8009a6e:	f300 8154 	bgt.w	8009d1a <_dtoa_r+0x6fa>
 8009a72:	4b4b      	ldr	r3, [pc, #300]	@ (8009ba0 <_dtoa_r+0x580>)
 8009a74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a78:	ed93 7b00 	vldr	d7, [r3]
 8009a7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	ed8d 7b00 	vstr	d7, [sp]
 8009a84:	f280 80e5 	bge.w	8009c52 <_dtoa_r+0x632>
 8009a88:	9b03      	ldr	r3, [sp, #12]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	f300 80e1 	bgt.w	8009c52 <_dtoa_r+0x632>
 8009a90:	d10c      	bne.n	8009aac <_dtoa_r+0x48c>
 8009a92:	4b48      	ldr	r3, [pc, #288]	@ (8009bb4 <_dtoa_r+0x594>)
 8009a94:	2200      	movs	r2, #0
 8009a96:	ec51 0b17 	vmov	r0, r1, d7
 8009a9a:	f7f6 fdbd 	bl	8000618 <__aeabi_dmul>
 8009a9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aa2:	f7f7 f83f 	bl	8000b24 <__aeabi_dcmpge>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f000 8266 	beq.w	8009f78 <_dtoa_r+0x958>
 8009aac:	2400      	movs	r4, #0
 8009aae:	4625      	mov	r5, r4
 8009ab0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ab2:	4656      	mov	r6, sl
 8009ab4:	ea6f 0803 	mvn.w	r8, r3
 8009ab8:	2700      	movs	r7, #0
 8009aba:	4621      	mov	r1, r4
 8009abc:	4648      	mov	r0, r9
 8009abe:	f000 fcbf 	bl	800a440 <_Bfree>
 8009ac2:	2d00      	cmp	r5, #0
 8009ac4:	f000 80bd 	beq.w	8009c42 <_dtoa_r+0x622>
 8009ac8:	b12f      	cbz	r7, 8009ad6 <_dtoa_r+0x4b6>
 8009aca:	42af      	cmp	r7, r5
 8009acc:	d003      	beq.n	8009ad6 <_dtoa_r+0x4b6>
 8009ace:	4639      	mov	r1, r7
 8009ad0:	4648      	mov	r0, r9
 8009ad2:	f000 fcb5 	bl	800a440 <_Bfree>
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	4648      	mov	r0, r9
 8009ada:	f000 fcb1 	bl	800a440 <_Bfree>
 8009ade:	e0b0      	b.n	8009c42 <_dtoa_r+0x622>
 8009ae0:	07e2      	lsls	r2, r4, #31
 8009ae2:	d505      	bpl.n	8009af0 <_dtoa_r+0x4d0>
 8009ae4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ae8:	f7f6 fd96 	bl	8000618 <__aeabi_dmul>
 8009aec:	3601      	adds	r6, #1
 8009aee:	2301      	movs	r3, #1
 8009af0:	1064      	asrs	r4, r4, #1
 8009af2:	3508      	adds	r5, #8
 8009af4:	e762      	b.n	80099bc <_dtoa_r+0x39c>
 8009af6:	2602      	movs	r6, #2
 8009af8:	e765      	b.n	80099c6 <_dtoa_r+0x3a6>
 8009afa:	9c03      	ldr	r4, [sp, #12]
 8009afc:	46b8      	mov	r8, r7
 8009afe:	e784      	b.n	8009a0a <_dtoa_r+0x3ea>
 8009b00:	4b27      	ldr	r3, [pc, #156]	@ (8009ba0 <_dtoa_r+0x580>)
 8009b02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b0c:	4454      	add	r4, sl
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d054      	beq.n	8009bbc <_dtoa_r+0x59c>
 8009b12:	4929      	ldr	r1, [pc, #164]	@ (8009bb8 <_dtoa_r+0x598>)
 8009b14:	2000      	movs	r0, #0
 8009b16:	f7f6 fea9 	bl	800086c <__aeabi_ddiv>
 8009b1a:	4633      	mov	r3, r6
 8009b1c:	462a      	mov	r2, r5
 8009b1e:	f7f6 fbc3 	bl	80002a8 <__aeabi_dsub>
 8009b22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b26:	4656      	mov	r6, sl
 8009b28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b2c:	f7f7 f824 	bl	8000b78 <__aeabi_d2iz>
 8009b30:	4605      	mov	r5, r0
 8009b32:	f7f6 fd07 	bl	8000544 <__aeabi_i2d>
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b3e:	f7f6 fbb3 	bl	80002a8 <__aeabi_dsub>
 8009b42:	3530      	adds	r5, #48	@ 0x30
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b4c:	f806 5b01 	strb.w	r5, [r6], #1
 8009b50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b54:	f7f6 ffd2 	bl	8000afc <__aeabi_dcmplt>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d172      	bne.n	8009c42 <_dtoa_r+0x622>
 8009b5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b60:	4911      	ldr	r1, [pc, #68]	@ (8009ba8 <_dtoa_r+0x588>)
 8009b62:	2000      	movs	r0, #0
 8009b64:	f7f6 fba0 	bl	80002a8 <__aeabi_dsub>
 8009b68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b6c:	f7f6 ffc6 	bl	8000afc <__aeabi_dcmplt>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	f040 80b4 	bne.w	8009cde <_dtoa_r+0x6be>
 8009b76:	42a6      	cmp	r6, r4
 8009b78:	f43f af70 	beq.w	8009a5c <_dtoa_r+0x43c>
 8009b7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009b80:	4b0a      	ldr	r3, [pc, #40]	@ (8009bac <_dtoa_r+0x58c>)
 8009b82:	2200      	movs	r2, #0
 8009b84:	f7f6 fd48 	bl	8000618 <__aeabi_dmul>
 8009b88:	4b08      	ldr	r3, [pc, #32]	@ (8009bac <_dtoa_r+0x58c>)
 8009b8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b8e:	2200      	movs	r2, #0
 8009b90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b94:	f7f6 fd40 	bl	8000618 <__aeabi_dmul>
 8009b98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b9c:	e7c4      	b.n	8009b28 <_dtoa_r+0x508>
 8009b9e:	bf00      	nop
 8009ba0:	0800ba30 	.word	0x0800ba30
 8009ba4:	0800ba08 	.word	0x0800ba08
 8009ba8:	3ff00000 	.word	0x3ff00000
 8009bac:	40240000 	.word	0x40240000
 8009bb0:	401c0000 	.word	0x401c0000
 8009bb4:	40140000 	.word	0x40140000
 8009bb8:	3fe00000 	.word	0x3fe00000
 8009bbc:	4631      	mov	r1, r6
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	f7f6 fd2a 	bl	8000618 <__aeabi_dmul>
 8009bc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bc8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009bca:	4656      	mov	r6, sl
 8009bcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bd0:	f7f6 ffd2 	bl	8000b78 <__aeabi_d2iz>
 8009bd4:	4605      	mov	r5, r0
 8009bd6:	f7f6 fcb5 	bl	8000544 <__aeabi_i2d>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009be2:	f7f6 fb61 	bl	80002a8 <__aeabi_dsub>
 8009be6:	3530      	adds	r5, #48	@ 0x30
 8009be8:	f806 5b01 	strb.w	r5, [r6], #1
 8009bec:	4602      	mov	r2, r0
 8009bee:	460b      	mov	r3, r1
 8009bf0:	42a6      	cmp	r6, r4
 8009bf2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009bf6:	f04f 0200 	mov.w	r2, #0
 8009bfa:	d124      	bne.n	8009c46 <_dtoa_r+0x626>
 8009bfc:	4baf      	ldr	r3, [pc, #700]	@ (8009ebc <_dtoa_r+0x89c>)
 8009bfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c02:	f7f6 fb53 	bl	80002ac <__adddf3>
 8009c06:	4602      	mov	r2, r0
 8009c08:	460b      	mov	r3, r1
 8009c0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c0e:	f7f6 ff93 	bl	8000b38 <__aeabi_dcmpgt>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	d163      	bne.n	8009cde <_dtoa_r+0x6be>
 8009c16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c1a:	49a8      	ldr	r1, [pc, #672]	@ (8009ebc <_dtoa_r+0x89c>)
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	f7f6 fb43 	bl	80002a8 <__aeabi_dsub>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c2a:	f7f6 ff67 	bl	8000afc <__aeabi_dcmplt>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	f43f af14 	beq.w	8009a5c <_dtoa_r+0x43c>
 8009c34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c36:	1e73      	subs	r3, r6, #1
 8009c38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c3e:	2b30      	cmp	r3, #48	@ 0x30
 8009c40:	d0f8      	beq.n	8009c34 <_dtoa_r+0x614>
 8009c42:	4647      	mov	r7, r8
 8009c44:	e03b      	b.n	8009cbe <_dtoa_r+0x69e>
 8009c46:	4b9e      	ldr	r3, [pc, #632]	@ (8009ec0 <_dtoa_r+0x8a0>)
 8009c48:	f7f6 fce6 	bl	8000618 <__aeabi_dmul>
 8009c4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c50:	e7bc      	b.n	8009bcc <_dtoa_r+0x5ac>
 8009c52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c56:	4656      	mov	r6, sl
 8009c58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4629      	mov	r1, r5
 8009c60:	f7f6 fe04 	bl	800086c <__aeabi_ddiv>
 8009c64:	f7f6 ff88 	bl	8000b78 <__aeabi_d2iz>
 8009c68:	4680      	mov	r8, r0
 8009c6a:	f7f6 fc6b 	bl	8000544 <__aeabi_i2d>
 8009c6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c72:	f7f6 fcd1 	bl	8000618 <__aeabi_dmul>
 8009c76:	4602      	mov	r2, r0
 8009c78:	460b      	mov	r3, r1
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009c82:	f7f6 fb11 	bl	80002a8 <__aeabi_dsub>
 8009c86:	f806 4b01 	strb.w	r4, [r6], #1
 8009c8a:	9d03      	ldr	r5, [sp, #12]
 8009c8c:	eba6 040a 	sub.w	r4, r6, sl
 8009c90:	42a5      	cmp	r5, r4
 8009c92:	4602      	mov	r2, r0
 8009c94:	460b      	mov	r3, r1
 8009c96:	d133      	bne.n	8009d00 <_dtoa_r+0x6e0>
 8009c98:	f7f6 fb08 	bl	80002ac <__adddf3>
 8009c9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ca0:	4604      	mov	r4, r0
 8009ca2:	460d      	mov	r5, r1
 8009ca4:	f7f6 ff48 	bl	8000b38 <__aeabi_dcmpgt>
 8009ca8:	b9c0      	cbnz	r0, 8009cdc <_dtoa_r+0x6bc>
 8009caa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cae:	4620      	mov	r0, r4
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	f7f6 ff19 	bl	8000ae8 <__aeabi_dcmpeq>
 8009cb6:	b110      	cbz	r0, 8009cbe <_dtoa_r+0x69e>
 8009cb8:	f018 0f01 	tst.w	r8, #1
 8009cbc:	d10e      	bne.n	8009cdc <_dtoa_r+0x6bc>
 8009cbe:	9902      	ldr	r1, [sp, #8]
 8009cc0:	4648      	mov	r0, r9
 8009cc2:	f000 fbbd 	bl	800a440 <_Bfree>
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	7033      	strb	r3, [r6, #0]
 8009cca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ccc:	3701      	adds	r7, #1
 8009cce:	601f      	str	r7, [r3, #0]
 8009cd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f000 824b 	beq.w	800a16e <_dtoa_r+0xb4e>
 8009cd8:	601e      	str	r6, [r3, #0]
 8009cda:	e248      	b.n	800a16e <_dtoa_r+0xb4e>
 8009cdc:	46b8      	mov	r8, r7
 8009cde:	4633      	mov	r3, r6
 8009ce0:	461e      	mov	r6, r3
 8009ce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ce6:	2a39      	cmp	r2, #57	@ 0x39
 8009ce8:	d106      	bne.n	8009cf8 <_dtoa_r+0x6d8>
 8009cea:	459a      	cmp	sl, r3
 8009cec:	d1f8      	bne.n	8009ce0 <_dtoa_r+0x6c0>
 8009cee:	2230      	movs	r2, #48	@ 0x30
 8009cf0:	f108 0801 	add.w	r8, r8, #1
 8009cf4:	f88a 2000 	strb.w	r2, [sl]
 8009cf8:	781a      	ldrb	r2, [r3, #0]
 8009cfa:	3201      	adds	r2, #1
 8009cfc:	701a      	strb	r2, [r3, #0]
 8009cfe:	e7a0      	b.n	8009c42 <_dtoa_r+0x622>
 8009d00:	4b6f      	ldr	r3, [pc, #444]	@ (8009ec0 <_dtoa_r+0x8a0>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	f7f6 fc88 	bl	8000618 <__aeabi_dmul>
 8009d08:	2200      	movs	r2, #0
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	460d      	mov	r5, r1
 8009d10:	f7f6 feea 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d09f      	beq.n	8009c58 <_dtoa_r+0x638>
 8009d18:	e7d1      	b.n	8009cbe <_dtoa_r+0x69e>
 8009d1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d1c:	2a00      	cmp	r2, #0
 8009d1e:	f000 80ea 	beq.w	8009ef6 <_dtoa_r+0x8d6>
 8009d22:	9a07      	ldr	r2, [sp, #28]
 8009d24:	2a01      	cmp	r2, #1
 8009d26:	f300 80cd 	bgt.w	8009ec4 <_dtoa_r+0x8a4>
 8009d2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d2c:	2a00      	cmp	r2, #0
 8009d2e:	f000 80c1 	beq.w	8009eb4 <_dtoa_r+0x894>
 8009d32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d36:	9c08      	ldr	r4, [sp, #32]
 8009d38:	9e00      	ldr	r6, [sp, #0]
 8009d3a:	9a00      	ldr	r2, [sp, #0]
 8009d3c:	441a      	add	r2, r3
 8009d3e:	9200      	str	r2, [sp, #0]
 8009d40:	9a06      	ldr	r2, [sp, #24]
 8009d42:	2101      	movs	r1, #1
 8009d44:	441a      	add	r2, r3
 8009d46:	4648      	mov	r0, r9
 8009d48:	9206      	str	r2, [sp, #24]
 8009d4a:	f000 fc2d 	bl	800a5a8 <__i2b>
 8009d4e:	4605      	mov	r5, r0
 8009d50:	b166      	cbz	r6, 8009d6c <_dtoa_r+0x74c>
 8009d52:	9b06      	ldr	r3, [sp, #24]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	dd09      	ble.n	8009d6c <_dtoa_r+0x74c>
 8009d58:	42b3      	cmp	r3, r6
 8009d5a:	9a00      	ldr	r2, [sp, #0]
 8009d5c:	bfa8      	it	ge
 8009d5e:	4633      	movge	r3, r6
 8009d60:	1ad2      	subs	r2, r2, r3
 8009d62:	9200      	str	r2, [sp, #0]
 8009d64:	9a06      	ldr	r2, [sp, #24]
 8009d66:	1af6      	subs	r6, r6, r3
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	9306      	str	r3, [sp, #24]
 8009d6c:	9b08      	ldr	r3, [sp, #32]
 8009d6e:	b30b      	cbz	r3, 8009db4 <_dtoa_r+0x794>
 8009d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 80c6 	beq.w	8009f04 <_dtoa_r+0x8e4>
 8009d78:	2c00      	cmp	r4, #0
 8009d7a:	f000 80c0 	beq.w	8009efe <_dtoa_r+0x8de>
 8009d7e:	4629      	mov	r1, r5
 8009d80:	4622      	mov	r2, r4
 8009d82:	4648      	mov	r0, r9
 8009d84:	f000 fcc8 	bl	800a718 <__pow5mult>
 8009d88:	9a02      	ldr	r2, [sp, #8]
 8009d8a:	4601      	mov	r1, r0
 8009d8c:	4605      	mov	r5, r0
 8009d8e:	4648      	mov	r0, r9
 8009d90:	f000 fc20 	bl	800a5d4 <__multiply>
 8009d94:	9902      	ldr	r1, [sp, #8]
 8009d96:	4680      	mov	r8, r0
 8009d98:	4648      	mov	r0, r9
 8009d9a:	f000 fb51 	bl	800a440 <_Bfree>
 8009d9e:	9b08      	ldr	r3, [sp, #32]
 8009da0:	1b1b      	subs	r3, r3, r4
 8009da2:	9308      	str	r3, [sp, #32]
 8009da4:	f000 80b1 	beq.w	8009f0a <_dtoa_r+0x8ea>
 8009da8:	9a08      	ldr	r2, [sp, #32]
 8009daa:	4641      	mov	r1, r8
 8009dac:	4648      	mov	r0, r9
 8009dae:	f000 fcb3 	bl	800a718 <__pow5mult>
 8009db2:	9002      	str	r0, [sp, #8]
 8009db4:	2101      	movs	r1, #1
 8009db6:	4648      	mov	r0, r9
 8009db8:	f000 fbf6 	bl	800a5a8 <__i2b>
 8009dbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 81d8 	beq.w	800a176 <_dtoa_r+0xb56>
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	4601      	mov	r1, r0
 8009dca:	4648      	mov	r0, r9
 8009dcc:	f000 fca4 	bl	800a718 <__pow5mult>
 8009dd0:	9b07      	ldr	r3, [sp, #28]
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	4604      	mov	r4, r0
 8009dd6:	f300 809f 	bgt.w	8009f18 <_dtoa_r+0x8f8>
 8009dda:	9b04      	ldr	r3, [sp, #16]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	f040 8097 	bne.w	8009f10 <_dtoa_r+0x8f0>
 8009de2:	9b05      	ldr	r3, [sp, #20]
 8009de4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f040 8093 	bne.w	8009f14 <_dtoa_r+0x8f4>
 8009dee:	9b05      	ldr	r3, [sp, #20]
 8009df0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009df4:	0d1b      	lsrs	r3, r3, #20
 8009df6:	051b      	lsls	r3, r3, #20
 8009df8:	b133      	cbz	r3, 8009e08 <_dtoa_r+0x7e8>
 8009dfa:	9b00      	ldr	r3, [sp, #0]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	9300      	str	r3, [sp, #0]
 8009e00:	9b06      	ldr	r3, [sp, #24]
 8009e02:	3301      	adds	r3, #1
 8009e04:	9306      	str	r3, [sp, #24]
 8009e06:	2301      	movs	r3, #1
 8009e08:	9308      	str	r3, [sp, #32]
 8009e0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 81b8 	beq.w	800a182 <_dtoa_r+0xb62>
 8009e12:	6923      	ldr	r3, [r4, #16]
 8009e14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e18:	6918      	ldr	r0, [r3, #16]
 8009e1a:	f000 fb79 	bl	800a510 <__hi0bits>
 8009e1e:	f1c0 0020 	rsb	r0, r0, #32
 8009e22:	9b06      	ldr	r3, [sp, #24]
 8009e24:	4418      	add	r0, r3
 8009e26:	f010 001f 	ands.w	r0, r0, #31
 8009e2a:	f000 8082 	beq.w	8009f32 <_dtoa_r+0x912>
 8009e2e:	f1c0 0320 	rsb	r3, r0, #32
 8009e32:	2b04      	cmp	r3, #4
 8009e34:	dd73      	ble.n	8009f1e <_dtoa_r+0x8fe>
 8009e36:	9b00      	ldr	r3, [sp, #0]
 8009e38:	f1c0 001c 	rsb	r0, r0, #28
 8009e3c:	4403      	add	r3, r0
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	9b06      	ldr	r3, [sp, #24]
 8009e42:	4403      	add	r3, r0
 8009e44:	4406      	add	r6, r0
 8009e46:	9306      	str	r3, [sp, #24]
 8009e48:	9b00      	ldr	r3, [sp, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	dd05      	ble.n	8009e5a <_dtoa_r+0x83a>
 8009e4e:	9902      	ldr	r1, [sp, #8]
 8009e50:	461a      	mov	r2, r3
 8009e52:	4648      	mov	r0, r9
 8009e54:	f000 fcba 	bl	800a7cc <__lshift>
 8009e58:	9002      	str	r0, [sp, #8]
 8009e5a:	9b06      	ldr	r3, [sp, #24]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	dd05      	ble.n	8009e6c <_dtoa_r+0x84c>
 8009e60:	4621      	mov	r1, r4
 8009e62:	461a      	mov	r2, r3
 8009e64:	4648      	mov	r0, r9
 8009e66:	f000 fcb1 	bl	800a7cc <__lshift>
 8009e6a:	4604      	mov	r4, r0
 8009e6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d061      	beq.n	8009f36 <_dtoa_r+0x916>
 8009e72:	9802      	ldr	r0, [sp, #8]
 8009e74:	4621      	mov	r1, r4
 8009e76:	f000 fd15 	bl	800a8a4 <__mcmp>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	da5b      	bge.n	8009f36 <_dtoa_r+0x916>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	9902      	ldr	r1, [sp, #8]
 8009e82:	220a      	movs	r2, #10
 8009e84:	4648      	mov	r0, r9
 8009e86:	f000 fafd 	bl	800a484 <__multadd>
 8009e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e8c:	9002      	str	r0, [sp, #8]
 8009e8e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	f000 8177 	beq.w	800a186 <_dtoa_r+0xb66>
 8009e98:	4629      	mov	r1, r5
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	220a      	movs	r2, #10
 8009e9e:	4648      	mov	r0, r9
 8009ea0:	f000 faf0 	bl	800a484 <__multadd>
 8009ea4:	f1bb 0f00 	cmp.w	fp, #0
 8009ea8:	4605      	mov	r5, r0
 8009eaa:	dc6f      	bgt.n	8009f8c <_dtoa_r+0x96c>
 8009eac:	9b07      	ldr	r3, [sp, #28]
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	dc49      	bgt.n	8009f46 <_dtoa_r+0x926>
 8009eb2:	e06b      	b.n	8009f8c <_dtoa_r+0x96c>
 8009eb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009eb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009eba:	e73c      	b.n	8009d36 <_dtoa_r+0x716>
 8009ebc:	3fe00000 	.word	0x3fe00000
 8009ec0:	40240000 	.word	0x40240000
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	1e5c      	subs	r4, r3, #1
 8009ec8:	9b08      	ldr	r3, [sp, #32]
 8009eca:	42a3      	cmp	r3, r4
 8009ecc:	db09      	blt.n	8009ee2 <_dtoa_r+0x8c2>
 8009ece:	1b1c      	subs	r4, r3, r4
 8009ed0:	9b03      	ldr	r3, [sp, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	f6bf af30 	bge.w	8009d38 <_dtoa_r+0x718>
 8009ed8:	9b00      	ldr	r3, [sp, #0]
 8009eda:	9a03      	ldr	r2, [sp, #12]
 8009edc:	1a9e      	subs	r6, r3, r2
 8009ede:	2300      	movs	r3, #0
 8009ee0:	e72b      	b.n	8009d3a <_dtoa_r+0x71a>
 8009ee2:	9b08      	ldr	r3, [sp, #32]
 8009ee4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ee6:	9408      	str	r4, [sp, #32]
 8009ee8:	1ae3      	subs	r3, r4, r3
 8009eea:	441a      	add	r2, r3
 8009eec:	9e00      	ldr	r6, [sp, #0]
 8009eee:	9b03      	ldr	r3, [sp, #12]
 8009ef0:	920d      	str	r2, [sp, #52]	@ 0x34
 8009ef2:	2400      	movs	r4, #0
 8009ef4:	e721      	b.n	8009d3a <_dtoa_r+0x71a>
 8009ef6:	9c08      	ldr	r4, [sp, #32]
 8009ef8:	9e00      	ldr	r6, [sp, #0]
 8009efa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009efc:	e728      	b.n	8009d50 <_dtoa_r+0x730>
 8009efe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009f02:	e751      	b.n	8009da8 <_dtoa_r+0x788>
 8009f04:	9a08      	ldr	r2, [sp, #32]
 8009f06:	9902      	ldr	r1, [sp, #8]
 8009f08:	e750      	b.n	8009dac <_dtoa_r+0x78c>
 8009f0a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009f0e:	e751      	b.n	8009db4 <_dtoa_r+0x794>
 8009f10:	2300      	movs	r3, #0
 8009f12:	e779      	b.n	8009e08 <_dtoa_r+0x7e8>
 8009f14:	9b04      	ldr	r3, [sp, #16]
 8009f16:	e777      	b.n	8009e08 <_dtoa_r+0x7e8>
 8009f18:	2300      	movs	r3, #0
 8009f1a:	9308      	str	r3, [sp, #32]
 8009f1c:	e779      	b.n	8009e12 <_dtoa_r+0x7f2>
 8009f1e:	d093      	beq.n	8009e48 <_dtoa_r+0x828>
 8009f20:	9a00      	ldr	r2, [sp, #0]
 8009f22:	331c      	adds	r3, #28
 8009f24:	441a      	add	r2, r3
 8009f26:	9200      	str	r2, [sp, #0]
 8009f28:	9a06      	ldr	r2, [sp, #24]
 8009f2a:	441a      	add	r2, r3
 8009f2c:	441e      	add	r6, r3
 8009f2e:	9206      	str	r2, [sp, #24]
 8009f30:	e78a      	b.n	8009e48 <_dtoa_r+0x828>
 8009f32:	4603      	mov	r3, r0
 8009f34:	e7f4      	b.n	8009f20 <_dtoa_r+0x900>
 8009f36:	9b03      	ldr	r3, [sp, #12]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	46b8      	mov	r8, r7
 8009f3c:	dc20      	bgt.n	8009f80 <_dtoa_r+0x960>
 8009f3e:	469b      	mov	fp, r3
 8009f40:	9b07      	ldr	r3, [sp, #28]
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	dd1e      	ble.n	8009f84 <_dtoa_r+0x964>
 8009f46:	f1bb 0f00 	cmp.w	fp, #0
 8009f4a:	f47f adb1 	bne.w	8009ab0 <_dtoa_r+0x490>
 8009f4e:	4621      	mov	r1, r4
 8009f50:	465b      	mov	r3, fp
 8009f52:	2205      	movs	r2, #5
 8009f54:	4648      	mov	r0, r9
 8009f56:	f000 fa95 	bl	800a484 <__multadd>
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	4604      	mov	r4, r0
 8009f5e:	9802      	ldr	r0, [sp, #8]
 8009f60:	f000 fca0 	bl	800a8a4 <__mcmp>
 8009f64:	2800      	cmp	r0, #0
 8009f66:	f77f ada3 	ble.w	8009ab0 <_dtoa_r+0x490>
 8009f6a:	4656      	mov	r6, sl
 8009f6c:	2331      	movs	r3, #49	@ 0x31
 8009f6e:	f806 3b01 	strb.w	r3, [r6], #1
 8009f72:	f108 0801 	add.w	r8, r8, #1
 8009f76:	e59f      	b.n	8009ab8 <_dtoa_r+0x498>
 8009f78:	9c03      	ldr	r4, [sp, #12]
 8009f7a:	46b8      	mov	r8, r7
 8009f7c:	4625      	mov	r5, r4
 8009f7e:	e7f4      	b.n	8009f6a <_dtoa_r+0x94a>
 8009f80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	f000 8101 	beq.w	800a18e <_dtoa_r+0xb6e>
 8009f8c:	2e00      	cmp	r6, #0
 8009f8e:	dd05      	ble.n	8009f9c <_dtoa_r+0x97c>
 8009f90:	4629      	mov	r1, r5
 8009f92:	4632      	mov	r2, r6
 8009f94:	4648      	mov	r0, r9
 8009f96:	f000 fc19 	bl	800a7cc <__lshift>
 8009f9a:	4605      	mov	r5, r0
 8009f9c:	9b08      	ldr	r3, [sp, #32]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d05c      	beq.n	800a05c <_dtoa_r+0xa3c>
 8009fa2:	6869      	ldr	r1, [r5, #4]
 8009fa4:	4648      	mov	r0, r9
 8009fa6:	f000 fa0b 	bl	800a3c0 <_Balloc>
 8009faa:	4606      	mov	r6, r0
 8009fac:	b928      	cbnz	r0, 8009fba <_dtoa_r+0x99a>
 8009fae:	4b82      	ldr	r3, [pc, #520]	@ (800a1b8 <_dtoa_r+0xb98>)
 8009fb0:	4602      	mov	r2, r0
 8009fb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009fb6:	f7ff bb4a 	b.w	800964e <_dtoa_r+0x2e>
 8009fba:	692a      	ldr	r2, [r5, #16]
 8009fbc:	3202      	adds	r2, #2
 8009fbe:	0092      	lsls	r2, r2, #2
 8009fc0:	f105 010c 	add.w	r1, r5, #12
 8009fc4:	300c      	adds	r0, #12
 8009fc6:	f7ff fa94 	bl	80094f2 <memcpy>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4648      	mov	r0, r9
 8009fd0:	f000 fbfc 	bl	800a7cc <__lshift>
 8009fd4:	f10a 0301 	add.w	r3, sl, #1
 8009fd8:	9300      	str	r3, [sp, #0]
 8009fda:	eb0a 030b 	add.w	r3, sl, fp
 8009fde:	9308      	str	r3, [sp, #32]
 8009fe0:	9b04      	ldr	r3, [sp, #16]
 8009fe2:	f003 0301 	and.w	r3, r3, #1
 8009fe6:	462f      	mov	r7, r5
 8009fe8:	9306      	str	r3, [sp, #24]
 8009fea:	4605      	mov	r5, r0
 8009fec:	9b00      	ldr	r3, [sp, #0]
 8009fee:	9802      	ldr	r0, [sp, #8]
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	f103 3bff 	add.w	fp, r3, #4294967295
 8009ff6:	f7ff fa8a 	bl	800950e <quorem>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	3330      	adds	r3, #48	@ 0x30
 8009ffe:	9003      	str	r0, [sp, #12]
 800a000:	4639      	mov	r1, r7
 800a002:	9802      	ldr	r0, [sp, #8]
 800a004:	9309      	str	r3, [sp, #36]	@ 0x24
 800a006:	f000 fc4d 	bl	800a8a4 <__mcmp>
 800a00a:	462a      	mov	r2, r5
 800a00c:	9004      	str	r0, [sp, #16]
 800a00e:	4621      	mov	r1, r4
 800a010:	4648      	mov	r0, r9
 800a012:	f000 fc63 	bl	800a8dc <__mdiff>
 800a016:	68c2      	ldr	r2, [r0, #12]
 800a018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a01a:	4606      	mov	r6, r0
 800a01c:	bb02      	cbnz	r2, 800a060 <_dtoa_r+0xa40>
 800a01e:	4601      	mov	r1, r0
 800a020:	9802      	ldr	r0, [sp, #8]
 800a022:	f000 fc3f 	bl	800a8a4 <__mcmp>
 800a026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a028:	4602      	mov	r2, r0
 800a02a:	4631      	mov	r1, r6
 800a02c:	4648      	mov	r0, r9
 800a02e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a030:	9309      	str	r3, [sp, #36]	@ 0x24
 800a032:	f000 fa05 	bl	800a440 <_Bfree>
 800a036:	9b07      	ldr	r3, [sp, #28]
 800a038:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a03a:	9e00      	ldr	r6, [sp, #0]
 800a03c:	ea42 0103 	orr.w	r1, r2, r3
 800a040:	9b06      	ldr	r3, [sp, #24]
 800a042:	4319      	orrs	r1, r3
 800a044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a046:	d10d      	bne.n	800a064 <_dtoa_r+0xa44>
 800a048:	2b39      	cmp	r3, #57	@ 0x39
 800a04a:	d027      	beq.n	800a09c <_dtoa_r+0xa7c>
 800a04c:	9a04      	ldr	r2, [sp, #16]
 800a04e:	2a00      	cmp	r2, #0
 800a050:	dd01      	ble.n	800a056 <_dtoa_r+0xa36>
 800a052:	9b03      	ldr	r3, [sp, #12]
 800a054:	3331      	adds	r3, #49	@ 0x31
 800a056:	f88b 3000 	strb.w	r3, [fp]
 800a05a:	e52e      	b.n	8009aba <_dtoa_r+0x49a>
 800a05c:	4628      	mov	r0, r5
 800a05e:	e7b9      	b.n	8009fd4 <_dtoa_r+0x9b4>
 800a060:	2201      	movs	r2, #1
 800a062:	e7e2      	b.n	800a02a <_dtoa_r+0xa0a>
 800a064:	9904      	ldr	r1, [sp, #16]
 800a066:	2900      	cmp	r1, #0
 800a068:	db04      	blt.n	800a074 <_dtoa_r+0xa54>
 800a06a:	9807      	ldr	r0, [sp, #28]
 800a06c:	4301      	orrs	r1, r0
 800a06e:	9806      	ldr	r0, [sp, #24]
 800a070:	4301      	orrs	r1, r0
 800a072:	d120      	bne.n	800a0b6 <_dtoa_r+0xa96>
 800a074:	2a00      	cmp	r2, #0
 800a076:	ddee      	ble.n	800a056 <_dtoa_r+0xa36>
 800a078:	9902      	ldr	r1, [sp, #8]
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	2201      	movs	r2, #1
 800a07e:	4648      	mov	r0, r9
 800a080:	f000 fba4 	bl	800a7cc <__lshift>
 800a084:	4621      	mov	r1, r4
 800a086:	9002      	str	r0, [sp, #8]
 800a088:	f000 fc0c 	bl	800a8a4 <__mcmp>
 800a08c:	2800      	cmp	r0, #0
 800a08e:	9b00      	ldr	r3, [sp, #0]
 800a090:	dc02      	bgt.n	800a098 <_dtoa_r+0xa78>
 800a092:	d1e0      	bne.n	800a056 <_dtoa_r+0xa36>
 800a094:	07da      	lsls	r2, r3, #31
 800a096:	d5de      	bpl.n	800a056 <_dtoa_r+0xa36>
 800a098:	2b39      	cmp	r3, #57	@ 0x39
 800a09a:	d1da      	bne.n	800a052 <_dtoa_r+0xa32>
 800a09c:	2339      	movs	r3, #57	@ 0x39
 800a09e:	f88b 3000 	strb.w	r3, [fp]
 800a0a2:	4633      	mov	r3, r6
 800a0a4:	461e      	mov	r6, r3
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a0ac:	2a39      	cmp	r2, #57	@ 0x39
 800a0ae:	d04e      	beq.n	800a14e <_dtoa_r+0xb2e>
 800a0b0:	3201      	adds	r2, #1
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	e501      	b.n	8009aba <_dtoa_r+0x49a>
 800a0b6:	2a00      	cmp	r2, #0
 800a0b8:	dd03      	ble.n	800a0c2 <_dtoa_r+0xaa2>
 800a0ba:	2b39      	cmp	r3, #57	@ 0x39
 800a0bc:	d0ee      	beq.n	800a09c <_dtoa_r+0xa7c>
 800a0be:	3301      	adds	r3, #1
 800a0c0:	e7c9      	b.n	800a056 <_dtoa_r+0xa36>
 800a0c2:	9a00      	ldr	r2, [sp, #0]
 800a0c4:	9908      	ldr	r1, [sp, #32]
 800a0c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a0ca:	428a      	cmp	r2, r1
 800a0cc:	d028      	beq.n	800a120 <_dtoa_r+0xb00>
 800a0ce:	9902      	ldr	r1, [sp, #8]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	220a      	movs	r2, #10
 800a0d4:	4648      	mov	r0, r9
 800a0d6:	f000 f9d5 	bl	800a484 <__multadd>
 800a0da:	42af      	cmp	r7, r5
 800a0dc:	9002      	str	r0, [sp, #8]
 800a0de:	f04f 0300 	mov.w	r3, #0
 800a0e2:	f04f 020a 	mov.w	r2, #10
 800a0e6:	4639      	mov	r1, r7
 800a0e8:	4648      	mov	r0, r9
 800a0ea:	d107      	bne.n	800a0fc <_dtoa_r+0xadc>
 800a0ec:	f000 f9ca 	bl	800a484 <__multadd>
 800a0f0:	4607      	mov	r7, r0
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	9b00      	ldr	r3, [sp, #0]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	e777      	b.n	8009fec <_dtoa_r+0x9cc>
 800a0fc:	f000 f9c2 	bl	800a484 <__multadd>
 800a100:	4629      	mov	r1, r5
 800a102:	4607      	mov	r7, r0
 800a104:	2300      	movs	r3, #0
 800a106:	220a      	movs	r2, #10
 800a108:	4648      	mov	r0, r9
 800a10a:	f000 f9bb 	bl	800a484 <__multadd>
 800a10e:	4605      	mov	r5, r0
 800a110:	e7f0      	b.n	800a0f4 <_dtoa_r+0xad4>
 800a112:	f1bb 0f00 	cmp.w	fp, #0
 800a116:	bfcc      	ite	gt
 800a118:	465e      	movgt	r6, fp
 800a11a:	2601      	movle	r6, #1
 800a11c:	4456      	add	r6, sl
 800a11e:	2700      	movs	r7, #0
 800a120:	9902      	ldr	r1, [sp, #8]
 800a122:	9300      	str	r3, [sp, #0]
 800a124:	2201      	movs	r2, #1
 800a126:	4648      	mov	r0, r9
 800a128:	f000 fb50 	bl	800a7cc <__lshift>
 800a12c:	4621      	mov	r1, r4
 800a12e:	9002      	str	r0, [sp, #8]
 800a130:	f000 fbb8 	bl	800a8a4 <__mcmp>
 800a134:	2800      	cmp	r0, #0
 800a136:	dcb4      	bgt.n	800a0a2 <_dtoa_r+0xa82>
 800a138:	d102      	bne.n	800a140 <_dtoa_r+0xb20>
 800a13a:	9b00      	ldr	r3, [sp, #0]
 800a13c:	07db      	lsls	r3, r3, #31
 800a13e:	d4b0      	bmi.n	800a0a2 <_dtoa_r+0xa82>
 800a140:	4633      	mov	r3, r6
 800a142:	461e      	mov	r6, r3
 800a144:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a148:	2a30      	cmp	r2, #48	@ 0x30
 800a14a:	d0fa      	beq.n	800a142 <_dtoa_r+0xb22>
 800a14c:	e4b5      	b.n	8009aba <_dtoa_r+0x49a>
 800a14e:	459a      	cmp	sl, r3
 800a150:	d1a8      	bne.n	800a0a4 <_dtoa_r+0xa84>
 800a152:	2331      	movs	r3, #49	@ 0x31
 800a154:	f108 0801 	add.w	r8, r8, #1
 800a158:	f88a 3000 	strb.w	r3, [sl]
 800a15c:	e4ad      	b.n	8009aba <_dtoa_r+0x49a>
 800a15e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a160:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a1bc <_dtoa_r+0xb9c>
 800a164:	b11b      	cbz	r3, 800a16e <_dtoa_r+0xb4e>
 800a166:	f10a 0308 	add.w	r3, sl, #8
 800a16a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a16c:	6013      	str	r3, [r2, #0]
 800a16e:	4650      	mov	r0, sl
 800a170:	b017      	add	sp, #92	@ 0x5c
 800a172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a176:	9b07      	ldr	r3, [sp, #28]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	f77f ae2e 	ble.w	8009dda <_dtoa_r+0x7ba>
 800a17e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a180:	9308      	str	r3, [sp, #32]
 800a182:	2001      	movs	r0, #1
 800a184:	e64d      	b.n	8009e22 <_dtoa_r+0x802>
 800a186:	f1bb 0f00 	cmp.w	fp, #0
 800a18a:	f77f aed9 	ble.w	8009f40 <_dtoa_r+0x920>
 800a18e:	4656      	mov	r6, sl
 800a190:	9802      	ldr	r0, [sp, #8]
 800a192:	4621      	mov	r1, r4
 800a194:	f7ff f9bb 	bl	800950e <quorem>
 800a198:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a19c:	f806 3b01 	strb.w	r3, [r6], #1
 800a1a0:	eba6 020a 	sub.w	r2, r6, sl
 800a1a4:	4593      	cmp	fp, r2
 800a1a6:	ddb4      	ble.n	800a112 <_dtoa_r+0xaf2>
 800a1a8:	9902      	ldr	r1, [sp, #8]
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	220a      	movs	r2, #10
 800a1ae:	4648      	mov	r0, r9
 800a1b0:	f000 f968 	bl	800a484 <__multadd>
 800a1b4:	9002      	str	r0, [sp, #8]
 800a1b6:	e7eb      	b.n	800a190 <_dtoa_r+0xb70>
 800a1b8:	0800b934 	.word	0x0800b934
 800a1bc:	0800b8b8 	.word	0x0800b8b8

0800a1c0 <_free_r>:
 800a1c0:	b538      	push	{r3, r4, r5, lr}
 800a1c2:	4605      	mov	r5, r0
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	d041      	beq.n	800a24c <_free_r+0x8c>
 800a1c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1cc:	1f0c      	subs	r4, r1, #4
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	bfb8      	it	lt
 800a1d2:	18e4      	addlt	r4, r4, r3
 800a1d4:	f000 f8e8 	bl	800a3a8 <__malloc_lock>
 800a1d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a250 <_free_r+0x90>)
 800a1da:	6813      	ldr	r3, [r2, #0]
 800a1dc:	b933      	cbnz	r3, 800a1ec <_free_r+0x2c>
 800a1de:	6063      	str	r3, [r4, #4]
 800a1e0:	6014      	str	r4, [r2, #0]
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1e8:	f000 b8e4 	b.w	800a3b4 <__malloc_unlock>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d908      	bls.n	800a202 <_free_r+0x42>
 800a1f0:	6820      	ldr	r0, [r4, #0]
 800a1f2:	1821      	adds	r1, r4, r0
 800a1f4:	428b      	cmp	r3, r1
 800a1f6:	bf01      	itttt	eq
 800a1f8:	6819      	ldreq	r1, [r3, #0]
 800a1fa:	685b      	ldreq	r3, [r3, #4]
 800a1fc:	1809      	addeq	r1, r1, r0
 800a1fe:	6021      	streq	r1, [r4, #0]
 800a200:	e7ed      	b.n	800a1de <_free_r+0x1e>
 800a202:	461a      	mov	r2, r3
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	b10b      	cbz	r3, 800a20c <_free_r+0x4c>
 800a208:	42a3      	cmp	r3, r4
 800a20a:	d9fa      	bls.n	800a202 <_free_r+0x42>
 800a20c:	6811      	ldr	r1, [r2, #0]
 800a20e:	1850      	adds	r0, r2, r1
 800a210:	42a0      	cmp	r0, r4
 800a212:	d10b      	bne.n	800a22c <_free_r+0x6c>
 800a214:	6820      	ldr	r0, [r4, #0]
 800a216:	4401      	add	r1, r0
 800a218:	1850      	adds	r0, r2, r1
 800a21a:	4283      	cmp	r3, r0
 800a21c:	6011      	str	r1, [r2, #0]
 800a21e:	d1e0      	bne.n	800a1e2 <_free_r+0x22>
 800a220:	6818      	ldr	r0, [r3, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	6053      	str	r3, [r2, #4]
 800a226:	4408      	add	r0, r1
 800a228:	6010      	str	r0, [r2, #0]
 800a22a:	e7da      	b.n	800a1e2 <_free_r+0x22>
 800a22c:	d902      	bls.n	800a234 <_free_r+0x74>
 800a22e:	230c      	movs	r3, #12
 800a230:	602b      	str	r3, [r5, #0]
 800a232:	e7d6      	b.n	800a1e2 <_free_r+0x22>
 800a234:	6820      	ldr	r0, [r4, #0]
 800a236:	1821      	adds	r1, r4, r0
 800a238:	428b      	cmp	r3, r1
 800a23a:	bf04      	itt	eq
 800a23c:	6819      	ldreq	r1, [r3, #0]
 800a23e:	685b      	ldreq	r3, [r3, #4]
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	bf04      	itt	eq
 800a244:	1809      	addeq	r1, r1, r0
 800a246:	6021      	streq	r1, [r4, #0]
 800a248:	6054      	str	r4, [r2, #4]
 800a24a:	e7ca      	b.n	800a1e2 <_free_r+0x22>
 800a24c:	bd38      	pop	{r3, r4, r5, pc}
 800a24e:	bf00      	nop
 800a250:	20001408 	.word	0x20001408

0800a254 <malloc>:
 800a254:	4b02      	ldr	r3, [pc, #8]	@ (800a260 <malloc+0xc>)
 800a256:	4601      	mov	r1, r0
 800a258:	6818      	ldr	r0, [r3, #0]
 800a25a:	f000 b825 	b.w	800a2a8 <_malloc_r>
 800a25e:	bf00      	nop
 800a260:	2000016c 	.word	0x2000016c

0800a264 <sbrk_aligned>:
 800a264:	b570      	push	{r4, r5, r6, lr}
 800a266:	4e0f      	ldr	r6, [pc, #60]	@ (800a2a4 <sbrk_aligned+0x40>)
 800a268:	460c      	mov	r4, r1
 800a26a:	6831      	ldr	r1, [r6, #0]
 800a26c:	4605      	mov	r5, r0
 800a26e:	b911      	cbnz	r1, 800a276 <sbrk_aligned+0x12>
 800a270:	f000 fe3e 	bl	800aef0 <_sbrk_r>
 800a274:	6030      	str	r0, [r6, #0]
 800a276:	4621      	mov	r1, r4
 800a278:	4628      	mov	r0, r5
 800a27a:	f000 fe39 	bl	800aef0 <_sbrk_r>
 800a27e:	1c43      	adds	r3, r0, #1
 800a280:	d103      	bne.n	800a28a <sbrk_aligned+0x26>
 800a282:	f04f 34ff 	mov.w	r4, #4294967295
 800a286:	4620      	mov	r0, r4
 800a288:	bd70      	pop	{r4, r5, r6, pc}
 800a28a:	1cc4      	adds	r4, r0, #3
 800a28c:	f024 0403 	bic.w	r4, r4, #3
 800a290:	42a0      	cmp	r0, r4
 800a292:	d0f8      	beq.n	800a286 <sbrk_aligned+0x22>
 800a294:	1a21      	subs	r1, r4, r0
 800a296:	4628      	mov	r0, r5
 800a298:	f000 fe2a 	bl	800aef0 <_sbrk_r>
 800a29c:	3001      	adds	r0, #1
 800a29e:	d1f2      	bne.n	800a286 <sbrk_aligned+0x22>
 800a2a0:	e7ef      	b.n	800a282 <sbrk_aligned+0x1e>
 800a2a2:	bf00      	nop
 800a2a4:	20001404 	.word	0x20001404

0800a2a8 <_malloc_r>:
 800a2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2ac:	1ccd      	adds	r5, r1, #3
 800a2ae:	f025 0503 	bic.w	r5, r5, #3
 800a2b2:	3508      	adds	r5, #8
 800a2b4:	2d0c      	cmp	r5, #12
 800a2b6:	bf38      	it	cc
 800a2b8:	250c      	movcc	r5, #12
 800a2ba:	2d00      	cmp	r5, #0
 800a2bc:	4606      	mov	r6, r0
 800a2be:	db01      	blt.n	800a2c4 <_malloc_r+0x1c>
 800a2c0:	42a9      	cmp	r1, r5
 800a2c2:	d904      	bls.n	800a2ce <_malloc_r+0x26>
 800a2c4:	230c      	movs	r3, #12
 800a2c6:	6033      	str	r3, [r6, #0]
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a3a4 <_malloc_r+0xfc>
 800a2d2:	f000 f869 	bl	800a3a8 <__malloc_lock>
 800a2d6:	f8d8 3000 	ldr.w	r3, [r8]
 800a2da:	461c      	mov	r4, r3
 800a2dc:	bb44      	cbnz	r4, 800a330 <_malloc_r+0x88>
 800a2de:	4629      	mov	r1, r5
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	f7ff ffbf 	bl	800a264 <sbrk_aligned>
 800a2e6:	1c43      	adds	r3, r0, #1
 800a2e8:	4604      	mov	r4, r0
 800a2ea:	d158      	bne.n	800a39e <_malloc_r+0xf6>
 800a2ec:	f8d8 4000 	ldr.w	r4, [r8]
 800a2f0:	4627      	mov	r7, r4
 800a2f2:	2f00      	cmp	r7, #0
 800a2f4:	d143      	bne.n	800a37e <_malloc_r+0xd6>
 800a2f6:	2c00      	cmp	r4, #0
 800a2f8:	d04b      	beq.n	800a392 <_malloc_r+0xea>
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	4630      	mov	r0, r6
 800a300:	eb04 0903 	add.w	r9, r4, r3
 800a304:	f000 fdf4 	bl	800aef0 <_sbrk_r>
 800a308:	4581      	cmp	r9, r0
 800a30a:	d142      	bne.n	800a392 <_malloc_r+0xea>
 800a30c:	6821      	ldr	r1, [r4, #0]
 800a30e:	1a6d      	subs	r5, r5, r1
 800a310:	4629      	mov	r1, r5
 800a312:	4630      	mov	r0, r6
 800a314:	f7ff ffa6 	bl	800a264 <sbrk_aligned>
 800a318:	3001      	adds	r0, #1
 800a31a:	d03a      	beq.n	800a392 <_malloc_r+0xea>
 800a31c:	6823      	ldr	r3, [r4, #0]
 800a31e:	442b      	add	r3, r5
 800a320:	6023      	str	r3, [r4, #0]
 800a322:	f8d8 3000 	ldr.w	r3, [r8]
 800a326:	685a      	ldr	r2, [r3, #4]
 800a328:	bb62      	cbnz	r2, 800a384 <_malloc_r+0xdc>
 800a32a:	f8c8 7000 	str.w	r7, [r8]
 800a32e:	e00f      	b.n	800a350 <_malloc_r+0xa8>
 800a330:	6822      	ldr	r2, [r4, #0]
 800a332:	1b52      	subs	r2, r2, r5
 800a334:	d420      	bmi.n	800a378 <_malloc_r+0xd0>
 800a336:	2a0b      	cmp	r2, #11
 800a338:	d917      	bls.n	800a36a <_malloc_r+0xc2>
 800a33a:	1961      	adds	r1, r4, r5
 800a33c:	42a3      	cmp	r3, r4
 800a33e:	6025      	str	r5, [r4, #0]
 800a340:	bf18      	it	ne
 800a342:	6059      	strne	r1, [r3, #4]
 800a344:	6863      	ldr	r3, [r4, #4]
 800a346:	bf08      	it	eq
 800a348:	f8c8 1000 	streq.w	r1, [r8]
 800a34c:	5162      	str	r2, [r4, r5]
 800a34e:	604b      	str	r3, [r1, #4]
 800a350:	4630      	mov	r0, r6
 800a352:	f000 f82f 	bl	800a3b4 <__malloc_unlock>
 800a356:	f104 000b 	add.w	r0, r4, #11
 800a35a:	1d23      	adds	r3, r4, #4
 800a35c:	f020 0007 	bic.w	r0, r0, #7
 800a360:	1ac2      	subs	r2, r0, r3
 800a362:	bf1c      	itt	ne
 800a364:	1a1b      	subne	r3, r3, r0
 800a366:	50a3      	strne	r3, [r4, r2]
 800a368:	e7af      	b.n	800a2ca <_malloc_r+0x22>
 800a36a:	6862      	ldr	r2, [r4, #4]
 800a36c:	42a3      	cmp	r3, r4
 800a36e:	bf0c      	ite	eq
 800a370:	f8c8 2000 	streq.w	r2, [r8]
 800a374:	605a      	strne	r2, [r3, #4]
 800a376:	e7eb      	b.n	800a350 <_malloc_r+0xa8>
 800a378:	4623      	mov	r3, r4
 800a37a:	6864      	ldr	r4, [r4, #4]
 800a37c:	e7ae      	b.n	800a2dc <_malloc_r+0x34>
 800a37e:	463c      	mov	r4, r7
 800a380:	687f      	ldr	r7, [r7, #4]
 800a382:	e7b6      	b.n	800a2f2 <_malloc_r+0x4a>
 800a384:	461a      	mov	r2, r3
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	42a3      	cmp	r3, r4
 800a38a:	d1fb      	bne.n	800a384 <_malloc_r+0xdc>
 800a38c:	2300      	movs	r3, #0
 800a38e:	6053      	str	r3, [r2, #4]
 800a390:	e7de      	b.n	800a350 <_malloc_r+0xa8>
 800a392:	230c      	movs	r3, #12
 800a394:	6033      	str	r3, [r6, #0]
 800a396:	4630      	mov	r0, r6
 800a398:	f000 f80c 	bl	800a3b4 <__malloc_unlock>
 800a39c:	e794      	b.n	800a2c8 <_malloc_r+0x20>
 800a39e:	6005      	str	r5, [r0, #0]
 800a3a0:	e7d6      	b.n	800a350 <_malloc_r+0xa8>
 800a3a2:	bf00      	nop
 800a3a4:	20001408 	.word	0x20001408

0800a3a8 <__malloc_lock>:
 800a3a8:	4801      	ldr	r0, [pc, #4]	@ (800a3b0 <__malloc_lock+0x8>)
 800a3aa:	f7ff b8a0 	b.w	80094ee <__retarget_lock_acquire_recursive>
 800a3ae:	bf00      	nop
 800a3b0:	20001400 	.word	0x20001400

0800a3b4 <__malloc_unlock>:
 800a3b4:	4801      	ldr	r0, [pc, #4]	@ (800a3bc <__malloc_unlock+0x8>)
 800a3b6:	f7ff b89b 	b.w	80094f0 <__retarget_lock_release_recursive>
 800a3ba:	bf00      	nop
 800a3bc:	20001400 	.word	0x20001400

0800a3c0 <_Balloc>:
 800a3c0:	b570      	push	{r4, r5, r6, lr}
 800a3c2:	69c6      	ldr	r6, [r0, #28]
 800a3c4:	4604      	mov	r4, r0
 800a3c6:	460d      	mov	r5, r1
 800a3c8:	b976      	cbnz	r6, 800a3e8 <_Balloc+0x28>
 800a3ca:	2010      	movs	r0, #16
 800a3cc:	f7ff ff42 	bl	800a254 <malloc>
 800a3d0:	4602      	mov	r2, r0
 800a3d2:	61e0      	str	r0, [r4, #28]
 800a3d4:	b920      	cbnz	r0, 800a3e0 <_Balloc+0x20>
 800a3d6:	4b18      	ldr	r3, [pc, #96]	@ (800a438 <_Balloc+0x78>)
 800a3d8:	4818      	ldr	r0, [pc, #96]	@ (800a43c <_Balloc+0x7c>)
 800a3da:	216b      	movs	r1, #107	@ 0x6b
 800a3dc:	f000 fd98 	bl	800af10 <__assert_func>
 800a3e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3e4:	6006      	str	r6, [r0, #0]
 800a3e6:	60c6      	str	r6, [r0, #12]
 800a3e8:	69e6      	ldr	r6, [r4, #28]
 800a3ea:	68f3      	ldr	r3, [r6, #12]
 800a3ec:	b183      	cbz	r3, 800a410 <_Balloc+0x50>
 800a3ee:	69e3      	ldr	r3, [r4, #28]
 800a3f0:	68db      	ldr	r3, [r3, #12]
 800a3f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3f6:	b9b8      	cbnz	r0, 800a428 <_Balloc+0x68>
 800a3f8:	2101      	movs	r1, #1
 800a3fa:	fa01 f605 	lsl.w	r6, r1, r5
 800a3fe:	1d72      	adds	r2, r6, #5
 800a400:	0092      	lsls	r2, r2, #2
 800a402:	4620      	mov	r0, r4
 800a404:	f000 fda2 	bl	800af4c <_calloc_r>
 800a408:	b160      	cbz	r0, 800a424 <_Balloc+0x64>
 800a40a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a40e:	e00e      	b.n	800a42e <_Balloc+0x6e>
 800a410:	2221      	movs	r2, #33	@ 0x21
 800a412:	2104      	movs	r1, #4
 800a414:	4620      	mov	r0, r4
 800a416:	f000 fd99 	bl	800af4c <_calloc_r>
 800a41a:	69e3      	ldr	r3, [r4, #28]
 800a41c:	60f0      	str	r0, [r6, #12]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e4      	bne.n	800a3ee <_Balloc+0x2e>
 800a424:	2000      	movs	r0, #0
 800a426:	bd70      	pop	{r4, r5, r6, pc}
 800a428:	6802      	ldr	r2, [r0, #0]
 800a42a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a42e:	2300      	movs	r3, #0
 800a430:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a434:	e7f7      	b.n	800a426 <_Balloc+0x66>
 800a436:	bf00      	nop
 800a438:	0800b8c5 	.word	0x0800b8c5
 800a43c:	0800b945 	.word	0x0800b945

0800a440 <_Bfree>:
 800a440:	b570      	push	{r4, r5, r6, lr}
 800a442:	69c6      	ldr	r6, [r0, #28]
 800a444:	4605      	mov	r5, r0
 800a446:	460c      	mov	r4, r1
 800a448:	b976      	cbnz	r6, 800a468 <_Bfree+0x28>
 800a44a:	2010      	movs	r0, #16
 800a44c:	f7ff ff02 	bl	800a254 <malloc>
 800a450:	4602      	mov	r2, r0
 800a452:	61e8      	str	r0, [r5, #28]
 800a454:	b920      	cbnz	r0, 800a460 <_Bfree+0x20>
 800a456:	4b09      	ldr	r3, [pc, #36]	@ (800a47c <_Bfree+0x3c>)
 800a458:	4809      	ldr	r0, [pc, #36]	@ (800a480 <_Bfree+0x40>)
 800a45a:	218f      	movs	r1, #143	@ 0x8f
 800a45c:	f000 fd58 	bl	800af10 <__assert_func>
 800a460:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a464:	6006      	str	r6, [r0, #0]
 800a466:	60c6      	str	r6, [r0, #12]
 800a468:	b13c      	cbz	r4, 800a47a <_Bfree+0x3a>
 800a46a:	69eb      	ldr	r3, [r5, #28]
 800a46c:	6862      	ldr	r2, [r4, #4]
 800a46e:	68db      	ldr	r3, [r3, #12]
 800a470:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a474:	6021      	str	r1, [r4, #0]
 800a476:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a47a:	bd70      	pop	{r4, r5, r6, pc}
 800a47c:	0800b8c5 	.word	0x0800b8c5
 800a480:	0800b945 	.word	0x0800b945

0800a484 <__multadd>:
 800a484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a488:	690d      	ldr	r5, [r1, #16]
 800a48a:	4607      	mov	r7, r0
 800a48c:	460c      	mov	r4, r1
 800a48e:	461e      	mov	r6, r3
 800a490:	f101 0c14 	add.w	ip, r1, #20
 800a494:	2000      	movs	r0, #0
 800a496:	f8dc 3000 	ldr.w	r3, [ip]
 800a49a:	b299      	uxth	r1, r3
 800a49c:	fb02 6101 	mla	r1, r2, r1, r6
 800a4a0:	0c1e      	lsrs	r6, r3, #16
 800a4a2:	0c0b      	lsrs	r3, r1, #16
 800a4a4:	fb02 3306 	mla	r3, r2, r6, r3
 800a4a8:	b289      	uxth	r1, r1
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a4b0:	4285      	cmp	r5, r0
 800a4b2:	f84c 1b04 	str.w	r1, [ip], #4
 800a4b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a4ba:	dcec      	bgt.n	800a496 <__multadd+0x12>
 800a4bc:	b30e      	cbz	r6, 800a502 <__multadd+0x7e>
 800a4be:	68a3      	ldr	r3, [r4, #8]
 800a4c0:	42ab      	cmp	r3, r5
 800a4c2:	dc19      	bgt.n	800a4f8 <__multadd+0x74>
 800a4c4:	6861      	ldr	r1, [r4, #4]
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	3101      	adds	r1, #1
 800a4ca:	f7ff ff79 	bl	800a3c0 <_Balloc>
 800a4ce:	4680      	mov	r8, r0
 800a4d0:	b928      	cbnz	r0, 800a4de <__multadd+0x5a>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	4b0c      	ldr	r3, [pc, #48]	@ (800a508 <__multadd+0x84>)
 800a4d6:	480d      	ldr	r0, [pc, #52]	@ (800a50c <__multadd+0x88>)
 800a4d8:	21ba      	movs	r1, #186	@ 0xba
 800a4da:	f000 fd19 	bl	800af10 <__assert_func>
 800a4de:	6922      	ldr	r2, [r4, #16]
 800a4e0:	3202      	adds	r2, #2
 800a4e2:	f104 010c 	add.w	r1, r4, #12
 800a4e6:	0092      	lsls	r2, r2, #2
 800a4e8:	300c      	adds	r0, #12
 800a4ea:	f7ff f802 	bl	80094f2 <memcpy>
 800a4ee:	4621      	mov	r1, r4
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	f7ff ffa5 	bl	800a440 <_Bfree>
 800a4f6:	4644      	mov	r4, r8
 800a4f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4fc:	3501      	adds	r5, #1
 800a4fe:	615e      	str	r6, [r3, #20]
 800a500:	6125      	str	r5, [r4, #16]
 800a502:	4620      	mov	r0, r4
 800a504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a508:	0800b934 	.word	0x0800b934
 800a50c:	0800b945 	.word	0x0800b945

0800a510 <__hi0bits>:
 800a510:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a514:	4603      	mov	r3, r0
 800a516:	bf36      	itet	cc
 800a518:	0403      	lslcc	r3, r0, #16
 800a51a:	2000      	movcs	r0, #0
 800a51c:	2010      	movcc	r0, #16
 800a51e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a522:	bf3c      	itt	cc
 800a524:	021b      	lslcc	r3, r3, #8
 800a526:	3008      	addcc	r0, #8
 800a528:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a52c:	bf3c      	itt	cc
 800a52e:	011b      	lslcc	r3, r3, #4
 800a530:	3004      	addcc	r0, #4
 800a532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a536:	bf3c      	itt	cc
 800a538:	009b      	lslcc	r3, r3, #2
 800a53a:	3002      	addcc	r0, #2
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	db05      	blt.n	800a54c <__hi0bits+0x3c>
 800a540:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a544:	f100 0001 	add.w	r0, r0, #1
 800a548:	bf08      	it	eq
 800a54a:	2020      	moveq	r0, #32
 800a54c:	4770      	bx	lr

0800a54e <__lo0bits>:
 800a54e:	6803      	ldr	r3, [r0, #0]
 800a550:	4602      	mov	r2, r0
 800a552:	f013 0007 	ands.w	r0, r3, #7
 800a556:	d00b      	beq.n	800a570 <__lo0bits+0x22>
 800a558:	07d9      	lsls	r1, r3, #31
 800a55a:	d421      	bmi.n	800a5a0 <__lo0bits+0x52>
 800a55c:	0798      	lsls	r0, r3, #30
 800a55e:	bf49      	itett	mi
 800a560:	085b      	lsrmi	r3, r3, #1
 800a562:	089b      	lsrpl	r3, r3, #2
 800a564:	2001      	movmi	r0, #1
 800a566:	6013      	strmi	r3, [r2, #0]
 800a568:	bf5c      	itt	pl
 800a56a:	6013      	strpl	r3, [r2, #0]
 800a56c:	2002      	movpl	r0, #2
 800a56e:	4770      	bx	lr
 800a570:	b299      	uxth	r1, r3
 800a572:	b909      	cbnz	r1, 800a578 <__lo0bits+0x2a>
 800a574:	0c1b      	lsrs	r3, r3, #16
 800a576:	2010      	movs	r0, #16
 800a578:	b2d9      	uxtb	r1, r3
 800a57a:	b909      	cbnz	r1, 800a580 <__lo0bits+0x32>
 800a57c:	3008      	adds	r0, #8
 800a57e:	0a1b      	lsrs	r3, r3, #8
 800a580:	0719      	lsls	r1, r3, #28
 800a582:	bf04      	itt	eq
 800a584:	091b      	lsreq	r3, r3, #4
 800a586:	3004      	addeq	r0, #4
 800a588:	0799      	lsls	r1, r3, #30
 800a58a:	bf04      	itt	eq
 800a58c:	089b      	lsreq	r3, r3, #2
 800a58e:	3002      	addeq	r0, #2
 800a590:	07d9      	lsls	r1, r3, #31
 800a592:	d403      	bmi.n	800a59c <__lo0bits+0x4e>
 800a594:	085b      	lsrs	r3, r3, #1
 800a596:	f100 0001 	add.w	r0, r0, #1
 800a59a:	d003      	beq.n	800a5a4 <__lo0bits+0x56>
 800a59c:	6013      	str	r3, [r2, #0]
 800a59e:	4770      	bx	lr
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	4770      	bx	lr
 800a5a4:	2020      	movs	r0, #32
 800a5a6:	4770      	bx	lr

0800a5a8 <__i2b>:
 800a5a8:	b510      	push	{r4, lr}
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	f7ff ff07 	bl	800a3c0 <_Balloc>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	b928      	cbnz	r0, 800a5c2 <__i2b+0x1a>
 800a5b6:	4b05      	ldr	r3, [pc, #20]	@ (800a5cc <__i2b+0x24>)
 800a5b8:	4805      	ldr	r0, [pc, #20]	@ (800a5d0 <__i2b+0x28>)
 800a5ba:	f240 1145 	movw	r1, #325	@ 0x145
 800a5be:	f000 fca7 	bl	800af10 <__assert_func>
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	6144      	str	r4, [r0, #20]
 800a5c6:	6103      	str	r3, [r0, #16]
 800a5c8:	bd10      	pop	{r4, pc}
 800a5ca:	bf00      	nop
 800a5cc:	0800b934 	.word	0x0800b934
 800a5d0:	0800b945 	.word	0x0800b945

0800a5d4 <__multiply>:
 800a5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d8:	4617      	mov	r7, r2
 800a5da:	690a      	ldr	r2, [r1, #16]
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	bfa8      	it	ge
 800a5e2:	463b      	movge	r3, r7
 800a5e4:	4689      	mov	r9, r1
 800a5e6:	bfa4      	itt	ge
 800a5e8:	460f      	movge	r7, r1
 800a5ea:	4699      	movge	r9, r3
 800a5ec:	693d      	ldr	r5, [r7, #16]
 800a5ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	6879      	ldr	r1, [r7, #4]
 800a5f6:	eb05 060a 	add.w	r6, r5, sl
 800a5fa:	42b3      	cmp	r3, r6
 800a5fc:	b085      	sub	sp, #20
 800a5fe:	bfb8      	it	lt
 800a600:	3101      	addlt	r1, #1
 800a602:	f7ff fedd 	bl	800a3c0 <_Balloc>
 800a606:	b930      	cbnz	r0, 800a616 <__multiply+0x42>
 800a608:	4602      	mov	r2, r0
 800a60a:	4b41      	ldr	r3, [pc, #260]	@ (800a710 <__multiply+0x13c>)
 800a60c:	4841      	ldr	r0, [pc, #260]	@ (800a714 <__multiply+0x140>)
 800a60e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a612:	f000 fc7d 	bl	800af10 <__assert_func>
 800a616:	f100 0414 	add.w	r4, r0, #20
 800a61a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a61e:	4623      	mov	r3, r4
 800a620:	2200      	movs	r2, #0
 800a622:	4573      	cmp	r3, lr
 800a624:	d320      	bcc.n	800a668 <__multiply+0x94>
 800a626:	f107 0814 	add.w	r8, r7, #20
 800a62a:	f109 0114 	add.w	r1, r9, #20
 800a62e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a632:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a636:	9302      	str	r3, [sp, #8]
 800a638:	1beb      	subs	r3, r5, r7
 800a63a:	3b15      	subs	r3, #21
 800a63c:	f023 0303 	bic.w	r3, r3, #3
 800a640:	3304      	adds	r3, #4
 800a642:	3715      	adds	r7, #21
 800a644:	42bd      	cmp	r5, r7
 800a646:	bf38      	it	cc
 800a648:	2304      	movcc	r3, #4
 800a64a:	9301      	str	r3, [sp, #4]
 800a64c:	9b02      	ldr	r3, [sp, #8]
 800a64e:	9103      	str	r1, [sp, #12]
 800a650:	428b      	cmp	r3, r1
 800a652:	d80c      	bhi.n	800a66e <__multiply+0x9a>
 800a654:	2e00      	cmp	r6, #0
 800a656:	dd03      	ble.n	800a660 <__multiply+0x8c>
 800a658:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d055      	beq.n	800a70c <__multiply+0x138>
 800a660:	6106      	str	r6, [r0, #16]
 800a662:	b005      	add	sp, #20
 800a664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a668:	f843 2b04 	str.w	r2, [r3], #4
 800a66c:	e7d9      	b.n	800a622 <__multiply+0x4e>
 800a66e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a672:	f1ba 0f00 	cmp.w	sl, #0
 800a676:	d01f      	beq.n	800a6b8 <__multiply+0xe4>
 800a678:	46c4      	mov	ip, r8
 800a67a:	46a1      	mov	r9, r4
 800a67c:	2700      	movs	r7, #0
 800a67e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a682:	f8d9 3000 	ldr.w	r3, [r9]
 800a686:	fa1f fb82 	uxth.w	fp, r2
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a690:	443b      	add	r3, r7
 800a692:	f8d9 7000 	ldr.w	r7, [r9]
 800a696:	0c12      	lsrs	r2, r2, #16
 800a698:	0c3f      	lsrs	r7, r7, #16
 800a69a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a69e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6a8:	4565      	cmp	r5, ip
 800a6aa:	f849 3b04 	str.w	r3, [r9], #4
 800a6ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a6b2:	d8e4      	bhi.n	800a67e <__multiply+0xaa>
 800a6b4:	9b01      	ldr	r3, [sp, #4]
 800a6b6:	50e7      	str	r7, [r4, r3]
 800a6b8:	9b03      	ldr	r3, [sp, #12]
 800a6ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a6be:	3104      	adds	r1, #4
 800a6c0:	f1b9 0f00 	cmp.w	r9, #0
 800a6c4:	d020      	beq.n	800a708 <__multiply+0x134>
 800a6c6:	6823      	ldr	r3, [r4, #0]
 800a6c8:	4647      	mov	r7, r8
 800a6ca:	46a4      	mov	ip, r4
 800a6cc:	f04f 0a00 	mov.w	sl, #0
 800a6d0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a6d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a6d8:	fb09 220b 	mla	r2, r9, fp, r2
 800a6dc:	4452      	add	r2, sl
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6e4:	f84c 3b04 	str.w	r3, [ip], #4
 800a6e8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a6ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6f0:	f8bc 3000 	ldrh.w	r3, [ip]
 800a6f4:	fb09 330a 	mla	r3, r9, sl, r3
 800a6f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a6fc:	42bd      	cmp	r5, r7
 800a6fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a702:	d8e5      	bhi.n	800a6d0 <__multiply+0xfc>
 800a704:	9a01      	ldr	r2, [sp, #4]
 800a706:	50a3      	str	r3, [r4, r2]
 800a708:	3404      	adds	r4, #4
 800a70a:	e79f      	b.n	800a64c <__multiply+0x78>
 800a70c:	3e01      	subs	r6, #1
 800a70e:	e7a1      	b.n	800a654 <__multiply+0x80>
 800a710:	0800b934 	.word	0x0800b934
 800a714:	0800b945 	.word	0x0800b945

0800a718 <__pow5mult>:
 800a718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a71c:	4615      	mov	r5, r2
 800a71e:	f012 0203 	ands.w	r2, r2, #3
 800a722:	4607      	mov	r7, r0
 800a724:	460e      	mov	r6, r1
 800a726:	d007      	beq.n	800a738 <__pow5mult+0x20>
 800a728:	4c25      	ldr	r4, [pc, #148]	@ (800a7c0 <__pow5mult+0xa8>)
 800a72a:	3a01      	subs	r2, #1
 800a72c:	2300      	movs	r3, #0
 800a72e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a732:	f7ff fea7 	bl	800a484 <__multadd>
 800a736:	4606      	mov	r6, r0
 800a738:	10ad      	asrs	r5, r5, #2
 800a73a:	d03d      	beq.n	800a7b8 <__pow5mult+0xa0>
 800a73c:	69fc      	ldr	r4, [r7, #28]
 800a73e:	b97c      	cbnz	r4, 800a760 <__pow5mult+0x48>
 800a740:	2010      	movs	r0, #16
 800a742:	f7ff fd87 	bl	800a254 <malloc>
 800a746:	4602      	mov	r2, r0
 800a748:	61f8      	str	r0, [r7, #28]
 800a74a:	b928      	cbnz	r0, 800a758 <__pow5mult+0x40>
 800a74c:	4b1d      	ldr	r3, [pc, #116]	@ (800a7c4 <__pow5mult+0xac>)
 800a74e:	481e      	ldr	r0, [pc, #120]	@ (800a7c8 <__pow5mult+0xb0>)
 800a750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a754:	f000 fbdc 	bl	800af10 <__assert_func>
 800a758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a75c:	6004      	str	r4, [r0, #0]
 800a75e:	60c4      	str	r4, [r0, #12]
 800a760:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a768:	b94c      	cbnz	r4, 800a77e <__pow5mult+0x66>
 800a76a:	f240 2171 	movw	r1, #625	@ 0x271
 800a76e:	4638      	mov	r0, r7
 800a770:	f7ff ff1a 	bl	800a5a8 <__i2b>
 800a774:	2300      	movs	r3, #0
 800a776:	f8c8 0008 	str.w	r0, [r8, #8]
 800a77a:	4604      	mov	r4, r0
 800a77c:	6003      	str	r3, [r0, #0]
 800a77e:	f04f 0900 	mov.w	r9, #0
 800a782:	07eb      	lsls	r3, r5, #31
 800a784:	d50a      	bpl.n	800a79c <__pow5mult+0x84>
 800a786:	4631      	mov	r1, r6
 800a788:	4622      	mov	r2, r4
 800a78a:	4638      	mov	r0, r7
 800a78c:	f7ff ff22 	bl	800a5d4 <__multiply>
 800a790:	4631      	mov	r1, r6
 800a792:	4680      	mov	r8, r0
 800a794:	4638      	mov	r0, r7
 800a796:	f7ff fe53 	bl	800a440 <_Bfree>
 800a79a:	4646      	mov	r6, r8
 800a79c:	106d      	asrs	r5, r5, #1
 800a79e:	d00b      	beq.n	800a7b8 <__pow5mult+0xa0>
 800a7a0:	6820      	ldr	r0, [r4, #0]
 800a7a2:	b938      	cbnz	r0, 800a7b4 <__pow5mult+0x9c>
 800a7a4:	4622      	mov	r2, r4
 800a7a6:	4621      	mov	r1, r4
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	f7ff ff13 	bl	800a5d4 <__multiply>
 800a7ae:	6020      	str	r0, [r4, #0]
 800a7b0:	f8c0 9000 	str.w	r9, [r0]
 800a7b4:	4604      	mov	r4, r0
 800a7b6:	e7e4      	b.n	800a782 <__pow5mult+0x6a>
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7be:	bf00      	nop
 800a7c0:	0800b9f8 	.word	0x0800b9f8
 800a7c4:	0800b8c5 	.word	0x0800b8c5
 800a7c8:	0800b945 	.word	0x0800b945

0800a7cc <__lshift>:
 800a7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	6849      	ldr	r1, [r1, #4]
 800a7d4:	6923      	ldr	r3, [r4, #16]
 800a7d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7da:	68a3      	ldr	r3, [r4, #8]
 800a7dc:	4607      	mov	r7, r0
 800a7de:	4691      	mov	r9, r2
 800a7e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7e4:	f108 0601 	add.w	r6, r8, #1
 800a7e8:	42b3      	cmp	r3, r6
 800a7ea:	db0b      	blt.n	800a804 <__lshift+0x38>
 800a7ec:	4638      	mov	r0, r7
 800a7ee:	f7ff fde7 	bl	800a3c0 <_Balloc>
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	b948      	cbnz	r0, 800a80a <__lshift+0x3e>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	4b28      	ldr	r3, [pc, #160]	@ (800a89c <__lshift+0xd0>)
 800a7fa:	4829      	ldr	r0, [pc, #164]	@ (800a8a0 <__lshift+0xd4>)
 800a7fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a800:	f000 fb86 	bl	800af10 <__assert_func>
 800a804:	3101      	adds	r1, #1
 800a806:	005b      	lsls	r3, r3, #1
 800a808:	e7ee      	b.n	800a7e8 <__lshift+0x1c>
 800a80a:	2300      	movs	r3, #0
 800a80c:	f100 0114 	add.w	r1, r0, #20
 800a810:	f100 0210 	add.w	r2, r0, #16
 800a814:	4618      	mov	r0, r3
 800a816:	4553      	cmp	r3, sl
 800a818:	db33      	blt.n	800a882 <__lshift+0xb6>
 800a81a:	6920      	ldr	r0, [r4, #16]
 800a81c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a820:	f104 0314 	add.w	r3, r4, #20
 800a824:	f019 091f 	ands.w	r9, r9, #31
 800a828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a82c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a830:	d02b      	beq.n	800a88a <__lshift+0xbe>
 800a832:	f1c9 0e20 	rsb	lr, r9, #32
 800a836:	468a      	mov	sl, r1
 800a838:	2200      	movs	r2, #0
 800a83a:	6818      	ldr	r0, [r3, #0]
 800a83c:	fa00 f009 	lsl.w	r0, r0, r9
 800a840:	4310      	orrs	r0, r2
 800a842:	f84a 0b04 	str.w	r0, [sl], #4
 800a846:	f853 2b04 	ldr.w	r2, [r3], #4
 800a84a:	459c      	cmp	ip, r3
 800a84c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a850:	d8f3      	bhi.n	800a83a <__lshift+0x6e>
 800a852:	ebac 0304 	sub.w	r3, ip, r4
 800a856:	3b15      	subs	r3, #21
 800a858:	f023 0303 	bic.w	r3, r3, #3
 800a85c:	3304      	adds	r3, #4
 800a85e:	f104 0015 	add.w	r0, r4, #21
 800a862:	4560      	cmp	r0, ip
 800a864:	bf88      	it	hi
 800a866:	2304      	movhi	r3, #4
 800a868:	50ca      	str	r2, [r1, r3]
 800a86a:	b10a      	cbz	r2, 800a870 <__lshift+0xa4>
 800a86c:	f108 0602 	add.w	r6, r8, #2
 800a870:	3e01      	subs	r6, #1
 800a872:	4638      	mov	r0, r7
 800a874:	612e      	str	r6, [r5, #16]
 800a876:	4621      	mov	r1, r4
 800a878:	f7ff fde2 	bl	800a440 <_Bfree>
 800a87c:	4628      	mov	r0, r5
 800a87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a882:	f842 0f04 	str.w	r0, [r2, #4]!
 800a886:	3301      	adds	r3, #1
 800a888:	e7c5      	b.n	800a816 <__lshift+0x4a>
 800a88a:	3904      	subs	r1, #4
 800a88c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a890:	f841 2f04 	str.w	r2, [r1, #4]!
 800a894:	459c      	cmp	ip, r3
 800a896:	d8f9      	bhi.n	800a88c <__lshift+0xc0>
 800a898:	e7ea      	b.n	800a870 <__lshift+0xa4>
 800a89a:	bf00      	nop
 800a89c:	0800b934 	.word	0x0800b934
 800a8a0:	0800b945 	.word	0x0800b945

0800a8a4 <__mcmp>:
 800a8a4:	690a      	ldr	r2, [r1, #16]
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	6900      	ldr	r0, [r0, #16]
 800a8aa:	1a80      	subs	r0, r0, r2
 800a8ac:	b530      	push	{r4, r5, lr}
 800a8ae:	d10e      	bne.n	800a8ce <__mcmp+0x2a>
 800a8b0:	3314      	adds	r3, #20
 800a8b2:	3114      	adds	r1, #20
 800a8b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a8b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a8bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8c4:	4295      	cmp	r5, r2
 800a8c6:	d003      	beq.n	800a8d0 <__mcmp+0x2c>
 800a8c8:	d205      	bcs.n	800a8d6 <__mcmp+0x32>
 800a8ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ce:	bd30      	pop	{r4, r5, pc}
 800a8d0:	42a3      	cmp	r3, r4
 800a8d2:	d3f3      	bcc.n	800a8bc <__mcmp+0x18>
 800a8d4:	e7fb      	b.n	800a8ce <__mcmp+0x2a>
 800a8d6:	2001      	movs	r0, #1
 800a8d8:	e7f9      	b.n	800a8ce <__mcmp+0x2a>
	...

0800a8dc <__mdiff>:
 800a8dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e0:	4689      	mov	r9, r1
 800a8e2:	4606      	mov	r6, r0
 800a8e4:	4611      	mov	r1, r2
 800a8e6:	4648      	mov	r0, r9
 800a8e8:	4614      	mov	r4, r2
 800a8ea:	f7ff ffdb 	bl	800a8a4 <__mcmp>
 800a8ee:	1e05      	subs	r5, r0, #0
 800a8f0:	d112      	bne.n	800a918 <__mdiff+0x3c>
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	4630      	mov	r0, r6
 800a8f6:	f7ff fd63 	bl	800a3c0 <_Balloc>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	b928      	cbnz	r0, 800a90a <__mdiff+0x2e>
 800a8fe:	4b3f      	ldr	r3, [pc, #252]	@ (800a9fc <__mdiff+0x120>)
 800a900:	f240 2137 	movw	r1, #567	@ 0x237
 800a904:	483e      	ldr	r0, [pc, #248]	@ (800aa00 <__mdiff+0x124>)
 800a906:	f000 fb03 	bl	800af10 <__assert_func>
 800a90a:	2301      	movs	r3, #1
 800a90c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a910:	4610      	mov	r0, r2
 800a912:	b003      	add	sp, #12
 800a914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a918:	bfbc      	itt	lt
 800a91a:	464b      	movlt	r3, r9
 800a91c:	46a1      	movlt	r9, r4
 800a91e:	4630      	mov	r0, r6
 800a920:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a924:	bfba      	itte	lt
 800a926:	461c      	movlt	r4, r3
 800a928:	2501      	movlt	r5, #1
 800a92a:	2500      	movge	r5, #0
 800a92c:	f7ff fd48 	bl	800a3c0 <_Balloc>
 800a930:	4602      	mov	r2, r0
 800a932:	b918      	cbnz	r0, 800a93c <__mdiff+0x60>
 800a934:	4b31      	ldr	r3, [pc, #196]	@ (800a9fc <__mdiff+0x120>)
 800a936:	f240 2145 	movw	r1, #581	@ 0x245
 800a93a:	e7e3      	b.n	800a904 <__mdiff+0x28>
 800a93c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a940:	6926      	ldr	r6, [r4, #16]
 800a942:	60c5      	str	r5, [r0, #12]
 800a944:	f109 0310 	add.w	r3, r9, #16
 800a948:	f109 0514 	add.w	r5, r9, #20
 800a94c:	f104 0e14 	add.w	lr, r4, #20
 800a950:	f100 0b14 	add.w	fp, r0, #20
 800a954:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a958:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a95c:	9301      	str	r3, [sp, #4]
 800a95e:	46d9      	mov	r9, fp
 800a960:	f04f 0c00 	mov.w	ip, #0
 800a964:	9b01      	ldr	r3, [sp, #4]
 800a966:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a96a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a96e:	9301      	str	r3, [sp, #4]
 800a970:	fa1f f38a 	uxth.w	r3, sl
 800a974:	4619      	mov	r1, r3
 800a976:	b283      	uxth	r3, r0
 800a978:	1acb      	subs	r3, r1, r3
 800a97a:	0c00      	lsrs	r0, r0, #16
 800a97c:	4463      	add	r3, ip
 800a97e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a982:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a986:	b29b      	uxth	r3, r3
 800a988:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a98c:	4576      	cmp	r6, lr
 800a98e:	f849 3b04 	str.w	r3, [r9], #4
 800a992:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a996:	d8e5      	bhi.n	800a964 <__mdiff+0x88>
 800a998:	1b33      	subs	r3, r6, r4
 800a99a:	3b15      	subs	r3, #21
 800a99c:	f023 0303 	bic.w	r3, r3, #3
 800a9a0:	3415      	adds	r4, #21
 800a9a2:	3304      	adds	r3, #4
 800a9a4:	42a6      	cmp	r6, r4
 800a9a6:	bf38      	it	cc
 800a9a8:	2304      	movcc	r3, #4
 800a9aa:	441d      	add	r5, r3
 800a9ac:	445b      	add	r3, fp
 800a9ae:	461e      	mov	r6, r3
 800a9b0:	462c      	mov	r4, r5
 800a9b2:	4544      	cmp	r4, r8
 800a9b4:	d30e      	bcc.n	800a9d4 <__mdiff+0xf8>
 800a9b6:	f108 0103 	add.w	r1, r8, #3
 800a9ba:	1b49      	subs	r1, r1, r5
 800a9bc:	f021 0103 	bic.w	r1, r1, #3
 800a9c0:	3d03      	subs	r5, #3
 800a9c2:	45a8      	cmp	r8, r5
 800a9c4:	bf38      	it	cc
 800a9c6:	2100      	movcc	r1, #0
 800a9c8:	440b      	add	r3, r1
 800a9ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9ce:	b191      	cbz	r1, 800a9f6 <__mdiff+0x11a>
 800a9d0:	6117      	str	r7, [r2, #16]
 800a9d2:	e79d      	b.n	800a910 <__mdiff+0x34>
 800a9d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a9d8:	46e6      	mov	lr, ip
 800a9da:	0c08      	lsrs	r0, r1, #16
 800a9dc:	fa1c fc81 	uxtah	ip, ip, r1
 800a9e0:	4471      	add	r1, lr
 800a9e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a9e6:	b289      	uxth	r1, r1
 800a9e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a9ec:	f846 1b04 	str.w	r1, [r6], #4
 800a9f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9f4:	e7dd      	b.n	800a9b2 <__mdiff+0xd6>
 800a9f6:	3f01      	subs	r7, #1
 800a9f8:	e7e7      	b.n	800a9ca <__mdiff+0xee>
 800a9fa:	bf00      	nop
 800a9fc:	0800b934 	.word	0x0800b934
 800aa00:	0800b945 	.word	0x0800b945

0800aa04 <__d2b>:
 800aa04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa08:	460f      	mov	r7, r1
 800aa0a:	2101      	movs	r1, #1
 800aa0c:	ec59 8b10 	vmov	r8, r9, d0
 800aa10:	4616      	mov	r6, r2
 800aa12:	f7ff fcd5 	bl	800a3c0 <_Balloc>
 800aa16:	4604      	mov	r4, r0
 800aa18:	b930      	cbnz	r0, 800aa28 <__d2b+0x24>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	4b23      	ldr	r3, [pc, #140]	@ (800aaac <__d2b+0xa8>)
 800aa1e:	4824      	ldr	r0, [pc, #144]	@ (800aab0 <__d2b+0xac>)
 800aa20:	f240 310f 	movw	r1, #783	@ 0x30f
 800aa24:	f000 fa74 	bl	800af10 <__assert_func>
 800aa28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa30:	b10d      	cbz	r5, 800aa36 <__d2b+0x32>
 800aa32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa36:	9301      	str	r3, [sp, #4]
 800aa38:	f1b8 0300 	subs.w	r3, r8, #0
 800aa3c:	d023      	beq.n	800aa86 <__d2b+0x82>
 800aa3e:	4668      	mov	r0, sp
 800aa40:	9300      	str	r3, [sp, #0]
 800aa42:	f7ff fd84 	bl	800a54e <__lo0bits>
 800aa46:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa4a:	b1d0      	cbz	r0, 800aa82 <__d2b+0x7e>
 800aa4c:	f1c0 0320 	rsb	r3, r0, #32
 800aa50:	fa02 f303 	lsl.w	r3, r2, r3
 800aa54:	430b      	orrs	r3, r1
 800aa56:	40c2      	lsrs	r2, r0
 800aa58:	6163      	str	r3, [r4, #20]
 800aa5a:	9201      	str	r2, [sp, #4]
 800aa5c:	9b01      	ldr	r3, [sp, #4]
 800aa5e:	61a3      	str	r3, [r4, #24]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	bf0c      	ite	eq
 800aa64:	2201      	moveq	r2, #1
 800aa66:	2202      	movne	r2, #2
 800aa68:	6122      	str	r2, [r4, #16]
 800aa6a:	b1a5      	cbz	r5, 800aa96 <__d2b+0x92>
 800aa6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aa70:	4405      	add	r5, r0
 800aa72:	603d      	str	r5, [r7, #0]
 800aa74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aa78:	6030      	str	r0, [r6, #0]
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	b003      	add	sp, #12
 800aa7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa82:	6161      	str	r1, [r4, #20]
 800aa84:	e7ea      	b.n	800aa5c <__d2b+0x58>
 800aa86:	a801      	add	r0, sp, #4
 800aa88:	f7ff fd61 	bl	800a54e <__lo0bits>
 800aa8c:	9b01      	ldr	r3, [sp, #4]
 800aa8e:	6163      	str	r3, [r4, #20]
 800aa90:	3020      	adds	r0, #32
 800aa92:	2201      	movs	r2, #1
 800aa94:	e7e8      	b.n	800aa68 <__d2b+0x64>
 800aa96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aa9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aa9e:	6038      	str	r0, [r7, #0]
 800aaa0:	6918      	ldr	r0, [r3, #16]
 800aaa2:	f7ff fd35 	bl	800a510 <__hi0bits>
 800aaa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aaaa:	e7e5      	b.n	800aa78 <__d2b+0x74>
 800aaac:	0800b934 	.word	0x0800b934
 800aab0:	0800b945 	.word	0x0800b945

0800aab4 <__ssputs_r>:
 800aab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab8:	688e      	ldr	r6, [r1, #8]
 800aaba:	461f      	mov	r7, r3
 800aabc:	42be      	cmp	r6, r7
 800aabe:	680b      	ldr	r3, [r1, #0]
 800aac0:	4682      	mov	sl, r0
 800aac2:	460c      	mov	r4, r1
 800aac4:	4690      	mov	r8, r2
 800aac6:	d82d      	bhi.n	800ab24 <__ssputs_r+0x70>
 800aac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aacc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aad0:	d026      	beq.n	800ab20 <__ssputs_r+0x6c>
 800aad2:	6965      	ldr	r5, [r4, #20]
 800aad4:	6909      	ldr	r1, [r1, #16]
 800aad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aada:	eba3 0901 	sub.w	r9, r3, r1
 800aade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aae2:	1c7b      	adds	r3, r7, #1
 800aae4:	444b      	add	r3, r9
 800aae6:	106d      	asrs	r5, r5, #1
 800aae8:	429d      	cmp	r5, r3
 800aaea:	bf38      	it	cc
 800aaec:	461d      	movcc	r5, r3
 800aaee:	0553      	lsls	r3, r2, #21
 800aaf0:	d527      	bpl.n	800ab42 <__ssputs_r+0x8e>
 800aaf2:	4629      	mov	r1, r5
 800aaf4:	f7ff fbd8 	bl	800a2a8 <_malloc_r>
 800aaf8:	4606      	mov	r6, r0
 800aafa:	b360      	cbz	r0, 800ab56 <__ssputs_r+0xa2>
 800aafc:	6921      	ldr	r1, [r4, #16]
 800aafe:	464a      	mov	r2, r9
 800ab00:	f7fe fcf7 	bl	80094f2 <memcpy>
 800ab04:	89a3      	ldrh	r3, [r4, #12]
 800ab06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab0e:	81a3      	strh	r3, [r4, #12]
 800ab10:	6126      	str	r6, [r4, #16]
 800ab12:	6165      	str	r5, [r4, #20]
 800ab14:	444e      	add	r6, r9
 800ab16:	eba5 0509 	sub.w	r5, r5, r9
 800ab1a:	6026      	str	r6, [r4, #0]
 800ab1c:	60a5      	str	r5, [r4, #8]
 800ab1e:	463e      	mov	r6, r7
 800ab20:	42be      	cmp	r6, r7
 800ab22:	d900      	bls.n	800ab26 <__ssputs_r+0x72>
 800ab24:	463e      	mov	r6, r7
 800ab26:	6820      	ldr	r0, [r4, #0]
 800ab28:	4632      	mov	r2, r6
 800ab2a:	4641      	mov	r1, r8
 800ab2c:	f000 f9c6 	bl	800aebc <memmove>
 800ab30:	68a3      	ldr	r3, [r4, #8]
 800ab32:	1b9b      	subs	r3, r3, r6
 800ab34:	60a3      	str	r3, [r4, #8]
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	4433      	add	r3, r6
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab42:	462a      	mov	r2, r5
 800ab44:	f000 fa28 	bl	800af98 <_realloc_r>
 800ab48:	4606      	mov	r6, r0
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	d1e0      	bne.n	800ab10 <__ssputs_r+0x5c>
 800ab4e:	6921      	ldr	r1, [r4, #16]
 800ab50:	4650      	mov	r0, sl
 800ab52:	f7ff fb35 	bl	800a1c0 <_free_r>
 800ab56:	230c      	movs	r3, #12
 800ab58:	f8ca 3000 	str.w	r3, [sl]
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab62:	81a3      	strh	r3, [r4, #12]
 800ab64:	f04f 30ff 	mov.w	r0, #4294967295
 800ab68:	e7e9      	b.n	800ab3e <__ssputs_r+0x8a>
	...

0800ab6c <_svfiprintf_r>:
 800ab6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab70:	4698      	mov	r8, r3
 800ab72:	898b      	ldrh	r3, [r1, #12]
 800ab74:	061b      	lsls	r3, r3, #24
 800ab76:	b09d      	sub	sp, #116	@ 0x74
 800ab78:	4607      	mov	r7, r0
 800ab7a:	460d      	mov	r5, r1
 800ab7c:	4614      	mov	r4, r2
 800ab7e:	d510      	bpl.n	800aba2 <_svfiprintf_r+0x36>
 800ab80:	690b      	ldr	r3, [r1, #16]
 800ab82:	b973      	cbnz	r3, 800aba2 <_svfiprintf_r+0x36>
 800ab84:	2140      	movs	r1, #64	@ 0x40
 800ab86:	f7ff fb8f 	bl	800a2a8 <_malloc_r>
 800ab8a:	6028      	str	r0, [r5, #0]
 800ab8c:	6128      	str	r0, [r5, #16]
 800ab8e:	b930      	cbnz	r0, 800ab9e <_svfiprintf_r+0x32>
 800ab90:	230c      	movs	r3, #12
 800ab92:	603b      	str	r3, [r7, #0]
 800ab94:	f04f 30ff 	mov.w	r0, #4294967295
 800ab98:	b01d      	add	sp, #116	@ 0x74
 800ab9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab9e:	2340      	movs	r3, #64	@ 0x40
 800aba0:	616b      	str	r3, [r5, #20]
 800aba2:	2300      	movs	r3, #0
 800aba4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba6:	2320      	movs	r3, #32
 800aba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abac:	f8cd 800c 	str.w	r8, [sp, #12]
 800abb0:	2330      	movs	r3, #48	@ 0x30
 800abb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad50 <_svfiprintf_r+0x1e4>
 800abb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abba:	f04f 0901 	mov.w	r9, #1
 800abbe:	4623      	mov	r3, r4
 800abc0:	469a      	mov	sl, r3
 800abc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abc6:	b10a      	cbz	r2, 800abcc <_svfiprintf_r+0x60>
 800abc8:	2a25      	cmp	r2, #37	@ 0x25
 800abca:	d1f9      	bne.n	800abc0 <_svfiprintf_r+0x54>
 800abcc:	ebba 0b04 	subs.w	fp, sl, r4
 800abd0:	d00b      	beq.n	800abea <_svfiprintf_r+0x7e>
 800abd2:	465b      	mov	r3, fp
 800abd4:	4622      	mov	r2, r4
 800abd6:	4629      	mov	r1, r5
 800abd8:	4638      	mov	r0, r7
 800abda:	f7ff ff6b 	bl	800aab4 <__ssputs_r>
 800abde:	3001      	adds	r0, #1
 800abe0:	f000 80a7 	beq.w	800ad32 <_svfiprintf_r+0x1c6>
 800abe4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abe6:	445a      	add	r2, fp
 800abe8:	9209      	str	r2, [sp, #36]	@ 0x24
 800abea:	f89a 3000 	ldrb.w	r3, [sl]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	f000 809f 	beq.w	800ad32 <_svfiprintf_r+0x1c6>
 800abf4:	2300      	movs	r3, #0
 800abf6:	f04f 32ff 	mov.w	r2, #4294967295
 800abfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abfe:	f10a 0a01 	add.w	sl, sl, #1
 800ac02:	9304      	str	r3, [sp, #16]
 800ac04:	9307      	str	r3, [sp, #28]
 800ac06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac0a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac0c:	4654      	mov	r4, sl
 800ac0e:	2205      	movs	r2, #5
 800ac10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac14:	484e      	ldr	r0, [pc, #312]	@ (800ad50 <_svfiprintf_r+0x1e4>)
 800ac16:	f7f5 faeb 	bl	80001f0 <memchr>
 800ac1a:	9a04      	ldr	r2, [sp, #16]
 800ac1c:	b9d8      	cbnz	r0, 800ac56 <_svfiprintf_r+0xea>
 800ac1e:	06d0      	lsls	r0, r2, #27
 800ac20:	bf44      	itt	mi
 800ac22:	2320      	movmi	r3, #32
 800ac24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac28:	0711      	lsls	r1, r2, #28
 800ac2a:	bf44      	itt	mi
 800ac2c:	232b      	movmi	r3, #43	@ 0x2b
 800ac2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac32:	f89a 3000 	ldrb.w	r3, [sl]
 800ac36:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac38:	d015      	beq.n	800ac66 <_svfiprintf_r+0xfa>
 800ac3a:	9a07      	ldr	r2, [sp, #28]
 800ac3c:	4654      	mov	r4, sl
 800ac3e:	2000      	movs	r0, #0
 800ac40:	f04f 0c0a 	mov.w	ip, #10
 800ac44:	4621      	mov	r1, r4
 800ac46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac4a:	3b30      	subs	r3, #48	@ 0x30
 800ac4c:	2b09      	cmp	r3, #9
 800ac4e:	d94b      	bls.n	800ace8 <_svfiprintf_r+0x17c>
 800ac50:	b1b0      	cbz	r0, 800ac80 <_svfiprintf_r+0x114>
 800ac52:	9207      	str	r2, [sp, #28]
 800ac54:	e014      	b.n	800ac80 <_svfiprintf_r+0x114>
 800ac56:	eba0 0308 	sub.w	r3, r0, r8
 800ac5a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	9304      	str	r3, [sp, #16]
 800ac62:	46a2      	mov	sl, r4
 800ac64:	e7d2      	b.n	800ac0c <_svfiprintf_r+0xa0>
 800ac66:	9b03      	ldr	r3, [sp, #12]
 800ac68:	1d19      	adds	r1, r3, #4
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	9103      	str	r1, [sp, #12]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	bfbb      	ittet	lt
 800ac72:	425b      	neglt	r3, r3
 800ac74:	f042 0202 	orrlt.w	r2, r2, #2
 800ac78:	9307      	strge	r3, [sp, #28]
 800ac7a:	9307      	strlt	r3, [sp, #28]
 800ac7c:	bfb8      	it	lt
 800ac7e:	9204      	strlt	r2, [sp, #16]
 800ac80:	7823      	ldrb	r3, [r4, #0]
 800ac82:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac84:	d10a      	bne.n	800ac9c <_svfiprintf_r+0x130>
 800ac86:	7863      	ldrb	r3, [r4, #1]
 800ac88:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac8a:	d132      	bne.n	800acf2 <_svfiprintf_r+0x186>
 800ac8c:	9b03      	ldr	r3, [sp, #12]
 800ac8e:	1d1a      	adds	r2, r3, #4
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	9203      	str	r2, [sp, #12]
 800ac94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac98:	3402      	adds	r4, #2
 800ac9a:	9305      	str	r3, [sp, #20]
 800ac9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad60 <_svfiprintf_r+0x1f4>
 800aca0:	7821      	ldrb	r1, [r4, #0]
 800aca2:	2203      	movs	r2, #3
 800aca4:	4650      	mov	r0, sl
 800aca6:	f7f5 faa3 	bl	80001f0 <memchr>
 800acaa:	b138      	cbz	r0, 800acbc <_svfiprintf_r+0x150>
 800acac:	9b04      	ldr	r3, [sp, #16]
 800acae:	eba0 000a 	sub.w	r0, r0, sl
 800acb2:	2240      	movs	r2, #64	@ 0x40
 800acb4:	4082      	lsls	r2, r0
 800acb6:	4313      	orrs	r3, r2
 800acb8:	3401      	adds	r4, #1
 800acba:	9304      	str	r3, [sp, #16]
 800acbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc0:	4824      	ldr	r0, [pc, #144]	@ (800ad54 <_svfiprintf_r+0x1e8>)
 800acc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acc6:	2206      	movs	r2, #6
 800acc8:	f7f5 fa92 	bl	80001f0 <memchr>
 800accc:	2800      	cmp	r0, #0
 800acce:	d036      	beq.n	800ad3e <_svfiprintf_r+0x1d2>
 800acd0:	4b21      	ldr	r3, [pc, #132]	@ (800ad58 <_svfiprintf_r+0x1ec>)
 800acd2:	bb1b      	cbnz	r3, 800ad1c <_svfiprintf_r+0x1b0>
 800acd4:	9b03      	ldr	r3, [sp, #12]
 800acd6:	3307      	adds	r3, #7
 800acd8:	f023 0307 	bic.w	r3, r3, #7
 800acdc:	3308      	adds	r3, #8
 800acde:	9303      	str	r3, [sp, #12]
 800ace0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ace2:	4433      	add	r3, r6
 800ace4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ace6:	e76a      	b.n	800abbe <_svfiprintf_r+0x52>
 800ace8:	fb0c 3202 	mla	r2, ip, r2, r3
 800acec:	460c      	mov	r4, r1
 800acee:	2001      	movs	r0, #1
 800acf0:	e7a8      	b.n	800ac44 <_svfiprintf_r+0xd8>
 800acf2:	2300      	movs	r3, #0
 800acf4:	3401      	adds	r4, #1
 800acf6:	9305      	str	r3, [sp, #20]
 800acf8:	4619      	mov	r1, r3
 800acfa:	f04f 0c0a 	mov.w	ip, #10
 800acfe:	4620      	mov	r0, r4
 800ad00:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad04:	3a30      	subs	r2, #48	@ 0x30
 800ad06:	2a09      	cmp	r2, #9
 800ad08:	d903      	bls.n	800ad12 <_svfiprintf_r+0x1a6>
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d0c6      	beq.n	800ac9c <_svfiprintf_r+0x130>
 800ad0e:	9105      	str	r1, [sp, #20]
 800ad10:	e7c4      	b.n	800ac9c <_svfiprintf_r+0x130>
 800ad12:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad16:	4604      	mov	r4, r0
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e7f0      	b.n	800acfe <_svfiprintf_r+0x192>
 800ad1c:	ab03      	add	r3, sp, #12
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	462a      	mov	r2, r5
 800ad22:	4b0e      	ldr	r3, [pc, #56]	@ (800ad5c <_svfiprintf_r+0x1f0>)
 800ad24:	a904      	add	r1, sp, #16
 800ad26:	4638      	mov	r0, r7
 800ad28:	f7fd fe02 	bl	8008930 <_printf_float>
 800ad2c:	1c42      	adds	r2, r0, #1
 800ad2e:	4606      	mov	r6, r0
 800ad30:	d1d6      	bne.n	800ace0 <_svfiprintf_r+0x174>
 800ad32:	89ab      	ldrh	r3, [r5, #12]
 800ad34:	065b      	lsls	r3, r3, #25
 800ad36:	f53f af2d 	bmi.w	800ab94 <_svfiprintf_r+0x28>
 800ad3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad3c:	e72c      	b.n	800ab98 <_svfiprintf_r+0x2c>
 800ad3e:	ab03      	add	r3, sp, #12
 800ad40:	9300      	str	r3, [sp, #0]
 800ad42:	462a      	mov	r2, r5
 800ad44:	4b05      	ldr	r3, [pc, #20]	@ (800ad5c <_svfiprintf_r+0x1f0>)
 800ad46:	a904      	add	r1, sp, #16
 800ad48:	4638      	mov	r0, r7
 800ad4a:	f7fe f889 	bl	8008e60 <_printf_i>
 800ad4e:	e7ed      	b.n	800ad2c <_svfiprintf_r+0x1c0>
 800ad50:	0800b99e 	.word	0x0800b99e
 800ad54:	0800b9a8 	.word	0x0800b9a8
 800ad58:	08008931 	.word	0x08008931
 800ad5c:	0800aab5 	.word	0x0800aab5
 800ad60:	0800b9a4 	.word	0x0800b9a4

0800ad64 <__sflush_r>:
 800ad64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad6c:	0716      	lsls	r6, r2, #28
 800ad6e:	4605      	mov	r5, r0
 800ad70:	460c      	mov	r4, r1
 800ad72:	d454      	bmi.n	800ae1e <__sflush_r+0xba>
 800ad74:	684b      	ldr	r3, [r1, #4]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	dc02      	bgt.n	800ad80 <__sflush_r+0x1c>
 800ad7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	dd48      	ble.n	800ae12 <__sflush_r+0xae>
 800ad80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad82:	2e00      	cmp	r6, #0
 800ad84:	d045      	beq.n	800ae12 <__sflush_r+0xae>
 800ad86:	2300      	movs	r3, #0
 800ad88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ad8c:	682f      	ldr	r7, [r5, #0]
 800ad8e:	6a21      	ldr	r1, [r4, #32]
 800ad90:	602b      	str	r3, [r5, #0]
 800ad92:	d030      	beq.n	800adf6 <__sflush_r+0x92>
 800ad94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ad96:	89a3      	ldrh	r3, [r4, #12]
 800ad98:	0759      	lsls	r1, r3, #29
 800ad9a:	d505      	bpl.n	800ada8 <__sflush_r+0x44>
 800ad9c:	6863      	ldr	r3, [r4, #4]
 800ad9e:	1ad2      	subs	r2, r2, r3
 800ada0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ada2:	b10b      	cbz	r3, 800ada8 <__sflush_r+0x44>
 800ada4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ada6:	1ad2      	subs	r2, r2, r3
 800ada8:	2300      	movs	r3, #0
 800adaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adac:	6a21      	ldr	r1, [r4, #32]
 800adae:	4628      	mov	r0, r5
 800adb0:	47b0      	blx	r6
 800adb2:	1c43      	adds	r3, r0, #1
 800adb4:	89a3      	ldrh	r3, [r4, #12]
 800adb6:	d106      	bne.n	800adc6 <__sflush_r+0x62>
 800adb8:	6829      	ldr	r1, [r5, #0]
 800adba:	291d      	cmp	r1, #29
 800adbc:	d82b      	bhi.n	800ae16 <__sflush_r+0xb2>
 800adbe:	4a2a      	ldr	r2, [pc, #168]	@ (800ae68 <__sflush_r+0x104>)
 800adc0:	40ca      	lsrs	r2, r1
 800adc2:	07d6      	lsls	r6, r2, #31
 800adc4:	d527      	bpl.n	800ae16 <__sflush_r+0xb2>
 800adc6:	2200      	movs	r2, #0
 800adc8:	6062      	str	r2, [r4, #4]
 800adca:	04d9      	lsls	r1, r3, #19
 800adcc:	6922      	ldr	r2, [r4, #16]
 800adce:	6022      	str	r2, [r4, #0]
 800add0:	d504      	bpl.n	800addc <__sflush_r+0x78>
 800add2:	1c42      	adds	r2, r0, #1
 800add4:	d101      	bne.n	800adda <__sflush_r+0x76>
 800add6:	682b      	ldr	r3, [r5, #0]
 800add8:	b903      	cbnz	r3, 800addc <__sflush_r+0x78>
 800adda:	6560      	str	r0, [r4, #84]	@ 0x54
 800addc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adde:	602f      	str	r7, [r5, #0]
 800ade0:	b1b9      	cbz	r1, 800ae12 <__sflush_r+0xae>
 800ade2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ade6:	4299      	cmp	r1, r3
 800ade8:	d002      	beq.n	800adf0 <__sflush_r+0x8c>
 800adea:	4628      	mov	r0, r5
 800adec:	f7ff f9e8 	bl	800a1c0 <_free_r>
 800adf0:	2300      	movs	r3, #0
 800adf2:	6363      	str	r3, [r4, #52]	@ 0x34
 800adf4:	e00d      	b.n	800ae12 <__sflush_r+0xae>
 800adf6:	2301      	movs	r3, #1
 800adf8:	4628      	mov	r0, r5
 800adfa:	47b0      	blx	r6
 800adfc:	4602      	mov	r2, r0
 800adfe:	1c50      	adds	r0, r2, #1
 800ae00:	d1c9      	bne.n	800ad96 <__sflush_r+0x32>
 800ae02:	682b      	ldr	r3, [r5, #0]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d0c6      	beq.n	800ad96 <__sflush_r+0x32>
 800ae08:	2b1d      	cmp	r3, #29
 800ae0a:	d001      	beq.n	800ae10 <__sflush_r+0xac>
 800ae0c:	2b16      	cmp	r3, #22
 800ae0e:	d11e      	bne.n	800ae4e <__sflush_r+0xea>
 800ae10:	602f      	str	r7, [r5, #0]
 800ae12:	2000      	movs	r0, #0
 800ae14:	e022      	b.n	800ae5c <__sflush_r+0xf8>
 800ae16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae1a:	b21b      	sxth	r3, r3
 800ae1c:	e01b      	b.n	800ae56 <__sflush_r+0xf2>
 800ae1e:	690f      	ldr	r7, [r1, #16]
 800ae20:	2f00      	cmp	r7, #0
 800ae22:	d0f6      	beq.n	800ae12 <__sflush_r+0xae>
 800ae24:	0793      	lsls	r3, r2, #30
 800ae26:	680e      	ldr	r6, [r1, #0]
 800ae28:	bf08      	it	eq
 800ae2a:	694b      	ldreq	r3, [r1, #20]
 800ae2c:	600f      	str	r7, [r1, #0]
 800ae2e:	bf18      	it	ne
 800ae30:	2300      	movne	r3, #0
 800ae32:	eba6 0807 	sub.w	r8, r6, r7
 800ae36:	608b      	str	r3, [r1, #8]
 800ae38:	f1b8 0f00 	cmp.w	r8, #0
 800ae3c:	dde9      	ble.n	800ae12 <__sflush_r+0xae>
 800ae3e:	6a21      	ldr	r1, [r4, #32]
 800ae40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae42:	4643      	mov	r3, r8
 800ae44:	463a      	mov	r2, r7
 800ae46:	4628      	mov	r0, r5
 800ae48:	47b0      	blx	r6
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	dc08      	bgt.n	800ae60 <__sflush_r+0xfc>
 800ae4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae56:	81a3      	strh	r3, [r4, #12]
 800ae58:	f04f 30ff 	mov.w	r0, #4294967295
 800ae5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae60:	4407      	add	r7, r0
 800ae62:	eba8 0800 	sub.w	r8, r8, r0
 800ae66:	e7e7      	b.n	800ae38 <__sflush_r+0xd4>
 800ae68:	20400001 	.word	0x20400001

0800ae6c <_fflush_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	690b      	ldr	r3, [r1, #16]
 800ae70:	4605      	mov	r5, r0
 800ae72:	460c      	mov	r4, r1
 800ae74:	b913      	cbnz	r3, 800ae7c <_fflush_r+0x10>
 800ae76:	2500      	movs	r5, #0
 800ae78:	4628      	mov	r0, r5
 800ae7a:	bd38      	pop	{r3, r4, r5, pc}
 800ae7c:	b118      	cbz	r0, 800ae86 <_fflush_r+0x1a>
 800ae7e:	6a03      	ldr	r3, [r0, #32]
 800ae80:	b90b      	cbnz	r3, 800ae86 <_fflush_r+0x1a>
 800ae82:	f7fe f997 	bl	80091b4 <__sinit>
 800ae86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d0f3      	beq.n	800ae76 <_fflush_r+0xa>
 800ae8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ae90:	07d0      	lsls	r0, r2, #31
 800ae92:	d404      	bmi.n	800ae9e <_fflush_r+0x32>
 800ae94:	0599      	lsls	r1, r3, #22
 800ae96:	d402      	bmi.n	800ae9e <_fflush_r+0x32>
 800ae98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae9a:	f7fe fb28 	bl	80094ee <__retarget_lock_acquire_recursive>
 800ae9e:	4628      	mov	r0, r5
 800aea0:	4621      	mov	r1, r4
 800aea2:	f7ff ff5f 	bl	800ad64 <__sflush_r>
 800aea6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aea8:	07da      	lsls	r2, r3, #31
 800aeaa:	4605      	mov	r5, r0
 800aeac:	d4e4      	bmi.n	800ae78 <_fflush_r+0xc>
 800aeae:	89a3      	ldrh	r3, [r4, #12]
 800aeb0:	059b      	lsls	r3, r3, #22
 800aeb2:	d4e1      	bmi.n	800ae78 <_fflush_r+0xc>
 800aeb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeb6:	f7fe fb1b 	bl	80094f0 <__retarget_lock_release_recursive>
 800aeba:	e7dd      	b.n	800ae78 <_fflush_r+0xc>

0800aebc <memmove>:
 800aebc:	4288      	cmp	r0, r1
 800aebe:	b510      	push	{r4, lr}
 800aec0:	eb01 0402 	add.w	r4, r1, r2
 800aec4:	d902      	bls.n	800aecc <memmove+0x10>
 800aec6:	4284      	cmp	r4, r0
 800aec8:	4623      	mov	r3, r4
 800aeca:	d807      	bhi.n	800aedc <memmove+0x20>
 800aecc:	1e43      	subs	r3, r0, #1
 800aece:	42a1      	cmp	r1, r4
 800aed0:	d008      	beq.n	800aee4 <memmove+0x28>
 800aed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aeda:	e7f8      	b.n	800aece <memmove+0x12>
 800aedc:	4402      	add	r2, r0
 800aede:	4601      	mov	r1, r0
 800aee0:	428a      	cmp	r2, r1
 800aee2:	d100      	bne.n	800aee6 <memmove+0x2a>
 800aee4:	bd10      	pop	{r4, pc}
 800aee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aeea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aeee:	e7f7      	b.n	800aee0 <memmove+0x24>

0800aef0 <_sbrk_r>:
 800aef0:	b538      	push	{r3, r4, r5, lr}
 800aef2:	4d06      	ldr	r5, [pc, #24]	@ (800af0c <_sbrk_r+0x1c>)
 800aef4:	2300      	movs	r3, #0
 800aef6:	4604      	mov	r4, r0
 800aef8:	4608      	mov	r0, r1
 800aefa:	602b      	str	r3, [r5, #0]
 800aefc:	f7f7 fe14 	bl	8002b28 <_sbrk>
 800af00:	1c43      	adds	r3, r0, #1
 800af02:	d102      	bne.n	800af0a <_sbrk_r+0x1a>
 800af04:	682b      	ldr	r3, [r5, #0]
 800af06:	b103      	cbz	r3, 800af0a <_sbrk_r+0x1a>
 800af08:	6023      	str	r3, [r4, #0]
 800af0a:	bd38      	pop	{r3, r4, r5, pc}
 800af0c:	200013fc 	.word	0x200013fc

0800af10 <__assert_func>:
 800af10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af12:	4614      	mov	r4, r2
 800af14:	461a      	mov	r2, r3
 800af16:	4b09      	ldr	r3, [pc, #36]	@ (800af3c <__assert_func+0x2c>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	4605      	mov	r5, r0
 800af1c:	68d8      	ldr	r0, [r3, #12]
 800af1e:	b14c      	cbz	r4, 800af34 <__assert_func+0x24>
 800af20:	4b07      	ldr	r3, [pc, #28]	@ (800af40 <__assert_func+0x30>)
 800af22:	9100      	str	r1, [sp, #0]
 800af24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af28:	4906      	ldr	r1, [pc, #24]	@ (800af44 <__assert_func+0x34>)
 800af2a:	462b      	mov	r3, r5
 800af2c:	f000 f870 	bl	800b010 <fiprintf>
 800af30:	f000 f880 	bl	800b034 <abort>
 800af34:	4b04      	ldr	r3, [pc, #16]	@ (800af48 <__assert_func+0x38>)
 800af36:	461c      	mov	r4, r3
 800af38:	e7f3      	b.n	800af22 <__assert_func+0x12>
 800af3a:	bf00      	nop
 800af3c:	2000016c 	.word	0x2000016c
 800af40:	0800b9b9 	.word	0x0800b9b9
 800af44:	0800b9c6 	.word	0x0800b9c6
 800af48:	0800b9f4 	.word	0x0800b9f4

0800af4c <_calloc_r>:
 800af4c:	b570      	push	{r4, r5, r6, lr}
 800af4e:	fba1 5402 	umull	r5, r4, r1, r2
 800af52:	b934      	cbnz	r4, 800af62 <_calloc_r+0x16>
 800af54:	4629      	mov	r1, r5
 800af56:	f7ff f9a7 	bl	800a2a8 <_malloc_r>
 800af5a:	4606      	mov	r6, r0
 800af5c:	b928      	cbnz	r0, 800af6a <_calloc_r+0x1e>
 800af5e:	4630      	mov	r0, r6
 800af60:	bd70      	pop	{r4, r5, r6, pc}
 800af62:	220c      	movs	r2, #12
 800af64:	6002      	str	r2, [r0, #0]
 800af66:	2600      	movs	r6, #0
 800af68:	e7f9      	b.n	800af5e <_calloc_r+0x12>
 800af6a:	462a      	mov	r2, r5
 800af6c:	4621      	mov	r1, r4
 800af6e:	f7fe fa0d 	bl	800938c <memset>
 800af72:	e7f4      	b.n	800af5e <_calloc_r+0x12>

0800af74 <__ascii_mbtowc>:
 800af74:	b082      	sub	sp, #8
 800af76:	b901      	cbnz	r1, 800af7a <__ascii_mbtowc+0x6>
 800af78:	a901      	add	r1, sp, #4
 800af7a:	b142      	cbz	r2, 800af8e <__ascii_mbtowc+0x1a>
 800af7c:	b14b      	cbz	r3, 800af92 <__ascii_mbtowc+0x1e>
 800af7e:	7813      	ldrb	r3, [r2, #0]
 800af80:	600b      	str	r3, [r1, #0]
 800af82:	7812      	ldrb	r2, [r2, #0]
 800af84:	1e10      	subs	r0, r2, #0
 800af86:	bf18      	it	ne
 800af88:	2001      	movne	r0, #1
 800af8a:	b002      	add	sp, #8
 800af8c:	4770      	bx	lr
 800af8e:	4610      	mov	r0, r2
 800af90:	e7fb      	b.n	800af8a <__ascii_mbtowc+0x16>
 800af92:	f06f 0001 	mvn.w	r0, #1
 800af96:	e7f8      	b.n	800af8a <__ascii_mbtowc+0x16>

0800af98 <_realloc_r>:
 800af98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af9c:	4607      	mov	r7, r0
 800af9e:	4614      	mov	r4, r2
 800afa0:	460d      	mov	r5, r1
 800afa2:	b921      	cbnz	r1, 800afae <_realloc_r+0x16>
 800afa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afa8:	4611      	mov	r1, r2
 800afaa:	f7ff b97d 	b.w	800a2a8 <_malloc_r>
 800afae:	b92a      	cbnz	r2, 800afbc <_realloc_r+0x24>
 800afb0:	f7ff f906 	bl	800a1c0 <_free_r>
 800afb4:	4625      	mov	r5, r4
 800afb6:	4628      	mov	r0, r5
 800afb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afbc:	f000 f841 	bl	800b042 <_malloc_usable_size_r>
 800afc0:	4284      	cmp	r4, r0
 800afc2:	4606      	mov	r6, r0
 800afc4:	d802      	bhi.n	800afcc <_realloc_r+0x34>
 800afc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800afca:	d8f4      	bhi.n	800afb6 <_realloc_r+0x1e>
 800afcc:	4621      	mov	r1, r4
 800afce:	4638      	mov	r0, r7
 800afd0:	f7ff f96a 	bl	800a2a8 <_malloc_r>
 800afd4:	4680      	mov	r8, r0
 800afd6:	b908      	cbnz	r0, 800afdc <_realloc_r+0x44>
 800afd8:	4645      	mov	r5, r8
 800afda:	e7ec      	b.n	800afb6 <_realloc_r+0x1e>
 800afdc:	42b4      	cmp	r4, r6
 800afde:	4622      	mov	r2, r4
 800afe0:	4629      	mov	r1, r5
 800afe2:	bf28      	it	cs
 800afe4:	4632      	movcs	r2, r6
 800afe6:	f7fe fa84 	bl	80094f2 <memcpy>
 800afea:	4629      	mov	r1, r5
 800afec:	4638      	mov	r0, r7
 800afee:	f7ff f8e7 	bl	800a1c0 <_free_r>
 800aff2:	e7f1      	b.n	800afd8 <_realloc_r+0x40>

0800aff4 <__ascii_wctomb>:
 800aff4:	4603      	mov	r3, r0
 800aff6:	4608      	mov	r0, r1
 800aff8:	b141      	cbz	r1, 800b00c <__ascii_wctomb+0x18>
 800affa:	2aff      	cmp	r2, #255	@ 0xff
 800affc:	d904      	bls.n	800b008 <__ascii_wctomb+0x14>
 800affe:	228a      	movs	r2, #138	@ 0x8a
 800b000:	601a      	str	r2, [r3, #0]
 800b002:	f04f 30ff 	mov.w	r0, #4294967295
 800b006:	4770      	bx	lr
 800b008:	700a      	strb	r2, [r1, #0]
 800b00a:	2001      	movs	r0, #1
 800b00c:	4770      	bx	lr
	...

0800b010 <fiprintf>:
 800b010:	b40e      	push	{r1, r2, r3}
 800b012:	b503      	push	{r0, r1, lr}
 800b014:	4601      	mov	r1, r0
 800b016:	ab03      	add	r3, sp, #12
 800b018:	4805      	ldr	r0, [pc, #20]	@ (800b030 <fiprintf+0x20>)
 800b01a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b01e:	6800      	ldr	r0, [r0, #0]
 800b020:	9301      	str	r3, [sp, #4]
 800b022:	f000 f83f 	bl	800b0a4 <_vfiprintf_r>
 800b026:	b002      	add	sp, #8
 800b028:	f85d eb04 	ldr.w	lr, [sp], #4
 800b02c:	b003      	add	sp, #12
 800b02e:	4770      	bx	lr
 800b030:	2000016c 	.word	0x2000016c

0800b034 <abort>:
 800b034:	b508      	push	{r3, lr}
 800b036:	2006      	movs	r0, #6
 800b038:	f000 fa08 	bl	800b44c <raise>
 800b03c:	2001      	movs	r0, #1
 800b03e:	f7f7 fcfb 	bl	8002a38 <_exit>

0800b042 <_malloc_usable_size_r>:
 800b042:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b046:	1f18      	subs	r0, r3, #4
 800b048:	2b00      	cmp	r3, #0
 800b04a:	bfbc      	itt	lt
 800b04c:	580b      	ldrlt	r3, [r1, r0]
 800b04e:	18c0      	addlt	r0, r0, r3
 800b050:	4770      	bx	lr

0800b052 <__sfputc_r>:
 800b052:	6893      	ldr	r3, [r2, #8]
 800b054:	3b01      	subs	r3, #1
 800b056:	2b00      	cmp	r3, #0
 800b058:	b410      	push	{r4}
 800b05a:	6093      	str	r3, [r2, #8]
 800b05c:	da08      	bge.n	800b070 <__sfputc_r+0x1e>
 800b05e:	6994      	ldr	r4, [r2, #24]
 800b060:	42a3      	cmp	r3, r4
 800b062:	db01      	blt.n	800b068 <__sfputc_r+0x16>
 800b064:	290a      	cmp	r1, #10
 800b066:	d103      	bne.n	800b070 <__sfputc_r+0x1e>
 800b068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b06c:	f000 b932 	b.w	800b2d4 <__swbuf_r>
 800b070:	6813      	ldr	r3, [r2, #0]
 800b072:	1c58      	adds	r0, r3, #1
 800b074:	6010      	str	r0, [r2, #0]
 800b076:	7019      	strb	r1, [r3, #0]
 800b078:	4608      	mov	r0, r1
 800b07a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <__sfputs_r>:
 800b080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b082:	4606      	mov	r6, r0
 800b084:	460f      	mov	r7, r1
 800b086:	4614      	mov	r4, r2
 800b088:	18d5      	adds	r5, r2, r3
 800b08a:	42ac      	cmp	r4, r5
 800b08c:	d101      	bne.n	800b092 <__sfputs_r+0x12>
 800b08e:	2000      	movs	r0, #0
 800b090:	e007      	b.n	800b0a2 <__sfputs_r+0x22>
 800b092:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b096:	463a      	mov	r2, r7
 800b098:	4630      	mov	r0, r6
 800b09a:	f7ff ffda 	bl	800b052 <__sfputc_r>
 800b09e:	1c43      	adds	r3, r0, #1
 800b0a0:	d1f3      	bne.n	800b08a <__sfputs_r+0xa>
 800b0a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b0a4 <_vfiprintf_r>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	460d      	mov	r5, r1
 800b0aa:	b09d      	sub	sp, #116	@ 0x74
 800b0ac:	4614      	mov	r4, r2
 800b0ae:	4698      	mov	r8, r3
 800b0b0:	4606      	mov	r6, r0
 800b0b2:	b118      	cbz	r0, 800b0bc <_vfiprintf_r+0x18>
 800b0b4:	6a03      	ldr	r3, [r0, #32]
 800b0b6:	b90b      	cbnz	r3, 800b0bc <_vfiprintf_r+0x18>
 800b0b8:	f7fe f87c 	bl	80091b4 <__sinit>
 800b0bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0be:	07d9      	lsls	r1, r3, #31
 800b0c0:	d405      	bmi.n	800b0ce <_vfiprintf_r+0x2a>
 800b0c2:	89ab      	ldrh	r3, [r5, #12]
 800b0c4:	059a      	lsls	r2, r3, #22
 800b0c6:	d402      	bmi.n	800b0ce <_vfiprintf_r+0x2a>
 800b0c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0ca:	f7fe fa10 	bl	80094ee <__retarget_lock_acquire_recursive>
 800b0ce:	89ab      	ldrh	r3, [r5, #12]
 800b0d0:	071b      	lsls	r3, r3, #28
 800b0d2:	d501      	bpl.n	800b0d8 <_vfiprintf_r+0x34>
 800b0d4:	692b      	ldr	r3, [r5, #16]
 800b0d6:	b99b      	cbnz	r3, 800b100 <_vfiprintf_r+0x5c>
 800b0d8:	4629      	mov	r1, r5
 800b0da:	4630      	mov	r0, r6
 800b0dc:	f000 f938 	bl	800b350 <__swsetup_r>
 800b0e0:	b170      	cbz	r0, 800b100 <_vfiprintf_r+0x5c>
 800b0e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0e4:	07dc      	lsls	r4, r3, #31
 800b0e6:	d504      	bpl.n	800b0f2 <_vfiprintf_r+0x4e>
 800b0e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ec:	b01d      	add	sp, #116	@ 0x74
 800b0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0f2:	89ab      	ldrh	r3, [r5, #12]
 800b0f4:	0598      	lsls	r0, r3, #22
 800b0f6:	d4f7      	bmi.n	800b0e8 <_vfiprintf_r+0x44>
 800b0f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0fa:	f7fe f9f9 	bl	80094f0 <__retarget_lock_release_recursive>
 800b0fe:	e7f3      	b.n	800b0e8 <_vfiprintf_r+0x44>
 800b100:	2300      	movs	r3, #0
 800b102:	9309      	str	r3, [sp, #36]	@ 0x24
 800b104:	2320      	movs	r3, #32
 800b106:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b10a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b10e:	2330      	movs	r3, #48	@ 0x30
 800b110:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b2c0 <_vfiprintf_r+0x21c>
 800b114:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b118:	f04f 0901 	mov.w	r9, #1
 800b11c:	4623      	mov	r3, r4
 800b11e:	469a      	mov	sl, r3
 800b120:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b124:	b10a      	cbz	r2, 800b12a <_vfiprintf_r+0x86>
 800b126:	2a25      	cmp	r2, #37	@ 0x25
 800b128:	d1f9      	bne.n	800b11e <_vfiprintf_r+0x7a>
 800b12a:	ebba 0b04 	subs.w	fp, sl, r4
 800b12e:	d00b      	beq.n	800b148 <_vfiprintf_r+0xa4>
 800b130:	465b      	mov	r3, fp
 800b132:	4622      	mov	r2, r4
 800b134:	4629      	mov	r1, r5
 800b136:	4630      	mov	r0, r6
 800b138:	f7ff ffa2 	bl	800b080 <__sfputs_r>
 800b13c:	3001      	adds	r0, #1
 800b13e:	f000 80a7 	beq.w	800b290 <_vfiprintf_r+0x1ec>
 800b142:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b144:	445a      	add	r2, fp
 800b146:	9209      	str	r2, [sp, #36]	@ 0x24
 800b148:	f89a 3000 	ldrb.w	r3, [sl]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	f000 809f 	beq.w	800b290 <_vfiprintf_r+0x1ec>
 800b152:	2300      	movs	r3, #0
 800b154:	f04f 32ff 	mov.w	r2, #4294967295
 800b158:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b15c:	f10a 0a01 	add.w	sl, sl, #1
 800b160:	9304      	str	r3, [sp, #16]
 800b162:	9307      	str	r3, [sp, #28]
 800b164:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b168:	931a      	str	r3, [sp, #104]	@ 0x68
 800b16a:	4654      	mov	r4, sl
 800b16c:	2205      	movs	r2, #5
 800b16e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b172:	4853      	ldr	r0, [pc, #332]	@ (800b2c0 <_vfiprintf_r+0x21c>)
 800b174:	f7f5 f83c 	bl	80001f0 <memchr>
 800b178:	9a04      	ldr	r2, [sp, #16]
 800b17a:	b9d8      	cbnz	r0, 800b1b4 <_vfiprintf_r+0x110>
 800b17c:	06d1      	lsls	r1, r2, #27
 800b17e:	bf44      	itt	mi
 800b180:	2320      	movmi	r3, #32
 800b182:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b186:	0713      	lsls	r3, r2, #28
 800b188:	bf44      	itt	mi
 800b18a:	232b      	movmi	r3, #43	@ 0x2b
 800b18c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b190:	f89a 3000 	ldrb.w	r3, [sl]
 800b194:	2b2a      	cmp	r3, #42	@ 0x2a
 800b196:	d015      	beq.n	800b1c4 <_vfiprintf_r+0x120>
 800b198:	9a07      	ldr	r2, [sp, #28]
 800b19a:	4654      	mov	r4, sl
 800b19c:	2000      	movs	r0, #0
 800b19e:	f04f 0c0a 	mov.w	ip, #10
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1a8:	3b30      	subs	r3, #48	@ 0x30
 800b1aa:	2b09      	cmp	r3, #9
 800b1ac:	d94b      	bls.n	800b246 <_vfiprintf_r+0x1a2>
 800b1ae:	b1b0      	cbz	r0, 800b1de <_vfiprintf_r+0x13a>
 800b1b0:	9207      	str	r2, [sp, #28]
 800b1b2:	e014      	b.n	800b1de <_vfiprintf_r+0x13a>
 800b1b4:	eba0 0308 	sub.w	r3, r0, r8
 800b1b8:	fa09 f303 	lsl.w	r3, r9, r3
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	9304      	str	r3, [sp, #16]
 800b1c0:	46a2      	mov	sl, r4
 800b1c2:	e7d2      	b.n	800b16a <_vfiprintf_r+0xc6>
 800b1c4:	9b03      	ldr	r3, [sp, #12]
 800b1c6:	1d19      	adds	r1, r3, #4
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	9103      	str	r1, [sp, #12]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	bfbb      	ittet	lt
 800b1d0:	425b      	neglt	r3, r3
 800b1d2:	f042 0202 	orrlt.w	r2, r2, #2
 800b1d6:	9307      	strge	r3, [sp, #28]
 800b1d8:	9307      	strlt	r3, [sp, #28]
 800b1da:	bfb8      	it	lt
 800b1dc:	9204      	strlt	r2, [sp, #16]
 800b1de:	7823      	ldrb	r3, [r4, #0]
 800b1e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1e2:	d10a      	bne.n	800b1fa <_vfiprintf_r+0x156>
 800b1e4:	7863      	ldrb	r3, [r4, #1]
 800b1e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1e8:	d132      	bne.n	800b250 <_vfiprintf_r+0x1ac>
 800b1ea:	9b03      	ldr	r3, [sp, #12]
 800b1ec:	1d1a      	adds	r2, r3, #4
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	9203      	str	r2, [sp, #12]
 800b1f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b1f6:	3402      	adds	r4, #2
 800b1f8:	9305      	str	r3, [sp, #20]
 800b1fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b2d0 <_vfiprintf_r+0x22c>
 800b1fe:	7821      	ldrb	r1, [r4, #0]
 800b200:	2203      	movs	r2, #3
 800b202:	4650      	mov	r0, sl
 800b204:	f7f4 fff4 	bl	80001f0 <memchr>
 800b208:	b138      	cbz	r0, 800b21a <_vfiprintf_r+0x176>
 800b20a:	9b04      	ldr	r3, [sp, #16]
 800b20c:	eba0 000a 	sub.w	r0, r0, sl
 800b210:	2240      	movs	r2, #64	@ 0x40
 800b212:	4082      	lsls	r2, r0
 800b214:	4313      	orrs	r3, r2
 800b216:	3401      	adds	r4, #1
 800b218:	9304      	str	r3, [sp, #16]
 800b21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b21e:	4829      	ldr	r0, [pc, #164]	@ (800b2c4 <_vfiprintf_r+0x220>)
 800b220:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b224:	2206      	movs	r2, #6
 800b226:	f7f4 ffe3 	bl	80001f0 <memchr>
 800b22a:	2800      	cmp	r0, #0
 800b22c:	d03f      	beq.n	800b2ae <_vfiprintf_r+0x20a>
 800b22e:	4b26      	ldr	r3, [pc, #152]	@ (800b2c8 <_vfiprintf_r+0x224>)
 800b230:	bb1b      	cbnz	r3, 800b27a <_vfiprintf_r+0x1d6>
 800b232:	9b03      	ldr	r3, [sp, #12]
 800b234:	3307      	adds	r3, #7
 800b236:	f023 0307 	bic.w	r3, r3, #7
 800b23a:	3308      	adds	r3, #8
 800b23c:	9303      	str	r3, [sp, #12]
 800b23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b240:	443b      	add	r3, r7
 800b242:	9309      	str	r3, [sp, #36]	@ 0x24
 800b244:	e76a      	b.n	800b11c <_vfiprintf_r+0x78>
 800b246:	fb0c 3202 	mla	r2, ip, r2, r3
 800b24a:	460c      	mov	r4, r1
 800b24c:	2001      	movs	r0, #1
 800b24e:	e7a8      	b.n	800b1a2 <_vfiprintf_r+0xfe>
 800b250:	2300      	movs	r3, #0
 800b252:	3401      	adds	r4, #1
 800b254:	9305      	str	r3, [sp, #20]
 800b256:	4619      	mov	r1, r3
 800b258:	f04f 0c0a 	mov.w	ip, #10
 800b25c:	4620      	mov	r0, r4
 800b25e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b262:	3a30      	subs	r2, #48	@ 0x30
 800b264:	2a09      	cmp	r2, #9
 800b266:	d903      	bls.n	800b270 <_vfiprintf_r+0x1cc>
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d0c6      	beq.n	800b1fa <_vfiprintf_r+0x156>
 800b26c:	9105      	str	r1, [sp, #20]
 800b26e:	e7c4      	b.n	800b1fa <_vfiprintf_r+0x156>
 800b270:	fb0c 2101 	mla	r1, ip, r1, r2
 800b274:	4604      	mov	r4, r0
 800b276:	2301      	movs	r3, #1
 800b278:	e7f0      	b.n	800b25c <_vfiprintf_r+0x1b8>
 800b27a:	ab03      	add	r3, sp, #12
 800b27c:	9300      	str	r3, [sp, #0]
 800b27e:	462a      	mov	r2, r5
 800b280:	4b12      	ldr	r3, [pc, #72]	@ (800b2cc <_vfiprintf_r+0x228>)
 800b282:	a904      	add	r1, sp, #16
 800b284:	4630      	mov	r0, r6
 800b286:	f7fd fb53 	bl	8008930 <_printf_float>
 800b28a:	4607      	mov	r7, r0
 800b28c:	1c78      	adds	r0, r7, #1
 800b28e:	d1d6      	bne.n	800b23e <_vfiprintf_r+0x19a>
 800b290:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b292:	07d9      	lsls	r1, r3, #31
 800b294:	d405      	bmi.n	800b2a2 <_vfiprintf_r+0x1fe>
 800b296:	89ab      	ldrh	r3, [r5, #12]
 800b298:	059a      	lsls	r2, r3, #22
 800b29a:	d402      	bmi.n	800b2a2 <_vfiprintf_r+0x1fe>
 800b29c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b29e:	f7fe f927 	bl	80094f0 <__retarget_lock_release_recursive>
 800b2a2:	89ab      	ldrh	r3, [r5, #12]
 800b2a4:	065b      	lsls	r3, r3, #25
 800b2a6:	f53f af1f 	bmi.w	800b0e8 <_vfiprintf_r+0x44>
 800b2aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2ac:	e71e      	b.n	800b0ec <_vfiprintf_r+0x48>
 800b2ae:	ab03      	add	r3, sp, #12
 800b2b0:	9300      	str	r3, [sp, #0]
 800b2b2:	462a      	mov	r2, r5
 800b2b4:	4b05      	ldr	r3, [pc, #20]	@ (800b2cc <_vfiprintf_r+0x228>)
 800b2b6:	a904      	add	r1, sp, #16
 800b2b8:	4630      	mov	r0, r6
 800b2ba:	f7fd fdd1 	bl	8008e60 <_printf_i>
 800b2be:	e7e4      	b.n	800b28a <_vfiprintf_r+0x1e6>
 800b2c0:	0800b99e 	.word	0x0800b99e
 800b2c4:	0800b9a8 	.word	0x0800b9a8
 800b2c8:	08008931 	.word	0x08008931
 800b2cc:	0800b081 	.word	0x0800b081
 800b2d0:	0800b9a4 	.word	0x0800b9a4

0800b2d4 <__swbuf_r>:
 800b2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d6:	460e      	mov	r6, r1
 800b2d8:	4614      	mov	r4, r2
 800b2da:	4605      	mov	r5, r0
 800b2dc:	b118      	cbz	r0, 800b2e6 <__swbuf_r+0x12>
 800b2de:	6a03      	ldr	r3, [r0, #32]
 800b2e0:	b90b      	cbnz	r3, 800b2e6 <__swbuf_r+0x12>
 800b2e2:	f7fd ff67 	bl	80091b4 <__sinit>
 800b2e6:	69a3      	ldr	r3, [r4, #24]
 800b2e8:	60a3      	str	r3, [r4, #8]
 800b2ea:	89a3      	ldrh	r3, [r4, #12]
 800b2ec:	071a      	lsls	r2, r3, #28
 800b2ee:	d501      	bpl.n	800b2f4 <__swbuf_r+0x20>
 800b2f0:	6923      	ldr	r3, [r4, #16]
 800b2f2:	b943      	cbnz	r3, 800b306 <__swbuf_r+0x32>
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	f000 f82a 	bl	800b350 <__swsetup_r>
 800b2fc:	b118      	cbz	r0, 800b306 <__swbuf_r+0x32>
 800b2fe:	f04f 37ff 	mov.w	r7, #4294967295
 800b302:	4638      	mov	r0, r7
 800b304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b306:	6823      	ldr	r3, [r4, #0]
 800b308:	6922      	ldr	r2, [r4, #16]
 800b30a:	1a98      	subs	r0, r3, r2
 800b30c:	6963      	ldr	r3, [r4, #20]
 800b30e:	b2f6      	uxtb	r6, r6
 800b310:	4283      	cmp	r3, r0
 800b312:	4637      	mov	r7, r6
 800b314:	dc05      	bgt.n	800b322 <__swbuf_r+0x4e>
 800b316:	4621      	mov	r1, r4
 800b318:	4628      	mov	r0, r5
 800b31a:	f7ff fda7 	bl	800ae6c <_fflush_r>
 800b31e:	2800      	cmp	r0, #0
 800b320:	d1ed      	bne.n	800b2fe <__swbuf_r+0x2a>
 800b322:	68a3      	ldr	r3, [r4, #8]
 800b324:	3b01      	subs	r3, #1
 800b326:	60a3      	str	r3, [r4, #8]
 800b328:	6823      	ldr	r3, [r4, #0]
 800b32a:	1c5a      	adds	r2, r3, #1
 800b32c:	6022      	str	r2, [r4, #0]
 800b32e:	701e      	strb	r6, [r3, #0]
 800b330:	6962      	ldr	r2, [r4, #20]
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	429a      	cmp	r2, r3
 800b336:	d004      	beq.n	800b342 <__swbuf_r+0x6e>
 800b338:	89a3      	ldrh	r3, [r4, #12]
 800b33a:	07db      	lsls	r3, r3, #31
 800b33c:	d5e1      	bpl.n	800b302 <__swbuf_r+0x2e>
 800b33e:	2e0a      	cmp	r6, #10
 800b340:	d1df      	bne.n	800b302 <__swbuf_r+0x2e>
 800b342:	4621      	mov	r1, r4
 800b344:	4628      	mov	r0, r5
 800b346:	f7ff fd91 	bl	800ae6c <_fflush_r>
 800b34a:	2800      	cmp	r0, #0
 800b34c:	d0d9      	beq.n	800b302 <__swbuf_r+0x2e>
 800b34e:	e7d6      	b.n	800b2fe <__swbuf_r+0x2a>

0800b350 <__swsetup_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	4b29      	ldr	r3, [pc, #164]	@ (800b3f8 <__swsetup_r+0xa8>)
 800b354:	4605      	mov	r5, r0
 800b356:	6818      	ldr	r0, [r3, #0]
 800b358:	460c      	mov	r4, r1
 800b35a:	b118      	cbz	r0, 800b364 <__swsetup_r+0x14>
 800b35c:	6a03      	ldr	r3, [r0, #32]
 800b35e:	b90b      	cbnz	r3, 800b364 <__swsetup_r+0x14>
 800b360:	f7fd ff28 	bl	80091b4 <__sinit>
 800b364:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b368:	0719      	lsls	r1, r3, #28
 800b36a:	d422      	bmi.n	800b3b2 <__swsetup_r+0x62>
 800b36c:	06da      	lsls	r2, r3, #27
 800b36e:	d407      	bmi.n	800b380 <__swsetup_r+0x30>
 800b370:	2209      	movs	r2, #9
 800b372:	602a      	str	r2, [r5, #0]
 800b374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b378:	81a3      	strh	r3, [r4, #12]
 800b37a:	f04f 30ff 	mov.w	r0, #4294967295
 800b37e:	e033      	b.n	800b3e8 <__swsetup_r+0x98>
 800b380:	0758      	lsls	r0, r3, #29
 800b382:	d512      	bpl.n	800b3aa <__swsetup_r+0x5a>
 800b384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b386:	b141      	cbz	r1, 800b39a <__swsetup_r+0x4a>
 800b388:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b38c:	4299      	cmp	r1, r3
 800b38e:	d002      	beq.n	800b396 <__swsetup_r+0x46>
 800b390:	4628      	mov	r0, r5
 800b392:	f7fe ff15 	bl	800a1c0 <_free_r>
 800b396:	2300      	movs	r3, #0
 800b398:	6363      	str	r3, [r4, #52]	@ 0x34
 800b39a:	89a3      	ldrh	r3, [r4, #12]
 800b39c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	6063      	str	r3, [r4, #4]
 800b3a6:	6923      	ldr	r3, [r4, #16]
 800b3a8:	6023      	str	r3, [r4, #0]
 800b3aa:	89a3      	ldrh	r3, [r4, #12]
 800b3ac:	f043 0308 	orr.w	r3, r3, #8
 800b3b0:	81a3      	strh	r3, [r4, #12]
 800b3b2:	6923      	ldr	r3, [r4, #16]
 800b3b4:	b94b      	cbnz	r3, 800b3ca <__swsetup_r+0x7a>
 800b3b6:	89a3      	ldrh	r3, [r4, #12]
 800b3b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b3bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3c0:	d003      	beq.n	800b3ca <__swsetup_r+0x7a>
 800b3c2:	4621      	mov	r1, r4
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	f000 f883 	bl	800b4d0 <__smakebuf_r>
 800b3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ce:	f013 0201 	ands.w	r2, r3, #1
 800b3d2:	d00a      	beq.n	800b3ea <__swsetup_r+0x9a>
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	60a2      	str	r2, [r4, #8]
 800b3d8:	6962      	ldr	r2, [r4, #20]
 800b3da:	4252      	negs	r2, r2
 800b3dc:	61a2      	str	r2, [r4, #24]
 800b3de:	6922      	ldr	r2, [r4, #16]
 800b3e0:	b942      	cbnz	r2, 800b3f4 <__swsetup_r+0xa4>
 800b3e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b3e6:	d1c5      	bne.n	800b374 <__swsetup_r+0x24>
 800b3e8:	bd38      	pop	{r3, r4, r5, pc}
 800b3ea:	0799      	lsls	r1, r3, #30
 800b3ec:	bf58      	it	pl
 800b3ee:	6962      	ldrpl	r2, [r4, #20]
 800b3f0:	60a2      	str	r2, [r4, #8]
 800b3f2:	e7f4      	b.n	800b3de <__swsetup_r+0x8e>
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	e7f7      	b.n	800b3e8 <__swsetup_r+0x98>
 800b3f8:	2000016c 	.word	0x2000016c

0800b3fc <_raise_r>:
 800b3fc:	291f      	cmp	r1, #31
 800b3fe:	b538      	push	{r3, r4, r5, lr}
 800b400:	4605      	mov	r5, r0
 800b402:	460c      	mov	r4, r1
 800b404:	d904      	bls.n	800b410 <_raise_r+0x14>
 800b406:	2316      	movs	r3, #22
 800b408:	6003      	str	r3, [r0, #0]
 800b40a:	f04f 30ff 	mov.w	r0, #4294967295
 800b40e:	bd38      	pop	{r3, r4, r5, pc}
 800b410:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b412:	b112      	cbz	r2, 800b41a <_raise_r+0x1e>
 800b414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b418:	b94b      	cbnz	r3, 800b42e <_raise_r+0x32>
 800b41a:	4628      	mov	r0, r5
 800b41c:	f000 f830 	bl	800b480 <_getpid_r>
 800b420:	4622      	mov	r2, r4
 800b422:	4601      	mov	r1, r0
 800b424:	4628      	mov	r0, r5
 800b426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b42a:	f000 b817 	b.w	800b45c <_kill_r>
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d00a      	beq.n	800b448 <_raise_r+0x4c>
 800b432:	1c59      	adds	r1, r3, #1
 800b434:	d103      	bne.n	800b43e <_raise_r+0x42>
 800b436:	2316      	movs	r3, #22
 800b438:	6003      	str	r3, [r0, #0]
 800b43a:	2001      	movs	r0, #1
 800b43c:	e7e7      	b.n	800b40e <_raise_r+0x12>
 800b43e:	2100      	movs	r1, #0
 800b440:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b444:	4620      	mov	r0, r4
 800b446:	4798      	blx	r3
 800b448:	2000      	movs	r0, #0
 800b44a:	e7e0      	b.n	800b40e <_raise_r+0x12>

0800b44c <raise>:
 800b44c:	4b02      	ldr	r3, [pc, #8]	@ (800b458 <raise+0xc>)
 800b44e:	4601      	mov	r1, r0
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	f7ff bfd3 	b.w	800b3fc <_raise_r>
 800b456:	bf00      	nop
 800b458:	2000016c 	.word	0x2000016c

0800b45c <_kill_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	4d07      	ldr	r5, [pc, #28]	@ (800b47c <_kill_r+0x20>)
 800b460:	2300      	movs	r3, #0
 800b462:	4604      	mov	r4, r0
 800b464:	4608      	mov	r0, r1
 800b466:	4611      	mov	r1, r2
 800b468:	602b      	str	r3, [r5, #0]
 800b46a:	f7f7 fad5 	bl	8002a18 <_kill>
 800b46e:	1c43      	adds	r3, r0, #1
 800b470:	d102      	bne.n	800b478 <_kill_r+0x1c>
 800b472:	682b      	ldr	r3, [r5, #0]
 800b474:	b103      	cbz	r3, 800b478 <_kill_r+0x1c>
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	bd38      	pop	{r3, r4, r5, pc}
 800b47a:	bf00      	nop
 800b47c:	200013fc 	.word	0x200013fc

0800b480 <_getpid_r>:
 800b480:	f7f7 bac2 	b.w	8002a08 <_getpid>

0800b484 <__swhatbuf_r>:
 800b484:	b570      	push	{r4, r5, r6, lr}
 800b486:	460c      	mov	r4, r1
 800b488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b48c:	2900      	cmp	r1, #0
 800b48e:	b096      	sub	sp, #88	@ 0x58
 800b490:	4615      	mov	r5, r2
 800b492:	461e      	mov	r6, r3
 800b494:	da0d      	bge.n	800b4b2 <__swhatbuf_r+0x2e>
 800b496:	89a3      	ldrh	r3, [r4, #12]
 800b498:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b49c:	f04f 0100 	mov.w	r1, #0
 800b4a0:	bf14      	ite	ne
 800b4a2:	2340      	movne	r3, #64	@ 0x40
 800b4a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	6031      	str	r1, [r6, #0]
 800b4ac:	602b      	str	r3, [r5, #0]
 800b4ae:	b016      	add	sp, #88	@ 0x58
 800b4b0:	bd70      	pop	{r4, r5, r6, pc}
 800b4b2:	466a      	mov	r2, sp
 800b4b4:	f000 f848 	bl	800b548 <_fstat_r>
 800b4b8:	2800      	cmp	r0, #0
 800b4ba:	dbec      	blt.n	800b496 <__swhatbuf_r+0x12>
 800b4bc:	9901      	ldr	r1, [sp, #4]
 800b4be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b4c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b4c6:	4259      	negs	r1, r3
 800b4c8:	4159      	adcs	r1, r3
 800b4ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b4ce:	e7eb      	b.n	800b4a8 <__swhatbuf_r+0x24>

0800b4d0 <__smakebuf_r>:
 800b4d0:	898b      	ldrh	r3, [r1, #12]
 800b4d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4d4:	079d      	lsls	r5, r3, #30
 800b4d6:	4606      	mov	r6, r0
 800b4d8:	460c      	mov	r4, r1
 800b4da:	d507      	bpl.n	800b4ec <__smakebuf_r+0x1c>
 800b4dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	6123      	str	r3, [r4, #16]
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	6163      	str	r3, [r4, #20]
 800b4e8:	b003      	add	sp, #12
 800b4ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4ec:	ab01      	add	r3, sp, #4
 800b4ee:	466a      	mov	r2, sp
 800b4f0:	f7ff ffc8 	bl	800b484 <__swhatbuf_r>
 800b4f4:	9f00      	ldr	r7, [sp, #0]
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	4639      	mov	r1, r7
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f7fe fed4 	bl	800a2a8 <_malloc_r>
 800b500:	b948      	cbnz	r0, 800b516 <__smakebuf_r+0x46>
 800b502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b506:	059a      	lsls	r2, r3, #22
 800b508:	d4ee      	bmi.n	800b4e8 <__smakebuf_r+0x18>
 800b50a:	f023 0303 	bic.w	r3, r3, #3
 800b50e:	f043 0302 	orr.w	r3, r3, #2
 800b512:	81a3      	strh	r3, [r4, #12]
 800b514:	e7e2      	b.n	800b4dc <__smakebuf_r+0xc>
 800b516:	89a3      	ldrh	r3, [r4, #12]
 800b518:	6020      	str	r0, [r4, #0]
 800b51a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b51e:	81a3      	strh	r3, [r4, #12]
 800b520:	9b01      	ldr	r3, [sp, #4]
 800b522:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b526:	b15b      	cbz	r3, 800b540 <__smakebuf_r+0x70>
 800b528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b52c:	4630      	mov	r0, r6
 800b52e:	f000 f81d 	bl	800b56c <_isatty_r>
 800b532:	b128      	cbz	r0, 800b540 <__smakebuf_r+0x70>
 800b534:	89a3      	ldrh	r3, [r4, #12]
 800b536:	f023 0303 	bic.w	r3, r3, #3
 800b53a:	f043 0301 	orr.w	r3, r3, #1
 800b53e:	81a3      	strh	r3, [r4, #12]
 800b540:	89a3      	ldrh	r3, [r4, #12]
 800b542:	431d      	orrs	r5, r3
 800b544:	81a5      	strh	r5, [r4, #12]
 800b546:	e7cf      	b.n	800b4e8 <__smakebuf_r+0x18>

0800b548 <_fstat_r>:
 800b548:	b538      	push	{r3, r4, r5, lr}
 800b54a:	4d07      	ldr	r5, [pc, #28]	@ (800b568 <_fstat_r+0x20>)
 800b54c:	2300      	movs	r3, #0
 800b54e:	4604      	mov	r4, r0
 800b550:	4608      	mov	r0, r1
 800b552:	4611      	mov	r1, r2
 800b554:	602b      	str	r3, [r5, #0]
 800b556:	f7f7 fabf 	bl	8002ad8 <_fstat>
 800b55a:	1c43      	adds	r3, r0, #1
 800b55c:	d102      	bne.n	800b564 <_fstat_r+0x1c>
 800b55e:	682b      	ldr	r3, [r5, #0]
 800b560:	b103      	cbz	r3, 800b564 <_fstat_r+0x1c>
 800b562:	6023      	str	r3, [r4, #0]
 800b564:	bd38      	pop	{r3, r4, r5, pc}
 800b566:	bf00      	nop
 800b568:	200013fc 	.word	0x200013fc

0800b56c <_isatty_r>:
 800b56c:	b538      	push	{r3, r4, r5, lr}
 800b56e:	4d06      	ldr	r5, [pc, #24]	@ (800b588 <_isatty_r+0x1c>)
 800b570:	2300      	movs	r3, #0
 800b572:	4604      	mov	r4, r0
 800b574:	4608      	mov	r0, r1
 800b576:	602b      	str	r3, [r5, #0]
 800b578:	f7f7 fabe 	bl	8002af8 <_isatty>
 800b57c:	1c43      	adds	r3, r0, #1
 800b57e:	d102      	bne.n	800b586 <_isatty_r+0x1a>
 800b580:	682b      	ldr	r3, [r5, #0]
 800b582:	b103      	cbz	r3, 800b586 <_isatty_r+0x1a>
 800b584:	6023      	str	r3, [r4, #0]
 800b586:	bd38      	pop	{r3, r4, r5, pc}
 800b588:	200013fc 	.word	0x200013fc

0800b58c <_init>:
 800b58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58e:	bf00      	nop
 800b590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b592:	bc08      	pop	{r3}
 800b594:	469e      	mov	lr, r3
 800b596:	4770      	bx	lr

0800b598 <_fini>:
 800b598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b59a:	bf00      	nop
 800b59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b59e:	bc08      	pop	{r3}
 800b5a0:	469e      	mov	lr, r3
 800b5a2:	4770      	bx	lr
