$date
	Sat Sep 26 01:08:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_1_16_tb $end
$var wire 16 ! s [15:0] $end
$var wire 16 " p [15:0] $end
$var wire 16 # o [15:0] $end
$var wire 16 $ n [15:0] $end
$var wire 16 % m [15:0] $end
$var wire 16 & l [15:0] $end
$var wire 16 ' k [15:0] $end
$var wire 16 ( j [15:0] $end
$var wire 16 ) h [15:0] $end
$var wire 16 * g [15:0] $end
$var wire 16 + f [15:0] $end
$var wire 16 , e [15:0] $end
$var wire 16 - d [15:0] $end
$var wire 16 . c [15:0] $end
$var wire 16 / b [15:0] $end
$var wire 16 0 a [15:0] $end
$var reg 16 1 i [15:0] $end
$var reg 4 2 sel [3:0] $end
$var reg 16 3 z [15:0] $end
$scope module demux_1_16 $end
$var wire 16 4 i [15:0] $end
$var wire 4 5 sel [3:0] $end
$var wire 16 6 tmp2 [15:0] $end
$var wire 16 7 tmp1 [15:0] $end
$var wire 16 8 s [15:0] $end
$var wire 16 9 p [15:0] $end
$var wire 16 : o [15:0] $end
$var wire 16 ; n [15:0] $end
$var wire 16 < m [15:0] $end
$var wire 16 = l [15:0] $end
$var wire 16 > k [15:0] $end
$var wire 16 ? j [15:0] $end
$var wire 16 @ h [15:0] $end
$var wire 16 A g [15:0] $end
$var wire 16 B f [15:0] $end
$var wire 16 C e [15:0] $end
$var wire 16 D d [15:0] $end
$var wire 16 E c [15:0] $end
$var wire 16 F b [15:0] $end
$var wire 16 G a [15:0] $end
$scope module demux_1_2 $end
$var wire 16 H i [15:0] $end
$var wire 1 I sel $end
$var wire 16 J b [15:0] $end
$var wire 16 K a [15:0] $end
$upscope $end
$scope module demux_1_8_a $end
$var wire 16 L i [15:0] $end
$var wire 3 M sel [2:0] $end
$var reg 16 N a [15:0] $end
$var reg 16 O b [15:0] $end
$var reg 16 P c [15:0] $end
$var reg 16 Q d [15:0] $end
$var reg 16 R e [15:0] $end
$var reg 16 S f [15:0] $end
$var reg 16 T g [15:0] $end
$var reg 16 U h [15:0] $end
$upscope $end
$scope module demux_1_8_b $end
$var wire 16 V i [15:0] $end
$var wire 3 W sel [2:0] $end
$var reg 16 X a [15:0] $end
$var reg 16 Y b [15:0] $end
$var reg 16 Z c [15:0] $end
$var reg 16 [ d [15:0] $end
$var reg 16 \ e [15:0] $end
$var reg 16 ] f [15:0] $end
$var reg 16 ^ g [15:0] $end
$var reg 16 _ h [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b11 N
b0 M
b11 L
b11 K
b0 J
0I
b11 H
b11 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b11 7
b0 6
b0 5
b11 4
b0 3
b0 2
b11 1
b11 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b11 /
b11 F
b11 O
b0 0
b0 G
b0 N
b1 M
b1 W
b1 2
b1 5
b1 3
#10
b11 .
b11 E
b11 P
b0 /
b0 F
b0 O
b10 M
b10 W
b10 2
b10 5
b10 3
#15
b11 -
b11 D
b11 Q
b0 .
b0 E
b0 P
b11 M
b11 W
b11 2
b11 5
b11 3
#20
b11 ,
b11 C
b11 R
b0 -
b0 D
b0 Q
b100 M
b100 W
b100 2
b100 5
b100 3
#25
b11 +
b11 B
b11 S
b0 ,
b0 C
b0 R
b101 M
b101 W
b101 2
b101 5
b101 3
#30
b11 *
b11 A
b11 T
b0 +
b0 B
b0 S
b110 M
b110 W
b110 2
b110 5
b110 3
#35
b11 )
b11 @
b11 U
b0 *
b0 A
b0 T
b111 M
b111 W
b111 2
b111 5
b111 3
#40
b11 (
b11 ?
b11 X
b0 7
b0 K
b0 L
b11 6
b11 J
b11 V
b0 )
b0 @
b0 U
b0 0
b0 G
b0 N
1I
b0 M
b0 W
b1000 2
b1000 5
b1000 3
#45
b11 '
b11 >
b11 Y
b0 (
b0 ?
b0 X
b1 M
b1 W
b1001 2
b1001 5
b1001 3
#50
b11 &
b11 =
b11 Z
b0 '
b0 >
b0 Y
b10 M
b10 W
b1010 2
b1010 5
b1010 3
#55
b11 %
b11 <
b11 [
b0 &
b0 =
b0 Z
b11 M
b11 W
b1011 2
b1011 5
b1011 3
#60
b11 $
b11 ;
b11 \
b0 %
b0 <
b0 [
b100 M
b100 W
b1100 2
b1100 5
b1100 3
#65
b11 !
b11 8
b11 ]
b0 $
b0 ;
b0 \
b101 M
b101 W
b1101 2
b1101 5
b1101 3
#70
b11 #
b11 :
b11 ^
b0 !
b0 8
b0 ]
b110 M
b110 W
b1110 2
b1110 5
b1110 3
#75
b11 "
b11 9
b11 _
b0 #
b0 :
b0 ^
b111 M
b111 W
b1111 2
b1111 5
b1111 3
#80
b10000 3
