# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA-Project.gen/sources_1/ip/BRAM_img1/sim/BRAM_img1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
