0:TimingDRAM::TimingDRAM():51:mc=0: number of channels: 1
0:TimingDRAM::TimingDRAM():52:mc=0: address mapper:     memHierarchy.sandyBridgeAddrMapper
0:TimingDRAM:Channel:Channel():107:mc=0:chan=0: max pending trans: 32
0:TimingDRAM:Channel:Channel():108:mc=0:chan=0: number of ranks:   2
0:TimingDRAM:Rank:Rank():204:mc=0:chan=0:rank=0: number of banks: 16
0:TimingDRAM:Bank:Bank():263:mc=0:chan=0:rank=0:bank=0: CL:           14
0:TimingDRAM:Bank:Bank():264:mc=0:chan=0:rank=0:bank=0: CL_WR:        12
0:TimingDRAM:Bank:Bank():265:mc=0:chan=0:rank=0:bank=0: RCD:          14
0:TimingDRAM:Bank:Bank():266:mc=0:chan=0:rank=0:bank=0: TRP:          14
0:TimingDRAM:Bank:Bank():267:mc=0:chan=0:rank=0:bank=0: dataCycles:   2
0:TimingDRAM:Bank:Bank():268:mc=0:chan=0:rank=0:bank=0: transactionQ: memHierarchy.reorderTransactionQ
0:TimingDRAM:Bank:Bank():269:mc=0:chan=0:rank=0:bank=0: pagePolicy:   memHierarchy.timeoutPagePolicy
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu7 Finished after 5000 issued reads, 5000 returned (15993753 clocks)
TrivialCPU cpu2 Finished after 5000 issued reads, 5000 returned (16002401 clocks)
TrivialCPU cpu1 Finished after 5000 issued reads, 5000 returned (15973861 clocks)
TrivialCPU cpu0 Finished after 5000 issued reads, 5000 returned (16000672 clocks)
TrivialCPU cpu3 Finished after 5000 issued reads, 5000 returned (15938401 clocks)
TrivialCPU cpu4 Finished after 5000 issued reads, 5000 returned (15940131 clocks)
TrivialCPU cpu5 Finished after 5000 issued reads, 5000 returned (15949212 clocks)
TrivialCPU cpu6 Finished after 5000 issued reads, 5000 returned (15870077 clocks)
 l3cache.packet_latency : Accumulator : Sum.u64 = 7104576; SumSQ.u64 = 682039296; Count.u64 = 74006; 
 l3cache.send_bit_count : Accumulator : Sum.u64 = 6691200; SumSQ.u64 = 1554210816; Count.u64 = 74006; 
 l3cache.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.idle_time : Accumulator : Sum.u64 = 146000; SumSQ.u64 = 11716000000; Count.u64 = 2; 
 l3cache.TotalEventsReceived : Accumulator : Sum.u64 = 151551; SumSQ.u64 = 151551; Count.u64 = 151551; 
 l3cache.TotalEventsReplayed : Accumulator : Sum.u64 = 99920; SumSQ.u64 = 99920; Count.u64 = 99920; 
 l3cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.CacheHits : Accumulator : Sum.u64 = 777; SumSQ.u64 = 777; Count.u64 = 777; 
 l3cache.GetSHit_Arrival : Accumulator : Sum.u64 = 776; SumSQ.u64 = 776; Count.u64 = 776; 
 l3cache.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 l3cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.CacheMisses : Accumulator : Sum.u64 = 38697; SumSQ.u64 = 38697; Count.u64 = 38697; 
 l3cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 34505; SumSQ.u64 = 34505; Count.u64 = 34505; 
 l3cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 3907; SumSQ.u64 = 3907; Count.u64 = 3907; 
 l3cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 l3cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 l3cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetS_recv : Accumulator : Sum.u64 = 35539; SumSQ.u64 = 35539; Count.u64 = 35539; 
 l3cache.GetX_recv : Accumulator : Sum.u64 = 3935; SumSQ.u64 = 3935; Count.u64 = 3935; 
 l3cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.GetXResp_recv : Accumulator : Sum.u64 = 37515; SumSQ.u64 = 37515; Count.u64 = 37515; 
 l3cache.PutS_recv : Accumulator : Sum.u64 = 267; SumSQ.u64 = 267; Count.u64 = 267; 
 l3cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.MSHR_occupancy : Accumulator : Sum.u64 = 843460167; SumSQ.u64 = 66895021953; Count.u64 = 10657591; 
 l3cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_E : Accumulator : Sum.u64 = 32688; SumSQ.u64 = 32688; Count.u64 = 32688; 
 l3cache.evict_M : Accumulator : Sum.u64 = 3803; SumSQ.u64 = 3803; Count.u64 = 3803; 
 l3cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.latency_GetS_IS : Accumulator : Sum.u64 = 759408854; SumSQ.u64 = 22886815796682; Count.u64 = 33810; 
 l3cache.latency_GetS_M : Accumulator : Sum.u64 = 2155456; SumSQ.u64 = 57353107394; Count.u64 = 953; 
 l3cache.latency_GetX_IM : Accumulator : Sum.u64 = 81566714; SumSQ.u64 = 2371192500068; Count.u64 = 3705; 
 l3cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.latency_GetX_M : Accumulator : Sum.u64 = 329143; SumSQ.u64 = 9503408677; Count.u64 = 229; 
 l3cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 33810; SumSQ.u64 = 33810; Count.u64 = 33810; 
 l3cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 186; SumSQ.u64 = 186; Count.u64 = 186; 
 l3cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 3705; SumSQ.u64 = 3705; Count.u64 = 3705; 
 l3cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 l3cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 33810; SumSQ.u64 = 33810; Count.u64 = 33810; 
 l3cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 3705; SumSQ.u64 = 3705; Count.u64 = 3705; 
 l3cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; 
 l3cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; 
 l3cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 3803; SumSQ.u64 = 3803; Count.u64 = 3803; 
 l3cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; 
 l3cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 272; SumSQ.u64 = 272; Count.u64 = 272; 
 l3cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_GetS : Accumulator : Sum.u64 = 33810; SumSQ.u64 = 33810; Count.u64 = 33810; 
 l3cache.eventSent_GetX : Accumulator : Sum.u64 = 3705; SumSQ.u64 = 3705; Count.u64 = 3705; 
 l3cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_PutM : Accumulator : Sum.u64 = 3818; SumSQ.u64 = 3818; Count.u64 = 3818; 
 l3cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_GetSResp : Accumulator : Sum.u64 = 1729; SumSQ.u64 = 1729; Count.u64 = 1729; 
 l3cache.eventSent_GetXResp : Accumulator : Sum.u64 = 37745; SumSQ.u64 = 37745; Count.u64 = 37745; 
 l3cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_FetchInv : Accumulator : Sum.u64 = 36579; SumSQ.u64 = 36579; Count.u64 = 36579; 
 l3cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 953; SumSQ.u64 = 953; Count.u64 = 953; 
 l3cache.eventSent_Inv : Accumulator : Sum.u64 = 272; SumSQ.u64 = 272; Count.u64 = 272; 
 l3cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 36491; SumSQ.u64 = 36491; Count.u64 = 36491; 
 l3cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 1543; SumSQ.u64 = 1543; Count.u64 = 1543; 
 l3cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 212; SumSQ.u64 = 212; Count.u64 = 212; 
 l3cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 237; SumSQ.u64 = 237; Count.u64 = 237; 
 l3cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 32681; SumSQ.u64 = 32681; Count.u64 = 32681; 
 l3cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 846; SumSQ.u64 = 846; Count.u64 = 846; 
 l3cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l3cache.eventSent_PutE : Accumulator : Sum.u64 = 32673; SumSQ.u64 = 32673; Count.u64 = 32673; 
 c0.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12450; SumSQ.u64 = 12450; Count.u64 = 12450; 
 c0.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 61; SumSQ.u64 = 61; Count.u64 = 61; 
 c0.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.CacheHits : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c0.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; 
 c0.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.CacheMisses : Accumulator : Sum.u64 = 4986; SumSQ.u64 = 4986; Count.u64 = 4986; 
 c0.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4521; SumSQ.u64 = 4521; Count.u64 = 4521; 
 c0.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetS_recv : Accumulator : Sum.u64 = 4535; SumSQ.u64 = 4535; Count.u64 = 4535; 
 c0.l1cache.GetX_recv : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 273; SumSQ.u64 = 273; Count.u64 = 273; 
 c0.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4713; SumSQ.u64 = 4713; Count.u64 = 4713; 
 c0.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2366; SumSQ.u64 = 2366; Count.u64 = 2366; 
 c0.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 c0.l1cache.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 106514840; SumSQ.u64 = 1064913560; Count.u64 = 10656446; 
 c0.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_E : Accumulator : Sum.u64 = 1985; SumSQ.u64 = 1985; Count.u64 = 1985; 
 c0.l1cache.evict_M : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 c0.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 96778878; SumSQ.u64 = 2988640234036; Count.u64 = 4521; 
 c0.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 9705437; SumSQ.u64 = 293304532933; Count.u64 = 465; 
 c0.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.evict_S : Accumulator : Sum.u64 = 366; SumSQ.u64 = 366; Count.u64 = 366; 
 c0.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4521; SumSQ.u64 = 4521; Count.u64 = 4521; 
 c0.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 273; SumSQ.u64 = 273; Count.u64 = 273; 
 c0.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4248; SumSQ.u64 = 4248; Count.u64 = 4248; 
 c0.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c0.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 233; SumSQ.u64 = 233; Count.u64 = 233; 
 c0.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4521; SumSQ.u64 = 4521; Count.u64 = 4521; 
 c0.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 c0.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2366; SumSQ.u64 = 2366; Count.u64 = 2366; 
 c0.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 c0.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4535; SumSQ.u64 = 4535; Count.u64 = 4535; 
 c0.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 366; SumSQ.u64 = 366; Count.u64 = 366; 
 c0.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 1985; SumSQ.u64 = 1985; Count.u64 = 1985; 
 c0.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c0.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2133; SumSQ.u64 = 2133; Count.u64 = 2133; 
 c0.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 c0.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19651; SumSQ.u64 = 19651; Count.u64 = 19651; 
 c0.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.CacheHits : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c0.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c0.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.CacheMisses : Accumulator : Sum.u64 = 4945; SumSQ.u64 = 4945; Count.u64 = 4945; 
 c0.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4480; SumSQ.u64 = 4480; Count.u64 = 4480; 
 c0.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetS_recv : Accumulator : Sum.u64 = 4521; SumSQ.u64 = 4521; Count.u64 = 4521; 
 c0.l2cache.GetX_recv : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 234; SumSQ.u64 = 234; Count.u64 = 234; 
 c0.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4711; SumSQ.u64 = 4711; Count.u64 = 4711; 
 c0.l2cache.PutS_recv : Accumulator : Sum.u64 = 366; SumSQ.u64 = 366; Count.u64 = 366; 
 c0.l2cache.PutM_recv : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 c0.l2cache.PutE_recv : Accumulator : Sum.u64 = 1985; SumSQ.u64 = 1985; Count.u64 = 1985; 
 c0.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4524; SumSQ.u64 = 4524; Count.u64 = 4524; 
 c0.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 c0.l2cache.Inv_recv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c0.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105678960; SumSQ.u64 = 1049488994; Count.u64 = 10656444; 
 c0.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 95998106; SumSQ.u64 = 2928761731156; Count.u64 = 4480; 
 c0.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 9643768; SumSQ.u64 = 289209251000; Count.u64 = 463; 
 c0.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 126; SumSQ.u64 = 7938; Count.u64 = 2; 
 c0.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_S : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 c0.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4480; SumSQ.u64 = 4480; Count.u64 = 4480; 
 c0.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 c0.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 463; SumSQ.u64 = 463; Count.u64 = 463; 
 c0.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c0.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 234; SumSQ.u64 = 234; Count.u64 = 234; 
 c0.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4246; SumSQ.u64 = 4246; Count.u64 = 4246; 
 c0.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 463; SumSQ.u64 = 463; Count.u64 = 463; 
 c0.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c0.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 366; SumSQ.u64 = 366; Count.u64 = 366; 
 c0.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 217; SumSQ.u64 = 217; Count.u64 = 217; 
 c0.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c0.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 c0.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 449; SumSQ.u64 = 449; Count.u64 = 449; 
 c0.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 233; SumSQ.u64 = 233; Count.u64 = 233; 
 c0.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c0.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4480; SumSQ.u64 = 4480; Count.u64 = 4480; 
 c0.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 465; SumSQ.u64 = 465; Count.u64 = 465; 
 c0.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 c0.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4524; SumSQ.u64 = 4524; Count.u64 = 4524; 
 c0.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 133; SumSQ.u64 = 133; Count.u64 = 133; 
 c0.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c0.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 273; SumSQ.u64 = 273; Count.u64 = 273; 
 c0.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4713; SumSQ.u64 = 4713; Count.u64 = 4713; 
 c0.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2366; SumSQ.u64 = 2366; Count.u64 = 2366; 
 c0.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 97; SumSQ.u64 = 97; Count.u64 = 97; 
 c0.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c0.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c0.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 1985; SumSQ.u64 = 1985; Count.u64 = 1985; 
 c0.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 118; SumSQ.u64 = 118; Count.u64 = 118; 
 c0.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4075; SumSQ.u64 = 4075; Count.u64 = 4075; 
 c0.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2133; SumSQ.u64 = 2133; Count.u64 = 2133; 
 c0.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; 
 c0.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c0.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12506; SumSQ.u64 = 12506; Count.u64 = 12506; 
 c1.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 c1.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.CacheHits : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c1.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 c1.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.CacheMisses : Accumulator : Sum.u64 = 4988; SumSQ.u64 = 4988; Count.u64 = 4988; 
 c1.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c1.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetS_recv : Accumulator : Sum.u64 = 4486; SumSQ.u64 = 4486; Count.u64 = 4486; 
 c1.l1cache.GetX_recv : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 245; SumSQ.u64 = 245; Count.u64 = 245; 
 c1.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4743; SumSQ.u64 = 4743; Count.u64 = 4743; 
 c1.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2438; SumSQ.u64 = 2438; Count.u64 = 2438; 
 c1.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c1.l1cache.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 106281404; SumSQ.u64 = 1062330238; Count.u64 = 10646434; 
 c1.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_E : Accumulator : Sum.u64 = 1961; SumSQ.u64 = 1961; Count.u64 = 1961; 
 c1.l1cache.evict_M : Accumulator : Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; 
 c1.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 95497238; SumSQ.u64 = 2867712593616; Count.u64 = 4474; 
 c1.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 10781865; SumSQ.u64 = 311194282741; Count.u64 = 514; 
 c1.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.evict_S : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 c1.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c1.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c1.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 245; SumSQ.u64 = 245; Count.u64 = 245; 
 c1.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4229; SumSQ.u64 = 4229; Count.u64 = 4229; 
 c1.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 c1.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c1.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c1.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; 
 c1.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2438; SumSQ.u64 = 2438; Count.u64 = 2438; 
 c1.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c1.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4486; SumSQ.u64 = 4486; Count.u64 = 4486; 
 c1.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 c1.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 1961; SumSQ.u64 = 1961; Count.u64 = 1961; 
 c1.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 c1.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2177; SumSQ.u64 = 2177; Count.u64 = 2177; 
 c1.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 c1.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19713; SumSQ.u64 = 19713; Count.u64 = 19713; 
 c1.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.CacheHits : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 c1.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 c1.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c1.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.CacheMisses : Accumulator : Sum.u64 = 4943; SumSQ.u64 = 4943; Count.u64 = 4943; 
 c1.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4431; SumSQ.u64 = 4431; Count.u64 = 4431; 
 c1.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; 
 c1.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetS_recv : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c1.l2cache.GetX_recv : Accumulator : Sum.u64 = 514; SumSQ.u64 = 514; Count.u64 = 514; 
 c1.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 206; SumSQ.u64 = 206; Count.u64 = 206; 
 c1.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4737; SumSQ.u64 = 4737; Count.u64 = 4737; 
 c1.l2cache.PutS_recv : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 c1.l2cache.PutM_recv : Accumulator : Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; 
 c1.l2cache.PutE_recv : Accumulator : Sum.u64 = 1961; SumSQ.u64 = 1961; Count.u64 = 1961; 
 c1.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4601; SumSQ.u64 = 4601; Count.u64 = 4601; 
 c1.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 c1.l2cache.Inv_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c1.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105995611; SumSQ.u64 = 1057017429; Count.u64 = 10646437; 
 c1.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 95210315; SumSQ.u64 = 2851412672737; Count.u64 = 4431; 
 c1.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 10747210; SumSQ.u64 = 309745091870; Count.u64 = 507; 
 c1.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 316; SumSQ.u64 = 19972; Count.u64 = 5; 
 c1.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 c1.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4431; SumSQ.u64 = 4431; Count.u64 = 4431; 
 c1.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 39; SumSQ.u64 = 39; Count.u64 = 39; 
 c1.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 507; SumSQ.u64 = 507; Count.u64 = 507; 
 c1.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c1.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 206; SumSQ.u64 = 206; Count.u64 = 206; 
 c1.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4225; SumSQ.u64 = 4225; Count.u64 = 4225; 
 c1.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 507; SumSQ.u64 = 507; Count.u64 = 507; 
 c1.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c1.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 319; SumSQ.u64 = 319; Count.u64 = 319; 
 c1.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 242; SumSQ.u64 = 242; Count.u64 = 242; 
 c1.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c1.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 c1.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c1.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c1.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 c1.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4431; SumSQ.u64 = 4431; Count.u64 = 4431; 
 c1.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 512; SumSQ.u64 = 512; Count.u64 = 512; 
 c1.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 c1.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4601; SumSQ.u64 = 4601; Count.u64 = 4601; 
 c1.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 c1.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c1.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 245; SumSQ.u64 = 245; Count.u64 = 245; 
 c1.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4743; SumSQ.u64 = 4743; Count.u64 = 4743; 
 c1.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2438; SumSQ.u64 = 2438; Count.u64 = 2438; 
 c1.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c1.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 c1.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c1.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 1961; SumSQ.u64 = 1961; Count.u64 = 1961; 
 c1.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 102; SumSQ.u64 = 102; Count.u64 = 102; 
 c1.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4100; SumSQ.u64 = 4100; Count.u64 = 4100; 
 c1.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2177; SumSQ.u64 = 2177; Count.u64 = 2177; 
 c1.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 c1.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c1.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12479; SumSQ.u64 = 12479; Count.u64 = 12479; 
 c2.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 c2.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.CacheHits : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 c2.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c2.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c2.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.CacheMisses : Accumulator : Sum.u64 = 4985; SumSQ.u64 = 4985; Count.u64 = 4985; 
 c2.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4492; SumSQ.u64 = 4492; Count.u64 = 4492; 
 c2.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetS_recv : Accumulator : Sum.u64 = 4506; SumSQ.u64 = 4506; Count.u64 = 4506; 
 c2.l1cache.GetX_recv : Accumulator : Sum.u64 = 494; SumSQ.u64 = 494; Count.u64 = 494; 
 c2.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 c2.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4701; SumSQ.u64 = 4701; Count.u64 = 4701; 
 c2.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c2.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; 
 c2.l1cache.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 106536195; SumSQ.u64 = 1065082713; Count.u64 = 10657598; 
 c2.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_E : Accumulator : Sum.u64 = 1927; SumSQ.u64 = 1927; Count.u64 = 1927; 
 c2.l1cache.evict_M : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; 
 c2.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 96186077; SumSQ.u64 = 2955025073385; Count.u64 = 4492; 
 c2.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 10339759; SumSQ.u64 = 301288153797; Count.u64 = 493; 
 c2.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.evict_S : Accumulator : Sum.u64 = 368; SumSQ.u64 = 368; Count.u64 = 368; 
 c2.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4492; SumSQ.u64 = 4492; Count.u64 = 4492; 
 c2.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 c2.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4208; SumSQ.u64 = 4208; Count.u64 = 4208; 
 c2.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c2.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 240; SumSQ.u64 = 240; Count.u64 = 240; 
 c2.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4492; SumSQ.u64 = 4492; Count.u64 = 4492; 
 c2.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; 
 c2.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c2.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; 
 c2.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4506; SumSQ.u64 = 4506; Count.u64 = 4506; 
 c2.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 494; SumSQ.u64 = 494; Count.u64 = 494; 
 c2.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 368; SumSQ.u64 = 368; Count.u64 = 368; 
 c2.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 1927; SumSQ.u64 = 1927; Count.u64 = 1927; 
 c2.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c2.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2158; SumSQ.u64 = 2158; Count.u64 = 2158; 
 c2.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 c2.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19597; SumSQ.u64 = 19597; Count.u64 = 19597; 
 c2.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.CacheHits : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 c2.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; 
 c2.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.CacheMisses : Accumulator : Sum.u64 = 4921; SumSQ.u64 = 4921; Count.u64 = 4921; 
 c2.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4428; SumSQ.u64 = 4428; Count.u64 = 4428; 
 c2.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetS_recv : Accumulator : Sum.u64 = 4492; SumSQ.u64 = 4492; Count.u64 = 4492; 
 c2.l2cache.GetX_recv : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; 
 c2.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4694; SumSQ.u64 = 4694; Count.u64 = 4694; 
 c2.l2cache.PutS_recv : Accumulator : Sum.u64 = 368; SumSQ.u64 = 368; Count.u64 = 368; 
 c2.l2cache.PutM_recv : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; 
 c2.l2cache.PutE_recv : Accumulator : Sum.u64 = 1927; SumSQ.u64 = 1927; Count.u64 = 1927; 
 c2.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4510; SumSQ.u64 = 4510; Count.u64 = 4510; 
 c2.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 c2.l2cache.Inv_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c2.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105974622; SumSQ.u64 = 1054785010; Count.u64 = 10657596; 
 c2.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 95656416; SumSQ.u64 = 2911285246466; Count.u64 = 4428; 
 c2.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 10280224; SumSQ.u64 = 297876816706; Count.u64 = 484; 
 c2.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 572; SumSQ.u64 = 36360; Count.u64 = 9; 
 c2.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_S : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 c2.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4428; SumSQ.u64 = 4428; Count.u64 = 4428; 
 c2.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 c2.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c2.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 484; SumSQ.u64 = 484; Count.u64 = 484; 
 c2.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 c2.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 227; SumSQ.u64 = 227; Count.u64 = 227; 
 c2.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4201; SumSQ.u64 = 4201; Count.u64 = 4201; 
 c2.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 484; SumSQ.u64 = 484; Count.u64 = 484; 
 c2.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 9; SumSQ.u64 = 9; Count.u64 = 9; 
 c2.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 368; SumSQ.u64 = 368; Count.u64 = 368; 
 c2.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; 
 c2.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c2.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; 
 c2.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 469; SumSQ.u64 = 469; Count.u64 = 469; 
 c2.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 241; SumSQ.u64 = 241; Count.u64 = 241; 
 c2.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c2.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4428; SumSQ.u64 = 4428; Count.u64 = 4428; 
 c2.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 493; SumSQ.u64 = 493; Count.u64 = 493; 
 c2.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; 
 c2.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4510; SumSQ.u64 = 4510; Count.u64 = 4510; 
 c2.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 127; SumSQ.u64 = 127; Count.u64 = 127; 
 c2.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c2.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 284; SumSQ.u64 = 284; Count.u64 = 284; 
 c2.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4701; SumSQ.u64 = 4701; Count.u64 = 4701; 
 c2.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c2.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; 
 c2.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c2.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c2.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 1927; SumSQ.u64 = 1927; Count.u64 = 1927; 
 c2.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 108; SumSQ.u64 = 108; Count.u64 = 108; 
 c2.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4041; SumSQ.u64 = 4041; Count.u64 = 4041; 
 c2.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2157; SumSQ.u64 = 2157; Count.u64 = 2157; 
 c2.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 81; SumSQ.u64 = 81; Count.u64 = 81; 
 c2.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c2.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12489; SumSQ.u64 = 12489; Count.u64 = 12489; 
 c3.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c3.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.CacheHits : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c3.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 c3.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c3.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c3.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.CacheMisses : Accumulator : Sum.u64 = 4988; SumSQ.u64 = 4988; Count.u64 = 4988; 
 c3.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4487; SumSQ.u64 = 4487; Count.u64 = 4487; 
 c3.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetS_recv : Accumulator : Sum.u64 = 4498; SumSQ.u64 = 4498; Count.u64 = 4498; 
 c3.l1cache.GetX_recv : Accumulator : Sum.u64 = 502; SumSQ.u64 = 502; Count.u64 = 502; 
 c3.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 250; SumSQ.u64 = 250; Count.u64 = 250; 
 c3.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4738; SumSQ.u64 = 4738; Count.u64 = 4738; 
 c3.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2410; SumSQ.u64 = 2410; Count.u64 = 2410; 
 c3.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; 
 c3.l1cache.Inv_recv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c3.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 105988092; SumSQ.u64 = 1059375888; Count.u64 = 10651011; 
 c3.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_E : Accumulator : Sum.u64 = 1975; SumSQ.u64 = 1975; Count.u64 = 1975; 
 c3.l1cache.evict_M : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; 
 c3.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 95440525; SumSQ.u64 = 2855471993015; Count.u64 = 4487; 
 c3.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 10522520; SumSQ.u64 = 300058057860; Count.u64 = 501; 
 c3.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.evict_S : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 c3.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4487; SumSQ.u64 = 4487; Count.u64 = 4487; 
 c3.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c3.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 250; SumSQ.u64 = 250; Count.u64 = 250; 
 c3.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4237; SumSQ.u64 = 4237; Count.u64 = 4237; 
 c3.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c3.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c3.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c3.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 239; SumSQ.u64 = 239; Count.u64 = 239; 
 c3.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4487; SumSQ.u64 = 4487; Count.u64 = 4487; 
 c3.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; 
 c3.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2410; SumSQ.u64 = 2410; Count.u64 = 2410; 
 c3.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 88; SumSQ.u64 = 88; Count.u64 = 88; 
 c3.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c3.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4498; SumSQ.u64 = 4498; Count.u64 = 4498; 
 c3.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 502; SumSQ.u64 = 502; Count.u64 = 502; 
 c3.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 c3.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 1975; SumSQ.u64 = 1975; Count.u64 = 1975; 
 c3.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 c3.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c3.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2171; SumSQ.u64 = 2171; Count.u64 = 2171; 
 c3.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 c3.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19746; SumSQ.u64 = 19746; Count.u64 = 19746; 
 c3.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.CacheHits : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 c3.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 c3.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.CacheMisses : Accumulator : Sum.u64 = 4943; SumSQ.u64 = 4943; Count.u64 = 4943; 
 c3.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4442; SumSQ.u64 = 4442; Count.u64 = 4442; 
 c3.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetS_recv : Accumulator : Sum.u64 = 4487; SumSQ.u64 = 4487; Count.u64 = 4487; 
 c3.l2cache.GetX_recv : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 c3.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4734; SumSQ.u64 = 4734; Count.u64 = 4734; 
 c3.l2cache.PutS_recv : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 c3.l2cache.PutM_recv : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; 
 c3.l2cache.PutE_recv : Accumulator : Sum.u64 = 1975; SumSQ.u64 = 1975; Count.u64 = 1975; 
 c3.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4604; SumSQ.u64 = 4604; Count.u64 = 4604; 
 c3.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; 
 c3.l2cache.Inv_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c3.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105373169; SumSQ.u64 = 1048413415; Count.u64 = 10651014; 
 c3.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 94843045; SumSQ.u64 = 2808353020223; Count.u64 = 4442; 
 c3.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 10492240; SumSQ.u64 = 298052187588; Count.u64 = 495; 
 c3.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 379; SumSQ.u64 = 23941; Count.u64 = 6; 
 c3.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_S : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c3.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4442; SumSQ.u64 = 4442; Count.u64 = 4442; 
 c3.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c3.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c3.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c3.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 c3.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4233; SumSQ.u64 = 4233; Count.u64 = 4233; 
 c3.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c3.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c3.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 332; SumSQ.u64 = 332; Count.u64 = 332; 
 c3.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; 
 c3.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c3.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 c3.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 491; SumSQ.u64 = 491; Count.u64 = 491; 
 c3.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 238; SumSQ.u64 = 238; Count.u64 = 238; 
 c3.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c3.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c3.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4442; SumSQ.u64 = 4442; Count.u64 = 4442; 
 c3.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 501; SumSQ.u64 = 501; Count.u64 = 501; 
 c3.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c3.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4604; SumSQ.u64 = 4604; Count.u64 = 4604; 
 c3.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 120; SumSQ.u64 = 120; Count.u64 = 120; 
 c3.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; 
 c3.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 250; SumSQ.u64 = 250; Count.u64 = 250; 
 c3.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4738; SumSQ.u64 = 4738; Count.u64 = 4738; 
 c3.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2410; SumSQ.u64 = 2410; Count.u64 = 2410; 
 c3.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 89; SumSQ.u64 = 89; Count.u64 = 89; 
 c3.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c3.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 c3.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 1974; SumSQ.u64 = 1974; Count.u64 = 1974; 
 c3.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c3.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 112; SumSQ.u64 = 112; Count.u64 = 112; 
 c3.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4113; SumSQ.u64 = 4113; Count.u64 = 4113; 
 c3.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2172; SumSQ.u64 = 2172; Count.u64 = 2172; 
 c3.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; 
 c3.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c3.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12454; SumSQ.u64 = 12454; Count.u64 = 12454; 
 c4.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 c4.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.CacheHits : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; 
 c4.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c4.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c4.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c4.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.CacheMisses : Accumulator : Sum.u64 = 4975; SumSQ.u64 = 4975; Count.u64 = 4975; 
 c4.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4441; SumSQ.u64 = 4441; Count.u64 = 4441; 
 c4.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 534; SumSQ.u64 = 534; Count.u64 = 534; 
 c4.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetS_recv : Accumulator : Sum.u64 = 4460; SumSQ.u64 = 4460; Count.u64 = 4460; 
 c4.l1cache.GetX_recv : Accumulator : Sum.u64 = 540; SumSQ.u64 = 540; Count.u64 = 540; 
 c4.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4714; SumSQ.u64 = 4714; Count.u64 = 4714; 
 c4.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c4.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 c4.l1cache.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 105920663; SumSQ.u64 = 1058341997; Count.u64 = 10650810; 
 c4.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_E : Accumulator : Sum.u64 = 1965; SumSQ.u64 = 1965; Count.u64 = 1965; 
 c4.l1cache.evict_M : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 94673359; SumSQ.u64 = 2879197616377; Count.u64 = 4441; 
 c4.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 11121045; SumSQ.u64 = 342206488369; Count.u64 = 534; 
 c4.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.evict_S : Accumulator : Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; 
 c4.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4441; SumSQ.u64 = 4441; Count.u64 = 4441; 
 c4.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c4.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 534; SumSQ.u64 = 534; Count.u64 = 534; 
 c4.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4180; SumSQ.u64 = 4180; Count.u64 = 4180; 
 c4.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 534; SumSQ.u64 = 534; Count.u64 = 534; 
 c4.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 c4.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 266; SumSQ.u64 = 266; Count.u64 = 266; 
 c4.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4441; SumSQ.u64 = 4441; Count.u64 = 4441; 
 c4.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 534; SumSQ.u64 = 534; Count.u64 = 534; 
 c4.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c4.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 c4.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4460; SumSQ.u64 = 4460; Count.u64 = 4460; 
 c4.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 540; SumSQ.u64 = 540; Count.u64 = 540; 
 c4.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; 
 c4.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 1965; SumSQ.u64 = 1965; Count.u64 = 1965; 
 c4.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 16; SumSQ.u64 = 16; Count.u64 = 16; 
 c4.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c4.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2132; SumSQ.u64 = 2132; Count.u64 = 2132; 
 c4.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 c4.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19668; SumSQ.u64 = 19668; Count.u64 = 19668; 
 c4.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.CacheHits : Accumulator : Sum.u64 = 57; SumSQ.u64 = 57; Count.u64 = 57; 
 c4.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 c4.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.CacheMisses : Accumulator : Sum.u64 = 4918; SumSQ.u64 = 4918; Count.u64 = 4918; 
 c4.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4385; SumSQ.u64 = 4385; Count.u64 = 4385; 
 c4.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 533; SumSQ.u64 = 533; Count.u64 = 533; 
 c4.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetS_recv : Accumulator : Sum.u64 = 4441; SumSQ.u64 = 4441; Count.u64 = 4441; 
 c4.l2cache.GetX_recv : Accumulator : Sum.u64 = 534; SumSQ.u64 = 534; Count.u64 = 534; 
 c4.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 210; SumSQ.u64 = 210; Count.u64 = 210; 
 c4.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4708; SumSQ.u64 = 4708; Count.u64 = 4708; 
 c4.l2cache.PutS_recv : Accumulator : Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; 
 c4.l2cache.PutM_recv : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l2cache.PutE_recv : Accumulator : Sum.u64 = 1965; SumSQ.u64 = 1965; Count.u64 = 1965; 
 c4.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4584; SumSQ.u64 = 4584; Count.u64 = 4584; 
 c4.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 c4.l2cache.Inv_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c4.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105415955; SumSQ.u64 = 1048917501; Count.u64 = 10650813; 
 c4.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 94360819; SumSQ.u64 = 2861098488179; Count.u64 = 4385; 
 c4.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 11017760; SumSQ.u64 = 324036972814; Count.u64 = 530; 
 c4.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 191; SumSQ.u64 = 12161; Count.u64 = 3; 
 c4.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_S : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c4.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4385; SumSQ.u64 = 4385; Count.u64 = 4385; 
 c4.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 c4.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 530; SumSQ.u64 = 530; Count.u64 = 530; 
 c4.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c4.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 210; SumSQ.u64 = 210; Count.u64 = 210; 
 c4.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4175; SumSQ.u64 = 4175; Count.u64 = 4175; 
 c4.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 530; SumSQ.u64 = 530; Count.u64 = 530; 
 c4.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c4.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 334; SumSQ.u64 = 334; Count.u64 = 334; 
 c4.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 c4.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c4.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 c4.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 520; SumSQ.u64 = 520; Count.u64 = 520; 
 c4.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 264; SumSQ.u64 = 264; Count.u64 = 264; 
 c4.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 10; SumSQ.u64 = 10; Count.u64 = 10; 
 c4.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4385; SumSQ.u64 = 4385; Count.u64 = 4385; 
 c4.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 533; SumSQ.u64 = 533; Count.u64 = 533; 
 c4.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c4.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4584; SumSQ.u64 = 4584; Count.u64 = 4584; 
 c4.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 114; SumSQ.u64 = 114; Count.u64 = 114; 
 c4.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; 
 c4.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 261; SumSQ.u64 = 261; Count.u64 = 261; 
 c4.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4714; SumSQ.u64 = 4714; Count.u64 = 4714; 
 c4.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2398; SumSQ.u64 = 2398; Count.u64 = 2398; 
 c4.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; 
 c4.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c4.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c4.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 1965; SumSQ.u64 = 1965; Count.u64 = 1965; 
 c4.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c4.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 c4.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4064; SumSQ.u64 = 4064; Count.u64 = 4064; 
 c4.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2134; SumSQ.u64 = 2134; Count.u64 = 2134; 
 c4.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 70; SumSQ.u64 = 70; Count.u64 = 70; 
 c4.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c4.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12398; SumSQ.u64 = 12398; Count.u64 = 12398; 
 c5.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 56; SumSQ.u64 = 56; Count.u64 = 56; 
 c5.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.CacheHits : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; 
 c5.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 c5.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c5.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c5.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c5.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.CacheMisses : Accumulator : Sum.u64 = 4986; SumSQ.u64 = 4986; Count.u64 = 4986; 
 c5.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4525; SumSQ.u64 = 4525; Count.u64 = 4525; 
 c5.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 c5.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetS_recv : Accumulator : Sum.u64 = 4537; SumSQ.u64 = 4537; Count.u64 = 4537; 
 c5.l1cache.GetX_recv : Accumulator : Sum.u64 = 463; SumSQ.u64 = 463; Count.u64 = 463; 
 c5.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 c5.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4728; SumSQ.u64 = 4728; Count.u64 = 4728; 
 c5.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2333; SumSQ.u64 = 2333; Count.u64 = 2333; 
 c5.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c5.l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 106042927; SumSQ.u64 = 1059769673; Count.u64 = 10646115; 
 c5.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_E : Accumulator : Sum.u64 = 2070; SumSQ.u64 = 2070; Count.u64 = 2070; 
 c5.l1cache.evict_M : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c5.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 96178925; SumSQ.u64 = 2939023604025; Count.u64 = 4525; 
 c5.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 9829460; SumSQ.u64 = 291388490066; Count.u64 = 461; 
 c5.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.evict_S : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 c5.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4525; SumSQ.u64 = 4525; Count.u64 = 4525; 
 c5.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c5.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c5.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 c5.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 c5.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4267; SumSQ.u64 = 4267; Count.u64 = 4267; 
 c5.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 c5.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c5.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 222; SumSQ.u64 = 222; Count.u64 = 222; 
 c5.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4525; SumSQ.u64 = 4525; Count.u64 = 4525; 
 c5.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 c5.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c5.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2333; SumSQ.u64 = 2333; Count.u64 = 2333; 
 c5.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c5.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4537; SumSQ.u64 = 4537; Count.u64 = 4537; 
 c5.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 463; SumSQ.u64 = 463; Count.u64 = 463; 
 c5.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 c5.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 2070; SumSQ.u64 = 2070; Count.u64 = 2070; 
 c5.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 c5.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c5.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2111; SumSQ.u64 = 2111; Count.u64 = 2111; 
 c5.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 c5.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19704; SumSQ.u64 = 19704; Count.u64 = 19704; 
 c5.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.CacheHits : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; 
 c5.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; 
 c5.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c5.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.CacheMisses : Accumulator : Sum.u64 = 4933; SumSQ.u64 = 4933; Count.u64 = 4933; 
 c5.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c5.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 459; SumSQ.u64 = 459; Count.u64 = 459; 
 c5.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetS_recv : Accumulator : Sum.u64 = 4525; SumSQ.u64 = 4525; Count.u64 = 4525; 
 c5.l2cache.GetX_recv : Accumulator : Sum.u64 = 461; SumSQ.u64 = 461; Count.u64 = 461; 
 c5.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; 
 c5.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4718; SumSQ.u64 = 4718; Count.u64 = 4718; 
 c5.l2cache.PutS_recv : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 c5.l2cache.PutM_recv : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c5.l2cache.PutE_recv : Accumulator : Sum.u64 = 2070; SumSQ.u64 = 2070; Count.u64 = 2070; 
 c5.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4588; SumSQ.u64 = 4588; Count.u64 = 4588; 
 c5.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 118; SumSQ.u64 = 118; Count.u64 = 118; 
 c5.l2cache.Inv_recv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c5.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105335448; SumSQ.u64 = 1046781042; Count.u64 = 10646118; 
 c5.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 95517842; SumSQ.u64 = 2883897574114; Count.u64 = 4474; 
 c5.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 9781062; SumSQ.u64 = 287707011036; Count.u64 = 453; 
 c5.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 364; SumSQ.u64 = 22382; Count.u64 = 6; 
 c5.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_S : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 c5.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c5.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; 
 c5.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c5.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 453; SumSQ.u64 = 453; Count.u64 = 453; 
 c5.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c5.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 215; SumSQ.u64 = 215; Count.u64 = 215; 
 c5.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4259; SumSQ.u64 = 4259; Count.u64 = 4259; 
 c5.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 453; SumSQ.u64 = 453; Count.u64 = 453; 
 c5.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c5.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 331; SumSQ.u64 = 331; Count.u64 = 331; 
 c5.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 234; SumSQ.u64 = 234; Count.u64 = 234; 
 c5.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c5.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 c5.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 451; SumSQ.u64 = 451; Count.u64 = 451; 
 c5.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 223; SumSQ.u64 = 223; Count.u64 = 223; 
 c5.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c5.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4474; SumSQ.u64 = 4474; Count.u64 = 4474; 
 c5.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 459; SumSQ.u64 = 459; Count.u64 = 459; 
 c5.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; 
 c5.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4588; SumSQ.u64 = 4588; Count.u64 = 4588; 
 c5.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 118; SumSQ.u64 = 118; Count.u64 = 118; 
 c5.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; 
 c5.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 258; SumSQ.u64 = 258; Count.u64 = 258; 
 c5.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4728; SumSQ.u64 = 4728; Count.u64 = 4728; 
 c5.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2333; SumSQ.u64 = 2333; Count.u64 = 2333; 
 c5.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 79; SumSQ.u64 = 79; Count.u64 = 79; 
 c5.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; 
 c5.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c5.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 2070; SumSQ.u64 = 2070; Count.u64 = 2070; 
 c5.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c5.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 107; SumSQ.u64 = 107; Count.u64 = 107; 
 c5.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4137; SumSQ.u64 = 4137; Count.u64 = 4137; 
 c5.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2110; SumSQ.u64 = 2110; Count.u64 = 2110; 
 c5.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 73; SumSQ.u64 = 73; Count.u64 = 73; 
 c5.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c5.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12442; SumSQ.u64 = 12442; Count.u64 = 12442; 
 c6.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; 
 c6.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.CacheHits : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; 
 c6.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; 
 c6.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c6.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 c6.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c6.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.CacheMisses : Accumulator : Sum.u64 = 4982; SumSQ.u64 = 4982; Count.u64 = 4982; 
 c6.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c6.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetS_recv : Accumulator : Sum.u64 = 4520; SumSQ.u64 = 4520; Count.u64 = 4520; 
 c6.l1cache.GetX_recv : Accumulator : Sum.u64 = 480; SumSQ.u64 = 480; Count.u64 = 480; 
 c6.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 260; SumSQ.u64 = 260; Count.u64 = 260; 
 c6.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4722; SumSQ.u64 = 4722; Count.u64 = 4722; 
 c6.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2384; SumSQ.u64 = 2384; Count.u64 = 2384; 
 c6.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 c6.l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 105399501; SumSQ.u64 = 1053225519; Count.u64 = 10631744; 
 c6.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_E : Accumulator : Sum.u64 = 2026; SumSQ.u64 = 2026; Count.u64 = 2026; 
 c6.l1cache.evict_M : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c6.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 94914254; SumSQ.u64 = 2838938815842; Count.u64 = 4505; 
 c6.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 10336962; SumSQ.u64 = 310956364440; Count.u64 = 477; 
 c6.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.evict_S : Accumulator : Sum.u64 = 324; SumSQ.u64 = 324; Count.u64 = 324; 
 c6.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c6.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c6.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c6.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c6.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 260; SumSQ.u64 = 260; Count.u64 = 260; 
 c6.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4245; SumSQ.u64 = 4245; Count.u64 = 4245; 
 c6.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 c6.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 237; SumSQ.u64 = 237; Count.u64 = 237; 
 c6.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c6.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c6.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2384; SumSQ.u64 = 2384; Count.u64 = 2384; 
 c6.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 c6.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4520; SumSQ.u64 = 4520; Count.u64 = 4520; 
 c6.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 480; SumSQ.u64 = 480; Count.u64 = 480; 
 c6.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 324; SumSQ.u64 = 324; Count.u64 = 324; 
 c6.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 2026; SumSQ.u64 = 2026; Count.u64 = 2026; 
 c6.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; 
 c6.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c6.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2147; SumSQ.u64 = 2147; Count.u64 = 2147; 
 c6.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 c6.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19723; SumSQ.u64 = 19723; Count.u64 = 19723; 
 c6.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.CacheHits : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 c6.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 c6.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.CacheMisses : Accumulator : Sum.u64 = 4936; SumSQ.u64 = 4936; Count.u64 = 4936; 
 c6.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4459; SumSQ.u64 = 4459; Count.u64 = 4459; 
 c6.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetS_recv : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c6.l2cache.GetX_recv : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; 
 c6.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4717; SumSQ.u64 = 4717; Count.u64 = 4717; 
 c6.l2cache.PutS_recv : Accumulator : Sum.u64 = 324; SumSQ.u64 = 324; Count.u64 = 324; 
 c6.l2cache.PutM_recv : Accumulator : Sum.u64 = 235; SumSQ.u64 = 235; Count.u64 = 235; 
 c6.l2cache.PutE_recv : Accumulator : Sum.u64 = 2026; SumSQ.u64 = 2026; Count.u64 = 2026; 
 c6.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4603; SumSQ.u64 = 4603; Count.u64 = 4603; 
 c6.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; 
 c6.l2cache.Inv_recv : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 c6.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 104762636; SumSQ.u64 = 1041282042; Count.u64 = 10631747; 
 c6.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 94416191; SumSQ.u64 = 2802162333725; Count.u64 = 4459; 
 c6.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 10309275; SumSQ.u64 = 309621409993; Count.u64 = 473; 
 c6.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 270; SumSQ.u64 = 18374; Count.u64 = 4; 
 c6.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_S : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 c6.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4459; SumSQ.u64 = 4459; Count.u64 = 4459; 
 c6.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c6.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c6.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 473; SumSQ.u64 = 473; Count.u64 = 473; 
 c6.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 c6.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 219; SumSQ.u64 = 219; Count.u64 = 219; 
 c6.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4240; SumSQ.u64 = 4240; Count.u64 = 4240; 
 c6.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 473; SumSQ.u64 = 473; Count.u64 = 473; 
 c6.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 c6.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 324; SumSQ.u64 = 324; Count.u64 = 324; 
 c6.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 233; SumSQ.u64 = 233; Count.u64 = 233; 
 c6.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 c6.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c6.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 467; SumSQ.u64 = 467; Count.u64 = 467; 
 c6.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 237; SumSQ.u64 = 237; Count.u64 = 237; 
 c6.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; 
 c6.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4459; SumSQ.u64 = 4459; Count.u64 = 4459; 
 c6.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 477; SumSQ.u64 = 477; Count.u64 = 477; 
 c6.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; 
 c6.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4603; SumSQ.u64 = 4603; Count.u64 = 4603; 
 c6.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 113; SumSQ.u64 = 113; Count.u64 = 113; 
 c6.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; 
 c6.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 260; SumSQ.u64 = 260; Count.u64 = 260; 
 c6.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4722; SumSQ.u64 = 4722; Count.u64 = 4722; 
 c6.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2384; SumSQ.u64 = 2384; Count.u64 = 2384; 
 c6.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; 
 c6.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; 
 c6.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 2025; SumSQ.u64 = 2025; Count.u64 = 2025; 
 c6.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c6.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; 
 c6.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; 
 c6.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4136; SumSQ.u64 = 4136; Count.u64 = 4136; 
 c6.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2147; SumSQ.u64 = 2147; Count.u64 = 2147; 
 c6.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 69; SumSQ.u64 = 69; Count.u64 = 69; 
 c6.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c6.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.TotalEventsReceived : Accumulator : Sum.u64 = 12427; SumSQ.u64 = 12427; Count.u64 = 12427; 
 c7.l1cache.TotalEventsReplayed : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; 
 c7.l1cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.CacheHits : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 c7.l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c7.l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; 
 c7.l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.CacheMisses : Accumulator : Sum.u64 = 4983; SumSQ.u64 = 4983; Count.u64 = 4983; 
 c7.l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4488; SumSQ.u64 = 4488; Count.u64 = 4488; 
 c7.l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetS_recv : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c7.l1cache.GetX_recv : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.GetSResp_recv : Accumulator : Sum.u64 = 254; SumSQ.u64 = 254; Count.u64 = 254; 
 c7.l1cache.GetXResp_recv : Accumulator : Sum.u64 = 4729; SumSQ.u64 = 4729; Count.u64 = 4729; 
 c7.l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.FetchInv_recv : Accumulator : Sum.u64 = 2368; SumSQ.u64 = 2368; Count.u64 = 2368; 
 c7.l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 c7.l1cache.Inv_recv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.MSHR_occupancy : Accumulator : Sum.u64 = 106429882; SumSQ.u64 = 1063992886; Count.u64 = 10656195; 
 c7.l1cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_E : Accumulator : Sum.u64 = 2014; SumSQ.u64 = 2014; Count.u64 = 2014; 
 c7.l1cache.evict_M : Accumulator : Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; 
 c7.l1cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetS_IS : Accumulator : Sum.u64 = 96670993; SumSQ.u64 = 2957303812921; Count.u64 = 4488; 
 c7.l1cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetX_IM : Accumulator : Sum.u64 = 9728664; SumSQ.u64 = 269213423418; Count.u64 = 495; 
 c7.l1cache.latency_GetX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.evict_S : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 c7.l1cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4488; SumSQ.u64 = 4488; Count.u64 = 4488; 
 c7.l1cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l1cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l1cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 254; SumSQ.u64 = 254; Count.u64 = 254; 
 c7.l1cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4234; SumSQ.u64 = 4234; Count.u64 = 4234; 
 c7.l1cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l1cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c7.l1cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 244; SumSQ.u64 = 244; Count.u64 = 244; 
 c7.l1cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_GetS : Accumulator : Sum.u64 = 4488; SumSQ.u64 = 4488; Count.u64 = 4488; 
 c7.l1cache.eventSent_GetX : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_PutM : Accumulator : Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; 
 c7.l1cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_FetchResp : Accumulator : Sum.u64 = 2368; SumSQ.u64 = 2368; Count.u64 = 2368; 
 c7.l1cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 c7.l1cache.eventSent_AckInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l1cache.eventSent_GetSResp : Accumulator : Sum.u64 = 4505; SumSQ.u64 = 4505; Count.u64 = 4505; 
 c7.l1cache.eventSent_GetXResp : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l1cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.eventSent_PutS : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 c7.l1cache.eventSent_PutE : Accumulator : Sum.u64 = 2014; SumSQ.u64 = 2014; Count.u64 = 2014; 
 c7.l1cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 15; SumSQ.u64 = 15; Count.u64 = 15; 
 c7.l1cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l1cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 2124; SumSQ.u64 = 2124; Count.u64 = 2124; 
 c7.l1cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 c7.l2cache.TotalEventsReceived : Accumulator : Sum.u64 = 19653; SumSQ.u64 = 19653; Count.u64 = 19653; 
 c7.l2cache.TotalEventsReplayed : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.TotalNoncacheableEventsReceived : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.CacheHits : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 c7.l2cache.GetSHit_Arrival : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; 
 c7.l2cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.CacheMisses : Accumulator : Sum.u64 = 4935; SumSQ.u64 = 4935; Count.u64 = 4935; 
 c7.l2cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 4440; SumSQ.u64 = 4440; Count.u64 = 4440; 
 c7.l2cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l2cache.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetS_recv : Accumulator : Sum.u64 = 4488; SumSQ.u64 = 4488; Count.u64 = 4488; 
 c7.l2cache.GetX_recv : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l2cache.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.GetSResp_recv : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 c7.l2cache.GetXResp_recv : Accumulator : Sum.u64 = 4726; SumSQ.u64 = 4726; Count.u64 = 4726; 
 c7.l2cache.PutS_recv : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 c7.l2cache.PutM_recv : Accumulator : Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; 
 c7.l2cache.PutE_recv : Accumulator : Sum.u64 = 2014; SumSQ.u64 = 2014; Count.u64 = 2014; 
 c7.l2cache.FetchInv_recv : Accumulator : Sum.u64 = 4565; SumSQ.u64 = 4565; Count.u64 = 4565; 
 c7.l2cache.FetchInvX_recv : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 c7.l2cache.Inv_recv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c7.l2cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.MSHR_occupancy : Accumulator : Sum.u64 = 105952900; SumSQ.u64 = 1055086860; Count.u64 = 10656198; 
 c7.l2cache.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.latency_GetS_IS : Accumulator : Sum.u64 = 96223201; SumSQ.u64 = 2924654456347; Count.u64 = 4440; 
 c7.l2cache.latency_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.latency_GetX_IM : Accumulator : Sum.u64 = 9692849; SumSQ.u64 = 267398853371; Count.u64 = 492; 
 c7.l2cache.latency_GetX_SM : Accumulator : Sum.u64 = 190; SumSQ.u64 = 12034; Count.u64 = 3; 
 c7.l2cache.latency_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.latency_GetSX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.latency_GetSX_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.latency_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_S : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 c7.l2cache.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetS_I : Accumulator : Sum.u64 = 4440; SumSQ.u64 = 4440; Count.u64 = 4440; 
 c7.l2cache.stateEvent_GetS_S : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; 
 c7.l2cache.stateEvent_GetS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetX_I : Accumulator : Sum.u64 = 492; SumSQ.u64 = 492; Count.u64 = 492; 
 c7.l2cache.stateEvent_GetX_S : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c7.l2cache.stateEvent_GetX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 209; SumSQ.u64 = 209; Count.u64 = 209; 
 c7.l2cache.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 4231; SumSQ.u64 = 4231; Count.u64 = 4231; 
 c7.l2cache.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 492; SumSQ.u64 = 492; Count.u64 = 492; 
 c7.l2cache.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c7.l2cache.stateEvent_GetXResp_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_S : Accumulator : Sum.u64 = 323; SumSQ.u64 = 323; Count.u64 = 323; 
 c7.l2cache.stateEvent_PutS_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_M : Accumulator : Sum.u64 = 232; SumSQ.u64 = 232; Count.u64 = 232; 
 c7.l2cache.stateEvent_PutM_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_S : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c7.l2cache.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; 
 c7.l2cache.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 471; SumSQ.u64 = 471; Count.u64 = 471; 
 c7.l2cache.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchResp_MInv : Accumulator : Sum.u64 = 244; SumSQ.u64 = 244; Count.u64 = 244; 
 c7.l2cache.stateEvent_FetchResp_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchXResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchXResp_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchXResp_MInvX : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; 
 c7.l2cache.stateEvent_FetchXResp_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_SInv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l2cache.stateEvent_AckInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_SBInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_SInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_SMInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_SI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_GetS : Accumulator : Sum.u64 = 4440; SumSQ.u64 = 4440; Count.u64 = 4440; 
 c7.l2cache.eventSent_GetX : Accumulator : Sum.u64 = 495; SumSQ.u64 = 495; Count.u64 = 495; 
 c7.l2cache.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_PutS : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; 
 c7.l2cache.eventSent_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_FetchResp : Accumulator : Sum.u64 = 4565; SumSQ.u64 = 4565; Count.u64 = 4565; 
 c7.l2cache.eventSent_FetchXResp : Accumulator : Sum.u64 = 116; SumSQ.u64 = 116; Count.u64 = 116; 
 c7.l2cache.eventSent_AckInv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; 
 c7.l2cache.eventSent_NACK_down : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_GetSResp : Accumulator : Sum.u64 = 254; SumSQ.u64 = 254; Count.u64 = 254; 
 c7.l2cache.eventSent_GetXResp : Accumulator : Sum.u64 = 4729; SumSQ.u64 = 4729; Count.u64 = 4729; 
 c7.l2cache.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_Fetch : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_FetchInv : Accumulator : Sum.u64 = 2368; SumSQ.u64 = 2368; Count.u64 = 2368; 
 c7.l2cache.eventSent_FetchInvX : Accumulator : Sum.u64 = 75; SumSQ.u64 = 75; Count.u64 = 75; 
 c7.l2cache.eventSent_Inv : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; 
 c7.l2cache.eventSent_NACK_up : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckPut_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.evict_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetS_E : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; 
 c7.l2cache.stateEvent_GetX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_GetSX_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutS_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_E : Accumulator : Sum.u64 = 2014; SumSQ.u64 = 2014; Count.u64 = 2014; 
 c7.l2cache.stateEvent_PutE_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_MInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_MInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_MI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutE_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_PutM_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_E : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; 
 c7.l2cache.stateEvent_FetchInvX_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInvX_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_E : Accumulator : Sum.u64 = 4094; SumSQ.u64 = 4094; Count.u64 = 4094; 
 c7.l2cache.stateEvent_FetchInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchResp_EInv : Accumulator : Sum.u64 = 2124; SumSQ.u64 = 2124; Count.u64 = 2124; 
 c7.l2cache.stateEvent_FetchResp_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchXResp_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FetchXResp_EInvX : Accumulator : Sum.u64 = 63; SumSQ.u64 = 63; Count.u64 = 63; 
 c7.l2cache.stateEvent_FetchXResp_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_AckInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLine_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_E : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_EInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_EInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.stateEvent_FlushLineInv_EI : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 c7.l2cache.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.packet_latency : Accumulator : Sum.u64 = 9028732; SumSQ.u64 = 1101505304; Count.u64 = 74006; 
 dirctrl.send_bit_count : Accumulator : Sum.u64 = 23944064; SumSQ.u64 = 12596043776; Count.u64 = 74006; 
 dirctrl.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.idle_time : Accumulator : Sum.u64 = 247533; SumSQ.u64 = 48396198089; Count.u64 = 2; 
 dirctrl.replacement_request_latency : Accumulator : Sum.u64 = 36491; SumSQ.u64 = 36491; Count.u64 = 36491; 
 dirctrl.get_request_latency : Accumulator : Sum.u64 = 1764185; SumSQ.u64 = 82970081; Count.u64 = 37515; 
 dirctrl.directory_cache_hits : Accumulator : Sum.u64 = 74006; SumSQ.u64 = 74006; Count.u64 = 74006; 
 dirctrl.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_received_GetX : Accumulator : Sum.u64 = 3705; SumSQ.u64 = 3705; Count.u64 = 3705; 
 dirctrl.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_received_GetS : Accumulator : Sum.u64 = 33810; SumSQ.u64 = 33810; Count.u64 = 33810; 
 dirctrl.requests_received_PutM : Accumulator : Sum.u64 = 3818; SumSQ.u64 = 3818; Count.u64 = 3818; 
 dirctrl.requests_received_PutE : Accumulator : Sum.u64 = 32673; SumSQ.u64 = 32673; Count.u64 = 32673; 
 dirctrl.requests_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_FetchXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_received_PutS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.memory_requests_data_read : Accumulator : Sum.u64 = 37515; SumSQ.u64 = 37515; Count.u64 = 37515; 
 dirctrl.memory_requests_data_write : Accumulator : Sum.u64 = 3818; SumSQ.u64 = 3818; Count.u64 = 3818; 
 dirctrl.memory_requests_directory_entry_read : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.memory_requests_directory_entry_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_sent_Inv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_sent_FetchInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_sent_FetchInvX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_sent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_sent_GetSResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.responses_sent_GetXResp : Accumulator : Sum.u64 = 37515; SumSQ.u64 = 37515; Count.u64 = 37515; 
 dirctrl.MSHR_occupancy : Accumulator : Sum.u64 = 1726670; SumSQ.u64 = 1726670; Count.u64 = 5328627; 
 dirctrl.requests_received_noncacheable : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 dirctrl.requests_received_custom : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory.requests_received_GetS : Accumulator : Sum.u64 = 33810; SumSQ.u64 = 33810; Count.u64 = 33810; 
 memory.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory.requests_received_GetX : Accumulator : Sum.u64 = 3705; SumSQ.u64 = 3705; Count.u64 = 3705; 
 memory.requests_received_PutM : Accumulator : Sum.u64 = 3818; SumSQ.u64 = 3818; Count.u64 = 3818; 
 memory.outstanding_requests : Accumulator : Sum.u64 = 1277122; SumSQ.u64 = 1277122; Count.u64 = 6397118; 
 memory.latency_GetS : Accumulator : Sum.u64 = 1049520; SumSQ.u64 = 32587272; Count.u64 = 33810; 
 memory.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory.latency_GetX : Accumulator : Sum.u64 = 115113; SumSQ.u64 = 3578211; Count.u64 = 3705; 
 memory.latency_PutM : Accumulator : Sum.u64 = 112489; SumSQ.u64 = 3325271; Count.u64 = 3818; 
 memory.cycles_with_issue : Accumulator : Sum.u64 = 41333; SumSQ.u64 = 41333; Count.u64 = 41333; 
 memory.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 memory.total_cycles : Accumulator : Sum.u64 = 6397118; SumSQ.u64 = 40923118705924; Count.u64 = 1; 
Simulation is complete, simulated time: 5.3288 ms
