{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543029256395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543029256402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 22:14:16 2018 " "Processing started: Fri Nov 23 22:14:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543029256402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029256402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-Trumpet -c FPGA-Trumpet " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-Trumpet -c FPGA-Trumpet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029256402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543029257324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543029257324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioController/I2C_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "AudioController/Audio_Clock.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "AudioController/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "AudioController/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "AudioController/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-trumpet.v 5 5 " "Found 5 design units, including 5 entities, in source file fpga-trumpet.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGATrumpet " "Found entity 1: FPGATrumpet" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268119 ""} { "Info" "ISGN_ENTITY_NAME" "2 note_Select " "Found entity 2: note_Select" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268119 ""} { "Info" "ISGN_ENTITY_NAME" "3 micCheck " "Found entity 3: micCheck" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268119 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268119 ""} { "Info" "ISGN_ENTITY_NAME" "5 RateDivider " "Found entity 5: RateDivider" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4.v 1 1 " "Found 1 design units, including 1 entities, in source file c4.v" { { "Info" "ISGN_ENTITY_NAME" "1 c4 " "Found entity 1: c4" {  } { { "c4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs4.v 1 1 " "Found 1 design units, including 1 entities, in source file cs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs4 " "Found entity 1: cs4" {  } { { "cs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d4.v 1 1 " "Found 1 design units, including 1 entities, in source file d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 d4 " "Found entity 1: d4" {  } { { "d4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds4.v 1 1 " "Found 1 design units, including 1 entities, in source file ds4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds4 " "Found entity 1: ds4" {  } { { "ds4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e4.v 1 1 " "Found 1 design units, including 1 entities, in source file e4.v" { { "Info" "ISGN_ENTITY_NAME" "1 e4 " "Found entity 1: e4" {  } { { "e4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f4.v 1 1 " "Found 1 design units, including 1 entities, in source file f4.v" { { "Info" "ISGN_ENTITY_NAME" "1 f4 " "Found entity 1: f4" {  } { { "f4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g4.v 1 1 " "Found 1 design units, including 1 entities, in source file g4.v" { { "Info" "ISGN_ENTITY_NAME" "1 g4 " "Found entity 1: g4" {  } { { "g4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs4.v 1 1 " "Found 1 design units, including 1 entities, in source file gs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs4 " "Found entity 1: gs4" {  } { { "gs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a4.v 1 1 " "Found 1 design units, including 1 entities, in source file a4.v" { { "Info" "ISGN_ENTITY_NAME" "1 a4 " "Found entity 1: a4" {  } { { "a4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "as4.v 1 1 " "Found 1 design units, including 1 entities, in source file as4.v" { { "Info" "ISGN_ENTITY_NAME" "1 as4 " "Found entity 1: as4" {  } { { "as4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b4.v 1 1 " "Found 1 design units, including 1 entities, in source file b4.v" { { "Info" "ISGN_ENTITY_NAME" "1 b4 " "Found entity 1: b4" {  } { { "b4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5.v 1 1 " "Found 1 design units, including 1 entities, in source file c5.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5 " "Found entity 1: c5" {  } { { "c5.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newnewfs4.v 1 1 " "Found 1 design units, including 1 entities, in source file newnewfs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newnewfs4 " "Found entity 1: newnewfs4" {  } { { "newnewfs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGATrumpet " "Elaborating entity \"FPGATrumpet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543029268533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPGA-Trumpet.v(231) " "Verilog HDL assignment warning at FPGA-Trumpet.v(231): truncated value with size 32 to match size of target (1)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029268537 "|FPGATrumpet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_Select note_Select:n0 " "Elaborating entity \"note_Select\" for hierarchy \"note_Select:n0\"" {  } { { "FPGA-Trumpet.v" "n0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA-Trumpet.v(400) " "Verilog HDL assignment warning at FPGA-Trumpet.v(400): truncated value with size 32 to match size of target (16)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029268565 "|FPGATrumpet|note_Select:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c4 note_Select:n0\|c4:c0 " "Elaborating entity \"c4\" for hierarchy \"note_Select:n0\|c4:c0\"" {  } { { "FPGA-Trumpet.v" "c0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|c4:c0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\"" {  } { { "c4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|c4:c0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\"" {  } { { "c4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|c4:c0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/c4.mif " "Parameter \"init_file\" = \"./mif/c4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268671 ""}  } { { "c4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029268671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vom1 " "Found entity 1: altsyncram_vom1" {  } { { "db/altsyncram_vom1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vom1 note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated " "Elaborating entity \"altsyncram_vom1\" for hierarchy \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_vom1.tdf" "decode3" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_vom1.tdf" "rden_decode" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ugb " "Found entity 1: mux_ugb" {  } { { "db/mux_ugb.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/mux_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029268904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029268904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ugb note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|mux_ugb:mux2 " "Elaborating entity \"mux_ugb\" for hierarchy \"note_Select:n0\|c4:c0\|altsyncram:altsyncram_component\|altsyncram_vom1:auto_generated\|mux_ugb:mux2\"" {  } { { "db/altsyncram_vom1.tdf" "mux2" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs4 note_Select:n0\|cs4:cs0 " "Elaborating entity \"cs4\" for hierarchy \"note_Select:n0\|cs4:cs0\"" {  } { { "FPGA-Trumpet.v" "cs0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component\"" {  } { { "cs4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component\"" {  } { { "cs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029268961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/cs4.mif " "Parameter \"init_file\" = \"./mif/cs4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029268961 ""}  } { { "cs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029268961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvn1 " "Found entity 1: altsyncram_hvn1" {  } { { "db/altsyncram_hvn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_hvn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvn1 note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component\|altsyncram_hvn1:auto_generated " "Elaborating entity \"altsyncram_hvn1\" for hierarchy \"note_Select:n0\|cs4:cs0\|altsyncram:altsyncram_component\|altsyncram_hvn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d4 note_Select:n0\|d4:d0 " "Elaborating entity \"d4\" for hierarchy \"note_Select:n0\|d4:d0\"" {  } { { "FPGA-Trumpet.v" "d0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|d4:d0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|d4:d0\|altsyncram:altsyncram_component\"" {  } { { "d4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|d4:d0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|d4:d0\|altsyncram:altsyncram_component\"" {  } { { "d4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|d4:d0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|d4:d0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/d4.mif " "Parameter \"init_file\" = \"./mif/d4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269093 ""}  } { { "d4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrn1 " "Found entity 1: altsyncram_vrn1" {  } { { "db/altsyncram_vrn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vrn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrn1 note_Select:n0\|d4:d0\|altsyncram:altsyncram_component\|altsyncram_vrn1:auto_generated " "Elaborating entity \"altsyncram_vrn1\" for hierarchy \"note_Select:n0\|d4:d0\|altsyncram:altsyncram_component\|altsyncram_vrn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds4 note_Select:n0\|ds4:ds0 " "Elaborating entity \"ds4\" for hierarchy \"note_Select:n0\|ds4:ds0\"" {  } { { "FPGA-Trumpet.v" "ds0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component\"" {  } { { "ds4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component\"" {  } { { "ds4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/ds4.mif " "Parameter \"init_file\" = \"./mif/ds4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269224 ""}  } { { "ds4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivn1 " "Found entity 1: altsyncram_ivn1" {  } { { "db/altsyncram_ivn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_ivn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivn1 note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component\|altsyncram_ivn1:auto_generated " "Elaborating entity \"altsyncram_ivn1\" for hierarchy \"note_Select:n0\|ds4:ds0\|altsyncram:altsyncram_component\|altsyncram_ivn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e4 note_Select:n0\|e4:e0 " "Elaborating entity \"e4\" for hierarchy \"note_Select:n0\|e4:e0\"" {  } { { "FPGA-Trumpet.v" "e0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|e4:e0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|e4:e0\|altsyncram:altsyncram_component\"" {  } { { "e4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|e4:e0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|e4:e0\|altsyncram:altsyncram_component\"" {  } { { "e4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|e4:e0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|e4:e0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/e4.mif " "Parameter \"init_file\" = \"./mif/e4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269352 ""}  } { { "e4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sn1 " "Found entity 1: altsyncram_0sn1" {  } { { "db/altsyncram_0sn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_0sn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sn1 note_Select:n0\|e4:e0\|altsyncram:altsyncram_component\|altsyncram_0sn1:auto_generated " "Elaborating entity \"altsyncram_0sn1\" for hierarchy \"note_Select:n0\|e4:e0\|altsyncram:altsyncram_component\|altsyncram_0sn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f4 note_Select:n0\|f4:f0 " "Elaborating entity \"f4\" for hierarchy \"note_Select:n0\|f4:f0\"" {  } { { "FPGA-Trumpet.v" "f0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|f4:f0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|f4:f0\|altsyncram:altsyncram_component\"" {  } { { "f4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|f4:f0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|f4:f0\|altsyncram:altsyncram_component\"" {  } { { "f4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|f4:f0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|f4:f0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/f4.mif " "Parameter \"init_file\" = \"./mif/f4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269481 ""}  } { { "f4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sn1 " "Found entity 1: altsyncram_1sn1" {  } { { "db/altsyncram_1sn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_1sn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sn1 note_Select:n0\|f4:f0\|altsyncram:altsyncram_component\|altsyncram_1sn1:auto_generated " "Elaborating entity \"altsyncram_1sn1\" for hierarchy \"note_Select:n0\|f4:f0\|altsyncram:altsyncram_component\|altsyncram_1sn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newnewfs4 note_Select:n0\|newnewfs4:fs0 " "Elaborating entity \"newnewfs4\" for hierarchy \"note_Select:n0\|newnewfs4:fs0\"" {  } { { "FPGA-Trumpet.v" "fs0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component\"" {  } { { "newnewfs4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component\"" {  } { { "newnewfs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/newnewfs4.mif " "Parameter \"init_file\" = \"./mif/newnewfs4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269637 ""}  } { { "newnewfs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ko1 " "Found entity 1: altsyncram_8ko1" {  } { { "db/altsyncram_8ko1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_8ko1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ko1 note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component\|altsyncram_8ko1:auto_generated " "Elaborating entity \"altsyncram_8ko1\" for hierarchy \"note_Select:n0\|newnewfs4:fs0\|altsyncram:altsyncram_component\|altsyncram_8ko1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g4 note_Select:n0\|g4:g0 " "Elaborating entity \"g4\" for hierarchy \"note_Select:n0\|g4:g0\"" {  } { { "FPGA-Trumpet.v" "g0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|g4:g0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|g4:g0\|altsyncram:altsyncram_component\"" {  } { { "g4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|g4:g0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|g4:g0\|altsyncram:altsyncram_component\"" {  } { { "g4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|g4:g0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|g4:g0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/g4.mif " "Parameter \"init_file\" = \"./mif/g4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269796 ""}  } { { "g4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sn1 " "Found entity 1: altsyncram_2sn1" {  } { { "db/altsyncram_2sn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_2sn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2sn1 note_Select:n0\|g4:g0\|altsyncram:altsyncram_component\|altsyncram_2sn1:auto_generated " "Elaborating entity \"altsyncram_2sn1\" for hierarchy \"note_Select:n0\|g4:g0\|altsyncram:altsyncram_component\|altsyncram_2sn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gs4 note_Select:n0\|gs4:gs0 " "Elaborating entity \"gs4\" for hierarchy \"note_Select:n0\|gs4:gs0\"" {  } { { "FPGA-Trumpet.v" "gs0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component\"" {  } { { "gs4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component\"" {  } { { "gs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/gs4.mif " "Parameter \"init_file\" = \"./mif/gs4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029269934 ""}  } { { "gs4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029269934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvn1 " "Found entity 1: altsyncram_lvn1" {  } { { "db/altsyncram_lvn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lvn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029269995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029269995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvn1 note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component\|altsyncram_lvn1:auto_generated " "Elaborating entity \"altsyncram_lvn1\" for hierarchy \"note_Select:n0\|gs4:gs0\|altsyncram:altsyncram_component\|altsyncram_lvn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029269998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a4 note_Select:n0\|a4:a0 " "Elaborating entity \"a4\" for hierarchy \"note_Select:n0\|a4:a0\"" {  } { { "FPGA-Trumpet.v" "a0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|a4:a0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|a4:a0\|altsyncram:altsyncram_component\"" {  } { { "a4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|a4:a0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|a4:a0\|altsyncram:altsyncram_component\"" {  } { { "a4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|a4:a0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|a4:a0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/a4.mif " "Parameter \"init_file\" = \"./mif/a4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270072 ""}  } { { "a4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029270072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srn1 " "Found entity 1: altsyncram_srn1" {  } { { "db/altsyncram_srn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_srn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srn1 note_Select:n0\|a4:a0\|altsyncram:altsyncram_component\|altsyncram_srn1:auto_generated " "Elaborating entity \"altsyncram_srn1\" for hierarchy \"note_Select:n0\|a4:a0\|altsyncram:altsyncram_component\|altsyncram_srn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as4 note_Select:n0\|as4:as0 " "Elaborating entity \"as4\" for hierarchy \"note_Select:n0\|as4:as0\"" {  } { { "FPGA-Trumpet.v" "as0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|as4:as0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|as4:as0\|altsyncram:altsyncram_component\"" {  } { { "as4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|as4:as0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|as4:as0\|altsyncram:altsyncram_component\"" {  } { { "as4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|as4:as0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|as4:as0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/as4.mif " "Parameter \"init_file\" = \"./mif/as4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270213 ""}  } { { "as4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029270213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvn1 " "Found entity 1: altsyncram_fvn1" {  } { { "db/altsyncram_fvn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_fvn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvn1 note_Select:n0\|as4:as0\|altsyncram:altsyncram_component\|altsyncram_fvn1:auto_generated " "Elaborating entity \"altsyncram_fvn1\" for hierarchy \"note_Select:n0\|as4:as0\|altsyncram:altsyncram_component\|altsyncram_fvn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b4 note_Select:n0\|b4:b0 " "Elaborating entity \"b4\" for hierarchy \"note_Select:n0\|b4:b0\"" {  } { { "FPGA-Trumpet.v" "b0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|b4:b0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|b4:b0\|altsyncram:altsyncram_component\"" {  } { { "b4.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|b4:b0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|b4:b0\|altsyncram:altsyncram_component\"" {  } { { "b4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|b4:b0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|b4:b0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/b4.mif " "Parameter \"init_file\" = \"./mif/b4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270353 ""}  } { { "b4.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029270353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trn1 " "Found entity 1: altsyncram_trn1" {  } { { "db/altsyncram_trn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_trn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_trn1 note_Select:n0\|b4:b0\|altsyncram:altsyncram_component\|altsyncram_trn1:auto_generated " "Elaborating entity \"altsyncram_trn1\" for hierarchy \"note_Select:n0\|b4:b0\|altsyncram:altsyncram_component\|altsyncram_trn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c5 note_Select:n0\|c5:hc0 " "Elaborating entity \"c5\" for hierarchy \"note_Select:n0\|c5:hc0\"" {  } { { "FPGA-Trumpet.v" "hc0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component\"" {  } { { "c5.v" "altsyncram_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component\"" {  } { { "c5.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component " "Instantiated megafunction \"note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/hc.mif " "Parameter \"init_file\" = \"./mif/hc.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270498 ""}  } { { "c5.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029270498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_itn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itn1 " "Found entity 1: altsyncram_itn1" {  } { { "db/altsyncram_itn1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_itn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_itn1 note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component\|altsyncram_itn1:auto_generated " "Elaborating entity \"altsyncram_itn1\" for hierarchy \"note_Select:n0\|c5:hc0\|altsyncram:altsyncram_component\|altsyncram_itn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "FPGA-Trumpet.v" "Audio_Controller" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "AudioController/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "AudioController/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "AudioController/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "AudioController/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioController/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029270862 ""}  } { { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029270862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029270944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029270944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029270948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029271009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029271009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029271068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029271068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029271139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029271139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029271200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029271200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029271260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "AudioController/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "AudioController/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029271989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "AudioController/Audio_Clock.v" "altpll_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "AudioController/Audio_Clock.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272054 ""}  } { { "AudioController/Audio_Clock.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029272054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "FPGA-Trumpet.v" "avc" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272139 "|FPGATrumpet|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272139 "|FPGATrumpet|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272139 "|FPGATrumpet|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543029272139 "|FPGATrumpet|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "AudioController/avconf.v" "u0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "AudioController/I2C_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272142 "|FPGATrumpet|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "AudioController/I2C_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272142 "|FPGATrumpet|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "AudioController/I2C_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272142 "|FPGATrumpet|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "FPGA-Trumpet.v" "VGA" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE scalestaff.mif " "Parameter \"INIT_FILE\" = \"scalestaff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272161 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029272161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnm1 " "Found entity 1: altsyncram_lnm1" {  } { { "db/altsyncram_lnm1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lnm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated " "Elaborating entity \"altsyncram_lnm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_lnm1.tdf" "decode2" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lnm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_lnm1.tdf" "rden_decode_b" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lnm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_lnm1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_lnm1.tdf" "mux3" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lnm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543029272475 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543029272475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543029272540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029272540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micCheck micCheck:tm0 " "Elaborating entity \"micCheck\" for hierarchy \"micCheck:tm0\"" {  } { { "FPGA-Trumpet.v" "tm0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 11 FPGA-Trumpet.v(494) " "Verilog HDL assignment warning at FPGA-Trumpet.v(494): truncated value with size 26 to match size of target (11)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272557 "|FPGATrumpet|micCheck:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA-Trumpet.v(501) " "Verilog HDL assignment warning at FPGA-Trumpet.v(501): truncated value with size 32 to match size of target (11)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272557 "|FPGATrumpet|micCheck:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA-Trumpet.v(503) " "Verilog HDL assignment warning at FPGA-Trumpet.v(503): truncated value with size 32 to match size of target (11)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272558 "|FPGATrumpet|micCheck:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA-Trumpet.v(505) " "Verilog HDL assignment warning at FPGA-Trumpet.v(505): truncated value with size 32 to match size of target (11)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272558 "|FPGATrumpet|micCheck:tm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA-Trumpet.v(507) " "Verilog HDL assignment warning at FPGA-Trumpet.v(507): truncated value with size 32 to match size of target (11)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272558 "|FPGATrumpet|micCheck:tm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:rd0 " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:rd0\"" {  } { { "FPGA-Trumpet.v" "rd0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FPGA-Trumpet.v(554) " "Verilog HDL assignment warning at FPGA-Trumpet.v(554): truncated value with size 32 to match size of target (26)" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543029272580 "|FPGATrumpet|RateDivider:rd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "FPGA-Trumpet.v" "H0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029272599 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 97 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 127 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 157 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 187 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 217 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 247 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 277 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 307 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 397 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 427 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 457 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 487 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 517 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 547 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 577 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 607 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 697 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 727 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 757 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 787 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 817 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 847 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 877 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 907 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 937 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v" 237 0 0 } } { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029272999 "|FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543029272999 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543029272999 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "avconf:avc\|Ram0 " "RAM logic \"avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AudioController/avconf.v" "Ram0" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543029273364 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543029273364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543029273920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543029274488 "|FPGATrumpet|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543029274488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543029274638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543029276092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543029276922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543029276922 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543029277041 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543029277041 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543029277053 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543029277053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543029277312 "|FPGATrumpet|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543029277312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1287 " "Implemented 1287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543029277316 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543029277316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543029277316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "824 " "Implemented 824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543029277316 ""} { "Info" "ICUT_CUT_TM_RAMS" "365 " "Implemented 365 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543029277316 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543029277316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543029277316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543029277403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 22:14:37 2018 " "Processing ended: Fri Nov 23 22:14:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543029277403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543029277403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543029277403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543029277403 ""}
