<profile>

<section name = "Vitis HLS Report for 'decoder_Pipeline_decoder_label10'" level="0">
<item name = "Date">Sat Nov  9 22:02:00 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">POSIT_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.471 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, 31, 0.310 us, 0.310 us, 31, 31, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- decoder_label10">29, 29, 1, 1, 1, 29, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_19_fu_111_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_condition_188">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_13_fu_170_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_14_fu_176_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln241_fu_105_p2">icmp, 0, 0, 9, 5, 3</column>
<column name="or_ln1498_fu_164_p2">or, 0, 0, 2, 1, 1</column>
<column name="ret_V_15_fu_182_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ret_V_fu_148_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln1499_fu_142_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="carry_V_1_reg_80">9, 2, 1, 2</column>
<column name="j_14_fu_50">9, 2, 5, 10</column>
<column name="p_Val2_s_fu_46">9, 2, 29, 58</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="carry_V_1_reg_80">1, 0, 1, 0</column>
<column name="j_14_fu_50">5, 0, 5, 0</column>
<column name="p_Val2_s_fu_46">29, 0, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decoder_Pipeline_decoder_label10, return value</column>
<column name="mant1_final_V_9">in, 29, ap_none, mant1_final_V_9, scalar</column>
<column name="mant2_final_V_9">in, 29, ap_none, mant2_final_V_9, scalar</column>
<column name="sum_V_2_out">out, 29, ap_vld, sum_V_2_out, pointer</column>
<column name="sum_V_2_out_ap_vld">out, 1, ap_vld, sum_V_2_out, pointer</column>
<column name="carry_V_1_out">out, 1, ap_vld, carry_V_1_out, pointer</column>
<column name="carry_V_1_out_ap_vld">out, 1, ap_vld, carry_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
