# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl" --include "/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../cceip_kernel_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv" \
"../../../../cceip_kernel_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv" \
"../../../../cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip_pkg.sv" \
"../../../../cceip_kernel_ex.srcs/sources_1/ip/control_cceip_kernel_vip/sim/control_cceip_kernel_vip.sv" \

verilog xil_defaultlib  --include "../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl" --include "/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../imports/cceip_kernel.v" \
"../../../../imports/cceip_kernel_control_s_axi.v" \

sv xil_defaultlib  --include "../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl" --include "/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../imports/cceip_kernel_core.sv" \
"../../../../imports/cceip_kernel_example_axi_read_master.sv" \
"../../../../imports/cceip_kernel_example_axi_write_master.sv" \
"../../../../imports/cceip_kernel_example_counter.sv" \
"../../../../imports/cceip_kernel_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
