// Seed: 1194951191
module module_0 (
    output tri id_0,
    output uwire id_1,
    output wand id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input wor id_13
    , id_15
);
  wire [1 : 1] id_16;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd58,
    parameter id_6 = 32'd25
) (
    input tri id_0,
    output wire id_1,
    input uwire id_2,
    output tri id_3,
    input uwire _id_4,
    input wand id_5,
    input supply1 _id_6,
    output uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input wor id_12,
    output tri0 id_13,
    input tri id_14
);
  wire [-1 : id_4  ==  ~  id_6] id_16;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_3,
      id_7,
      id_3,
      id_9,
      id_5,
      id_8,
      id_2,
      id_3,
      id_10,
      id_1,
      id_2,
      id_5
  );
endmodule
