Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan 19 17:48:33 2025
| Host         : Omega running 64-bit major release  (build 9200)
| Command      : report_methodology -file vdg_methodology_drc_routed.rpt -pb vdg_methodology_drc_routed.pb -rpx vdg_methodology_drc_routed.rpx
| Design       : vdg
| Device       : xc7a15tfgg484-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 31
+-----------+------------------+--------------------------------+--------+
| Rule      | Severity         | Description                    | Checks |
+-----------+------------------+--------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 9      |
| TIMING-20 | Warning          | Non-clocked latch              | 19     |
| TIMING-23 | Warning          | Combinational loop found       | 2      |
| LATCH-1   | Advisory         | Existing latches in the design | 1      |
+-----------+------------------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/FSM_sequential_new_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/FSM_sequential_new_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/FSM_sequential_new_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/FSM_sequential_new_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/FSM_sequential_new_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/row_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/row_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/row_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin sync_state_machine/vertical_sync_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch internal_palette/bitsPerPixel_reg[0] cannot be properly analyzed as its control pin internal_palette/bitsPerPixel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch internal_palette/bitsPerPixel_reg[1] cannot be properly analyzed as its control pin internal_palette/bitsPerPixel_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch sync_high_reg cannot be properly analyzed as its control pin sync_high_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch vcounter_reg[0] cannot be properly analyzed as its control pin vcounter_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch vcounter_reg[10] cannot be properly analyzed as its control pin vcounter_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch vcounter_reg[11] cannot be properly analyzed as its control pin vcounter_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch vcounter_reg[12] cannot be properly analyzed as its control pin vcounter_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch vcounter_reg[13] cannot be properly analyzed as its control pin vcounter_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch vcounter_reg[14] cannot be properly analyzed as its control pin vcounter_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch vcounter_reg[15] cannot be properly analyzed as its control pin vcounter_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch vcounter_reg[1] cannot be properly analyzed as its control pin vcounter_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch vcounter_reg[2] cannot be properly analyzed as its control pin vcounter_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch vcounter_reg[3] cannot be properly analyzed as its control pin vcounter_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch vcounter_reg[4] cannot be properly analyzed as its control pin vcounter_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch vcounter_reg[5] cannot be properly analyzed as its control pin vcounter_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch vcounter_reg[6] cannot be properly analyzed as its control pin vcounter_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch vcounter_reg[7] cannot be properly analyzed as its control pin vcounter_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch vcounter_reg[8] cannot be properly analyzed as its control pin vcounter_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch vcounter_reg[9] cannot be properly analyzed as its control pin vcounter_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between da0_OBUF_inst_i_46/S[1] and da0_OBUF_inst_i_46/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between da0_OBUF_inst_i_7/I0 and da0_OBUF_inst_i_7/O to disable the timing loop
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 19 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


