@misc{
	Lava-tutorial,
	author = "K.~Claessen and M.~Sheeran",
	title ="A tutorial on {L}ava: A hardware descritption and verification system",
        howpublished = "Website",
	year = {2014},
	note = {\url{http://projects.haskell.org/chalmers-lava2000/Doc/}}
}

@article{
  brent-kung,
  author = "Brent, R. P. and Kung, H. T.",
  year = "2006",
  title = "{A Regular Layout for Parallel Adders}",
  journal = "IEEE Transaction on Computers",
  volume = "C-31, Issue: 3",
  pages = "260--264"
}

@article{
  estrada-gimenez,
  author = "Adrián Estrada, Carlos J. Jiménez, Manuel Valencia",
  year = "1982",
  title = "{Características de Sumadores en Tecnologías Fuertemente Submicrónicas}",
  journal = "IBERCHIP",
  volume = " DOC (TEC 2004-01509/MIC)",
  pages = ""
}


@INPROCEEDINGS{
6120598,
author={Baliga, A. and Yagain, D.},
booktitle={Emerging Trends in Engineering and Technology (ICETET), 2011 4th International Conference on},
title={Design of High Speed Adders Using CMOS and Transmission Gates in Submicron Technology: A Comparative Study},
year={2011},
pages={284-289},
keywords={CMOS logic circuits;SPICE;VLSI;adders;application specific integrated circuits;digital signal processing chips;logic gates;microprocessor chips;ASIC;Brent-Kung adders;CMOS logic;DSP;Kogge-Stone adders;Ling adders;Sklansky adders;TSMC MOSIS Level-49 model;TSPICE simulator;Tanner EDA;VLSI implementations;arithmetic circuits;arithmetic units;binary addition problem;comparators;data-processing application-specific integrated circuit;deep submicron technology file;digital signal processor;high speed adders;microprocessor;multipliers;parallel-prefix adders;power consumption;size 130 nm;transmission gate logic;word length 16 bit;word length 32 bit;word length 8 bit;Adders;CMOS integrated circuits;Computer architecture;Delay;Logic gates;Mathematical model;Microprocessors;Black cell;Brent-Kung;Generate and propagate block;Grey cell;Kogge-Stone;Ling adders by Kogge-Stone;Sklansky;parallel-	prefix adders},
doi={10.1109/ICETET.2011.25},
ISSN={2157-0477},}



@conference{
  Shee07,
  author = "Sheeran, M.",
  title = "Parallel prefix network generation: an application of functional programming {I}n {H}ardware {D}esign and {F}unctional {L}anguages", 
  booktitle = "{Hardware design and Functional Languages (HFL´07), Braga, Portugal}",
  year = "2007",
  month = "March"
}

@conference{
  sat,
  author = "Claessen, Koen and Een, Niklas and Sheeran, Mary and Sorensson, Niklas",
  title = "S{A}{T}-{S}olving in Practice", 
  booktitle = "{9th International Workshop on Discrete Event Systems (WODES'08), G\"oteborg, Sweden}",
  year = "2008",
  month = "May"
}

@inproceedings{ charme05-wired
  , title       = { Wired: Wire-aware Circuit Design }
  , author      = { Emil Axelsson
                and Koen Claessen
                and Mary Sheeran }
  , booktitle   = { Proc.\ of Conference on Correct Hardware Design and
                              Verification Methods (CHARME) }
  , series      = { Lecture Notes in Computer Science }
  , volume      = { 3725 }
  , publisher   = { Springer Verlag }
  , month       = { October }
  , year        = { 2005 }
}

@ARTICLE{kogge-stone,
author={Kogge, Peter M. and Stone, Harold S.},
journal={Computers, IEEE Transactions on},
title={A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations},
year={1973},
month={Aug},
volume={C-22},
number={8},
pages={786-793},
keywords={Application software;Bismuth;Concurrent computing;Difference equations;Digital systems;Laboratories;Nonlinear equations;Parallel algorithms;Parallel processing;Polynomials;Parallel algorithms;parallel computation;recurrence problems;recursive doubling},
doi={10.1109/TC.1973.5009159},
ISSN={0018-9340},}

@ARTICLE{ladner-fischer,
author={Ladner, Richar E. and Fischer, Michael J.},
journal={JACM, Journal of the ACM},
title={Parallel prefix computation},
year={1980},
month={Oct},
volume={C-27},
number={4},
pages={831,838},
keywords={Parallel algorithms;Parallel processing;parallel computation;recurrence problems;recursive doubling},
doi={10.1145/322217.322232},
ISSN={:0004-5411},
}





@INPROCEEDINGS{knowles1999,
author={Knowles, S.},
booktitle={Computer Arithmetic, 1999. Proceedings. 14th IEEE Symposium on},
title={A family of adders},
year={1999},
month={},
pages={30-34},
keywords={adders;digital arithmetic;CMOS process;adders;binary carry-propagating addition;minimum logical depth;Arithmetic;CMOS process;CMOS technology;Construction industry;Costs;Very large scale integration},
doi={10.1109/ARITH.1999.762825},
ISSN={1063-6889},}

@INPROCEEDINGS{knowles,
author={Knowles, S.},
booktitle={Computer Arithmetic, 2001. Proceedings. 15th IEEE Symposium on},
title={A family of adders},
year={2001},
month={},
pages={277-281},
keywords={CMOS logic circuits;adders;carry logic;Ou25 CMOS process;adders;binary carry-propagating addition;fanout;minimum logical depth;prefix computation;Arithmetic;Binary trees;CMOS process;CMOS technology;Construction industry;Costs;Fasteners;Very large scale integration;Wiring},
doi={10.1109/ARITH.2001.930129},
ISSN={1063-6889},}


@INPROCEEDINGS{hans-carlson,
author={Han, Tackdon and Carlson, D.A.},
booktitle={Computer Arithmetic (ARITH), 1987 IEEE 8th Symposium on},
title={Fast area-efficient VLSI adders},
year={1987},
month={May},
pages={49-56},
keywords={CMOS integrated circuits;CMOS technology;Delay;Integrated circuit interconnections;Lead;Water},
doi={10.1109/ARITH.1987.6158699},}

@INPROCEEDINGS{4638988,
author={Marso, L.},
booktitle={Micro-Nanoelectronics, Technology and Applications, 2008. EAMTA 2008. Argentine School of},
title={Brent-Kung fast adder dscription, simulation and formal verification using lava},
year={2008},
month={Sept},
pages={111-114},
keywords={adders;carry logic;formal verification;hardware description languages;integrated circuit design;integrated circuit modelling;logic CAD;Brent-Kung fast adder description;Lava HDL;VHDL;carry chain binary adder;formal verification;functional programming;integrated circuits design;Adders;Application software;Circuit simulation;Computational modeling;Computer science;Formal verification;Hardware;Indium phosphide;Integrated circuit synthesis;Integrated circuit technology},}


@book{arithmeticComputer,
  title={Computer Arithmetic: Algorithms and Hardware Designs},
  author={Parhami, B.},
  isbn={9780195125832},
  lccn={98044899},
  year={2000},
  publisher={Oxford University Press}
}

@ARTICLE{Sugla-Carlson,
author={Sugla, B. and Carlson, D.A.},
journal={Computers, IEEE Transactions on},
title={Extreme area-time tradeoffs in VLSI},
year={1990},
month={Feb},
volume={39},
number={2},
pages={251-257},
keywords={VLSI;circuit layout CAD;digital arithmetic;area requirements;area-time tradeoff;bounded fan-in;carry look-ahead adder;constant factor reduction;fan-out prefix computation graphs;layout;lower bounds;Adders;Algorithm design and analysis;Circuits;Complexity theory;Computational modeling;Discrete Fourier transforms;Embedded computing;Measurement;Transmission line matrix methods;Very large scale integration},
doi={10.1109/12.45210},
ISSN={0018-9340},}


@book{rabaey2003,
  title={Digital integrated circuits: a design perspective},
  author={Rabaey, J.M. and Chandrakasan, A.P. and Nikolic, B.},
  edition = {2ed},
  lccn={2003270283},
  series={Prentice Hall electronics and VLSI series},
  year={2003},
  publisher={Pearson Education}
}

@book{meadConway1980,
  title={Introduction to VLSI Systems},
  author={Mead, C. and Conway, L.},
  year={1980},
  publisher={Addison-Wesley}
}

@book{HennessyPatterson,
  title={ Computer Architecture A Quantitative Approach},
  author={Hennessy, J. and Patterson, D.},
  year={2007},
edition = {Fourth Edition},
  publisher={Morgan Kaufmann Publishers}
}


@book{mead-conway80,
    author = {Mead, Carver and Conway, Lynn},
    publisher = {Addison-Wesley},
    title = {Introduction to {VLSI} Systems},
    year = {1980}
}

@MISC{Yosys,
	author = {Clifford Wolf},
	title = {Yosys Open SYnthesis Suite},
	howpublished = "\url{http://www.clifford.at/yosys/}"
}



@MISC{Electric,
	author = {Steve Rubin et al.},
	title = {Electric {VLSI} Design System},
	howpublished = "\url{http://www.staticfreesoft.com/}"
}


@MISC{Alliance,
	author = {Université Pierre et Marie Curie, LIP6},
	title = {Alliance {VLSI CAD} {S}ystem},
	howpublished = "\url{https://soc-extras.lip6.fr/en/alliance-abstract-en/}"
}


@INPROCEEDINGS{phoenixP,
author={Mingoo Seok and Hanson, S. and Yu-Shiang Lin and Zhiyoong Foo and Daeyeon Kim and Yoonmyung Lee and Liu, N. and Sylvester, D. and Blaauw, D.},
booktitle={VLSI Circuits, 2008 IEEE Symposium on},
title={The Phoenix Processor: A 30pW platform for sensor applications},
year={2008},
month={June},
pages={188-189},
keywords={integrated memory circuits;microprocessor chips;sensors;Phoenix processor;compact ISA;data memory compression;event-driven CPU;integrated platform;low leakage memory cell;on-die battery integration;power 29.6 pW;power 30 pW;sensor applications;size 0.18 mum;sleep strategy;unique power gating;Batteries;Energy consumption;Energy management;Memory management;Phasor measurement units;Power system management;Random access memory;Sensor systems;System buses;Voltage},
doi={10.1109/VLSIC.2008.4586001},}
@INPROCEEDINGS{subthresholdArith,
author={Blaauw, D. and Kitchener, J. and Phillips, B.},
booktitle={Signals, Systems and Computers, 2008 42nd Asilomar Conference on},
title={Optimizing addition for sub-threshold logic},
year={2008},
month={Oct},
pages={751-756},
keywords={adders;energy consumption;logic circuits;adder architectures;adder switching energy;digital circuits;dynamic dissipation;energy consumption;leakage energy;size 180 nm;subthreshold logic;subthreshold-voltage levels;total energy;tree adder;Adders;Arithmetic;CMOS logic circuits;Delay;Energy consumption;Logic circuits;Logic design;Power engineering and energy;Threshold voltage;Timing},
doi={10.1109/ACSSC.2008.5074509},
ISSN={1058-6393},}
