

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:21:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ColPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.425 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       31|       31|  0.310 us|  0.310 us|   27|   27|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       29|       29|         6|          3|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     141|    -|
|Register         |        -|     -|      29|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      29|     314|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_313_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_182_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln26_1_fu_270_p2   |         +|   0|  0|  10|           3|           2|
    |add_ln26_2_fu_237_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln28_fu_300_p2     |         +|   0|  0|  12|           4|           4|
    |empty_5_fu_253_p2      |         +|   0|  0|  12|           4|           1|
    |empty_6_fu_222_p2      |         +|   0|  0|  12|           4|           2|
    |j_fu_308_p2            |         +|   0|  0|   9|           2|           1|
    |empty_fu_216_p2        |         -|   0|  0|  12|           4|           4|
    |ap_condition_178       |       and|   0|  0|   2|           1|           1|
    |ap_condition_387       |       and|   0|  0|   2|           1|           1|
    |ap_condition_392       |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_325_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln21_fu_319_p2    |      icmp|   0|  0|   9|           2|           2|
    |i_fu_196_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln19_fu_188_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 133|          43|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                        |  20|          4|   32|        128|
    |ap_NS_fsm                            |  20|          4|    1|          4|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln214_phi_fu_154_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load             |   9|          2|    2|          4|
    |b_Addr_A_orig                        |  20|          4|   32|        128|
    |i2_fu_72                             |   9|          2|    2|          4|
    |indvar_flatten1_fu_68                |   9|          2|    4|          8|
    |j3_fu_76                             |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 141|         30|   81|        292|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln28_reg_461                  |  4|   0|    4|          0|
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_reg_404                     |  4|   0|    4|          0|
    |i2_fu_72                          |  2|   0|    2|          0|
    |icmp_ln19_reg_476                 |  1|   0|    1|          0|
    |icmp_ln21_reg_471                 |  1|   0|    1|          0|
    |indvar_flatten1_fu_68             |  4|   0|    4|          0|
    |j3_fu_76                          |  2|   0|    2|          0|
    |select_ln19_reg_397               |  2|   0|    2|          0|
    |zext_ln26_reg_416                 |  2|   0|    4|          2|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 29|   0|   31|          2|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_Addr_A      |  out|   32|        bram|             a|         array|
|a_EN_A        |  out|    1|        bram|             a|         array|
|a_WEN_A       |  out|    1|        bram|             a|         array|
|a_Din_A       |  out|    8|        bram|             a|         array|
|a_Dout_A      |   in|    8|        bram|             a|         array|
|a_Clk_A       |  out|    1|        bram|             a|         array|
|a_Rst_A       |  out|    1|        bram|             a|         array|
|b_Addr_A      |  out|   32|        bram|             b|         array|
|b_EN_A        |  out|    1|        bram|             b|         array|
|b_WEN_A       |  out|    1|        bram|             b|         array|
|b_Din_A       |  out|    8|        bram|             b|         array|
|b_Dout_A      |   in|    8|        bram|             b|         array|
|b_Clk_A       |  out|    1|        bram|             b|         array|
|b_Rst_A       |  out|    1|        bram|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

