0.6
2018.3
Dec  7 2018
00:33:28
C:/2018_3_zedboard_lab1/2018_3_zedboard_lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/2018_3_zedboard_lab1/2018_3_zedboard_lab1.srcs/sim_1/imports/2018_3_zedboard_lab1/lab1_tb.v,1695748286,verilog,,,,lab1_tb,,,,,,,,
C:/2018_3_zedboard_lab1/2018_3_zedboard_lab1.srcs/sources_1/imports/2018_3_zedboard_lab1/lab1.vhd,1695748284,vhdl,,,,lab1,,,,,,,,
