\begin{tikzpicture}	
		\draw[step=1.0,white,thin] (-8,-1) grid (3.5,5);
		\tikzset{multiblock/.style={ shape=rectangle,draw,fill=white,tape bend top=none, double copy shadow}}

		\node (pll) at (-3.5,2.2) [draw,thick,minimum width=1cm,minimum height=4cm,label=PLL] {};
		\node (vcxo) at (-6,0.9) [draw,thick,minimum width=2cm,minimum height=1cm] {VCXO};

		\node (fanout) at (-1,3.5) [draw,minimum width=2cm,minimum height=1cm] {FPGA};
		\node (d) at (-1,0.9) [multiblock,minimum width=2cm,minimum height=1cm] {{Delay}};
		\node (th) at (2,0.9) [multiblock,minimum width=2cm,minimum height=1cm] {{T/H}};

        \draw[-Latex] (-6,2.2) node[anchor=south] {KARA Clock} -- (pll);
		\draw[-Latex] (vcxo) -- ([yshift=-1.3cm]pll.west);
		
		\draw[-Latex] ([yshift=+1.3cm]pll.east) -- (fanout.west);
		\draw[-Latex] ([yshift=-1.3cm]pll.east) -- (d.west);
		\draw[-Latex] (d.east) -- (th.west);
\end{tikzpicture}
