// -----------------------------------------------------------------------------
// Simulation: Final_polar_decoder
// -----------------------------------------------------------------------------

// define files
// -----------------------------------------------------------------------------
//../00_TESTBED/define.v

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testfixture.v
../00_TESTBED/LLR_mem.v
../00_TESTBED/DEC_mem.v

// design files
// -----------------------------------------------------------------------------
../02_SYN/Netlist/polar_decoder_syn.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v