#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002860f02e050 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002860f0a8c20_0 .net "PC", 31 0, v000002860f0a2840_0;  1 drivers
v000002860f0a7be0_0 .var "clk", 0 0;
v000002860f0a7e60_0 .net "clkout", 0 0, L_000002860f034ee0;  1 drivers
v000002860f0a8900_0 .net "cycles_consumed", 31 0, v000002860f0a5fa0_0;  1 drivers
v000002860f0a8040_0 .net "regs0", 31 0, L_000002860f034bd0;  1 drivers
v000002860f0a7c80_0 .net "regs1", 31 0, L_000002860f0348c0;  1 drivers
v000002860f0a8fe0_0 .net "regs2", 31 0, L_000002860f034a80;  1 drivers
v000002860f0a80e0_0 .net "regs3", 31 0, L_000002860f034cb0;  1 drivers
v000002860f0a7aa0_0 .net "regs4", 31 0, L_000002860f034230;  1 drivers
v000002860f0a7460_0 .net "regs5", 31 0, L_000002860f034460;  1 drivers
v000002860f0a8860_0 .var "rst", 0 0;
S_000002860f02ed50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002860f02e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002860f03d480 .param/l "RType" 0 4 2, C4<000000>;
P_000002860f03d4b8 .param/l "add" 0 4 5, C4<100000>;
P_000002860f03d4f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002860f03d528 .param/l "addu" 0 4 5, C4<100001>;
P_000002860f03d560 .param/l "and_" 0 4 5, C4<100100>;
P_000002860f03d598 .param/l "andi" 0 4 8, C4<001100>;
P_000002860f03d5d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002860f03d608 .param/l "bne" 0 4 10, C4<000101>;
P_000002860f03d640 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002860f03d678 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860f03d6b0 .param/l "j" 0 4 12, C4<000010>;
P_000002860f03d6e8 .param/l "jal" 0 4 12, C4<000011>;
P_000002860f03d720 .param/l "jr" 0 4 6, C4<001000>;
P_000002860f03d758 .param/l "lw" 0 4 8, C4<100011>;
P_000002860f03d790 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860f03d7c8 .param/l "or_" 0 4 5, C4<100101>;
P_000002860f03d800 .param/l "ori" 0 4 8, C4<001101>;
P_000002860f03d838 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860f03d870 .param/l "sll" 0 4 6, C4<000000>;
P_000002860f03d8a8 .param/l "slt" 0 4 5, C4<101010>;
P_000002860f03d8e0 .param/l "slti" 0 4 8, C4<101010>;
P_000002860f03d918 .param/l "srl" 0 4 6, C4<000010>;
P_000002860f03d950 .param/l "sub" 0 4 5, C4<100010>;
P_000002860f03d988 .param/l "subu" 0 4 5, C4<100011>;
P_000002860f03d9c0 .param/l "sw" 0 4 8, C4<101011>;
P_000002860f03d9f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860f03da30 .param/l "xori" 0 4 8, C4<001110>;
L_000002860f034a10 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034d90 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034e00 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f0345b0 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034930 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034310 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034620 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034e70 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034ee0 .functor OR 1, v000002860f0a7be0_0, v000002860f02b520_0, C4<0>, C4<0>;
L_000002860f034690 .functor OR 1, L_000002860f0a8680, L_000002860f0a9080, C4<0>, C4<0>;
L_000002860f034850 .functor AND 1, L_000002860f1015d0, L_000002860f101530, C4<1>, C4<1>;
L_000002860f0340e0 .functor NOT 1, v000002860f0a8860_0, C4<0>, C4<0>, C4<0>;
L_000002860f034d20 .functor OR 1, L_000002860f101c10, L_000002860f102430, C4<0>, C4<0>;
L_000002860f034af0 .functor OR 1, L_000002860f034d20, L_000002860f101cb0, C4<0>, C4<0>;
L_000002860f0342a0 .functor OR 1, L_000002860f102e30, L_000002860f101d50, C4<0>, C4<0>;
L_000002860f034380 .functor AND 1, L_000002860f1017b0, L_000002860f0342a0, C4<1>, C4<1>;
L_000002860f0344d0 .functor OR 1, L_000002860f103150, L_000002860f1031f0, C4<0>, C4<0>;
L_000002860f034770 .functor AND 1, L_000002860f1030b0, L_000002860f0344d0, C4<1>, C4<1>;
v000002860f0a1f80_0 .net "ALUOp", 3 0, v000002860f02bc00_0;  1 drivers
v000002860f0a2480_0 .net "ALUResult", 31 0, v000002860f09aca0_0;  1 drivers
v000002860f0a2020_0 .net "ALUSrc", 0 0, v000002860f02b3e0_0;  1 drivers
v000002860f0a1120_0 .net "ALUin2", 31 0, L_000002860f102f70;  1 drivers
v000002860f0a1da0_0 .net "MemReadEn", 0 0, v000002860f02a3a0_0;  1 drivers
v000002860f0a11c0_0 .net "MemWriteEn", 0 0, v000002860f02aa80_0;  1 drivers
v000002860f0a2160_0 .net "MemtoReg", 0 0, v000002860f02b480_0;  1 drivers
v000002860f0a1c60_0 .net "PC", 31 0, v000002860f0a2840_0;  alias, 1 drivers
v000002860f0a1e40_0 .net "PCPlus1", 31 0, L_000002860f0a8720;  1 drivers
v000002860f0a2980_0 .net "PCsrc", 1 0, v000002860f09a340_0;  1 drivers
v000002860f0a16c0_0 .net "RegDst", 0 0, v000002860f02a620_0;  1 drivers
v000002860f0a2a20_0 .net "RegWriteEn", 0 0, v000002860f02af80_0;  1 drivers
v000002860f0a1260_0 .net "WriteRegister", 4 0, L_000002860f101e90;  1 drivers
v000002860f0a27a0_0 .net *"_ivl_0", 0 0, L_000002860f034a10;  1 drivers
L_000002860f0a9470 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860f0a2340_0 .net/2u *"_ivl_10", 4 0, L_000002860f0a9470;  1 drivers
L_000002860f0a9860 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a2ac0_0 .net *"_ivl_101", 15 0, L_000002860f0a9860;  1 drivers
v000002860f0a1300_0 .net *"_ivl_102", 31 0, L_000002860f102750;  1 drivers
L_000002860f0a98a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a13a0_0 .net *"_ivl_105", 25 0, L_000002860f0a98a8;  1 drivers
L_000002860f0a98f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a1620_0 .net/2u *"_ivl_106", 31 0, L_000002860f0a98f0;  1 drivers
v000002860f0a2700_0 .net *"_ivl_108", 0 0, L_000002860f1015d0;  1 drivers
L_000002860f0a9938 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002860f0a2200_0 .net/2u *"_ivl_110", 5 0, L_000002860f0a9938;  1 drivers
v000002860f0a1a80_0 .net *"_ivl_112", 0 0, L_000002860f101530;  1 drivers
v000002860f0a1d00_0 .net *"_ivl_115", 0 0, L_000002860f034850;  1 drivers
v000002860f0a18a0_0 .net *"_ivl_116", 47 0, L_000002860f101990;  1 drivers
L_000002860f0a9980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a1ee0_0 .net *"_ivl_119", 15 0, L_000002860f0a9980;  1 drivers
L_000002860f0a94b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860f0a28e0_0 .net/2u *"_ivl_12", 5 0, L_000002860f0a94b8;  1 drivers
v000002860f0a0cc0_0 .net *"_ivl_120", 47 0, L_000002860f102a70;  1 drivers
L_000002860f0a99c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a1440_0 .net *"_ivl_123", 15 0, L_000002860f0a99c8;  1 drivers
v000002860f0a20c0_0 .net *"_ivl_125", 0 0, L_000002860f102930;  1 drivers
v000002860f0a0c20_0 .net *"_ivl_126", 31 0, L_000002860f102070;  1 drivers
v000002860f0a22a0_0 .net *"_ivl_128", 47 0, L_000002860f101670;  1 drivers
v000002860f0a14e0_0 .net *"_ivl_130", 47 0, L_000002860f102110;  1 drivers
v000002860f0a0d60_0 .net *"_ivl_132", 47 0, L_000002860f102b10;  1 drivers
v000002860f0a0e00_0 .net *"_ivl_134", 47 0, L_000002860f1027f0;  1 drivers
L_000002860f0a9a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860f0a23e0_0 .net/2u *"_ivl_138", 1 0, L_000002860f0a9a10;  1 drivers
v000002860f0a1580_0 .net *"_ivl_14", 0 0, L_000002860f0a8180;  1 drivers
v000002860f0a2520_0 .net *"_ivl_140", 0 0, L_000002860f102250;  1 drivers
L_000002860f0a9a58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002860f0a1800_0 .net/2u *"_ivl_142", 1 0, L_000002860f0a9a58;  1 drivers
v000002860f0a1760_0 .net *"_ivl_144", 0 0, L_000002860f102890;  1 drivers
L_000002860f0a9aa0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002860f0a1940_0 .net/2u *"_ivl_146", 1 0, L_000002860f0a9aa0;  1 drivers
v000002860f0a2660_0 .net *"_ivl_148", 0 0, L_000002860f101b70;  1 drivers
L_000002860f0a9ae8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002860f0a19e0_0 .net/2u *"_ivl_150", 31 0, L_000002860f0a9ae8;  1 drivers
L_000002860f0a9b30 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002860f0a1b20_0 .net/2u *"_ivl_152", 31 0, L_000002860f0a9b30;  1 drivers
v000002860f0a3a90_0 .net *"_ivl_154", 31 0, L_000002860f1029d0;  1 drivers
v000002860f0a2c30_0 .net *"_ivl_156", 31 0, L_000002860f102bb0;  1 drivers
L_000002860f0a9500 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002860f0a3130_0 .net/2u *"_ivl_16", 4 0, L_000002860f0a9500;  1 drivers
v000002860f0a2ff0_0 .net *"_ivl_160", 0 0, L_000002860f0340e0;  1 drivers
L_000002860f0a9bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3090_0 .net/2u *"_ivl_162", 31 0, L_000002860f0a9bc0;  1 drivers
L_000002860f0a9c98 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002860f0a4850_0 .net/2u *"_ivl_166", 5 0, L_000002860f0a9c98;  1 drivers
v000002860f0a3f90_0 .net *"_ivl_168", 0 0, L_000002860f101c10;  1 drivers
L_000002860f0a9ce0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002860f0a45d0_0 .net/2u *"_ivl_170", 5 0, L_000002860f0a9ce0;  1 drivers
v000002860f0a40d0_0 .net *"_ivl_172", 0 0, L_000002860f102430;  1 drivers
v000002860f0a2eb0_0 .net *"_ivl_175", 0 0, L_000002860f034d20;  1 drivers
L_000002860f0a9d28 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002860f0a39f0_0 .net/2u *"_ivl_176", 5 0, L_000002860f0a9d28;  1 drivers
v000002860f0a3db0_0 .net *"_ivl_178", 0 0, L_000002860f101cb0;  1 drivers
v000002860f0a48f0_0 .net *"_ivl_181", 0 0, L_000002860f034af0;  1 drivers
L_000002860f0a9d70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3bd0_0 .net/2u *"_ivl_182", 15 0, L_000002860f0a9d70;  1 drivers
v000002860f0a4710_0 .net *"_ivl_184", 31 0, L_000002860f1022f0;  1 drivers
v000002860f0a4530_0 .net *"_ivl_187", 0 0, L_000002860f1024d0;  1 drivers
v000002860f0a34f0_0 .net *"_ivl_188", 15 0, L_000002860f101a30;  1 drivers
v000002860f0a4030_0 .net *"_ivl_19", 4 0, L_000002860f0a8d60;  1 drivers
v000002860f0a3ef0_0 .net *"_ivl_190", 31 0, L_000002860f102570;  1 drivers
v000002860f0a2f50_0 .net *"_ivl_194", 31 0, L_000002860f102d90;  1 drivers
L_000002860f0a9db8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a4670_0 .net *"_ivl_197", 25 0, L_000002860f0a9db8;  1 drivers
L_000002860f0a9e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a4ad0_0 .net/2u *"_ivl_198", 31 0, L_000002860f0a9e00;  1 drivers
L_000002860f0a9428 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a47b0_0 .net/2u *"_ivl_2", 5 0, L_000002860f0a9428;  1 drivers
v000002860f0a4350_0 .net *"_ivl_20", 4 0, L_000002860f0a8540;  1 drivers
v000002860f0a31d0_0 .net *"_ivl_200", 0 0, L_000002860f1017b0;  1 drivers
L_000002860f0a9e48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3c70_0 .net/2u *"_ivl_202", 5 0, L_000002860f0a9e48;  1 drivers
v000002860f0a2cd0_0 .net *"_ivl_204", 0 0, L_000002860f102e30;  1 drivers
L_000002860f0a9e90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860f0a3950_0 .net/2u *"_ivl_206", 5 0, L_000002860f0a9e90;  1 drivers
v000002860f0a4490_0 .net *"_ivl_208", 0 0, L_000002860f101d50;  1 drivers
v000002860f0a36d0_0 .net *"_ivl_211", 0 0, L_000002860f0342a0;  1 drivers
v000002860f0a2d70_0 .net *"_ivl_213", 0 0, L_000002860f034380;  1 drivers
L_000002860f0a9ed8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860f0a4990_0 .net/2u *"_ivl_214", 5 0, L_000002860f0a9ed8;  1 drivers
v000002860f0a3310_0 .net *"_ivl_216", 0 0, L_000002860f102610;  1 drivers
L_000002860f0a9f20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002860f0a3270_0 .net/2u *"_ivl_218", 31 0, L_000002860f0a9f20;  1 drivers
v000002860f0a43f0_0 .net *"_ivl_220", 31 0, L_000002860f1026b0;  1 drivers
v000002860f0a4a30_0 .net *"_ivl_224", 31 0, L_000002860f103010;  1 drivers
L_000002860f0a9f68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3590_0 .net *"_ivl_227", 25 0, L_000002860f0a9f68;  1 drivers
L_000002860f0a9fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3770_0 .net/2u *"_ivl_228", 31 0, L_000002860f0a9fb0;  1 drivers
v000002860f0a3630_0 .net *"_ivl_230", 0 0, L_000002860f1030b0;  1 drivers
L_000002860f0a9ff8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a33b0_0 .net/2u *"_ivl_232", 5 0, L_000002860f0a9ff8;  1 drivers
v000002860f0a3450_0 .net *"_ivl_234", 0 0, L_000002860f103150;  1 drivers
L_000002860f0aa040 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860f0a2e10_0 .net/2u *"_ivl_236", 5 0, L_000002860f0aa040;  1 drivers
v000002860f0a4170_0 .net *"_ivl_238", 0 0, L_000002860f1031f0;  1 drivers
v000002860f0a3810_0 .net *"_ivl_24", 0 0, L_000002860f034e00;  1 drivers
v000002860f0a4210_0 .net *"_ivl_241", 0 0, L_000002860f0344d0;  1 drivers
v000002860f0a38b0_0 .net *"_ivl_243", 0 0, L_000002860f034770;  1 drivers
L_000002860f0aa088 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860f0a3b30_0 .net/2u *"_ivl_244", 5 0, L_000002860f0aa088;  1 drivers
v000002860f0a3d10_0 .net *"_ivl_246", 0 0, L_000002860f103290;  1 drivers
v000002860f0a42b0_0 .net *"_ivl_248", 31 0, L_000002860f103330;  1 drivers
L_000002860f0a9548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860f0a3e50_0 .net/2u *"_ivl_26", 4 0, L_000002860f0a9548;  1 drivers
v000002860f0a60e0_0 .net *"_ivl_29", 4 0, L_000002860f0a75a0;  1 drivers
v000002860f0a5a00_0 .net *"_ivl_32", 0 0, L_000002860f0345b0;  1 drivers
L_000002860f0a9590 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860f0a6900_0 .net/2u *"_ivl_34", 4 0, L_000002860f0a9590;  1 drivers
v000002860f0a69a0_0 .net *"_ivl_37", 4 0, L_000002860f0a8e00;  1 drivers
v000002860f0a56e0_0 .net *"_ivl_40", 0 0, L_000002860f034930;  1 drivers
L_000002860f0a95d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a50a0_0 .net/2u *"_ivl_42", 15 0, L_000002860f0a95d8;  1 drivers
v000002860f0a6680_0 .net *"_ivl_45", 15 0, L_000002860f0a7780;  1 drivers
v000002860f0a6720_0 .net *"_ivl_48", 0 0, L_000002860f034310;  1 drivers
v000002860f0a6180_0 .net *"_ivl_5", 5 0, L_000002860f0a9120;  1 drivers
L_000002860f0a9620 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a6540_0 .net/2u *"_ivl_50", 36 0, L_000002860f0a9620;  1 drivers
L_000002860f0a9668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a5140_0 .net/2u *"_ivl_52", 31 0, L_000002860f0a9668;  1 drivers
v000002860f0a5aa0_0 .net *"_ivl_55", 4 0, L_000002860f0a7640;  1 drivers
v000002860f0a5b40_0 .net *"_ivl_56", 36 0, L_000002860f0a7a00;  1 drivers
v000002860f0a6860_0 .net *"_ivl_58", 36 0, L_000002860f0a7dc0;  1 drivers
v000002860f0a5be0_0 .net *"_ivl_62", 0 0, L_000002860f034620;  1 drivers
L_000002860f0a96b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a5d20_0 .net/2u *"_ivl_64", 5 0, L_000002860f0a96b0;  1 drivers
v000002860f0a4ec0_0 .net *"_ivl_67", 5 0, L_000002860f0a7f00;  1 drivers
v000002860f0a5460_0 .net *"_ivl_70", 0 0, L_000002860f034e70;  1 drivers
L_000002860f0a96f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a58c0_0 .net/2u *"_ivl_72", 57 0, L_000002860f0a96f8;  1 drivers
L_000002860f0a9740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f0a5e60_0 .net/2u *"_ivl_74", 31 0, L_000002860f0a9740;  1 drivers
v000002860f0a4c40_0 .net *"_ivl_77", 25 0, L_000002860f0a85e0;  1 drivers
v000002860f0a6360_0 .net *"_ivl_78", 57 0, L_000002860f0a8f40;  1 drivers
v000002860f0a51e0_0 .net *"_ivl_8", 0 0, L_000002860f034d90;  1 drivers
v000002860f0a5c80_0 .net *"_ivl_80", 57 0, L_000002860f0a9300;  1 drivers
L_000002860f0a9788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002860f0a5780_0 .net/2u *"_ivl_84", 31 0, L_000002860f0a9788;  1 drivers
L_000002860f0a97d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860f0a5dc0_0 .net/2u *"_ivl_88", 5 0, L_000002860f0a97d0;  1 drivers
v000002860f0a65e0_0 .net *"_ivl_90", 0 0, L_000002860f0a8680;  1 drivers
L_000002860f0a9818 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860f0a5820_0 .net/2u *"_ivl_92", 5 0, L_000002860f0a9818;  1 drivers
v000002860f0a67c0_0 .net *"_ivl_94", 0 0, L_000002860f0a9080;  1 drivers
v000002860f0a5960_0 .net *"_ivl_97", 0 0, L_000002860f034690;  1 drivers
v000002860f0a4d80_0 .net *"_ivl_98", 47 0, L_000002860f0a91c0;  1 drivers
v000002860f0a6a40_0 .net "adderResult", 31 0, L_000002860f1018f0;  1 drivers
v000002860f0a4e20_0 .net "address", 31 0, L_000002860f0a82c0;  1 drivers
v000002860f0a5f00_0 .net "clk", 0 0, L_000002860f034ee0;  alias, 1 drivers
v000002860f0a5fa0_0 .var "cycles_consumed", 31 0;
o000002860f03f278 .functor BUFZ 1, C4<z>; HiZ drive
v000002860f0a6400_0 .net "excep_flag", 0 0, o000002860f03f278;  0 drivers
v000002860f0a6040_0 .net "extImm", 31 0, L_000002860f102cf0;  1 drivers
v000002860f0a5280_0 .net "funct", 5 0, L_000002860f0a9260;  1 drivers
v000002860f0a5500_0 .net "hlt", 0 0, v000002860f02b520_0;  1 drivers
v000002860f0a5320_0 .net "imm", 15 0, L_000002860f0a78c0;  1 drivers
v000002860f0a5000_0 .net "immediate", 31 0, L_000002860f102ed0;  1 drivers
v000002860f0a53c0_0 .net "input_clk", 0 0, v000002860f0a7be0_0;  1 drivers
v000002860f0a6220_0 .net "instruction", 31 0, L_000002860f1021b0;  1 drivers
v000002860f0a55a0_0 .net "memoryReadData", 31 0, v000002860f0a0fe0_0;  1 drivers
v000002860f0a6ae0_0 .net "nextPC", 31 0, L_000002860f102390;  1 drivers
v000002860f0a62c0_0 .net "opcode", 5 0, L_000002860f0a7820;  1 drivers
v000002860f0a64a0_0 .net "rd", 4 0, L_000002860f0a7fa0;  1 drivers
v000002860f0a4ce0_0 .net "readData1", 31 0, L_000002860f034150;  1 drivers
v000002860f0a4f60_0 .net "readData1_w", 31 0, L_000002860f1084f0;  1 drivers
v000002860f0a5640_0 .net "readData2", 31 0, L_000002860f0341c0;  1 drivers
v000002860f0a7500_0 .net "regs0", 31 0, L_000002860f034bd0;  alias, 1 drivers
v000002860f0a8220_0 .net "regs1", 31 0, L_000002860f0348c0;  alias, 1 drivers
v000002860f0a87c0_0 .net "regs2", 31 0, L_000002860f034a80;  alias, 1 drivers
v000002860f0a8ea0_0 .net "regs3", 31 0, L_000002860f034cb0;  alias, 1 drivers
v000002860f0a7b40_0 .net "regs4", 31 0, L_000002860f034230;  alias, 1 drivers
v000002860f0a89a0_0 .net "regs5", 31 0, L_000002860f034460;  alias, 1 drivers
v000002860f0a8a40_0 .net "rs", 4 0, L_000002860f0a7d20;  1 drivers
v000002860f0a8ae0_0 .net "rst", 0 0, v000002860f0a8860_0;  1 drivers
v000002860f0a8cc0_0 .net "rt", 4 0, L_000002860f0a8400;  1 drivers
v000002860f0a8b80_0 .net "shamt", 31 0, L_000002860f0a84a0;  1 drivers
v000002860f0a76e0_0 .net "wire_instruction", 31 0, L_000002860f0349a0;  1 drivers
v000002860f0a7960_0 .net "writeData", 31 0, L_000002860f107c30;  1 drivers
v000002860f0a8360_0 .net "zero", 0 0, L_000002860f107690;  1 drivers
L_000002860f0a9120 .part L_000002860f1021b0, 26, 6;
L_000002860f0a7820 .functor MUXZ 6, L_000002860f0a9120, L_000002860f0a9428, L_000002860f034a10, C4<>;
L_000002860f0a8180 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a94b8;
L_000002860f0a8d60 .part L_000002860f1021b0, 11, 5;
L_000002860f0a8540 .functor MUXZ 5, L_000002860f0a8d60, L_000002860f0a9500, L_000002860f0a8180, C4<>;
L_000002860f0a7fa0 .functor MUXZ 5, L_000002860f0a8540, L_000002860f0a9470, L_000002860f034d90, C4<>;
L_000002860f0a75a0 .part L_000002860f1021b0, 21, 5;
L_000002860f0a7d20 .functor MUXZ 5, L_000002860f0a75a0, L_000002860f0a9548, L_000002860f034e00, C4<>;
L_000002860f0a8e00 .part L_000002860f1021b0, 16, 5;
L_000002860f0a8400 .functor MUXZ 5, L_000002860f0a8e00, L_000002860f0a9590, L_000002860f0345b0, C4<>;
L_000002860f0a7780 .part L_000002860f1021b0, 0, 16;
L_000002860f0a78c0 .functor MUXZ 16, L_000002860f0a7780, L_000002860f0a95d8, L_000002860f034930, C4<>;
L_000002860f0a7640 .part L_000002860f1021b0, 6, 5;
L_000002860f0a7a00 .concat [ 5 32 0 0], L_000002860f0a7640, L_000002860f0a9668;
L_000002860f0a7dc0 .functor MUXZ 37, L_000002860f0a7a00, L_000002860f0a9620, L_000002860f034310, C4<>;
L_000002860f0a84a0 .part L_000002860f0a7dc0, 0, 32;
L_000002860f0a7f00 .part L_000002860f1021b0, 0, 6;
L_000002860f0a9260 .functor MUXZ 6, L_000002860f0a7f00, L_000002860f0a96b0, L_000002860f034620, C4<>;
L_000002860f0a85e0 .part L_000002860f1021b0, 0, 26;
L_000002860f0a8f40 .concat [ 26 32 0 0], L_000002860f0a85e0, L_000002860f0a9740;
L_000002860f0a9300 .functor MUXZ 58, L_000002860f0a8f40, L_000002860f0a96f8, L_000002860f034e70, C4<>;
L_000002860f0a82c0 .part L_000002860f0a9300, 0, 32;
L_000002860f0a8720 .arith/sum 32, v000002860f0a2840_0, L_000002860f0a9788;
L_000002860f0a8680 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a97d0;
L_000002860f0a9080 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a9818;
L_000002860f0a91c0 .concat [ 32 16 0 0], L_000002860f0a82c0, L_000002860f0a9860;
L_000002860f102750 .concat [ 6 26 0 0], L_000002860f0a7820, L_000002860f0a98a8;
L_000002860f1015d0 .cmp/eq 32, L_000002860f102750, L_000002860f0a98f0;
L_000002860f101530 .cmp/eq 6, L_000002860f0a9260, L_000002860f0a9938;
L_000002860f101990 .concat [ 32 16 0 0], L_000002860f034150, L_000002860f0a9980;
L_000002860f102a70 .concat [ 32 16 0 0], v000002860f0a2840_0, L_000002860f0a99c8;
L_000002860f102930 .part L_000002860f0a78c0, 15, 1;
LS_000002860f102070_0_0 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_4 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_8 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_12 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_16 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_20 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_24 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_0_28 .concat [ 1 1 1 1], L_000002860f102930, L_000002860f102930, L_000002860f102930, L_000002860f102930;
LS_000002860f102070_1_0 .concat [ 4 4 4 4], LS_000002860f102070_0_0, LS_000002860f102070_0_4, LS_000002860f102070_0_8, LS_000002860f102070_0_12;
LS_000002860f102070_1_4 .concat [ 4 4 4 4], LS_000002860f102070_0_16, LS_000002860f102070_0_20, LS_000002860f102070_0_24, LS_000002860f102070_0_28;
L_000002860f102070 .concat [ 16 16 0 0], LS_000002860f102070_1_0, LS_000002860f102070_1_4;
L_000002860f101670 .concat [ 16 32 0 0], L_000002860f0a78c0, L_000002860f102070;
L_000002860f102110 .arith/sum 48, L_000002860f102a70, L_000002860f101670;
L_000002860f102b10 .functor MUXZ 48, L_000002860f102110, L_000002860f101990, L_000002860f034850, C4<>;
L_000002860f1027f0 .functor MUXZ 48, L_000002860f102b10, L_000002860f0a91c0, L_000002860f034690, C4<>;
L_000002860f1018f0 .part L_000002860f1027f0, 0, 32;
L_000002860f102250 .cmp/eq 2, v000002860f09a340_0, L_000002860f0a9a10;
L_000002860f102890 .cmp/eq 2, v000002860f09a340_0, L_000002860f0a9a58;
L_000002860f101b70 .cmp/eq 2, v000002860f09a340_0, L_000002860f0a9aa0;
L_000002860f1029d0 .functor MUXZ 32, L_000002860f0a9b30, L_000002860f0a9ae8, L_000002860f101b70, C4<>;
L_000002860f102bb0 .functor MUXZ 32, L_000002860f1029d0, L_000002860f1018f0, L_000002860f102890, C4<>;
L_000002860f102390 .functor MUXZ 32, L_000002860f102bb0, L_000002860f0a8720, L_000002860f102250, C4<>;
L_000002860f1021b0 .functor MUXZ 32, L_000002860f0349a0, L_000002860f0a9bc0, L_000002860f0340e0, C4<>;
L_000002860f101c10 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a9c98;
L_000002860f102430 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a9ce0;
L_000002860f101cb0 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a9d28;
L_000002860f1022f0 .concat [ 16 16 0 0], L_000002860f0a78c0, L_000002860f0a9d70;
L_000002860f1024d0 .part L_000002860f0a78c0, 15, 1;
LS_000002860f101a30_0_0 .concat [ 1 1 1 1], L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0;
LS_000002860f101a30_0_4 .concat [ 1 1 1 1], L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0;
LS_000002860f101a30_0_8 .concat [ 1 1 1 1], L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0;
LS_000002860f101a30_0_12 .concat [ 1 1 1 1], L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0, L_000002860f1024d0;
L_000002860f101a30 .concat [ 4 4 4 4], LS_000002860f101a30_0_0, LS_000002860f101a30_0_4, LS_000002860f101a30_0_8, LS_000002860f101a30_0_12;
L_000002860f102570 .concat [ 16 16 0 0], L_000002860f0a78c0, L_000002860f101a30;
L_000002860f102cf0 .functor MUXZ 32, L_000002860f102570, L_000002860f1022f0, L_000002860f034af0, C4<>;
L_000002860f102d90 .concat [ 6 26 0 0], L_000002860f0a7820, L_000002860f0a9db8;
L_000002860f1017b0 .cmp/eq 32, L_000002860f102d90, L_000002860f0a9e00;
L_000002860f102e30 .cmp/eq 6, L_000002860f0a9260, L_000002860f0a9e48;
L_000002860f101d50 .cmp/eq 6, L_000002860f0a9260, L_000002860f0a9e90;
L_000002860f102610 .cmp/eq 6, L_000002860f0a7820, L_000002860f0a9ed8;
L_000002860f1026b0 .functor MUXZ 32, L_000002860f102cf0, L_000002860f0a9f20, L_000002860f102610, C4<>;
L_000002860f102ed0 .functor MUXZ 32, L_000002860f1026b0, L_000002860f0a84a0, L_000002860f034380, C4<>;
L_000002860f103010 .concat [ 6 26 0 0], L_000002860f0a7820, L_000002860f0a9f68;
L_000002860f1030b0 .cmp/eq 32, L_000002860f103010, L_000002860f0a9fb0;
L_000002860f103150 .cmp/eq 6, L_000002860f0a9260, L_000002860f0a9ff8;
L_000002860f1031f0 .cmp/eq 6, L_000002860f0a9260, L_000002860f0aa040;
L_000002860f103290 .cmp/eq 6, L_000002860f0a7820, L_000002860f0aa088;
L_000002860f103330 .functor MUXZ 32, L_000002860f034150, v000002860f0a2840_0, L_000002860f103290, C4<>;
L_000002860f1084f0 .functor MUXZ 32, L_000002860f103330, L_000002860f0341c0, L_000002860f034770, C4<>;
S_000002860ef92450 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002860effdfd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002860f0343f0 .functor NOT 1, v000002860f02b3e0_0, C4<0>, C4<0>, C4<0>;
v000002860f02bb60_0 .net *"_ivl_0", 0 0, L_000002860f0343f0;  1 drivers
v000002860f02ad00_0 .net "in1", 31 0, L_000002860f0341c0;  alias, 1 drivers
v000002860f02b160_0 .net "in2", 31 0, L_000002860f102ed0;  alias, 1 drivers
v000002860f02b5c0_0 .net "out", 31 0, L_000002860f102f70;  alias, 1 drivers
v000002860f02a9e0_0 .net "s", 0 0, v000002860f02b3e0_0;  alias, 1 drivers
L_000002860f102f70 .functor MUXZ 32, L_000002860f102ed0, L_000002860f0341c0, L_000002860f0343f0, C4<>;
S_000002860ef925e0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002860f099010 .param/l "RType" 0 4 2, C4<000000>;
P_000002860f099048 .param/l "add" 0 4 5, C4<100000>;
P_000002860f099080 .param/l "addi" 0 4 8, C4<001000>;
P_000002860f0990b8 .param/l "addu" 0 4 5, C4<100001>;
P_000002860f0990f0 .param/l "and_" 0 4 5, C4<100100>;
P_000002860f099128 .param/l "andi" 0 4 8, C4<001100>;
P_000002860f099160 .param/l "beq" 0 4 10, C4<000100>;
P_000002860f099198 .param/l "bne" 0 4 10, C4<000101>;
P_000002860f0991d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860f099208 .param/l "j" 0 4 12, C4<000010>;
P_000002860f099240 .param/l "jal" 0 4 12, C4<000011>;
P_000002860f099278 .param/l "jr" 0 4 6, C4<001000>;
P_000002860f0992b0 .param/l "lw" 0 4 8, C4<100011>;
P_000002860f0992e8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860f099320 .param/l "or_" 0 4 5, C4<100101>;
P_000002860f099358 .param/l "ori" 0 4 8, C4<001101>;
P_000002860f099390 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860f0993c8 .param/l "sll" 0 4 6, C4<000000>;
P_000002860f099400 .param/l "slt" 0 4 5, C4<101010>;
P_000002860f099438 .param/l "slti" 0 4 8, C4<101010>;
P_000002860f099470 .param/l "srl" 0 4 6, C4<000010>;
P_000002860f0994a8 .param/l "sub" 0 4 5, C4<100010>;
P_000002860f0994e0 .param/l "subu" 0 4 5, C4<100011>;
P_000002860f099518 .param/l "sw" 0 4 8, C4<101011>;
P_000002860f099550 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860f099588 .param/l "xori" 0 4 8, C4<001110>;
v000002860f02bc00_0 .var "ALUOp", 3 0;
v000002860f02b3e0_0 .var "ALUSrc", 0 0;
v000002860f02a3a0_0 .var "MemReadEn", 0 0;
v000002860f02aa80_0 .var "MemWriteEn", 0 0;
v000002860f02b480_0 .var "MemtoReg", 0 0;
v000002860f02a620_0 .var "RegDst", 0 0;
v000002860f02af80_0 .var "RegWriteEn", 0 0;
v000002860f02a800_0 .net "funct", 5 0, L_000002860f0a9260;  alias, 1 drivers
v000002860f02b520_0 .var "hlt", 0 0;
v000002860f02bca0_0 .net "opcode", 5 0, L_000002860f0a7820;  alias, 1 drivers
v000002860f02abc0_0 .net "rst", 0 0, v000002860f0a8860_0;  alias, 1 drivers
E_000002860effe590 .event anyedge, v000002860f02abc0_0, v000002860f02bca0_0, v000002860f02a800_0;
S_000002860ef90a90 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002860f0349a0 .functor BUFZ 32, L_000002860f101f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f02b840 .array "InstMem", 0 1023, 31 0;
v000002860f02bd40_0 .net *"_ivl_0", 31 0, L_000002860f101f30;  1 drivers
v000002860f02bde0_0 .net *"_ivl_3", 9 0, L_000002860f101df0;  1 drivers
v000002860f02a080_0 .net *"_ivl_4", 11 0, L_000002860f101710;  1 drivers
L_000002860f0a9b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860f02a300_0 .net *"_ivl_7", 1 0, L_000002860f0a9b78;  1 drivers
v000002860f02a260_0 .net "address", 31 0, v000002860f0a2840_0;  alias, 1 drivers
v000002860f02a440_0 .var/i "i", 31 0;
v000002860f02a4e0_0 .net "q", 31 0, L_000002860f0349a0;  alias, 1 drivers
L_000002860f101f30 .array/port v000002860f02b840, L_000002860f101710;
L_000002860f101df0 .part v000002860f0a2840_0, 0, 10;
L_000002860f101710 .concat [ 10 2 0 0], L_000002860f101df0, L_000002860f0a9b78;
S_000002860ef90c20 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002860f034150 .functor BUFZ 32, L_000002860f101ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002860f0341c0 .functor BUFZ 32, L_000002860f102c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_1 .array/port v000002860f099800, 1;
L_000002860f034bd0 .functor BUFZ 32, v000002860f099800_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_2 .array/port v000002860f099800, 2;
L_000002860f0348c0 .functor BUFZ 32, v000002860f099800_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_3 .array/port v000002860f099800, 3;
L_000002860f034a80 .functor BUFZ 32, v000002860f099800_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_4 .array/port v000002860f099800, 4;
L_000002860f034cb0 .functor BUFZ 32, v000002860f099800_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_5 .array/port v000002860f099800, 5;
L_000002860f034230 .functor BUFZ 32, v000002860f099800_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860f099800_6 .array/port v000002860f099800, 6;
L_000002860f034460 .functor BUFZ 32, v000002860f099800_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860efdb140_0 .net *"_ivl_0", 31 0, L_000002860f101ad0;  1 drivers
v000002860f09b1a0_0 .net *"_ivl_10", 6 0, L_000002860f101fd0;  1 drivers
L_000002860f0a9c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860f099da0_0 .net *"_ivl_13", 1 0, L_000002860f0a9c50;  1 drivers
v000002860f09aa20_0 .net *"_ivl_2", 6 0, L_000002860f101490;  1 drivers
L_000002860f0a9c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860f09a700_0 .net *"_ivl_5", 1 0, L_000002860f0a9c08;  1 drivers
v000002860f09a7a0_0 .net *"_ivl_8", 31 0, L_000002860f102c50;  1 drivers
v000002860f09ade0_0 .net "clk", 0 0, L_000002860f034ee0;  alias, 1 drivers
v000002860f09a980_0 .var/i "i", 31 0;
v000002860f09ae80_0 .net "readData1", 31 0, L_000002860f034150;  alias, 1 drivers
v000002860f09af20_0 .net "readData2", 31 0, L_000002860f0341c0;  alias, 1 drivers
v000002860f09aac0_0 .net "readRegister1", 4 0, L_000002860f0a7d20;  alias, 1 drivers
v000002860f09a840_0 .net "readRegister2", 4 0, L_000002860f0a8400;  alias, 1 drivers
v000002860f099800 .array "registers", 31 0, 31 0;
v000002860f09afc0_0 .net "regs0", 31 0, L_000002860f034bd0;  alias, 1 drivers
v000002860f099e40_0 .net "regs1", 31 0, L_000002860f0348c0;  alias, 1 drivers
v000002860f09a020_0 .net "regs2", 31 0, L_000002860f034a80;  alias, 1 drivers
v000002860f09ab60_0 .net "regs3", 31 0, L_000002860f034cb0;  alias, 1 drivers
v000002860f099ee0_0 .net "regs4", 31 0, L_000002860f034230;  alias, 1 drivers
v000002860f099f80_0 .net "regs5", 31 0, L_000002860f034460;  alias, 1 drivers
v000002860f09b240_0 .net "rst", 0 0, v000002860f0a8860_0;  alias, 1 drivers
v000002860f09a200_0 .net "we", 0 0, v000002860f02af80_0;  alias, 1 drivers
v000002860f0996c0_0 .net "writeData", 31 0, L_000002860f107c30;  alias, 1 drivers
v000002860f09b2e0_0 .net "writeRegister", 4 0, L_000002860f101e90;  alias, 1 drivers
E_000002860effe650/0 .event negedge, v000002860f02abc0_0;
E_000002860effe650/1 .event posedge, v000002860f09ade0_0;
E_000002860effe650 .event/or E_000002860effe650/0, E_000002860effe650/1;
L_000002860f101ad0 .array/port v000002860f099800, L_000002860f101490;
L_000002860f101490 .concat [ 5 2 0 0], L_000002860f0a7d20, L_000002860f0a9c08;
L_000002860f102c50 .array/port v000002860f099800, L_000002860f101fd0;
L_000002860f101fd0 .concat [ 5 2 0 0], L_000002860f0a8400, L_000002860f0a9c50;
S_000002860ef7d7d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002860ef90c20;
 .timescale 0 0;
v000002860efdc900_0 .var/i "i", 31 0;
S_000002860ef7d960 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002860effef90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002860f034540 .functor NOT 1, v000002860f02a620_0, C4<0>, C4<0>, C4<0>;
v000002860f09ad40_0 .net *"_ivl_0", 0 0, L_000002860f034540;  1 drivers
v000002860f09a5c0_0 .net "in1", 4 0, L_000002860f0a8400;  alias, 1 drivers
v000002860f09b380_0 .net "in2", 4 0, L_000002860f0a7fa0;  alias, 1 drivers
v000002860f09b060_0 .net "out", 4 0, L_000002860f101e90;  alias, 1 drivers
v000002860f09a660_0 .net "s", 0 0, v000002860f02a620_0;  alias, 1 drivers
L_000002860f101e90 .functor MUXZ 5, L_000002860f0a7fa0, L_000002860f0a8400, L_000002860f034540, C4<>;
S_000002860efc59e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002860efff450 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002860efc9920 .functor NOT 1, v000002860f02b480_0, C4<0>, C4<0>, C4<0>;
v000002860f09a2a0_0 .net *"_ivl_0", 0 0, L_000002860efc9920;  1 drivers
v000002860f09b100_0 .net "in1", 31 0, v000002860f09aca0_0;  alias, 1 drivers
v000002860f099760_0 .net "in2", 31 0, v000002860f0a0fe0_0;  alias, 1 drivers
v000002860f09a0c0_0 .net "out", 31 0, L_000002860f107c30;  alias, 1 drivers
v000002860f09a8e0_0 .net "s", 0 0, v000002860f02b480_0;  alias, 1 drivers
L_000002860f107c30 .functor MUXZ 32, v000002860f0a0fe0_0, v000002860f09aca0_0, L_000002860efc9920, C4<>;
S_000002860efc5b70 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002860ef76af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002860ef76b28 .param/l "AND" 0 9 12, C4<0010>;
P_000002860ef76b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002860ef76b98 .param/l "OR" 0 9 12, C4<0011>;
P_000002860ef76bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002860ef76c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000002860ef76c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000002860ef76c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000002860ef76cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002860ef76ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002860ef76d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002860ef76d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002860f0aa0d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860f09b420_0 .net/2u *"_ivl_0", 31 0, L_000002860f0aa0d0;  1 drivers
v000002860f0998a0_0 .net "opSel", 3 0, v000002860f02bc00_0;  alias, 1 drivers
v000002860f09ac00_0 .net "operand1", 31 0, L_000002860f1084f0;  alias, 1 drivers
v000002860f09a160_0 .net "operand2", 31 0, L_000002860f102f70;  alias, 1 drivers
v000002860f09aca0_0 .var "result", 31 0;
v000002860f099940_0 .net "zero", 0 0, L_000002860f107690;  alias, 1 drivers
E_000002860efff050 .event anyedge, v000002860f02bc00_0, v000002860f09ac00_0, v000002860f02b5c0_0;
L_000002860f107690 .cmp/eq 32, v000002860f09aca0_0, L_000002860f0aa0d0;
S_000002860ef76da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002860f09d5f0 .param/l "RType" 0 4 2, C4<000000>;
P_000002860f09d628 .param/l "add" 0 4 5, C4<100000>;
P_000002860f09d660 .param/l "addi" 0 4 8, C4<001000>;
P_000002860f09d698 .param/l "addu" 0 4 5, C4<100001>;
P_000002860f09d6d0 .param/l "and_" 0 4 5, C4<100100>;
P_000002860f09d708 .param/l "andi" 0 4 8, C4<001100>;
P_000002860f09d740 .param/l "beq" 0 4 10, C4<000100>;
P_000002860f09d778 .param/l "bne" 0 4 10, C4<000101>;
P_000002860f09d7b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860f09d7e8 .param/l "j" 0 4 12, C4<000010>;
P_000002860f09d820 .param/l "jal" 0 4 12, C4<000011>;
P_000002860f09d858 .param/l "jr" 0 4 6, C4<001000>;
P_000002860f09d890 .param/l "lw" 0 4 8, C4<100011>;
P_000002860f09d8c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860f09d900 .param/l "or_" 0 4 5, C4<100101>;
P_000002860f09d938 .param/l "ori" 0 4 8, C4<001101>;
P_000002860f09d970 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860f09d9a8 .param/l "sll" 0 4 6, C4<000000>;
P_000002860f09d9e0 .param/l "slt" 0 4 5, C4<101010>;
P_000002860f09da18 .param/l "slti" 0 4 8, C4<101010>;
P_000002860f09da50 .param/l "srl" 0 4 6, C4<000010>;
P_000002860f09da88 .param/l "sub" 0 4 5, C4<100010>;
P_000002860f09dac0 .param/l "subu" 0 4 5, C4<100011>;
P_000002860f09daf8 .param/l "sw" 0 4 8, C4<101011>;
P_000002860f09db30 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860f09db68 .param/l "xori" 0 4 8, C4<001110>;
v000002860f09a340_0 .var "PCsrc", 1 0;
v000002860f09a3e0_0 .net "excep_flag", 0 0, o000002860f03f278;  alias, 0 drivers
v000002860f099a80_0 .net "funct", 5 0, L_000002860f0a9260;  alias, 1 drivers
v000002860f09b4c0_0 .net "opcode", 5 0, L_000002860f0a7820;  alias, 1 drivers
v000002860f099620_0 .net "operand1", 31 0, L_000002860f034150;  alias, 1 drivers
v000002860f0999e0_0 .net "operand2", 31 0, L_000002860f102f70;  alias, 1 drivers
v000002860f099b20_0 .net "rst", 0 0, v000002860f0a8860_0;  alias, 1 drivers
E_000002860efff550/0 .event anyedge, v000002860f02abc0_0, v000002860f09a3e0_0, v000002860f02bca0_0, v000002860f09ae80_0;
E_000002860efff550/1 .event anyedge, v000002860f02b5c0_0, v000002860f02a800_0;
E_000002860efff550 .event/or E_000002860efff550/0, E_000002860efff550/1;
S_000002860efa9e10 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002860f099bc0 .array "DataMem", 0 1023, 31 0;
v000002860f099c60_0 .net "address", 31 0, v000002860f09aca0_0;  alias, 1 drivers
v000002860f099d00_0 .net "clock", 0 0, L_000002860f034ee0;  alias, 1 drivers
v000002860f09a480_0 .net "data", 31 0, L_000002860f0341c0;  alias, 1 drivers
v000002860f09a520_0 .var/i "i", 31 0;
v000002860f0a0fe0_0 .var "q", 31 0;
v000002860f0a1bc0_0 .net "rden", 0 0, v000002860f02a3a0_0;  alias, 1 drivers
v000002860f0a0ea0_0 .net "wren", 0 0, v000002860f02aa80_0;  alias, 1 drivers
E_000002860efff390 .event negedge, v000002860f09ade0_0;
S_000002860efa9fa0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002860f02ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002860effefd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002860f0a0f40_0 .net "PCin", 31 0, L_000002860f102390;  alias, 1 drivers
v000002860f0a2840_0 .var "PCout", 31 0;
v000002860f0a1080_0 .net "clk", 0 0, L_000002860f034ee0;  alias, 1 drivers
v000002860f0a25c0_0 .net "rst", 0 0, v000002860f0a8860_0;  alias, 1 drivers
    .scope S_000002860ef76da0;
T_0 ;
    %wait E_000002860efff550;
    %load/vec4 v000002860f099b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002860f09a340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002860f09a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002860f09a340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002860f09b4c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002860f099620_0;
    %load/vec4 v000002860f0999e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002860f09b4c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002860f099620_0;
    %load/vec4 v000002860f0999e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002860f09b4c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002860f09b4c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002860f09b4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002860f099a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002860f09a340_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002860f09a340_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002860efa9fa0;
T_1 ;
    %wait E_000002860effe650;
    %load/vec4 v000002860f0a25c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002860f0a2840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002860f0a0f40_0;
    %assign/vec4 v000002860f0a2840_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002860ef90a90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860f02a440_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002860f02a440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002860f02a440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %load/vec4 v000002860f02a440_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860f02a440_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f02b840, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002860ef925e0;
T_3 ;
    %wait E_000002860effe590;
    %load/vec4 v000002860f02abc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002860f02b520_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860f02aa80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860f02b480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860f02a3a0_0, 0;
    %assign/vec4 v000002860f02a620_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002860f02b520_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002860f02bc00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002860f02b3e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860f02af80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860f02aa80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860f02b480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860f02a3a0_0, 0, 1;
    %store/vec4 v000002860f02a620_0, 0, 1;
    %load/vec4 v000002860f02bca0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b520_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %load/vec4 v000002860f02a800_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002860f02a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02a3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b480_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860f02b3e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860f02bc00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002860ef90c20;
T_4 ;
    %wait E_000002860effe650;
    %fork t_1, S_000002860ef7d7d0;
    %jmp t_0;
    .scope S_000002860ef7d7d0;
t_1 ;
    %load/vec4 v000002860f09b240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860efdc900_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002860efdc900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002860efdc900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099800, 0, 4;
    %load/vec4 v000002860efdc900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860efdc900_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002860f09a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002860f0996c0_0;
    %load/vec4 v000002860f09b2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099800, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002860ef90c20;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002860ef90c20;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860f09a980_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002860f09a980_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002860f09a980_0;
    %ix/getv/s 4, v000002860f09a980_0;
    %load/vec4a v000002860f099800, 4;
    %ix/getv/s 4, v000002860f09a980_0;
    %load/vec4a v000002860f099800, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002860f09a980_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860f09a980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002860efc5b70;
T_6 ;
    %wait E_000002860efff050;
    %load/vec4 v000002860f0998a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %add;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %sub;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %and;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %or;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %xor;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %or;
    %inv;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002860f09ac00_0;
    %load/vec4 v000002860f09a160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002860f09a160_0;
    %load/vec4 v000002860f09ac00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002860f09ac00_0;
    %ix/getv 4, v000002860f09a160_0;
    %shiftl 4;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002860f09ac00_0;
    %ix/getv 4, v000002860f09a160_0;
    %shiftr 4;
    %assign/vec4 v000002860f09aca0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002860efa9e10;
T_7 ;
    %wait E_000002860efff390;
    %load/vec4 v000002860f0a1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002860f099c60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002860f099bc0, 4;
    %assign/vec4 v000002860f0a0fe0_0, 0;
T_7.0 ;
    %load/vec4 v000002860f0a0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002860f09a480_0;
    %ix/getv 3, v000002860f099c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002860efa9e10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860f099bc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002860efa9e10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860f09a520_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002860f09a520_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002860f09a520_0;
    %load/vec4a v000002860f099bc0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002860f09a520_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002860f09a520_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860f09a520_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002860f02ed50;
T_10 ;
    %wait E_000002860effe650;
    %load/vec4 v000002860f0a8ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002860f0a5fa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002860f0a5fa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002860f0a5fa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002860f02e050;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860f0a7be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860f0a8860_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002860f02e050;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002860f0a7be0_0;
    %inv;
    %assign/vec4 v000002860f0a7be0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002860f02e050;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002860f0a8860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860f0a8860_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002860f0a8900_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
