// Seed: 2901157581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial
    @(negedge 1 or posedge !id_2)
      @(posedge id_1)
        if (id_4) begin : LABEL_0
          id_4 = -1;
          id_3 = -1;
        end : SymbolIdentifier
  assign id_1 = id_2;
  assign id_1 = 1;
  assign id_3 = ~-1'b0;
  bit id_5;
  assign id_3 = -1;
  always begin : LABEL_0
    id_3 <= id_5;
  end
endmodule
module module_1 (
    input tri0 id_0,
    id_9,
    input tri1 id_1,
    input supply0 id_2,
    input logic id_3,
    input tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7
);
  assign id_10 = id_4;
  assign id_9  = -1;
  if (-1) begin : LABEL_0
    logic id_11 = id_3;
    wire  id_12;
  end else wire id_13;
  bit  id_14;
  wire id_15;
  always if (-1) id_14 <= id_3;
  wire id_16 = -1'b0;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_13
  );
endmodule
