

================================================================
== Vivado HLS Report for 'post_process'
================================================================
* Date:           Fri Jul 26 19:40:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.371|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    169|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     129|    178|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_10_fu_76_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln703_8_fu_82_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln703_9_fu_70_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln703_fu_86_p2     |     +    |      0|  0|  32|          32|          32|
    |icmp_ln211_fu_56_p2    |   icmp   |      0|  0|   9|           4|           1|
    |p_Val2_s_fu_62_p3      |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 169|         133|         130|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_10_reg_101         |  32|   0|   32|          0|
    |ap_ce_reg                    |   1|   0|    1|          0|
    |ap_return_int_reg            |  32|   0|   32|          0|
    |p_Val2_s_reg_96              |  32|   0|   32|          0|
    |sub0_val_output_V_re_reg_91  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 129|   0|  129|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_return          | out |   32| ap_ctrl_hs |    post_process   | return value |
|ap_ce              |  in |    1| ap_ctrl_hs |    post_process   | return value |
|sub0_val_output_V  |  in |   32|   ap_none  | sub0_val_output_V |    scalar    |
|sub1_val_output_V  |  in |   32|   ap_none  | sub1_val_output_V |    scalar    |
|sub2_val_output_V  |  in |   32|   ap_none  | sub2_val_output_V |    scalar    |
|sub3_val_output_V  |  in |   32|   ap_none  | sub3_val_output_V |    scalar    |
|input_ch_idx       |  in |    4|   ap_none  |    input_ch_idx   |    scalar    |
|val_output_V       |  in |   32|   ap_none  |    val_output_V   |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

