{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481088463671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481088463671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 00:27:42 2016 " "Processing started: Wed Dec 07 00:27:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481088463671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088463671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088463671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481088464045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481088464045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_data " "Found entity 1: vga_data" {  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(802) " "Verilog HDL warning at processor.v(802): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 802 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(803) " "Verilog HDL warning at processor.v(803): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 803 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481088473466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 54 54 " "Found 54 design units, including 54 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypassstallcontrol " "Found entity 2: bypassstallcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "3 regselectequal " "Found entity 3: regselectequal" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "4 wcontrol " "Found entity 4: wcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcontrol " "Found entity 5: mcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "6 xcontrol " "Found entity 6: xcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "7 dcontrol " "Found entity 7: dcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "9 multdiv " "Found entity 9: multdiv" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "10 div " "Found entity 10: div" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult " "Found entity 11: mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "12 up_counter " "Found entity 12: up_counter" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "13 negator " "Found entity 13: negator" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 738 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_mult " "Found entity 14: sra_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "15 sll_mult " "Found entity 15: sll_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "16 regfile " "Found entity 16: regfile" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "17 register " "Found entity 17: register" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "18 fiveto32decoder " "Found entity 18: fiveto32decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "19 threeto8decoder " "Found entity 19: threeto8decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "20 twoto4decoder " "Found entity 20: twoto4decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "21 sll " "Found entity 21: sll" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "22 sra " "Found entity 22: sra" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "23 sll1 " "Found entity 23: sll1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "24 sra1 " "Found entity 24: sra1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "25 sll2 " "Found entity 25: sll2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 955 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "26 sra2 " "Found entity 26: sra2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "27 sll4 " "Found entity 27: sll4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "28 sra4 " "Found entity 28: sra4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "29 sll8 " "Found entity 29: sll8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1011 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "30 sra8 " "Found entity 30: sra8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "31 sll16 " "Found entity 31: sll16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "32 sra16 " "Found entity 32: sra16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1057 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "33 inverter5bit " "Found entity 33: inverter5bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "34 inverter32bit " "Found entity 34: inverter32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "35 mux1bit2to1 " "Found entity 35: mux1bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "36 mux3bit2to1 " "Found entity 36: mux3bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux5bit2to1 " "Found entity 37: mux5bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux32bit2to1 " "Found entity 38: mux32bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "39 mux32bit4to1 " "Found entity 39: mux32bit4to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux32bit8to1 " "Found entity 40: mux32bit8to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "41 cla32mult " "Found entity 41: cla32mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "42 cla_32bit " "Found entity 42: cla_32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "43 big_g " "Found entity 43: big_g" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "44 big_p " "Found entity 44: big_p" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "45 cla_8bit " "Found entity 45: cla_8bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "46 cla1 " "Found entity 46: cla1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "47 cla2 " "Found entity 47: cla2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "48 cla3 " "Found entity 48: cla3" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "49 cla4 " "Found entity 49: cla4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "50 cla5 " "Found entity 50: cla5" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "51 cla6 " "Found entity 51: cla6" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "52 cla7 " "Found entity 52: cla7" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "53 cla8 " "Found entity 53: cla8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""} { "Info" "ISGN_ENTITY_NAME" "54 full_add " "Found entity 54: full_add" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(240) " "Verilog HDL information at vga_controller.v(240): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 240 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_detection " "Found entity 2: collision_detection" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flappy_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flappy_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_tb " "Found entity 1: flappy_tb" {  } { { "output_files/flappy_tb.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/flappy_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_seven_segment " "Found entity 1: decimal_to_seven_segment" {  } { { "decimal_to_seven_segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_32bit " "Found entity 1: lfsr_32bit" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481088473498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(107) " "Verilog HDL Implicit Net warning at skeleton.v(107): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(108) " "Verilog HDL Implicit Net warning at skeleton.v(108): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(108) " "Verilog HDL Implicit Net warning at skeleton.v(108): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_lw processor.v(259) " "Verilog HDL Implicit Net warning at processor.v(259): created implicit net for \"dxir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_sw processor.v(260) " "Verilog HDL Implicit Net warning at processor.v(260): created implicit net for \"dxir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_addi processor.v(261) " "Verilog HDL Implicit Net warning at processor.v(261): created implicit net for \"dxir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_jr processor.v(262) " "Verilog HDL Implicit Net warning at processor.v(262): created implicit net for \"dxir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_rtype processor.v(263) " "Verilog HDL Implicit Net warning at processor.v(263): created implicit net for \"dxir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_lw processor.v(267) " "Verilog HDL Implicit Net warning at processor.v(267): created implicit net for \"fdir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_sw processor.v(268) " "Verilog HDL Implicit Net warning at processor.v(268): created implicit net for \"fdir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_addi processor.v(269) " "Verilog HDL Implicit Net warning at processor.v(269): created implicit net for \"fdir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_jr processor.v(270) " "Verilog HDL Implicit Net warning at processor.v(270): created implicit net for \"fdir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_rtype processor.v(271) " "Verilog HDL Implicit Net warning at processor.v(271): created implicit net for \"fdir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bex_comm processor.v(430) " "Verilog HDL Implicit Net warning at processor.v(430): created implicit net for \"bex_comm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 430 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrn processor.v(837) " "Verilog HDL Implicit Net warning at processor.v(837): created implicit net for \"clrn\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 837 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper2_pipe_y vga_controller.v(203) " "Verilog HDL Implicit Net warning at vga_controller.v(203): created implicit net for \"upper2_pipe_y\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481088473498 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "data lfsr_32bit.v(7) " "Verilog HDL error at lfsr_32bit.v(7): can't index object \"data\" with zero packed or unpacked array dimensions" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 7 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1481088473518 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "data lfsr_32bit.v(14) " "Verilog HDL error at lfsr_32bit.v(14): can't index object \"data\" with zero packed or unpacked array dimensions" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 14 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1481088473518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481088473610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 07 00:27:53 2016 " "Processing ended: Wed Dec 07 00:27:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481088473610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481088473610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481088473610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088473610 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481088474211 ""}
