
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118802                       # Number of seconds simulated
sim_ticks                                118802179279                       # Number of ticks simulated
final_tick                               1176661000592                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46248                       # Simulator instruction rate (inst/s)
host_op_rate                                    59542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1272113                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953464                       # Number of bytes of host memory used
host_seconds                                 93389.65                       # Real time elapsed on the host
sim_insts                                  4319063091                       # Number of instructions simulated
sim_ops                                    5560585609                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       772992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1179136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       233984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2435712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1384192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1384192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9212                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19029                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10814                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10814                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6506547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9925205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2043868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      1969526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20502250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11651234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11651234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11651234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6506547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9925205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2043868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      1969526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32153484                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142619664                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23171820                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082691                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933459                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9402227                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671353                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437736                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87573                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104503885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128036856                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23171820                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263078                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4545764                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107528                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140536754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.109787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113347278     80.65%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782482      1.98%     82.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364011      1.68%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380793      1.69%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266683      1.61%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126496      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779760      0.55%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978738      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510513      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140536754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162473                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897750                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103337720                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5956464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26842073                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109332                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291156                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6474                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154439565                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51235                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291156                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103852743                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3507385                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1299971                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425914                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1159577                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152988701                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          542                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402438                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8518                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214044614                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713101923                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713101923                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45785389                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33709                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17687                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797299                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       307952                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1685517                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149128655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139186027                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109553                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25199244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57172886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140536754                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990389                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83167921     59.18%     59.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23724707     16.88%     76.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11940713      8.50%     84.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814367      5.56%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903019      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703363      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066437      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120536      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95691      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140536754                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976843     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157063     12.02%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172390     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114955631     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012328      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357972     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844074      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139186027                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.975925                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306296                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420324657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174362275                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135071506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140492323                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200240                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976245                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160165                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291156                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2851232                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249532                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149162361                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188374                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901835                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17684                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236265                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136811463                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108461                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374564                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951000                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290609                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842539                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.959275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135078211                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135071506                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81508878                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221152368                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.947075                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368564                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26748406                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958445                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136245598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713712                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87143299     63.96%     63.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509988     16.52%     80.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810500      7.93%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813084      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764054      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539130      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564311      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095912      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005320      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136245598                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005320                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282410600                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302632117                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2082910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.426197                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.426197                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701166                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701166                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618242042                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186385190                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145807509                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142619664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21028629                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18426129                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1637817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10434501                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10151677                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1464109                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51419                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110882998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116901665                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21028629                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11615786                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23780061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5350455                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1813583                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12638709                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140179708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116399647     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1196317      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2189429      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1835533      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3367009      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3642900      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          793206      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          623952      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10131715      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140179708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.819674                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110057406                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2819922                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23580603                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23600                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3698176                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2258021                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4896                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131921746                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3698176                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110496974                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1323882                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       736629                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23153244                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       770802                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130998908                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84312                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       453618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    173966526                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    594366627                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    594366627                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140413697                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33552829                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18689                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9347                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2489472                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21816152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4233416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76373                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       941782                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129461667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121643505                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97746                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21396879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46006298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140179708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867768                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89556656     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20608298     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10344720      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6801131      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7084056      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3664096      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1637303      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405732      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77716      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140179708                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302678     60.01%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125635     24.91%     84.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76048     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96009983     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1018647      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9342      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20401976     16.77%     96.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4203557      3.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121643505                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.852922                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             504361                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004146                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384068825                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150877530                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    118893554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122147866                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227312                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3929651                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130209                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3698176                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         898163                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48072                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129480354                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21816152                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4233416                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9347                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       791530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1765122                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120336607                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20086603                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1306898                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24289986                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18536255                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4203383                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.843759                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119001185                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            118893554                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68680018                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163016432                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.833641                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421307                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94351828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107167703                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22313510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1642275                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136481532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785218                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661040                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96679108     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15443540     11.32%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11166718      8.18%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2497470      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2840008      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1006408      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4215862      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848271      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1784147      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136481532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94351828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107167703                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21989708                       # Number of memory references committed
system.switch_cpus1.commit.loads             17886501                       # Number of loads committed
system.switch_cpus1.commit.membars               9340                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16783127                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93548127                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1447748                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1784147                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264178598                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          262660674                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2439956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94351828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107167703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94351828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.511573                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.511573                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.661563                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.661563                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       556754087                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156180118                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138402018                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142619664                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23989211                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19456275                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2048227                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9855803                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9231761                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2580864                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95225                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104812444                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131166832                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23989211                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11812625                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28867200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6666673                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2600667                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12243699                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1609539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140872619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.139568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112005419     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2032668      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3721976      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3375070      2.40%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2145521      1.52%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1760404      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1020946      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1062648      0.75%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13747967      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140872619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.919697                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103748875                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3990034                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28495001                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48165                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4590538                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4147269                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1774                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158724012                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        13647                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4590538                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104585044                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1085888                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1717892                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27688032                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1205219                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156946451                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        228853                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       520510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222025971                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730814664                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730814664                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175778449                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46247513                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34616                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17308                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4330986                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14873177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7381152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83632                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1653373                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153967019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143088819                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161513                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26970323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59182231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140872619                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015732                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80931131     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24673831     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12973189      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7493554      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8298135      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3076511      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2736314      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524663      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165291      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140872619                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573167     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117655     14.14%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141198     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120498283     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2025026      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17308      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13204934      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7343268      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143088819                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003290                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             832020                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428043790                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180972171                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139947435                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143920839                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       275932                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3414147                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121915                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4590538                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         703508                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107562                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154001635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14873177                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7381152                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17308                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1144666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1144332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2288998                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140727070                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12683765                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2361749                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20026685                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20027254                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7342920                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.986730                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140076455                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139947435                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81661762                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229319565                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981263                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356105                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102372959                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126051050                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27950958                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2072419                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136282081                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694749                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84429644     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24020059     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11933778      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4059945      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4996615      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750621      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1233447      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020423      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2837549      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136282081                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102372959                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126051050                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18718267                       # Number of memory references committed
system.switch_cpus2.commit.loads             11459030                       # Number of loads committed
system.switch_cpus2.commit.membars              17308                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18194089                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113562341                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2599792                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2837549                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287446540                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312594742                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1747045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102372959                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126051050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102372959                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393138                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393138                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717804                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717804                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633651178                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195908119                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147899288                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142619664                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24063452                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19715022                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2041516                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9818315                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9506963                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2463551                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93891                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106783502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129168229                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24063452                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11970514                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27984274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6117695                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3280755                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12493715                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1596402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142107136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.112355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.536943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114122862     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2256933      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3833089      2.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2229930      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1745782      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1540603      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          943710      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2361590      1.66%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13072637      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142107136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168725                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.905683                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106109559                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4472873                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27393531                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72841                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4058326                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3943831                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155725062                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4058326                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106645773                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         608247                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2949287                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26912790                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       932708                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154663243                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         94847                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       538491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    218355515                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719543668                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719543668                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174758662                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43596853                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34778                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17418                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2715579                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14381835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7342626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71153                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1675974                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149590320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140391622                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        90014                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22327040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49587449                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142107136                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.987928                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547978                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84823714     59.69%     59.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21982793     15.47%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11839079      8.33%     83.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8799876      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8576895      6.04%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3171433      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2408847      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       322776      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       181723      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142107136                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         124746     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        166952     37.45%     65.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154107     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118495050     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1900765      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17360      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12661322      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7317125      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140391622                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.984378                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             445805                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    423426199                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171952376                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137395952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140837427                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       287299                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3026257                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       121550                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4058326                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         407469                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54393                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149625098                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       777058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14381835                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7342626                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17418                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1173622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1087202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2260824                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138206781                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12342281                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2184841                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19659193                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19557566                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7316912                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.969058                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137396009                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137395952                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81232760                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        225066973                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.963373                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360927                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101609286                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125247773                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24377563                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2058655                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138048810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907272                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.715403                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87391730     63.30%     63.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24417218     17.69%     80.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9548273      6.92%     87.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5020667      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4273687      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2055502      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       967533      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1499048      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2875152      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138048810                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101609286                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125247773                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18576654                       # Number of memory references committed
system.switch_cpus3.commit.loads             11355578                       # Number of loads committed
system.switch_cpus3.commit.membars              17360                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18172090                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112755248                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2590474                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2875152                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           284798994                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303310731                       # The number of ROB writes
system.switch_cpus3.timesIdled                  23875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 512528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101609286                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125247773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101609286                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.403609                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.403609                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.712449                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.712449                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621492901                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191838678                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145356313                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34720                       # number of misc regfile writes
system.l20.replacements                          6049                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075122                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38817                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.697195                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11954.716119                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812638                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3086.520583                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088125                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17712.862535                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094193                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540554                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90563                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90563                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37770                       # number of Writeback hits
system.l20.Writeback_hits::total                37770                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90563                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90563                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90563                       # number of overall hits
system.l20.overall_hits::total                  90563                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6039                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6049                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6039                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6049                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6039                       # number of overall misses
system.l20.overall_misses::total                 6049                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2909265                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1764811884                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1767721149                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2909265                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1764811884                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1767721149                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2909265                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1764811884                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1767721149                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96602                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96612                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37770                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37770                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96602                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96612                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96602                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96612                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062514                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062611                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062514                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062611                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062514                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062611                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 292235.781421                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 292233.616961                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 292235.781421                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 292233.616961                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 290926.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 292235.781421                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 292233.616961                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4366                       # number of writebacks
system.l20.writebacks::total                     4366                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6039                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6049                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6039                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6049                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6039                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6049                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1379034051                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1381303696                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1379034051                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1381303696                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2269645                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1379034051                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1381303696                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062514                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062611                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062514                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062611                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062514                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062611                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 228354.702931                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 228352.404695                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 228354.702931                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 228352.404695                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226964.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 228354.702931                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 228352.404695                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9226                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264977                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41994                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.309878                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6259.816190                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4690.731069                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.396309                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21800.060729                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191034                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143150                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665285                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37485                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37485                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13721                       # number of Writeback hits
system.l21.Writeback_hits::total                13721                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37485                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37485                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37485                       # number of overall hits
system.l21.overall_hits::total                  37485                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9212                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9226                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9212                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9226                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9212                       # number of overall misses
system.l21.overall_misses::total                 9226                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4666159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3016889360                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3021555519                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4666159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3016889360                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3021555519                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4666159                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3016889360                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3021555519                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46697                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46711                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13721                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13721                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46697                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46711                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46697                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46711                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197272                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197512                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197272                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197512                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197272                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197512                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327495.588363                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327504.391827                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327495.588363                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327504.391827                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 333297.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327495.588363                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327504.391827                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2931                       # number of writebacks
system.l21.writebacks::total                     2931                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9212                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9226                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9212                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9226                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9212                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9226                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2427694762                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2431466755                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2427694762                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2431466755                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3771993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2427694762                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2431466755                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197272                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197512                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197272                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197512                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197272                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197512                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263536.122666                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263545.063408                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263536.122666                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263545.063408                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 269428.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263536.122666                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263545.063408                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1911                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          470221                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34679                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.559243                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7075.023601                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996663                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   972.342656                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.039721                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24599.597359                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.215913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029674                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003267                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750720                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37965                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37965                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11493                       # number of Writeback hits
system.l22.Writeback_hits::total                11493                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37965                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37965                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37965                       # number of overall hits
system.l22.overall_hits::total                  37965                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1897                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1911                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1897                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1911                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1897                       # number of overall misses
system.l22.overall_misses::total                 1911                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    558632792                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      562822678                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    558632792                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       562822678                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    558632792                       # number of overall miss cycles
system.l22.overall_miss_latency::total      562822678                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39862                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39876                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11493                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11493                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39862                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39876                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39862                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39876                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047589                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.047924                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047589                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.047924                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047589                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.047924                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294482.230891                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 294517.361591                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294482.230891                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 294517.361591                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294482.230891                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 294517.361591                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1801                       # number of writebacks
system.l22.writebacks::total                     1801                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1897                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1911                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1897                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1911                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1897                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1911                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    437436463                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    440731871                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    437436463                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    440731871                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    437436463                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    440731871                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047589                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.047924                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047589                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.047924                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047589                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.047924                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230593.812862                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 230628.922554                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230593.812862                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 230628.922554                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230593.812862                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 230628.922554                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1843                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395312                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34611                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.421571                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9571.009547                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.011276                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   928.103387                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.709588                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22095.166202                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.292084                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000428                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028323                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004874                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674291                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31620                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31621                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10665                       # number of Writeback hits
system.l23.Writeback_hits::total                10665                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31620                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31621                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31620                       # number of overall hits
system.l23.overall_hits::total                  31621                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1828                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1843                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1828                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1843                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1828                       # number of overall misses
system.l23.overall_misses::total                 1843                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4866491                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    611507673                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      616374164                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4866491                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    611507673                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       616374164                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4866491                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    611507673                       # number of overall miss cycles
system.l23.overall_miss_latency::total      616374164                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33448                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33464                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10665                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10665                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33448                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33464                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33448                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33464                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054652                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.055074                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054652                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.055074                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.937500                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054652                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.055074                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 324432.733333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 334522.797046                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 334440.674986                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 324432.733333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 334522.797046                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 334440.674986                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 324432.733333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 334522.797046                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 334440.674986                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1716                       # number of writebacks
system.l23.writebacks::total                     1716                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1828                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1843                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1828                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1843                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1828                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1843                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3905427                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    494706388                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    498611815                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3905427                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    494706388                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    498611815                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3905427                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    494706388                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    498611815                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054652                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.055074                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054652                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.055074                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.937500                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054652                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.055074                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 260361.800000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 270627.126915                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 270543.578405                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 260361.800000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 270627.126915                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 270543.578405                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 260361.800000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 270627.126915                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 270543.578405                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812633                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115179                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840209.416364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812633                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107518                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107518                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107518                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3097265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3097265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3097265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3097265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3097265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3097265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107528                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107528                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107528                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107528                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 309726.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 309726.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 309726.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 309726.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2992265                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2992265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2992265                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2992265                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 299226.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 299226.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96602                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228576                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96858                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1974.318859                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916017                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083983                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10964043                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10964043                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17259                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673473                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673473                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673473                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673473                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399640                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399735                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399735                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399735                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399735                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36049234094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36049234094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18546601                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18546601                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36067780695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36067780695                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36067780695                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36067780695                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363683                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073208                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073208                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073208                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035168                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035168                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020958                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020958                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020958                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020958                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90204.269077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90204.269077                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 195227.378947                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 195227.378947                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90229.228601                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90229.228601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90229.228601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90229.228601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37770                       # number of writebacks
system.cpu0.dcache.writebacks::total            37770                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303038                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303038                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303133                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96602                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96602                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7869824553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7869824553                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7869824553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7869824553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7869824553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7869824553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005065                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005065                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81466.476398                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81466.476398                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81466.476398                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81466.476398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81466.476398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81466.476398                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995696                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924104683                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708141.743068                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12638693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12638693                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12638693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12638693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12638693                       # number of overall hits
system.cpu1.icache.overall_hits::total       12638693                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5583410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5583410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5583410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5583410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12638709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12638709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12638709                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12638709                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12638709                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12638709                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 348963.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 348963.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 348963.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4782359                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4782359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4782359                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 341597.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 341597.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46697                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227255094                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46953                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4840.054821                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.214399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.785601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825056                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174944                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18182691                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18182691                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4084511                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4084511                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9340                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22267202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22267202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22267202                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22267202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166370                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166370                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166370                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166370                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166370                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24897106481                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24897106481                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24897106481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24897106481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24897106481                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24897106481                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18349061                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18349061                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4084511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4084511                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22433572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22433572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22433572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22433572                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009067                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009067                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007416                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007416                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007416                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007416                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 149649.014131                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 149649.014131                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 149649.014131                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 149649.014131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 149649.014131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 149649.014131                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13721                       # number of writebacks
system.cpu1.dcache.writebacks::total            13721                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119673                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119673                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119673                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46697                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46697                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5534672670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5534672670                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5534672670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5534672670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5534672670                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5534672670                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118523.088635                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118523.088635                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 118523.088635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118523.088635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 118523.088635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118523.088635                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996656                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015203556                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192664.267819                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996656                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12243682                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12243682                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12243682                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12243682                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12243682                       # number of overall hits
system.cpu2.icache.overall_hits::total       12243682                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12243699                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12243699                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12243699                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12243699                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12243699                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12243699                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39862                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168899943                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40118                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4210.078842                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.869230                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.130770                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905739                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094261                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9540373                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9540373                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7225190                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7225190                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17308                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17308                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17308                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16765563                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16765563                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16765563                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16765563                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120555                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120555                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120555                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120555                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12032348424                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12032348424                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12032348424                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12032348424                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12032348424                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12032348424                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9660928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9660928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7225190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7225190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16886118                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16886118                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16886118                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16886118                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012479                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012479                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99807.958392                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99807.958392                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99807.958392                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99807.958392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99807.958392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99807.958392                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11493                       # number of writebacks
system.cpu2.dcache.writebacks::total            11493                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80693                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80693                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80693                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80693                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80693                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80693                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39862                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39862                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39862                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39862                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3047549540                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3047549540                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3047549540                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3047549540                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3047549540                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3047549540                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76452.499624                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76452.499624                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76452.499624                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76452.499624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76452.499624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76452.499624                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.011030                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018844263                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205290.612554                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.011030                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024056                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738800                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12493698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12493698                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12493698                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12493698                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12493698                       # number of overall hits
system.cpu3.icache.overall_hits::total       12493698                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5394640                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5394640                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5394640                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5394640                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5394640                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5394640                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12493715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12493715                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12493715                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12493715                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12493715                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12493715                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 317331.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 317331.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 317331.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 317331.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 317331.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 317331.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5055120                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5055120                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5055120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5055120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5055120                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5055120                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       315945                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       315945                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       315945                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       315945                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       315945                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       315945                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33448                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163566725                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33704                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4853.035990                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.013131                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.986869                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902395                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097605                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9204920                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9204920                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7186356                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7186356                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17387                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17387                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17360                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17360                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16391276                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16391276                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16391276                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16391276                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85526                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85526                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85526                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85526                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85526                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85526                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7798350448                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7798350448                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7798350448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7798350448                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7798350448                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7798350448                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9290446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9290446                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7186356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7186356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16476802                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16476802                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16476802                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16476802                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005191                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005191                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91181.049599                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91181.049599                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 91181.049599                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91181.049599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 91181.049599                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91181.049599                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10665                       # number of writebacks
system.cpu3.dcache.writebacks::total            10665                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52078                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52078                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52078                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52078                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52078                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52078                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33448                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33448                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33448                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33448                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33448                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2692049503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2692049503                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2692049503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2692049503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2692049503                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2692049503                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80484.618004                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80484.618004                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 80484.618004                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80484.618004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 80484.618004                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80484.618004                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
