{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715491027106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715491027106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 23:17:07 2024 " "Processing started: Sat May 11 23:17:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715491027106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491027106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robotDetector -c robotDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off robotDetector -c robotDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491027106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715491027247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715491027247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ss7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ss7-bhv " "Found design unit 1: ss7-bhv" {  } { { "ss7.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/ss7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491030999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ss7 " "Found entity 1: ss7" {  } { { "ss7.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/ss7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491030999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491030999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor-bhv " "Found design unit 1: sensor-bhv" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031000 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senaltrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senaltrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senalTrigger-bhv " "Found design unit 1: senalTrigger-bhv" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031004 ""} { "Info" "ISGN_ENTITY_NAME" "1 senalTrigger " "Found entity 1: senalTrigger" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-bhv " "Found design unit 1: divf-bhv" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031005 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clktrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkTrigger-bhv " "Found design unit 1: clkTrigger-bhv" {  } { { "clkTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/clkTrigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031006 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkTrigger " "Found entity 1: clkTrigger" {  } { { "clkTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/clkTrigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcdistance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcdistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcDistance-bhv " "Found design unit 1: calcDistance-bhv" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031006 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcDistance " "Found entity 1: calcDistance" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sensor " "Elaborating entity \"sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715491031019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clkTrigger clkTrigger:u2 A:bhv " "Elaborating entity \"clkTrigger\" using architecture \"A:bhv\" for hierarchy \"clkTrigger:u2\"" {  } { { "sensor.vhd" "u2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senalTrigger senalTrigger:u3 A:bhv " "Elaborating entity \"senalTrigger\" using architecture \"A:bhv\" for hierarchy \"senalTrigger:u3\"" {  } { { "sensor.vhd" "u3" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031029 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en senalTrigger.vhd(14) " "VHDL Process Statement warning at senalTrigger.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031029 "|sensor|senalTrigger:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst senalTrigger.vhd(15) " "VHDL Process Statement warning at senalTrigger.vhd(15): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031029 "|sensor|senalTrigger:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo senalTrigger.vhd(19) " "VHDL Process Statement warning at senalTrigger.vhd(19): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "senalTrigger.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/senalTrigger.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031029 "|sensor|senalTrigger:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:bhv " "Elaborating entity \"divf\" using architecture \"A:bhv\" for hierarchy \"divf:u1\"" {  } { { "sensor.vhd" "u1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calcDistance calcDistance:u4 A:bhv " "Elaborating entity \"calcDistance\" using architecture \"A:bhv\" for hierarchy \"calcDistance:u4\"" {  } { { "sensor.vhd" "u4" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en calcDistance.vhd(14) " "VHDL Process Statement warning at calcDistance.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031033 "|sensor|calcDistance:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en calcDistance.vhd(38) " "VHDL Process Statement warning at calcDistance.vhd(38): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031033 "|sensor|calcDistance:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst calcDistance.vhd(39) " "VHDL Process Statement warning at calcDistance.vhd(39): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715491031033 "|sensor|calcDistance:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ss7 ss7:display0 A:bhv " "Elaborating entity \"ss7\" using architecture \"A:bhv\" for hierarchy \"ss7:display0\"" {  } { { "sensor.vhd" "display0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031037 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "sensor.vhd" "Mod0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491031184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "sensor.vhd" "Mod1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491031184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "sensor.vhd" "Div0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491031184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "sensor.vhd" "Div1" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491031184 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calcDistance:u4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calcDistance:u4\|Div0\"" {  } { { "calcDistance.vhd" "Div0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491031184 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715491031184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031377 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715491031377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031549 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715491031549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031703 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715491031703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491031939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491031939 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715491031939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491031981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491031981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491032016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491032016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calcDistance:u4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calcDistance:u4\|lpm_divide:Div0\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491032065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calcDistance:u4\|lpm_divide:Div0 " "Instantiated megafunction \"calcDistance:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491032065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491032065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491032065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715491032065 ""}  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715491032065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/lpm_divide_3vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491032083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491032083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491032089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491032089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715491032103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491032103 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "67 " "Ignored 67 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "67 " "Ignored 67 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1715491032407 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715491032407 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[0\] calcDistance:u4\|distancia\[0\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[0\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[0\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[1\] calcDistance:u4\|distancia\[1\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[1\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[1\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[2\] calcDistance:u4\|distancia\[2\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[2\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[2\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[5\] calcDistance:u4\|distancia\[5\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[5\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[5\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[6\] calcDistance:u4\|distancia\[6\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[6\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[6\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[7\] calcDistance:u4\|distancia\[7\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[7\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[7\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[8\] calcDistance:u4\|distancia\[8\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[8\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[8\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calcDistance:u4\|distancia\[9\] calcDistance:u4\|distancia\[9\]~_emulated calcDistance:u4\|distancia\[0\]~1 " "Register \"calcDistance:u4\|distancia\[9\]\" is converted into an equivalent circuit using register \"calcDistance:u4\|distancia\[9\]~_emulated\" and latch \"calcDistance:u4\|distancia\[0\]~1\"" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715491032416 "|sensor|calcDistance:u4|distancia[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715491032416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715491034789 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "calcDistance:u4\|distancia\[31\] Low " "Register calcDistance:u4\|distancia\[31\] will power up to Low" {  } { { "calcDistance.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/calcDistance.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715491034860 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1715491034860 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add1~0 " "Logic cell \"Add1~0\"" {  } { { "sensor.vhd" "Add1~0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~2 " "Logic cell \"Add1~2\"" {  } { { "sensor.vhd" "Add1~2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~4 " "Logic cell \"Add1~4\"" {  } { { "sensor.vhd" "Add1~4" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~6 " "Logic cell \"Add1~6\"" {  } { { "sensor.vhd" "Add1~6" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~8 " "Logic cell \"Add1~8\"" {  } { { "sensor.vhd" "Add1~8" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~10 " "Logic cell \"Add1~10\"" {  } { { "sensor.vhd" "Add1~10" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~12 " "Logic cell \"Add1~12\"" {  } { { "sensor.vhd" "Add1~12" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~14 " "Logic cell \"Add1~14\"" {  } { { "sensor.vhd" "Add1~14" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~16 " "Logic cell \"Add1~16\"" {  } { { "sensor.vhd" "Add1~16" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~18 " "Logic cell \"Add1~18\"" {  } { { "sensor.vhd" "Add1~18" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~20 " "Logic cell \"Add1~20\"" {  } { { "sensor.vhd" "Add1~20" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~22 " "Logic cell \"Add1~22\"" {  } { { "sensor.vhd" "Add1~22" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~24 " "Logic cell \"Add1~24\"" {  } { { "sensor.vhd" "Add1~24" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~26 " "Logic cell \"Add1~26\"" {  } { { "sensor.vhd" "Add1~26" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~28 " "Logic cell \"Add1~28\"" {  } { { "sensor.vhd" "Add1~28" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~30 " "Logic cell \"Add1~30\"" {  } { { "sensor.vhd" "Add1~30" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~32 " "Logic cell \"Add1~32\"" {  } { { "sensor.vhd" "Add1~32" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~34 " "Logic cell \"Add1~34\"" {  } { { "sensor.vhd" "Add1~34" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~36 " "Logic cell \"Add1~36\"" {  } { { "sensor.vhd" "Add1~36" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~38 " "Logic cell \"Add1~38\"" {  } { { "sensor.vhd" "Add1~38" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~40 " "Logic cell \"Add1~40\"" {  } { { "sensor.vhd" "Add1~40" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~42 " "Logic cell \"Add1~42\"" {  } { { "sensor.vhd" "Add1~42" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~44 " "Logic cell \"Add1~44\"" {  } { { "sensor.vhd" "Add1~44" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~46 " "Logic cell \"Add1~46\"" {  } { { "sensor.vhd" "Add1~46" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~48 " "Logic cell \"Add1~48\"" {  } { { "sensor.vhd" "Add1~48" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~50 " "Logic cell \"Add1~50\"" {  } { { "sensor.vhd" "Add1~50" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~52 " "Logic cell \"Add1~52\"" {  } { { "sensor.vhd" "Add1~52" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~54 " "Logic cell \"Add1~54\"" {  } { { "sensor.vhd" "Add1~54" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~56 " "Logic cell \"Add1~56\"" {  } { { "sensor.vhd" "Add1~56" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~58 " "Logic cell \"Add1~58\"" {  } { { "sensor.vhd" "Add1~58" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~60 " "Logic cell \"Add1~60\"" {  } { { "sensor.vhd" "Add1~60" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_26_result_int\[1\]~52" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_ske.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~0 " "Logic cell \"Add3~0\"" {  } { { "sensor.vhd" "Add3~0" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~2 " "Logic cell \"Add3~2\"" {  } { { "sensor.vhd" "Add3~2" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~4 " "Logic cell \"Add3~4\"" {  } { { "sensor.vhd" "Add3~4" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~6 " "Logic cell \"Add3~6\"" {  } { { "sensor.vhd" "Add3~6" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~8 " "Logic cell \"Add3~8\"" {  } { { "sensor.vhd" "Add3~8" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~10 " "Logic cell \"Add3~10\"" {  } { { "sensor.vhd" "Add3~10" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~12 " "Logic cell \"Add3~12\"" {  } { { "sensor.vhd" "Add3~12" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~14 " "Logic cell \"Add3~14\"" {  } { { "sensor.vhd" "Add3~14" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~16 " "Logic cell \"Add3~16\"" {  } { { "sensor.vhd" "Add3~16" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~18 " "Logic cell \"Add3~18\"" {  } { { "sensor.vhd" "Add3~18" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~20 " "Logic cell \"Add3~20\"" {  } { { "sensor.vhd" "Add3~20" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~22 " "Logic cell \"Add3~22\"" {  } { { "sensor.vhd" "Add3~22" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~24 " "Logic cell \"Add3~24\"" {  } { { "sensor.vhd" "Add3~24" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~26 " "Logic cell \"Add3~26\"" {  } { { "sensor.vhd" "Add3~26" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~28 " "Logic cell \"Add3~28\"" {  } { { "sensor.vhd" "Add3~28" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~30 " "Logic cell \"Add3~30\"" {  } { { "sensor.vhd" "Add3~30" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~32 " "Logic cell \"Add3~32\"" {  } { { "sensor.vhd" "Add3~32" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~34 " "Logic cell \"Add3~34\"" {  } { { "sensor.vhd" "Add3~34" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~36 " "Logic cell \"Add3~36\"" {  } { { "sensor.vhd" "Add3~36" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~38 " "Logic cell \"Add3~38\"" {  } { { "sensor.vhd" "Add3~38" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~40 " "Logic cell \"Add3~40\"" {  } { { "sensor.vhd" "Add3~40" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~42 " "Logic cell \"Add3~42\"" {  } { { "sensor.vhd" "Add3~42" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~44 " "Logic cell \"Add3~44\"" {  } { { "sensor.vhd" "Add3~44" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~46 " "Logic cell \"Add3~46\"" {  } { { "sensor.vhd" "Add3~46" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~48 " "Logic cell \"Add3~48\"" {  } { { "sensor.vhd" "Add3~48" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~50 " "Logic cell \"Add3~50\"" {  } { { "sensor.vhd" "Add3~50" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~52 " "Logic cell \"Add3~52\"" {  } { { "sensor.vhd" "Add3~52" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~54 " "Logic cell \"Add3~54\"" {  } { { "sensor.vhd" "Add3~54" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~56 " "Logic cell \"Add3~56\"" {  } { { "sensor.vhd" "Add3~56" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add3~58 " "Logic cell \"Add3~58\"" {  } { { "sensor.vhd" "Add3~58" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/sensor.vhd" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_26_result_int\[1\]~16 " "Logic cell \"lpm_divide:Div1\|lpm_divide_ibo:auto_generated\|abs_divider_nbg:divider\|alt_u_div_2ie:divider\|add_sub_26_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_26_result_int\[1\]~16" { Text "C:/Users/Rodrigo/Documents/GitHub/Proy1_VLSI/db/alt_u_div_2ie.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715491035187 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715491035187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715491035289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715491035289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2470 " "Implemented 2470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715491035343 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715491035343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2444 " "Implemented 2444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715491035343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715491035343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715491035353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 23:17:15 2024 " "Processing ended: Sat May 11 23:17:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715491035353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715491035353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715491035353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715491035353 ""}
