-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "11/22/2019 15:56:35"

-- 
-- Device: Altera EP3C40F780I7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	aes IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	chave1 : IN std_logic_vector(7 DOWNTO 0);
	chave2 : IN std_logic_vector(7 DOWNTO 0);
	chave3 : IN std_logic_vector(7 DOWNTO 0);
	chave4 : IN std_logic_vector(7 DOWNTO 0);
	chave5 : IN std_logic_vector(7 DOWNTO 0);
	chave6 : IN std_logic_vector(7 DOWNTO 0);
	chave7 : IN std_logic_vector(7 DOWNTO 0);
	chave8 : IN std_logic_vector(7 DOWNTO 0);
	chave9 : IN std_logic_vector(7 DOWNTO 0);
	chave10 : IN std_logic_vector(7 DOWNTO 0);
	chave11 : IN std_logic_vector(7 DOWNTO 0);
	chave12 : IN std_logic_vector(7 DOWNTO 0);
	chave13 : IN std_logic_vector(7 DOWNTO 0);
	chave14 : IN std_logic_vector(7 DOWNTO 0);
	chave15 : IN std_logic_vector(7 DOWNTO 0);
	chave16 : IN std_logic_vector(7 DOWNTO 0);
	entrada1 : IN std_logic_vector(7 DOWNTO 0);
	entrada2 : IN std_logic_vector(7 DOWNTO 0);
	entrada3 : IN std_logic_vector(7 DOWNTO 0);
	entrada4 : IN std_logic_vector(7 DOWNTO 0);
	entrada5 : IN std_logic_vector(7 DOWNTO 0);
	entrada6 : IN std_logic_vector(7 DOWNTO 0);
	entrada7 : IN std_logic_vector(7 DOWNTO 0);
	entrada8 : IN std_logic_vector(7 DOWNTO 0);
	entrada9 : IN std_logic_vector(7 DOWNTO 0);
	entrada10 : IN std_logic_vector(7 DOWNTO 0);
	entrada11 : IN std_logic_vector(7 DOWNTO 0);
	entrada12 : IN std_logic_vector(7 DOWNTO 0);
	entrada13 : IN std_logic_vector(7 DOWNTO 0);
	entrada14 : IN std_logic_vector(7 DOWNTO 0);
	entrada15 : IN std_logic_vector(7 DOWNTO 0);
	entrada16 : IN std_logic_vector(7 DOWNTO 0);
	saida1 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida2 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida3 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida4 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida5 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida6 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida7 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida8 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida9 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida10 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida11 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida12 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida13 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida14 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida15 : BUFFER std_logic_vector(7 DOWNTO 0);
	saida16 : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END aes;

-- Design Ports Information
-- saida1[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[3]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[4]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida1[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[4]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[6]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida2[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[0]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[5]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida3[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida4[7]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[6]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida5[7]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[0]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[1]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[5]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida6[7]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[6]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida7[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[1]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[2]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida8[7]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[0]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[2]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[6]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida9[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[2]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[3]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[5]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida10[7]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[1]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[2]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[4]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida11[7]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[0]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida12[7]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[0]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[4]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[5]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida13[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[3]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[4]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[6]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida14[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[1]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[4]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida15[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[2]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saida16[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[0]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[1]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[4]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave1[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[0]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[4]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[6]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave2[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[1]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[4]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave3[7]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[0]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[2]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave4[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[4]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave5[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[0]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave6[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[0]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[3]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[4]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave7[7]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[1]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave8[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[0]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[4]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[5]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave9[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[1]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[6]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave10[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[0]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[3]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave11[7]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[0]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[5]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave12[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[2]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[3]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[5]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave13[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[4]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[6]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave14[7]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[0]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[2]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[3]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[5]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[6]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave15[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[0]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[1]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[4]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[5]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[6]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chave16[7]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[1]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[6]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada16[7]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[2]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[3]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada1[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[2]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada6[7]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[0]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[3]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada11[7]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[2]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[3]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[5]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[6]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada13[7]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[0]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[1]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[3]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[4]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada2[7]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[4]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[5]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada7[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[2]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[6]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada12[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[0]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[2]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[3]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[4]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[5]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[6]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada14[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[2]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[4]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[5]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada3[7]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[0]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[4]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada8[7]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada9[7]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[3]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[5]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[6]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada15[7]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[2]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada4[7]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[1]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[3]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada5[7]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[3]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada10[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF aes IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_chave1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave3 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave4 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave5 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave6 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave7 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave8 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave9 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_chave16 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada3 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada4 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada5 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada6 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada7 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada8 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada9 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entrada16 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida3 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida4 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida5 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida6 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida7 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida8 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida9 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida10 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida11 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida12 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida13 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida14 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida15 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_saida16 : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \saida1[0]~output_o\ : std_logic;
SIGNAL \saida1[1]~output_o\ : std_logic;
SIGNAL \saida1[2]~output_o\ : std_logic;
SIGNAL \saida1[3]~output_o\ : std_logic;
SIGNAL \saida1[4]~output_o\ : std_logic;
SIGNAL \saida1[5]~output_o\ : std_logic;
SIGNAL \saida1[6]~output_o\ : std_logic;
SIGNAL \saida1[7]~output_o\ : std_logic;
SIGNAL \saida2[0]~output_o\ : std_logic;
SIGNAL \saida2[1]~output_o\ : std_logic;
SIGNAL \saida2[2]~output_o\ : std_logic;
SIGNAL \saida2[3]~output_o\ : std_logic;
SIGNAL \saida2[4]~output_o\ : std_logic;
SIGNAL \saida2[5]~output_o\ : std_logic;
SIGNAL \saida2[6]~output_o\ : std_logic;
SIGNAL \saida2[7]~output_o\ : std_logic;
SIGNAL \saida3[0]~output_o\ : std_logic;
SIGNAL \saida3[1]~output_o\ : std_logic;
SIGNAL \saida3[2]~output_o\ : std_logic;
SIGNAL \saida3[3]~output_o\ : std_logic;
SIGNAL \saida3[4]~output_o\ : std_logic;
SIGNAL \saida3[5]~output_o\ : std_logic;
SIGNAL \saida3[6]~output_o\ : std_logic;
SIGNAL \saida3[7]~output_o\ : std_logic;
SIGNAL \saida4[0]~output_o\ : std_logic;
SIGNAL \saida4[1]~output_o\ : std_logic;
SIGNAL \saida4[2]~output_o\ : std_logic;
SIGNAL \saida4[3]~output_o\ : std_logic;
SIGNAL \saida4[4]~output_o\ : std_logic;
SIGNAL \saida4[5]~output_o\ : std_logic;
SIGNAL \saida4[6]~output_o\ : std_logic;
SIGNAL \saida4[7]~output_o\ : std_logic;
SIGNAL \saida5[0]~output_o\ : std_logic;
SIGNAL \saida5[1]~output_o\ : std_logic;
SIGNAL \saida5[2]~output_o\ : std_logic;
SIGNAL \saida5[3]~output_o\ : std_logic;
SIGNAL \saida5[4]~output_o\ : std_logic;
SIGNAL \saida5[5]~output_o\ : std_logic;
SIGNAL \saida5[6]~output_o\ : std_logic;
SIGNAL \saida5[7]~output_o\ : std_logic;
SIGNAL \saida6[0]~output_o\ : std_logic;
SIGNAL \saida6[1]~output_o\ : std_logic;
SIGNAL \saida6[2]~output_o\ : std_logic;
SIGNAL \saida6[3]~output_o\ : std_logic;
SIGNAL \saida6[4]~output_o\ : std_logic;
SIGNAL \saida6[5]~output_o\ : std_logic;
SIGNAL \saida6[6]~output_o\ : std_logic;
SIGNAL \saida6[7]~output_o\ : std_logic;
SIGNAL \saida7[0]~output_o\ : std_logic;
SIGNAL \saida7[1]~output_o\ : std_logic;
SIGNAL \saida7[2]~output_o\ : std_logic;
SIGNAL \saida7[3]~output_o\ : std_logic;
SIGNAL \saida7[4]~output_o\ : std_logic;
SIGNAL \saida7[5]~output_o\ : std_logic;
SIGNAL \saida7[6]~output_o\ : std_logic;
SIGNAL \saida7[7]~output_o\ : std_logic;
SIGNAL \saida8[0]~output_o\ : std_logic;
SIGNAL \saida8[1]~output_o\ : std_logic;
SIGNAL \saida8[2]~output_o\ : std_logic;
SIGNAL \saida8[3]~output_o\ : std_logic;
SIGNAL \saida8[4]~output_o\ : std_logic;
SIGNAL \saida8[5]~output_o\ : std_logic;
SIGNAL \saida8[6]~output_o\ : std_logic;
SIGNAL \saida8[7]~output_o\ : std_logic;
SIGNAL \saida9[0]~output_o\ : std_logic;
SIGNAL \saida9[1]~output_o\ : std_logic;
SIGNAL \saida9[2]~output_o\ : std_logic;
SIGNAL \saida9[3]~output_o\ : std_logic;
SIGNAL \saida9[4]~output_o\ : std_logic;
SIGNAL \saida9[5]~output_o\ : std_logic;
SIGNAL \saida9[6]~output_o\ : std_logic;
SIGNAL \saida9[7]~output_o\ : std_logic;
SIGNAL \saida10[0]~output_o\ : std_logic;
SIGNAL \saida10[1]~output_o\ : std_logic;
SIGNAL \saida10[2]~output_o\ : std_logic;
SIGNAL \saida10[3]~output_o\ : std_logic;
SIGNAL \saida10[4]~output_o\ : std_logic;
SIGNAL \saida10[5]~output_o\ : std_logic;
SIGNAL \saida10[6]~output_o\ : std_logic;
SIGNAL \saida10[7]~output_o\ : std_logic;
SIGNAL \saida11[0]~output_o\ : std_logic;
SIGNAL \saida11[1]~output_o\ : std_logic;
SIGNAL \saida11[2]~output_o\ : std_logic;
SIGNAL \saida11[3]~output_o\ : std_logic;
SIGNAL \saida11[4]~output_o\ : std_logic;
SIGNAL \saida11[5]~output_o\ : std_logic;
SIGNAL \saida11[6]~output_o\ : std_logic;
SIGNAL \saida11[7]~output_o\ : std_logic;
SIGNAL \saida12[0]~output_o\ : std_logic;
SIGNAL \saida12[1]~output_o\ : std_logic;
SIGNAL \saida12[2]~output_o\ : std_logic;
SIGNAL \saida12[3]~output_o\ : std_logic;
SIGNAL \saida12[4]~output_o\ : std_logic;
SIGNAL \saida12[5]~output_o\ : std_logic;
SIGNAL \saida12[6]~output_o\ : std_logic;
SIGNAL \saida12[7]~output_o\ : std_logic;
SIGNAL \saida13[0]~output_o\ : std_logic;
SIGNAL \saida13[1]~output_o\ : std_logic;
SIGNAL \saida13[2]~output_o\ : std_logic;
SIGNAL \saida13[3]~output_o\ : std_logic;
SIGNAL \saida13[4]~output_o\ : std_logic;
SIGNAL \saida13[5]~output_o\ : std_logic;
SIGNAL \saida13[6]~output_o\ : std_logic;
SIGNAL \saida13[7]~output_o\ : std_logic;
SIGNAL \saida14[0]~output_o\ : std_logic;
SIGNAL \saida14[1]~output_o\ : std_logic;
SIGNAL \saida14[2]~output_o\ : std_logic;
SIGNAL \saida14[3]~output_o\ : std_logic;
SIGNAL \saida14[4]~output_o\ : std_logic;
SIGNAL \saida14[5]~output_o\ : std_logic;
SIGNAL \saida14[6]~output_o\ : std_logic;
SIGNAL \saida14[7]~output_o\ : std_logic;
SIGNAL \saida15[0]~output_o\ : std_logic;
SIGNAL \saida15[1]~output_o\ : std_logic;
SIGNAL \saida15[2]~output_o\ : std_logic;
SIGNAL \saida15[3]~output_o\ : std_logic;
SIGNAL \saida15[4]~output_o\ : std_logic;
SIGNAL \saida15[5]~output_o\ : std_logic;
SIGNAL \saida15[6]~output_o\ : std_logic;
SIGNAL \saida15[7]~output_o\ : std_logic;
SIGNAL \saida16[0]~output_o\ : std_logic;
SIGNAL \saida16[1]~output_o\ : std_logic;
SIGNAL \saida16[2]~output_o\ : std_logic;
SIGNAL \saida16[3]~output_o\ : std_logic;
SIGNAL \saida16[4]~output_o\ : std_logic;
SIGNAL \saida16[5]~output_o\ : std_logic;
SIGNAL \saida16[6]~output_o\ : std_logic;
SIGNAL \saida16[7]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \c|cnt~4_combout\ : std_logic;
SIGNAL \c|cnt~3_combout\ : std_logic;
SIGNAL \po|chaves|k9[5]~4_combout\ : std_logic;
SIGNAL \c|cnt~0_combout\ : std_logic;
SIGNAL \pc|state~12_combout\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \pc|state.s2~q\ : std_logic;
SIGNAL \pc|state.s3~feeder_combout\ : std_logic;
SIGNAL \pc|state.s3~q\ : std_logic;
SIGNAL \pc|state.s0~feeder_combout\ : std_logic;
SIGNAL \pc|state.s0~q\ : std_logic;
SIGNAL \pc|Selector0~0_combout\ : std_logic;
SIGNAL \pc|Selector0~1_combout\ : std_logic;
SIGNAL \pc|state.s1~q\ : std_logic;
SIGNAL \c|cnt[2]~1_combout\ : std_logic;
SIGNAL \c|cnt~2_combout\ : std_logic;
SIGNAL \pc|state~11_combout\ : std_logic;
SIGNAL \pc|state.s4~q\ : std_logic;
SIGNAL \pc|state.s5~feeder_combout\ : std_logic;
SIGNAL \pc|state.s5~q\ : std_logic;
SIGNAL \pc|state.s6~0_combout\ : std_logic;
SIGNAL \pc|state.s6~q\ : std_logic;
SIGNAL \po|chaves|comb~986_combout\ : std_logic;
SIGNAL \po|chaves|comb~985_combout\ : std_logic;
SIGNAL \chave16[0]~input_o\ : std_logic;
SIGNAL \po|muxChave16|result[0]~0_combout\ : std_logic;
SIGNAL \pc|Rchave~combout\ : std_logic;
SIGNAL \entrada16[0]~input_o\ : std_logic;
SIGNAL \po|mux16|result[0]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~856_combout\ : std_logic;
SIGNAL \po|chaves|comb~857_combout\ : std_logic;
SIGNAL \chave16[1]~input_o\ : std_logic;
SIGNAL \po|muxChave16|result[1]~1_combout\ : std_logic;
SIGNAL \entrada16[1]~input_o\ : std_logic;
SIGNAL \po|mux16|result[1]~1_combout\ : std_logic;
SIGNAL \entrada16[2]~input_o\ : std_logic;
SIGNAL \chave16[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~895_combout\ : std_logic;
SIGNAL \po|chaves|comb~894_combout\ : std_logic;
SIGNAL \po|muxChave16|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux16|result[2]~2_combout\ : std_logic;
SIGNAL \entrada16[3]~input_o\ : std_logic;
SIGNAL \chave16[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~858_combout\ : std_logic;
SIGNAL \po|chaves|comb~859_combout\ : std_logic;
SIGNAL \po|muxChave16|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux16|result[3]~3_combout\ : std_logic;
SIGNAL \po|chaves|comb~988_combout\ : std_logic;
SIGNAL \po|chaves|comb~987_combout\ : std_logic;
SIGNAL \chave16[4]~input_o\ : std_logic;
SIGNAL \po|muxChave16|result[4]~4_combout\ : std_logic;
SIGNAL \entrada16[4]~input_o\ : std_logic;
SIGNAL \po|mux16|result[4]~4_combout\ : std_logic;
SIGNAL \entrada16[5]~input_o\ : std_logic;
SIGNAL \chave16[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~989_combout\ : std_logic;
SIGNAL \po|chaves|comb~990_combout\ : std_logic;
SIGNAL \po|muxChave16|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux16|result[5]~5_combout\ : std_logic;
SIGNAL \po|chaves|comb~897_combout\ : std_logic;
SIGNAL \po|chaves|comb~896_combout\ : std_logic;
SIGNAL \chave16[6]~input_o\ : std_logic;
SIGNAL \po|muxChave16|result[6]~6_combout\ : std_logic;
SIGNAL \entrada16[6]~input_o\ : std_logic;
SIGNAL \po|mux16|result[6]~6_combout\ : std_logic;
SIGNAL \entrada16[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~860_combout\ : std_logic;
SIGNAL \po|chaves|comb~824_combout\ : std_logic;
SIGNAL \chave16[7]~input_o\ : std_logic;
SIGNAL \po|muxChave16|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux16|result[7]~7_combout\ : std_logic;
SIGNAL \entrada6[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~930_combout\ : std_logic;
SIGNAL \po|chaves|comb~929_combout\ : std_logic;
SIGNAL \chave6[0]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux6|result[0]~0_combout\ : std_logic;
SIGNAL \chave6[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~790_combout\ : std_logic;
SIGNAL \po|chaves|comb~789_combout\ : std_logic;
SIGNAL \po|muxChave6|result[1]~1_combout\ : std_logic;
SIGNAL \entrada6[1]~input_o\ : std_logic;
SIGNAL \po|mux6|result[1]~1_combout\ : std_logic;
SIGNAL \entrada6[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~932_combout\ : std_logic;
SIGNAL \po|chaves|comb~931_combout\ : std_logic;
SIGNAL \chave6[2]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux6|result[2]~2_combout\ : std_logic;
SIGNAL \po|chaves|comb~792_combout\ : std_logic;
SIGNAL \po|chaves|comb~791_combout\ : std_logic;
SIGNAL \chave6[3]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[3]~3_combout\ : std_logic;
SIGNAL \entrada6[3]~input_o\ : std_logic;
SIGNAL \po|mux6|result[3]~3_combout\ : std_logic;
SIGNAL \chave6[4]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[4]~4_combout\ : std_logic;
SIGNAL \entrada6[4]~input_o\ : std_logic;
SIGNAL \po|mux6|result[4]~4_combout\ : std_logic;
SIGNAL \entrada6[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~878_combout\ : std_logic;
SIGNAL \po|chaves|comb~877_combout\ : std_logic;
SIGNAL \chave6[5]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux6|result[5]~5_combout\ : std_logic;
SIGNAL \entrada6[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~793_combout\ : std_logic;
SIGNAL \po|chaves|comb~794_combout\ : std_logic;
SIGNAL \chave6[6]~input_o\ : std_logic;
SIGNAL \po|muxChave6|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux6|result[6]~6_combout\ : std_logic;
SIGNAL \entrada6[7]~input_o\ : std_logic;
SIGNAL \chave6[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~796_combout\ : std_logic;
SIGNAL \po|chaves|comb~795_combout\ : std_logic;
SIGNAL \po|muxChave6|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux6|result[7]~7_combout\ : std_logic;
SIGNAL \entrada11[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~833_combout\ : std_logic;
SIGNAL \po|chaves|comb~832_combout\ : std_logic;
SIGNAL \chave11[0]~input_o\ : std_logic;
SIGNAL \po|muxChave11|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux11|result[0]~0_combout\ : std_logic;
SIGNAL \chave11[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~834_combout\ : std_logic;
SIGNAL \po|chaves|comb~835_combout\ : std_logic;
SIGNAL \po|muxChave11|result[1]~1_combout\ : std_logic;
SIGNAL \entrada11[1]~input_o\ : std_logic;
SIGNAL \po|mux11|result[1]~1_combout\ : std_logic;
SIGNAL \chave11[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~751_combout\ : std_logic;
SIGNAL \po|chaves|comb~750_combout\ : std_logic;
SIGNAL \po|muxChave11|result[2]~2_combout\ : std_logic;
SIGNAL \entrada11[2]~input_o\ : std_logic;
SIGNAL \po|mux11|result[2]~2_combout\ : std_logic;
SIGNAL \entrada11[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~953_combout\ : std_logic;
SIGNAL \po|chaves|comb~954_combout\ : std_logic;
SIGNAL \chave11[3]~input_o\ : std_logic;
SIGNAL \po|muxChave11|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux11|result[3]~3_combout\ : std_logic;
SIGNAL \chave11[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~955_combout\ : std_logic;
SIGNAL \po|chaves|comb~956_combout\ : std_logic;
SIGNAL \po|muxChave11|result[4]~4_combout\ : std_logic;
SIGNAL \entrada11[4]~input_o\ : std_logic;
SIGNAL \po|mux11|result[4]~4_combout\ : std_logic;
SIGNAL \chave11[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~958_combout\ : std_logic;
SIGNAL \po|chaves|comb~957_combout\ : std_logic;
SIGNAL \po|muxChave11|result[5]~5_combout\ : std_logic;
SIGNAL \entrada11[5]~input_o\ : std_logic;
SIGNAL \po|mux11|result[5]~5_combout\ : std_logic;
SIGNAL \entrada11[6]~input_o\ : std_logic;
SIGNAL \chave11[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~884_combout\ : std_logic;
SIGNAL \po|chaves|comb~883_combout\ : std_logic;
SIGNAL \po|muxChave11|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux11|result[6]~6_combout\ : std_logic;
SIGNAL \entrada11[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~960_combout\ : std_logic;
SIGNAL \po|chaves|comb~959_combout\ : std_logic;
SIGNAL \chave11[7]~input_o\ : std_logic;
SIGNAL \po|muxChave11|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux11|result[7]~7_combout\ : std_logic;
SIGNAL \entrada1[0]~input_o\ : std_logic;
SIGNAL \chave1[0]~input_o\ : std_logic;
SIGNAL \po|muxChave1|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux1|result[0]~0_combout\ : std_logic;
SIGNAL \entrada1[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~901_combout\ : std_logic;
SIGNAL \po|chaves|comb~902_combout\ : std_logic;
SIGNAL \chave1[1]~input_o\ : std_logic;
SIGNAL \po|muxChave1|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux1|result[1]~1_combout\ : std_logic;
SIGNAL \entrada1[2]~input_o\ : std_logic;
SIGNAL \chave1[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~904_combout\ : std_logic;
SIGNAL \po|chaves|comb~903_combout\ : std_logic;
SIGNAL \po|muxChave1|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux1|result[2]~2_combout\ : std_logic;
SIGNAL \entrada1[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~752_combout\ : std_logic;
SIGNAL \po|chaves|comb~753_combout\ : std_logic;
SIGNAL \chave1[3]~input_o\ : std_logic;
SIGNAL \po|muxChave1|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux1|result[3]~3_combout\ : std_logic;
SIGNAL \po|chaves|comb~906_combout\ : std_logic;
SIGNAL \po|chaves|comb~905_combout\ : std_logic;
SIGNAL \chave1[4]~input_o\ : std_logic;
SIGNAL \po|muxChave1|result[4]~4_combout\ : std_logic;
SIGNAL \entrada1[4]~input_o\ : std_logic;
SIGNAL \po|mux1|result[4]~4_combout\ : std_logic;
SIGNAL \entrada1[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~908_combout\ : std_logic;
SIGNAL \po|chaves|comb~907_combout\ : std_logic;
SIGNAL \chave1[5]~input_o\ : std_logic;
SIGNAL \po|muxChave1|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux1|result[5]~5_combout\ : std_logic;
SIGNAL \chave1[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~898_combout\ : std_logic;
SIGNAL \po|chaves|comb~869_combout\ : std_logic;
SIGNAL \po|muxChave1|result[6]~6_combout\ : std_logic;
SIGNAL \entrada1[6]~input_o\ : std_logic;
SIGNAL \po|mux1|result[6]~6_combout\ : std_logic;
SIGNAL \entrada1[7]~input_o\ : std_logic;
SIGNAL \chave1[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~754_combout\ : std_logic;
SIGNAL \po|chaves|comb~755_combout\ : std_logic;
SIGNAL \po|muxChave1|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux1|result[7]~7_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[7]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[2]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida2[3]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida2[4]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[5]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[6]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida1[7]~0_combout\ : std_logic;
SIGNAL \chave2[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~861_combout\ : std_logic;
SIGNAL \po|chaves|comb~862_combout\ : std_logic;
SIGNAL \po|muxChave2|result[0]~0_combout\ : std_logic;
SIGNAL \entrada7[0]~input_o\ : std_logic;
SIGNAL \chave7[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~797_combout\ : std_logic;
SIGNAL \po|chaves|comb~798_combout\ : std_logic;
SIGNAL \po|muxChave7|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux7|result[0]~0_combout\ : std_logic;
SIGNAL \entrada7[1]~input_o\ : std_logic;
SIGNAL \chave7[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~801_combout\ : std_logic;
SIGNAL \po|chaves|comb~799_combout\ : std_logic;
SIGNAL \po|muxChave7|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux7|result[1]~1_combout\ : std_logic;
SIGNAL \chave7[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~934_combout\ : std_logic;
SIGNAL \po|chaves|comb~933_combout\ : std_logic;
SIGNAL \po|muxChave7|result[2]~2_combout\ : std_logic;
SIGNAL \entrada7[2]~input_o\ : std_logic;
SIGNAL \po|mux7|result[2]~2_combout\ : std_logic;
SIGNAL \entrada7[3]~input_o\ : std_logic;
SIGNAL \chave7[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~803_combout\ : std_logic;
SIGNAL \po|chaves|comb~802_combout\ : std_logic;
SIGNAL \po|muxChave7|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux7|result[3]~3_combout\ : std_logic;
SIGNAL \chave7[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~805_combout\ : std_logic;
SIGNAL \po|chaves|comb~804_combout\ : std_logic;
SIGNAL \po|muxChave7|result[4]~4_combout\ : std_logic;
SIGNAL \entrada7[4]~input_o\ : std_logic;
SIGNAL \po|mux7|result[4]~4_combout\ : std_logic;
SIGNAL \entrada7[5]~input_o\ : std_logic;
SIGNAL \chave7[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~806_combout\ : std_logic;
SIGNAL \po|chaves|comb~807_combout\ : std_logic;
SIGNAL \po|muxChave7|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux7|result[5]~5_combout\ : std_logic;
SIGNAL \chave7[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~809_combout\ : std_logic;
SIGNAL \po|chaves|comb~808_combout\ : std_logic;
SIGNAL \po|muxChave7|result[6]~6_combout\ : std_logic;
SIGNAL \entrada7[6]~input_o\ : std_logic;
SIGNAL \po|mux7|result[6]~6_combout\ : std_logic;
SIGNAL \entrada7[7]~input_o\ : std_logic;
SIGNAL \chave7[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~810_combout\ : std_logic;
SIGNAL \po|chaves|comb~811_combout\ : std_logic;
SIGNAL \po|muxChave7|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux7|result[7]~7_combout\ : std_logic;
SIGNAL \entrada2[0]~input_o\ : std_logic;
SIGNAL \po|mux2|result[0]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~870_combout\ : std_logic;
SIGNAL \po|chaves|comb~899_combout\ : std_logic;
SIGNAL \chave2[1]~input_o\ : std_logic;
SIGNAL \po|muxChave2|result[1]~1_combout\ : std_logic;
SIGNAL \entrada2[1]~input_o\ : std_logic;
SIGNAL \po|mux2|result[1]~1_combout\ : std_logic;
SIGNAL \entrada2[2]~input_o\ : std_logic;
SIGNAL \chave2[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~910_combout\ : std_logic;
SIGNAL \po|chaves|comb~909_combout\ : std_logic;
SIGNAL \po|muxChave2|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux2|result[2]~2_combout\ : std_logic;
SIGNAL \entrada2[3]~input_o\ : std_logic;
SIGNAL \chave2[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~911_combout\ : std_logic;
SIGNAL \po|chaves|comb~912_combout\ : std_logic;
SIGNAL \po|muxChave2|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux2|result[3]~3_combout\ : std_logic;
SIGNAL \entrada2[4]~input_o\ : std_logic;
SIGNAL \chave2[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~914_combout\ : std_logic;
SIGNAL \po|chaves|comb~913_combout\ : std_logic;
SIGNAL \po|muxChave2|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux2|result[4]~4_combout\ : std_logic;
SIGNAL \entrada2[5]~input_o\ : std_logic;
SIGNAL \chave2[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~757_combout\ : std_logic;
SIGNAL \po|chaves|comb~756_combout\ : std_logic;
SIGNAL \po|muxChave2|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux2|result[5]~5_combout\ : std_logic;
SIGNAL \entrada2[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~915_combout\ : std_logic;
SIGNAL \po|chaves|comb~916_combout\ : std_logic;
SIGNAL \chave2[6]~input_o\ : std_logic;
SIGNAL \po|muxChave2|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux2|result[6]~6_combout\ : std_logic;
SIGNAL \chave2[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~918_combout\ : std_logic;
SIGNAL \po|chaves|comb~917_combout\ : std_logic;
SIGNAL \po|muxChave2|result[7]~7_combout\ : std_logic;
SIGNAL \entrada2[7]~input_o\ : std_logic;
SIGNAL \po|mux2|result[7]~7_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[7]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~961_combout\ : std_logic;
SIGNAL \po|chaves|comb~962_combout\ : std_logic;
SIGNAL \chave12[0]~input_o\ : std_logic;
SIGNAL \po|muxChave12|result[0]~0_combout\ : std_logic;
SIGNAL \entrada12[0]~input_o\ : std_logic;
SIGNAL \po|mux12|result[0]~0_combout\ : std_logic;
SIGNAL \entrada12[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~837_combout\ : std_logic;
SIGNAL \po|chaves|comb~836_combout\ : std_logic;
SIGNAL \chave12[1]~input_o\ : std_logic;
SIGNAL \po|muxChave12|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux12|result[1]~1_combout\ : std_logic;
SIGNAL \entrada12[2]~input_o\ : std_logic;
SIGNAL \chave12[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~964_combout\ : std_logic;
SIGNAL \po|chaves|comb~963_combout\ : std_logic;
SIGNAL \po|muxChave12|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux12|result[2]~2_combout\ : std_logic;
SIGNAL \chave12[3]~input_o\ : std_logic;
SIGNAL \po|muxChave12|result[3]~3_combout\ : std_logic;
SIGNAL \entrada12[3]~input_o\ : std_logic;
SIGNAL \po|mux12|result[3]~3_combout\ : std_logic;
SIGNAL \entrada12[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~966_combout\ : std_logic;
SIGNAL \po|chaves|comb~965_combout\ : std_logic;
SIGNAL \chave12[4]~input_o\ : std_logic;
SIGNAL \po|muxChave12|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux12|result[4]~4_combout\ : std_logic;
SIGNAL \entrada12[5]~input_o\ : std_logic;
SIGNAL \chave12[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~838_combout\ : std_logic;
SIGNAL \po|chaves|comb~839_combout\ : std_logic;
SIGNAL \po|muxChave12|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux12|result[5]~5_combout\ : std_logic;
SIGNAL \entrada12[6]~input_o\ : std_logic;
SIGNAL \chave12[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~840_combout\ : std_logic;
SIGNAL \po|chaves|comb~841_combout\ : std_logic;
SIGNAL \po|muxChave12|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux12|result[6]~6_combout\ : std_logic;
SIGNAL \chave12[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~863_combout\ : std_logic;
SIGNAL \po|chaves|comb~842_combout\ : std_logic;
SIGNAL \po|muxChave12|result[7]~7_combout\ : std_logic;
SIGNAL \entrada12[7]~input_o\ : std_logic;
SIGNAL \po|mux12|result[7]~7_combout\ : std_logic;
SIGNAL \po|chaves|comb~844_combout\ : std_logic;
SIGNAL \po|chaves|comb~843_combout\ : std_logic;
SIGNAL \chave13[0]~input_o\ : std_logic;
SIGNAL \po|muxChave13|result[0]~0_combout\ : std_logic;
SIGNAL \entrada13[0]~input_o\ : std_logic;
SIGNAL \po|mux13|result[0]~0_combout\ : std_logic;
SIGNAL \chave13[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~968_combout\ : std_logic;
SIGNAL \po|chaves|comb~967_combout\ : std_logic;
SIGNAL \po|muxChave13|result[1]~1_combout\ : std_logic;
SIGNAL \entrada13[1]~input_o\ : std_logic;
SIGNAL \po|mux13|result[1]~1_combout\ : std_logic;
SIGNAL \entrada13[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~970_combout\ : std_logic;
SIGNAL \po|chaves|comb~969_combout\ : std_logic;
SIGNAL \chave13[2]~input_o\ : std_logic;
SIGNAL \po|muxChave13|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux13|result[2]~2_combout\ : std_logic;
SIGNAL \po|chaves|comb~885_combout\ : std_logic;
SIGNAL \po|chaves|comb~900_combout\ : std_logic;
SIGNAL \chave13[3]~input_o\ : std_logic;
SIGNAL \po|muxChave13|result[3]~3_combout\ : std_logic;
SIGNAL \entrada13[3]~input_o\ : std_logic;
SIGNAL \po|mux13|result[3]~3_combout\ : std_logic;
SIGNAL \entrada13[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~971_combout\ : std_logic;
SIGNAL \po|chaves|comb~972_combout\ : std_logic;
SIGNAL \chave13[4]~input_o\ : std_logic;
SIGNAL \po|muxChave13|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux13|result[4]~4_combout\ : std_logic;
SIGNAL \entrada13[5]~input_o\ : std_logic;
SIGNAL \chave13[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~974_combout\ : std_logic;
SIGNAL \po|chaves|comb~973_combout\ : std_logic;
SIGNAL \po|muxChave13|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux13|result[5]~5_combout\ : std_logic;
SIGNAL \po|r13|q[5]~feeder_combout\ : std_logic;
SIGNAL \entrada13[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~845_combout\ : std_logic;
SIGNAL \po|chaves|comb~846_combout\ : std_logic;
SIGNAL \chave13[6]~input_o\ : std_logic;
SIGNAL \po|muxChave13|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux13|result[6]~6_combout\ : std_logic;
SIGNAL \entrada13[7]~input_o\ : std_logic;
SIGNAL \chave13[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~887_combout\ : std_logic;
SIGNAL \po|chaves|comb~886_combout\ : std_logic;
SIGNAL \po|muxChave13|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux13|result[7]~7_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[2]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida2[3]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida2[4]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[5]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[6]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida1[7]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~920_combout\ : std_logic;
SIGNAL \po|chaves|comb~919_combout\ : std_logic;
SIGNAL \chave3[0]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[0]~0_combout\ : std_logic;
SIGNAL \entrada9[0]~input_o\ : std_logic;
SIGNAL \chave9[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~820_combout\ : std_logic;
SIGNAL \po|chaves|comb~821_combout\ : std_logic;
SIGNAL \po|muxChave9|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux9|result[0]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~880_combout\ : std_logic;
SIGNAL \po|chaves|comb~879_combout\ : std_logic;
SIGNAL \chave9[1]~input_o\ : std_logic;
SIGNAL \po|muxChave9|result[1]~1_combout\ : std_logic;
SIGNAL \entrada9[1]~input_o\ : std_logic;
SIGNAL \po|mux9|result[1]~1_combout\ : std_logic;
SIGNAL \chave9[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~941_combout\ : std_logic;
SIGNAL \po|chaves|comb~942_combout\ : std_logic;
SIGNAL \po|muxChave9|result[2]~2_combout\ : std_logic;
SIGNAL \entrada9[2]~input_o\ : std_logic;
SIGNAL \po|mux9|result[2]~2_combout\ : std_logic;
SIGNAL \entrada9[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~943_combout\ : std_logic;
SIGNAL \po|chaves|comb~944_combout\ : std_logic;
SIGNAL \chave9[3]~input_o\ : std_logic;
SIGNAL \po|muxChave9|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux9|result[3]~3_combout\ : std_logic;
SIGNAL \po|chaves|comb~823_combout\ : std_logic;
SIGNAL \po|chaves|comb~822_combout\ : std_logic;
SIGNAL \chave9[4]~input_o\ : std_logic;
SIGNAL \po|muxChave9|result[4]~4_combout\ : std_logic;
SIGNAL \entrada9[4]~input_o\ : std_logic;
SIGNAL \po|mux9|result[4]~4_combout\ : std_logic;
SIGNAL \chave9[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~772_combout\ : std_logic;
SIGNAL \po|chaves|comb~773_combout\ : std_logic;
SIGNAL \po|muxChave9|result[5]~5_combout\ : std_logic;
SIGNAL \entrada9[5]~input_o\ : std_logic;
SIGNAL \po|mux9|result[5]~5_combout\ : std_logic;
SIGNAL \entrada9[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~749_combout\ : std_logic;
SIGNAL \po|chaves|comb~991_combout\ : std_logic;
SIGNAL \chave9[6]~input_o\ : std_logic;
SIGNAL \po|muxChave9|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux9|result[6]~6_combout\ : std_logic;
SIGNAL \entrada9[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~945_combout\ : std_logic;
SIGNAL \po|chaves|comb~946_combout\ : std_logic;
SIGNAL \chave9[7]~input_o\ : std_logic;
SIGNAL \po|muxChave9|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux9|result[7]~7_combout\ : std_logic;
SIGNAL \entrada14[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~847_combout\ : std_logic;
SIGNAL \po|chaves|comb~848_combout\ : std_logic;
SIGNAL \chave14[0]~input_o\ : std_logic;
SIGNAL \po|muxChave14|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux14|result[0]~0_combout\ : std_logic;
SIGNAL \chave14[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~850_combout\ : std_logic;
SIGNAL \po|chaves|comb~849_combout\ : std_logic;
SIGNAL \po|muxChave14|result[1]~1_combout\ : std_logic;
SIGNAL \entrada14[1]~input_o\ : std_logic;
SIGNAL \po|mux14|result[1]~1_combout\ : std_logic;
SIGNAL \chave14[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~852_combout\ : std_logic;
SIGNAL \po|chaves|comb~851_combout\ : std_logic;
SIGNAL \po|muxChave14|result[2]~2_combout\ : std_logic;
SIGNAL \entrada14[2]~input_o\ : std_logic;
SIGNAL \po|mux14|result[2]~2_combout\ : std_logic;
SIGNAL \entrada14[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~976_combout\ : std_logic;
SIGNAL \po|chaves|comb~975_combout\ : std_logic;
SIGNAL \chave14[3]~input_o\ : std_logic;
SIGNAL \po|muxChave14|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux14|result[3]~3_combout\ : std_logic;
SIGNAL \entrada14[4]~input_o\ : std_logic;
SIGNAL \chave14[4]~input_o\ : std_logic;
SIGNAL \po|muxChave14|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux14|result[4]~4_combout\ : std_logic;
SIGNAL \po|chaves|comb~977_combout\ : std_logic;
SIGNAL \po|chaves|comb~978_combout\ : std_logic;
SIGNAL \chave14[5]~input_o\ : std_logic;
SIGNAL \po|muxChave14|result[5]~5_combout\ : std_logic;
SIGNAL \entrada14[5]~input_o\ : std_logic;
SIGNAL \po|mux14|result[5]~5_combout\ : std_logic;
SIGNAL \entrada14[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~865_combout\ : std_logic;
SIGNAL \po|chaves|comb~864_combout\ : std_logic;
SIGNAL \chave14[6]~input_o\ : std_logic;
SIGNAL \po|muxChave14|result[6]~6_combout\ : std_logic;
SIGNAL \po|rChave14|q[6]~feeder_combout\ : std_logic;
SIGNAL \po|mux14|result[6]~6_combout\ : std_logic;
SIGNAL \chave14[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~853_combout\ : std_logic;
SIGNAL \po|chaves|comb~866_combout\ : std_logic;
SIGNAL \po|muxChave14|result[7]~7_combout\ : std_logic;
SIGNAL \entrada14[7]~input_o\ : std_logic;
SIGNAL \po|mux14|result[7]~7_combout\ : std_logic;
SIGNAL \entrada8[0]~input_o\ : std_logic;
SIGNAL \chave8[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~812_combout\ : std_logic;
SIGNAL \po|chaves|comb~813_combout\ : std_logic;
SIGNAL \po|muxChave8|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux8|result[0]~0_combout\ : std_logic;
SIGNAL \entrada8[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~815_combout\ : std_logic;
SIGNAL \po|chaves|comb~814_combout\ : std_logic;
SIGNAL \chave8[1]~input_o\ : std_logic;
SIGNAL \po|muxChave8|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux8|result[1]~1_combout\ : std_logic;
SIGNAL \entrada8[2]~input_o\ : std_logic;
SIGNAL \chave8[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~816_combout\ : std_logic;
SIGNAL \po|chaves|comb~817_combout\ : std_logic;
SIGNAL \po|muxChave8|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux8|result[2]~2_combout\ : std_logic;
SIGNAL \chave8[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~819_combout\ : std_logic;
SIGNAL \po|chaves|comb~818_combout\ : std_logic;
SIGNAL \po|muxChave8|result[3]~3_combout\ : std_logic;
SIGNAL \entrada8[3]~input_o\ : std_logic;
SIGNAL \po|mux8|result[3]~3_combout\ : std_logic;
SIGNAL \po|chaves|comb~828_combout\ : std_logic;
SIGNAL \po|chaves|comb~827_combout\ : std_logic;
SIGNAL \chave8[4]~input_o\ : std_logic;
SIGNAL \po|muxChave8|result[4]~4_combout\ : std_logic;
SIGNAL \entrada8[4]~input_o\ : std_logic;
SIGNAL \po|mux8|result[4]~4_combout\ : std_logic;
SIGNAL \entrada8[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~936_combout\ : std_logic;
SIGNAL \po|chaves|comb~935_combout\ : std_logic;
SIGNAL \chave8[5]~input_o\ : std_logic;
SIGNAL \po|muxChave8|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux8|result[5]~5_combout\ : std_logic;
SIGNAL \entrada8[6]~input_o\ : std_logic;
SIGNAL \chave8[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~938_combout\ : std_logic;
SIGNAL \po|chaves|comb~937_combout\ : std_logic;
SIGNAL \po|muxChave8|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux8|result[6]~6_combout\ : std_logic;
SIGNAL \entrada8[7]~input_o\ : std_logic;
SIGNAL \chave8[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~940_combout\ : std_logic;
SIGNAL \po|chaves|comb~939_combout\ : std_logic;
SIGNAL \po|muxChave8|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux8|result[7]~7_combout\ : std_logic;
SIGNAL \entrada3[0]~input_o\ : std_logic;
SIGNAL \po|mux3|result[0]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~759_combout\ : std_logic;
SIGNAL \po|chaves|comb~758_combout\ : std_logic;
SIGNAL \chave3[1]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[1]~1_combout\ : std_logic;
SIGNAL \entrada3[1]~input_o\ : std_logic;
SIGNAL \po|mux3|result[1]~1_combout\ : std_logic;
SIGNAL \entrada3[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~761_combout\ : std_logic;
SIGNAL \po|chaves|comb~760_combout\ : std_logic;
SIGNAL \chave3[2]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux3|result[2]~2_combout\ : std_logic;
SIGNAL \entrada3[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~872_combout\ : std_logic;
SIGNAL \po|chaves|comb~871_combout\ : std_logic;
SIGNAL \chave3[3]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux3|result[3]~3_combout\ : std_logic;
SIGNAL \po|r3|q[3]~feeder_combout\ : std_logic;
SIGNAL \chave3[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~763_combout\ : std_logic;
SIGNAL \po|chaves|comb~762_combout\ : std_logic;
SIGNAL \po|muxChave3|result[4]~4_combout\ : std_logic;
SIGNAL \entrada3[4]~input_o\ : std_logic;
SIGNAL \po|mux3|result[4]~4_combout\ : std_logic;
SIGNAL \po|chaves|comb~765_combout\ : std_logic;
SIGNAL \po|chaves|comb~764_combout\ : std_logic;
SIGNAL \chave3[5]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[5]~5_combout\ : std_logic;
SIGNAL \entrada3[5]~input_o\ : std_logic;
SIGNAL \po|mux3|result[5]~5_combout\ : std_logic;
SIGNAL \entrada3[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~921_combout\ : std_logic;
SIGNAL \po|chaves|comb~922_combout\ : std_logic;
SIGNAL \chave3[6]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux3|result[6]~6_combout\ : std_logic;
SIGNAL \entrada3[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~767_combout\ : std_logic;
SIGNAL \po|chaves|comb~766_combout\ : std_logic;
SIGNAL \chave3[7]~input_o\ : std_logic;
SIGNAL \po|muxChave3|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux3|result[7]~7_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[7]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[2]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida2[3]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida2[4]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[5]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[6]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida1[7]~0_combout\ : std_logic;
SIGNAL \chave4[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~768_combout\ : std_logic;
SIGNAL \po|chaves|comb~769_combout\ : std_logic;
SIGNAL \po|muxChave4|result[0]~0_combout\ : std_logic;
SIGNAL \chave15[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~889_combout\ : std_logic;
SIGNAL \po|chaves|comb~888_combout\ : std_logic;
SIGNAL \po|muxChave15|result[0]~0_combout\ : std_logic;
SIGNAL \entrada15[0]~input_o\ : std_logic;
SIGNAL \po|mux15|result[0]~0_combout\ : std_logic;
SIGNAL \entrada15[1]~input_o\ : std_logic;
SIGNAL \chave15[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~890_combout\ : std_logic;
SIGNAL \po|chaves|comb~891_combout\ : std_logic;
SIGNAL \po|muxChave15|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux15|result[1]~1_combout\ : std_logic;
SIGNAL \entrada15[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~892_combout\ : std_logic;
SIGNAL \po|chaves|comb~893_combout\ : std_logic;
SIGNAL \chave15[2]~input_o\ : std_logic;
SIGNAL \po|muxChave15|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux15|result[2]~2_combout\ : std_logic;
SIGNAL \po|r15|q[2]~feeder_combout\ : std_logic;
SIGNAL \entrada15[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~980_combout\ : std_logic;
SIGNAL \po|chaves|comb~979_combout\ : std_logic;
SIGNAL \chave15[3]~input_o\ : std_logic;
SIGNAL \po|muxChave15|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux15|result[3]~3_combout\ : std_logic;
SIGNAL \entrada15[4]~input_o\ : std_logic;
SIGNAL \chave15[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~982_combout\ : std_logic;
SIGNAL \po|chaves|comb~981_combout\ : std_logic;
SIGNAL \po|muxChave15|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux15|result[4]~4_combout\ : std_logic;
SIGNAL \entrada15[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~984_combout\ : std_logic;
SIGNAL \po|chaves|comb~983_combout\ : std_logic;
SIGNAL \chave15[5]~input_o\ : std_logic;
SIGNAL \po|muxChave15|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux15|result[5]~5_combout\ : std_logic;
SIGNAL \entrada15[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~855_combout\ : std_logic;
SIGNAL \po|chaves|comb~854_combout\ : std_logic;
SIGNAL \chave15[6]~input_o\ : std_logic;
SIGNAL \po|muxChave15|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux15|result[6]~6_combout\ : std_logic;
SIGNAL \po|chaves|comb~868_combout\ : std_logic;
SIGNAL \po|chaves|comb~867_combout\ : std_logic;
SIGNAL \chave15[7]~input_o\ : std_logic;
SIGNAL \po|muxChave15|result[7]~7_combout\ : std_logic;
SIGNAL \entrada15[7]~input_o\ : std_logic;
SIGNAL \po|mux15|result[7]~7_combout\ : std_logic;
SIGNAL \entrada10[0]~input_o\ : std_logic;
SIGNAL \chave10[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~826_combout\ : std_logic;
SIGNAL \po|chaves|comb~825_combout\ : std_logic;
SIGNAL \po|muxChave10|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux10|result[0]~0_combout\ : std_logic;
SIGNAL \entrada10[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~882_combout\ : std_logic;
SIGNAL \po|chaves|comb~881_combout\ : std_logic;
SIGNAL \chave10[1]~input_o\ : std_logic;
SIGNAL \po|muxChave10|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux10|result[1]~1_combout\ : std_logic;
SIGNAL \entrada10[2]~input_o\ : std_logic;
SIGNAL \chave10[2]~input_o\ : std_logic;
SIGNAL \po|muxChave10|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux10|result[2]~2_combout\ : std_logic;
SIGNAL \chave10[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~829_combout\ : std_logic;
SIGNAL \po|chaves|comb~800_combout\ : std_logic;
SIGNAL \po|muxChave10|result[3]~3_combout\ : std_logic;
SIGNAL \entrada10[3]~input_o\ : std_logic;
SIGNAL \po|mux10|result[3]~3_combout\ : std_logic;
SIGNAL \chave10[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~947_combout\ : std_logic;
SIGNAL \po|chaves|comb~948_combout\ : std_logic;
SIGNAL \po|muxChave10|result[4]~4_combout\ : std_logic;
SIGNAL \entrada10[4]~input_o\ : std_logic;
SIGNAL \po|mux10|result[4]~4_combout\ : std_logic;
SIGNAL \po|chaves|comb~830_combout\ : std_logic;
SIGNAL \po|chaves|comb~831_combout\ : std_logic;
SIGNAL \chave10[5]~input_o\ : std_logic;
SIGNAL \po|muxChave10|result[5]~5_combout\ : std_logic;
SIGNAL \entrada10[5]~input_o\ : std_logic;
SIGNAL \po|mux10|result[5]~5_combout\ : std_logic;
SIGNAL \chave10[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~950_combout\ : std_logic;
SIGNAL \po|chaves|comb~949_combout\ : std_logic;
SIGNAL \po|muxChave10|result[6]~6_combout\ : std_logic;
SIGNAL \entrada10[6]~input_o\ : std_logic;
SIGNAL \po|mux10|result[6]~6_combout\ : std_logic;
SIGNAL \chave10[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~951_combout\ : std_logic;
SIGNAL \po|chaves|comb~952_combout\ : std_logic;
SIGNAL \po|muxChave10|result[7]~7_combout\ : std_logic;
SIGNAL \entrada10[7]~input_o\ : std_logic;
SIGNAL \po|mux10|result[7]~7_combout\ : std_logic;
SIGNAL \entrada5[0]~input_o\ : std_logic;
SIGNAL \chave5[0]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~777_combout\ : std_logic;
SIGNAL \po|chaves|comb~778_combout\ : std_logic;
SIGNAL \po|muxChave5|result[0]~0_combout\ : std_logic;
SIGNAL \po|mux5|result[0]~0_combout\ : std_logic;
SIGNAL \entrada5[1]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~779_combout\ : std_logic;
SIGNAL \po|chaves|comb~780_combout\ : std_logic;
SIGNAL \chave5[1]~input_o\ : std_logic;
SIGNAL \po|muxChave5|result[1]~1_combout\ : std_logic;
SIGNAL \po|mux5|result[1]~1_combout\ : std_logic;
SIGNAL \entrada5[2]~input_o\ : std_logic;
SIGNAL \chave5[2]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~782_combout\ : std_logic;
SIGNAL \po|chaves|comb~781_combout\ : std_logic;
SIGNAL \po|muxChave5|result[2]~2_combout\ : std_logic;
SIGNAL \po|mux5|result[2]~2_combout\ : std_logic;
SIGNAL \entrada5[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~783_combout\ : std_logic;
SIGNAL \po|chaves|comb~784_combout\ : std_logic;
SIGNAL \chave5[3]~input_o\ : std_logic;
SIGNAL \po|muxChave5|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux5|result[3]~3_combout\ : std_logic;
SIGNAL \entrada5[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~785_combout\ : std_logic;
SIGNAL \po|chaves|comb~786_combout\ : std_logic;
SIGNAL \chave5[4]~input_o\ : std_logic;
SIGNAL \po|muxChave5|result[4]~4_combout\ : std_logic;
SIGNAL \po|mux5|result[4]~4_combout\ : std_logic;
SIGNAL \entrada5[5]~input_o\ : std_logic;
SIGNAL \chave5[5]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~925_combout\ : std_logic;
SIGNAL \po|chaves|comb~926_combout\ : std_logic;
SIGNAL \po|muxChave5|result[5]~5_combout\ : std_logic;
SIGNAL \po|mux5|result[5]~5_combout\ : std_logic;
SIGNAL \entrada5[6]~input_o\ : std_logic;
SIGNAL \chave5[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~788_combout\ : std_logic;
SIGNAL \po|chaves|comb~787_combout\ : std_logic;
SIGNAL \po|muxChave5|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux5|result[6]~6_combout\ : std_logic;
SIGNAL \chave5[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~927_combout\ : std_logic;
SIGNAL \po|chaves|comb~928_combout\ : std_logic;
SIGNAL \po|muxChave5|result[7]~7_combout\ : std_logic;
SIGNAL \entrada5[7]~input_o\ : std_logic;
SIGNAL \po|mux5|result[7]~7_combout\ : std_logic;
SIGNAL \entrada4[0]~input_o\ : std_logic;
SIGNAL \po|mux4|result[0]~0_combout\ : std_logic;
SIGNAL \po|chaves|comb~923_combout\ : std_logic;
SIGNAL \po|chaves|comb~924_combout\ : std_logic;
SIGNAL \chave4[1]~input_o\ : std_logic;
SIGNAL \po|muxChave4|result[1]~1_combout\ : std_logic;
SIGNAL \entrada4[1]~input_o\ : std_logic;
SIGNAL \po|mux4|result[1]~1_combout\ : std_logic;
SIGNAL \po|chaves|comb~874_combout\ : std_logic;
SIGNAL \po|chaves|comb~873_combout\ : std_logic;
SIGNAL \chave4[2]~input_o\ : std_logic;
SIGNAL \po|muxChave4|result[2]~2_combout\ : std_logic;
SIGNAL \entrada4[2]~input_o\ : std_logic;
SIGNAL \po|mux4|result[2]~2_combout\ : std_logic;
SIGNAL \entrada4[3]~input_o\ : std_logic;
SIGNAL \chave4[3]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~771_combout\ : std_logic;
SIGNAL \po|chaves|comb~770_combout\ : std_logic;
SIGNAL \po|muxChave4|result[3]~3_combout\ : std_logic;
SIGNAL \po|mux4|result[3]~3_combout\ : std_logic;
SIGNAL \chave4[4]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~876_combout\ : std_logic;
SIGNAL \po|chaves|comb~875_combout\ : std_logic;
SIGNAL \po|muxChave4|result[4]~4_combout\ : std_logic;
SIGNAL \entrada4[4]~input_o\ : std_logic;
SIGNAL \po|mux4|result[4]~4_combout\ : std_logic;
SIGNAL \chave4[5]~input_o\ : std_logic;
SIGNAL \po|muxChave4|result[5]~5_combout\ : std_logic;
SIGNAL \entrada4[5]~input_o\ : std_logic;
SIGNAL \po|mux4|result[5]~5_combout\ : std_logic;
SIGNAL \entrada4[6]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~748_combout\ : std_logic;
SIGNAL \po|chaves|comb~774_combout\ : std_logic;
SIGNAL \chave4[6]~input_o\ : std_logic;
SIGNAL \po|muxChave4|result[6]~6_combout\ : std_logic;
SIGNAL \po|mux4|result[6]~6_combout\ : std_logic;
SIGNAL \entrada4[7]~input_o\ : std_logic;
SIGNAL \po|chaves|comb~776_combout\ : std_logic;
SIGNAL \po|chaves|comb~775_combout\ : std_logic;
SIGNAL \chave4[7]~input_o\ : std_logic;
SIGNAL \po|muxChave4|result[7]~7_combout\ : std_logic;
SIGNAL \po|mux4|result[7]~7_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[7]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[2]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida2[3]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida2[4]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[5]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[6]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida1[7]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida3[0]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida2[1]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida2[2]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida3[5]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida2[6]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[1]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida3[0]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida2[1]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida2[2]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida3[5]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida2[6]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[1]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida3[0]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida2[1]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida2[2]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida3[5]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida2[6]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[1]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida3[0]~0_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida2[1]~2_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida2[2]~3_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida3[5]~1_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida2[6]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[1]~4_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[3]~5_combout\ : std_logic;
SIGNAL \po|roundAes|mc3|saida4[4]~6_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[3]~5_combout\ : std_logic;
SIGNAL \po|roundAes|mc4|saida4[4]~6_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[3]~5_combout\ : std_logic;
SIGNAL \po|roundAes|mc1|saida4[4]~6_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[3]~5_combout\ : std_logic;
SIGNAL \po|roundAes|mc2|saida4[4]~6_combout\ : std_logic;
SIGNAL \po|r9|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK1|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK9|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r17|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r25|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r33|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r41|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r15|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r23|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r31|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r39|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r47|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc3|saida2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc1|saida2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k11\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r47|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK7|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK15|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave7|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave15|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r4|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r8|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc4|saida1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK4|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK8|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK12|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK16|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r20|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r24|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r28|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r32|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r36|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r40|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r14|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r18|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r22|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r26|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r30|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r34|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r38|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r42|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r46|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc2|saida3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc3|saida3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc1|saida3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k9\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k5\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k16\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k12\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r42|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r46|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK2|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK6|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK10|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK14|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave2|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave6|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave10|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave14|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r3|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r7|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r11|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc4|saida2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK3|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK7|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK11|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK15|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r19|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r23|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r27|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r31|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r35|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r39|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r13|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r17|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r21|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r25|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r29|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r33|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r37|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r41|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r45|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc2|saida4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc3|saida4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc1|saida4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k6\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k13\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r45|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK1|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK5|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK9|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK13|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave1|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave5|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave9|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave13|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r2|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r6|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r10|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc4|saida3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK2|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK6|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK10|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK14|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r18|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r22|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r26|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r30|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r34|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r38|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r12|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r16|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r20|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r24|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r28|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r32|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r36|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r40|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r44|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r48|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc2|saida1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc3|saida1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r1|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc1|saida1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k7\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k14\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k10\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c|cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \po|last_roundAes|r44|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r48|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK4|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK8|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK12|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK16|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave4|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave8|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave12|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave16|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r5|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc4|saida4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK5|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|adK13|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r21|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|r29|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r37|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r19|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r27|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r35|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|r43|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|roundAes|mc2|saida2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k8\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|chaves|k15\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|r43|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK3|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|last_roundAes|adK11|saida\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave3|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \po|rChave11|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \pc|ALT_INV_state.s0~q\ : std_logic;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_chave1 <= chave1;
ww_chave2 <= chave2;
ww_chave3 <= chave3;
ww_chave4 <= chave4;
ww_chave5 <= chave5;
ww_chave6 <= chave6;
ww_chave7 <= chave7;
ww_chave8 <= chave8;
ww_chave9 <= chave9;
ww_chave10 <= chave10;
ww_chave11 <= chave11;
ww_chave12 <= chave12;
ww_chave13 <= chave13;
ww_chave14 <= chave14;
ww_chave15 <= chave15;
ww_chave16 <= chave16;
ww_entrada1 <= entrada1;
ww_entrada2 <= entrada2;
ww_entrada3 <= entrada3;
ww_entrada4 <= entrada4;
ww_entrada5 <= entrada5;
ww_entrada6 <= entrada6;
ww_entrada7 <= entrada7;
ww_entrada8 <= entrada8;
ww_entrada9 <= entrada9;
ww_entrada10 <= entrada10;
ww_entrada11 <= entrada11;
ww_entrada12 <= entrada12;
ww_entrada13 <= entrada13;
ww_entrada14 <= entrada14;
ww_entrada15 <= entrada15;
ww_entrada16 <= entrada16;
saida1 <= ww_saida1;
saida2 <= ww_saida2;
saida3 <= ww_saida3;
saida4 <= ww_saida4;
saida5 <= ww_saida5;
saida6 <= ww_saida6;
saida7 <= ww_saida7;
saida8 <= ww_saida8;
saida9 <= ww_saida9;
saida10 <= ww_saida10;
saida11 <= ww_saida11;
saida12 <= ww_saida12;
saida13 <= ww_saida13;
saida14 <= ww_saida14;
saida15 <= ww_saida15;
saida16 <= ww_saida16;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r17|q\(7) & \po|r17|q\(6) & \po|r17|q\(5) & \po|r17|q\(4) & \po|r17|q\(3) & \po|r17|q\(2) & \po|r17|q\(1) & \po|r17|q\(0));

\po|last_roundAes|r33|q\(0) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r33|q\(1) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r33|q\(2) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r33|q\(3) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r33|q\(4) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r33|q\(5) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r33|q\(6) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r33|q\(7) <= \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r18|q\(7) & \po|r18|q\(6) & \po|r18|q\(5) & \po|r18|q\(4) & \po|r18|q\(3) & \po|r18|q\(2) & \po|r18|q\(1) & \po|r18|q\(0));

\po|last_roundAes|r34|q\(0) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r34|q\(1) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r34|q\(2) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r34|q\(3) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r34|q\(4) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r34|q\(5) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r34|q\(6) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r34|q\(7) <= \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r19|q\(7) & \po|r19|q\(6) & \po|r19|q\(5) & \po|r19|q\(4) & \po|r19|q\(3) & \po|r19|q\(2) & \po|r19|q\(1) & \po|r19|q\(0));

\po|last_roundAes|r35|q\(0) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r35|q\(1) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r35|q\(2) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r35|q\(3) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r35|q\(4) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r35|q\(5) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r35|q\(6) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r35|q\(7) <= \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r20|q\(7) & \po|r20|q\(6) & \po|r20|q\(5) & \po|r20|q\(4) & \po|r20|q\(3) & \po|r20|q\(2) & \po|r20|q\(1) & \po|r20|q\(0));

\po|last_roundAes|r36|q\(0) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r36|q\(1) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r36|q\(2) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r36|q\(3) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r36|q\(4) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r36|q\(5) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r36|q\(6) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r36|q\(7) <= \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r22|q\(7) & \po|r22|q\(6) & \po|r22|q\(5) & \po|r22|q\(4) & \po|r22|q\(3) & \po|r22|q\(2) & \po|r22|q\(1) & \po|r22|q\(0));

\po|last_roundAes|r37|q\(0) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r37|q\(1) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r37|q\(2) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r37|q\(3) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r37|q\(4) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r37|q\(5) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r37|q\(6) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r37|q\(7) <= \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r23|q\(7) & \po|r23|q\(6) & \po|r23|q\(5) & \po|r23|q\(4) & \po|r23|q\(3) & \po|r23|q\(2) & \po|r23|q\(1) & \po|r23|q\(0));

\po|last_roundAes|r38|q\(0) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r38|q\(1) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r38|q\(2) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r38|q\(3) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r38|q\(4) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r38|q\(5) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r38|q\(6) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r38|q\(7) <= \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r24|q\(7) & \po|r24|q\(6) & \po|r24|q\(5) & \po|r24|q\(4) & \po|r24|q\(3) & \po|r24|q\(2) & \po|r24|q\(1) & \po|r24|q\(0));

\po|last_roundAes|r39|q\(0) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r39|q\(1) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r39|q\(2) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r39|q\(3) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r39|q\(4) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r39|q\(5) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r39|q\(6) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r39|q\(7) <= \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r21|q\(7) & \po|r21|q\(6) & \po|r21|q\(5) & \po|r21|q\(4) & \po|r21|q\(3) & \po|r21|q\(2) & \po|r21|q\(1) & \po|r21|q\(0));

\po|last_roundAes|r40|q\(0) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r40|q\(1) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r40|q\(2) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r40|q\(3) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r40|q\(4) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r40|q\(5) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r40|q\(6) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r40|q\(7) <= \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r27|q\(7) & \po|r27|q\(6) & \po|r27|q\(5) & \po|r27|q\(4) & \po|r27|q\(3) & \po|r27|q\(2) & \po|r27|q\(1) & \po|r27|q\(0));

\po|last_roundAes|r41|q\(0) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r41|q\(1) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r41|q\(2) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r41|q\(3) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r41|q\(4) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r41|q\(5) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r41|q\(6) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r41|q\(7) <= \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r28|q\(7) & \po|r28|q\(6) & \po|r28|q\(5) & \po|r28|q\(4) & \po|r28|q\(3) & \po|r28|q\(2) & \po|r28|q\(1) & \po|r28|q\(0));

\po|last_roundAes|r42|q\(0) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r42|q\(1) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r42|q\(2) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r42|q\(3) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r42|q\(4) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r42|q\(5) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r42|q\(6) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r42|q\(7) <= \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r25|q\(7) & \po|r25|q\(6) & \po|r25|q\(5) & \po|r25|q\(4) & \po|r25|q\(3) & \po|r25|q\(2) & \po|r25|q\(1) & \po|r25|q\(0));

\po|last_roundAes|r43|q\(0) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r43|q\(1) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r43|q\(2) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r43|q\(3) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r43|q\(4) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r43|q\(5) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r43|q\(6) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r43|q\(7) <= \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r26|q\(7) & \po|r26|q\(6) & \po|r26|q\(5) & \po|r26|q\(4) & \po|r26|q\(3) & \po|r26|q\(2) & \po|r26|q\(1) & \po|r26|q\(0));

\po|last_roundAes|r44|q\(0) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r44|q\(1) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r44|q\(2) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r44|q\(3) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r44|q\(4) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r44|q\(5) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r44|q\(6) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r44|q\(7) <= \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r32|q\(7) & \po|r32|q\(6) & \po|r32|q\(5) & \po|r32|q\(4) & \po|r32|q\(3) & \po|r32|q\(2) & \po|r32|q\(1) & \po|r32|q\(0));

\po|last_roundAes|r45|q\(0) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r45|q\(1) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r45|q\(2) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r45|q\(3) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r45|q\(4) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r45|q\(5) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r45|q\(6) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r45|q\(7) <= \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r29|q\(7) & \po|r29|q\(6) & \po|r29|q\(5) & \po|r29|q\(4) & \po|r29|q\(3) & \po|r29|q\(2) & \po|r29|q\(1) & \po|r29|q\(0));

\po|last_roundAes|r46|q\(0) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r46|q\(1) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r46|q\(2) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r46|q\(3) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r46|q\(4) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r46|q\(5) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r46|q\(6) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r46|q\(7) <= \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r30|q\(7) & \po|r30|q\(6) & \po|r30|q\(5) & \po|r30|q\(4) & \po|r30|q\(3) & \po|r30|q\(2) & \po|r30|q\(1) & \po|r30|q\(0));

\po|last_roundAes|r47|q\(0) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r47|q\(1) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r47|q\(2) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r47|q\(3) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r47|q\(4) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r47|q\(5) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r47|q\(6) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r47|q\(7) <= \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r31|q\(7) & \po|r31|q\(6) & \po|r31|q\(5) & \po|r31|q\(4) & \po|r31|q\(3) & \po|r31|q\(2) & \po|r31|q\(1) & \po|r31|q\(0));

\po|last_roundAes|r48|q\(0) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|last_roundAes|r48|q\(1) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|last_roundAes|r48|q\(2) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|last_roundAes|r48|q\(3) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|last_roundAes|r48|q\(4) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|last_roundAes|r48|q\(5) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|last_roundAes|r48|q\(6) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|last_roundAes|r48|q\(7) <= \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r16|q\(7) & \po|r16|q\(6) & \po|r16|q\(5) & \po|r16|q\(4) & \po|r16|q\(3) & \po|r16|q\(2) & \po|r16|q\(1) & \po|r16|q\(0));

\po|roundAes|r29|q\(0) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r29|q\(1) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r29|q\(2) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r29|q\(3) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r29|q\(4) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r29|q\(5) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r29|q\(6) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r29|q\(7) <= \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r6|q\(7) & \po|r6|q\(6) & \po|r6|q\(5) & \po|r6|q\(4) & \po|r6|q\(3) & \po|r6|q\(2) & \po|r6|q\(1) & \po|r6|q\(0));

\po|roundAes|r21|q\(0) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r21|q\(1) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r21|q\(2) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r21|q\(3) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r21|q\(4) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r21|q\(5) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r21|q\(6) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r21|q\(7) <= \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r11|q\(7) & \po|r11|q\(6) & \po|r11|q\(5) & \po|r11|q\(4) & \po|r11|q\(3) & \po|r11|q\(2) & \po|r11|q\(1) & \po|r11|q\(0));

\po|roundAes|r25|q\(0) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r25|q\(1) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r25|q\(2) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r25|q\(3) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r25|q\(4) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r25|q\(5) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r25|q\(6) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r25|q\(7) <= \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r1|q\(7) & \po|r1|q\(6) & \po|r1|q\(5) & \po|r1|q\(4) & \po|r1|q\(3) & \po|r1|q\(2) & \po|r1|q\(1) & \po|r1|q\(0));

\po|roundAes|r17|q\(0) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r17|q\(1) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r17|q\(2) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r17|q\(3) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r17|q\(4) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r17|q\(5) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r17|q\(6) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r17|q\(7) <= \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r13|q\(7) & \po|r13|q\(6) & \po|r13|q\(5) & \po|r13|q\(4) & \po|r13|q\(3) & \po|r13|q\(2) & \po|r13|q\(1) & \po|r13|q\(0));

\po|roundAes|r30|q\(0) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r30|q\(1) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r30|q\(2) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r30|q\(3) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r30|q\(4) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r30|q\(5) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r30|q\(6) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r30|q\(7) <= \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r7|q\(7) & \po|r7|q\(6) & \po|r7|q\(5) & \po|r7|q\(4) & \po|r7|q\(3) & \po|r7|q\(2) & \po|r7|q\(1) & \po|r7|q\(0));

\po|roundAes|r22|q\(0) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r22|q\(1) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r22|q\(2) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r22|q\(3) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r22|q\(4) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r22|q\(5) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r22|q\(6) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r22|q\(7) <= \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r12|q\(7) & \po|r12|q\(6) & \po|r12|q\(5) & \po|r12|q\(4) & \po|r12|q\(3) & \po|r12|q\(2) & \po|r12|q\(1) & \po|r12|q\(0));

\po|roundAes|r26|q\(0) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r26|q\(1) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r26|q\(2) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r26|q\(3) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r26|q\(4) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r26|q\(5) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r26|q\(6) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r26|q\(7) <= \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r2|q\(7) & \po|r2|q\(6) & \po|r2|q\(5) & \po|r2|q\(4) & \po|r2|q\(3) & \po|r2|q\(2) & \po|r2|q\(1) & \po|r2|q\(0));

\po|roundAes|r18|q\(0) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r18|q\(1) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r18|q\(2) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r18|q\(3) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r18|q\(4) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r18|q\(5) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r18|q\(6) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r18|q\(7) <= \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r14|q\(7) & \po|r14|q\(6) & \po|r14|q\(5) & \po|r14|q\(4) & \po|r14|q\(3) & \po|r14|q\(2) & \po|r14|q\(1) & \po|r14|q\(0));

\po|roundAes|r31|q\(0) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r31|q\(1) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r31|q\(2) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r31|q\(3) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r31|q\(4) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r31|q\(5) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r31|q\(6) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r31|q\(7) <= \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r8|q\(7) & \po|r8|q\(6) & \po|r8|q\(5) & \po|r8|q\(4) & \po|r8|q\(3) & \po|r8|q\(2) & \po|r8|q\(1) & \po|r8|q\(0));

\po|roundAes|r23|q\(0) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r23|q\(1) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r23|q\(2) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r23|q\(3) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r23|q\(4) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r23|q\(5) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r23|q\(6) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r23|q\(7) <= \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r9|q\(7) & \po|r9|q\(6) & \po|r9|q\(5) & \po|r9|q\(4) & \po|r9|q\(3) & \po|r9|q\(2) & \po|r9|q\(1) & \po|r9|q\(0));

\po|roundAes|r27|q\(0) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r27|q\(1) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r27|q\(2) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r27|q\(3) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r27|q\(4) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r27|q\(5) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r27|q\(6) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r27|q\(7) <= \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r3|q\(7) & \po|r3|q\(6) & \po|r3|q\(5) & \po|r3|q\(4) & \po|r3|q\(3) & \po|r3|q\(2) & \po|r3|q\(1) & \po|r3|q\(0));

\po|roundAes|r19|q\(0) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r19|q\(1) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r19|q\(2) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r19|q\(3) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r19|q\(4) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r19|q\(5) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r19|q\(6) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r19|q\(7) <= \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r15|q\(7) & \po|r15|q\(6) & \po|r15|q\(5) & \po|r15|q\(4) & \po|r15|q\(3) & \po|r15|q\(2) & \po|r15|q\(1) & \po|r15|q\(0));

\po|roundAes|r32|q\(0) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r32|q\(1) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r32|q\(2) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r32|q\(3) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r32|q\(4) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r32|q\(5) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r32|q\(6) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r32|q\(7) <= \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r5|q\(7) & \po|r5|q\(6) & \po|r5|q\(5) & \po|r5|q\(4) & \po|r5|q\(3) & \po|r5|q\(2) & \po|r5|q\(1) & \po|r5|q\(0));

\po|roundAes|r24|q\(0) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r24|q\(1) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r24|q\(2) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r24|q\(3) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r24|q\(4) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r24|q\(5) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r24|q\(6) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r24|q\(7) <= \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r10|q\(7) & \po|r10|q\(6) & \po|r10|q\(5) & \po|r10|q\(4) & \po|r10|q\(3) & \po|r10|q\(2) & \po|r10|q\(1) & \po|r10|q\(0));

\po|roundAes|r28|q\(0) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r28|q\(1) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r28|q\(2) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r28|q\(3) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r28|q\(4) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r28|q\(5) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r28|q\(6) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r28|q\(7) <= \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\po|r4|q\(7) & \po|r4|q\(6) & \po|r4|q\(5) & \po|r4|q\(4) & \po|r4|q\(3) & \po|r4|q\(2) & \po|r4|q\(1) & \po|r4|q\(0));

\po|roundAes|r20|q\(0) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\po|roundAes|r20|q\(1) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\po|roundAes|r20|q\(2) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\po|roundAes|r20|q\(3) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\po|roundAes|r20|q\(4) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\po|roundAes|r20|q\(5) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\po|roundAes|r20|q\(6) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\po|roundAes|r20|q\(7) <= \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
\pc|ALT_INV_state.s0~q\ <= NOT \pc|state.s0~q\;

-- Location: IOOBUF_X14_Y0_N9
\saida1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(0),
	devoe => ww_devoe,
	o => \saida1[0]~output_o\);

-- Location: IOOBUF_X0_Y17_N23
\saida1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(1),
	devoe => ww_devoe,
	o => \saida1[1]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\saida1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(2),
	devoe => ww_devoe,
	o => \saida1[2]~output_o\);

-- Location: IOOBUF_X67_Y18_N9
\saida1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(3),
	devoe => ww_devoe,
	o => \saida1[3]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\saida1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(4),
	devoe => ww_devoe,
	o => \saida1[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\saida1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(5),
	devoe => ww_devoe,
	o => \saida1[5]~output_o\);

-- Location: IOOBUF_X67_Y26_N23
\saida1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(6),
	devoe => ww_devoe,
	o => \saida1[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\saida1[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK1|saida\(7),
	devoe => ww_devoe,
	o => \saida1[7]~output_o\);

-- Location: IOOBUF_X67_Y38_N23
\saida2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(0),
	devoe => ww_devoe,
	o => \saida2[0]~output_o\);

-- Location: IOOBUF_X45_Y43_N23
\saida2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(1),
	devoe => ww_devoe,
	o => \saida2[1]~output_o\);

-- Location: IOOBUF_X48_Y43_N2
\saida2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(2),
	devoe => ww_devoe,
	o => \saida2[2]~output_o\);

-- Location: IOOBUF_X67_Y32_N9
\saida2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(3),
	devoe => ww_devoe,
	o => \saida2[3]~output_o\);

-- Location: IOOBUF_X61_Y43_N9
\saida2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(4),
	devoe => ww_devoe,
	o => \saida2[4]~output_o\);

-- Location: IOOBUF_X50_Y43_N2
\saida2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(5),
	devoe => ww_devoe,
	o => \saida2[5]~output_o\);

-- Location: IOOBUF_X67_Y25_N2
\saida2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(6),
	devoe => ww_devoe,
	o => \saida2[6]~output_o\);

-- Location: IOOBUF_X45_Y43_N2
\saida2[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK2|saida\(7),
	devoe => ww_devoe,
	o => \saida2[7]~output_o\);

-- Location: IOOBUF_X67_Y18_N2
\saida3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(0),
	devoe => ww_devoe,
	o => \saida3[0]~output_o\);

-- Location: IOOBUF_X50_Y0_N30
\saida3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(1),
	devoe => ww_devoe,
	o => \saida3[1]~output_o\);

-- Location: IOOBUF_X45_Y43_N30
\saida3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(2),
	devoe => ww_devoe,
	o => \saida3[2]~output_o\);

-- Location: IOOBUF_X45_Y0_N9
\saida3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(3),
	devoe => ww_devoe,
	o => \saida3[3]~output_o\);

-- Location: IOOBUF_X48_Y0_N16
\saida3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(4),
	devoe => ww_devoe,
	o => \saida3[4]~output_o\);

-- Location: IOOBUF_X67_Y15_N23
\saida3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(5),
	devoe => ww_devoe,
	o => \saida3[5]~output_o\);

-- Location: IOOBUF_X43_Y0_N30
\saida3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(6),
	devoe => ww_devoe,
	o => \saida3[6]~output_o\);

-- Location: IOOBUF_X67_Y19_N9
\saida3[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK3|saida\(7),
	devoe => ww_devoe,
	o => \saida3[7]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\saida4[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(0),
	devoe => ww_devoe,
	o => \saida4[0]~output_o\);

-- Location: IOOBUF_X7_Y43_N30
\saida4[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(1),
	devoe => ww_devoe,
	o => \saida4[1]~output_o\);

-- Location: IOOBUF_X18_Y43_N2
\saida4[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(2),
	devoe => ww_devoe,
	o => \saida4[2]~output_o\);

-- Location: IOOBUF_X22_Y43_N16
\saida4[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(3),
	devoe => ww_devoe,
	o => \saida4[3]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\saida4[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(4),
	devoe => ww_devoe,
	o => \saida4[4]~output_o\);

-- Location: IOOBUF_X16_Y43_N16
\saida4[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(5),
	devoe => ww_devoe,
	o => \saida4[5]~output_o\);

-- Location: IOOBUF_X14_Y43_N16
\saida4[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(6),
	devoe => ww_devoe,
	o => \saida4[6]~output_o\);

-- Location: IOOBUF_X0_Y36_N16
\saida4[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK4|saida\(7),
	devoe => ww_devoe,
	o => \saida4[7]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\saida5[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(0),
	devoe => ww_devoe,
	o => \saida5[0]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\saida5[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(1),
	devoe => ww_devoe,
	o => \saida5[1]~output_o\);

-- Location: IOOBUF_X16_Y43_N2
\saida5[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(2),
	devoe => ww_devoe,
	o => \saida5[2]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\saida5[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(3),
	devoe => ww_devoe,
	o => \saida5[3]~output_o\);

-- Location: IOOBUF_X11_Y43_N9
\saida5[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(4),
	devoe => ww_devoe,
	o => \saida5[4]~output_o\);

-- Location: IOOBUF_X11_Y43_N2
\saida5[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(5),
	devoe => ww_devoe,
	o => \saida5[5]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\saida5[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(6),
	devoe => ww_devoe,
	o => \saida5[6]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\saida5[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK5|saida\(7),
	devoe => ww_devoe,
	o => \saida5[7]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\saida6[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(0),
	devoe => ww_devoe,
	o => \saida6[0]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\saida6[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(1),
	devoe => ww_devoe,
	o => \saida6[1]~output_o\);

-- Location: IOOBUF_X27_Y43_N30
\saida6[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(2),
	devoe => ww_devoe,
	o => \saida6[2]~output_o\);

-- Location: IOOBUF_X22_Y43_N2
\saida6[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(3),
	devoe => ww_devoe,
	o => \saida6[3]~output_o\);

-- Location: IOOBUF_X67_Y18_N16
\saida6[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(4),
	devoe => ww_devoe,
	o => \saida6[4]~output_o\);

-- Location: IOOBUF_X0_Y15_N2
\saida6[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(5),
	devoe => ww_devoe,
	o => \saida6[5]~output_o\);

-- Location: IOOBUF_X0_Y29_N2
\saida6[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(6),
	devoe => ww_devoe,
	o => \saida6[6]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\saida6[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK6|saida\(7),
	devoe => ww_devoe,
	o => \saida6[7]~output_o\);

-- Location: IOOBUF_X54_Y43_N23
\saida7[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(0),
	devoe => ww_devoe,
	o => \saida7[0]~output_o\);

-- Location: IOOBUF_X52_Y43_N30
\saida7[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(1),
	devoe => ww_devoe,
	o => \saida7[1]~output_o\);

-- Location: IOOBUF_X65_Y43_N23
\saida7[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(2),
	devoe => ww_devoe,
	o => \saida7[2]~output_o\);

-- Location: IOOBUF_X67_Y20_N9
\saida7[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(3),
	devoe => ww_devoe,
	o => \saida7[3]~output_o\);

-- Location: IOOBUF_X43_Y43_N9
\saida7[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(4),
	devoe => ww_devoe,
	o => \saida7[4]~output_o\);

-- Location: IOOBUF_X43_Y43_N23
\saida7[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(5),
	devoe => ww_devoe,
	o => \saida7[5]~output_o\);

-- Location: IOOBUF_X67_Y38_N16
\saida7[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(6),
	devoe => ww_devoe,
	o => \saida7[6]~output_o\);

-- Location: IOOBUF_X67_Y16_N2
\saida7[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK7|saida\(7),
	devoe => ww_devoe,
	o => \saida7[7]~output_o\);

-- Location: IOOBUF_X7_Y43_N9
\saida8[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(0),
	devoe => ww_devoe,
	o => \saida8[0]~output_o\);

-- Location: IOOBUF_X0_Y30_N16
\saida8[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(1),
	devoe => ww_devoe,
	o => \saida8[1]~output_o\);

-- Location: IOOBUF_X14_Y43_N30
\saida8[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(2),
	devoe => ww_devoe,
	o => \saida8[2]~output_o\);

-- Location: IOOBUF_X27_Y43_N9
\saida8[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(3),
	devoe => ww_devoe,
	o => \saida8[3]~output_o\);

-- Location: IOOBUF_X18_Y43_N30
\saida8[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(4),
	devoe => ww_devoe,
	o => \saida8[4]~output_o\);

-- Location: IOOBUF_X0_Y38_N9
\saida8[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(5),
	devoe => ww_devoe,
	o => \saida8[5]~output_o\);

-- Location: IOOBUF_X63_Y43_N23
\saida8[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(6),
	devoe => ww_devoe,
	o => \saida8[6]~output_o\);

-- Location: IOOBUF_X0_Y39_N23
\saida8[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK8|saida\(7),
	devoe => ww_devoe,
	o => \saida8[7]~output_o\);

-- Location: IOOBUF_X67_Y19_N23
\saida9[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(0),
	devoe => ww_devoe,
	o => \saida9[0]~output_o\);

-- Location: IOOBUF_X48_Y0_N30
\saida9[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(1),
	devoe => ww_devoe,
	o => \saida9[1]~output_o\);

-- Location: IOOBUF_X27_Y43_N2
\saida9[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(2),
	devoe => ww_devoe,
	o => \saida9[2]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\saida9[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(3),
	devoe => ww_devoe,
	o => \saida9[3]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\saida9[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(4),
	devoe => ww_devoe,
	o => \saida9[4]~output_o\);

-- Location: IOOBUF_X67_Y20_N2
\saida9[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(5),
	devoe => ww_devoe,
	o => \saida9[5]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\saida9[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(6),
	devoe => ww_devoe,
	o => \saida9[6]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\saida9[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK9|saida\(7),
	devoe => ww_devoe,
	o => \saida9[7]~output_o\);

-- Location: IOOBUF_X0_Y36_N2
\saida10[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(0),
	devoe => ww_devoe,
	o => \saida10[0]~output_o\);

-- Location: IOOBUF_X3_Y43_N23
\saida10[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(1),
	devoe => ww_devoe,
	o => \saida10[1]~output_o\);

-- Location: IOOBUF_X0_Y37_N2
\saida10[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(2),
	devoe => ww_devoe,
	o => \saida10[2]~output_o\);

-- Location: IOOBUF_X0_Y41_N2
\saida10[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(3),
	devoe => ww_devoe,
	o => \saida10[3]~output_o\);

-- Location: IOOBUF_X14_Y43_N9
\saida10[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(4),
	devoe => ww_devoe,
	o => \saida10[4]~output_o\);

-- Location: IOOBUF_X0_Y38_N16
\saida10[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(5),
	devoe => ww_devoe,
	o => \saida10[5]~output_o\);

-- Location: IOOBUF_X20_Y43_N16
\saida10[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(6),
	devoe => ww_devoe,
	o => \saida10[6]~output_o\);

-- Location: IOOBUF_X0_Y40_N16
\saida10[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK10|saida\(7),
	devoe => ww_devoe,
	o => \saida10[7]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\saida11[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(0),
	devoe => ww_devoe,
	o => \saida11[0]~output_o\);

-- Location: IOOBUF_X67_Y33_N2
\saida11[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(1),
	devoe => ww_devoe,
	o => \saida11[1]~output_o\);

-- Location: IOOBUF_X67_Y14_N9
\saida11[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(2),
	devoe => ww_devoe,
	o => \saida11[2]~output_o\);

-- Location: IOOBUF_X67_Y20_N16
\saida11[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(3),
	devoe => ww_devoe,
	o => \saida11[3]~output_o\);

-- Location: IOOBUF_X67_Y26_N9
\saida11[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(4),
	devoe => ww_devoe,
	o => \saida11[4]~output_o\);

-- Location: IOOBUF_X36_Y43_N23
\saida11[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(5),
	devoe => ww_devoe,
	o => \saida11[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\saida11[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(6),
	devoe => ww_devoe,
	o => \saida11[6]~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\saida11[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK11|saida\(7),
	devoe => ww_devoe,
	o => \saida11[7]~output_o\);

-- Location: IOOBUF_X67_Y33_N9
\saida12[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(0),
	devoe => ww_devoe,
	o => \saida12[0]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\saida12[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(1),
	devoe => ww_devoe,
	o => \saida12[1]~output_o\);

-- Location: IOOBUF_X16_Y43_N9
\saida12[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(2),
	devoe => ww_devoe,
	o => \saida12[2]~output_o\);

-- Location: IOOBUF_X20_Y43_N9
\saida12[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(3),
	devoe => ww_devoe,
	o => \saida12[3]~output_o\);

-- Location: IOOBUF_X67_Y32_N2
\saida12[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(4),
	devoe => ww_devoe,
	o => \saida12[4]~output_o\);

-- Location: IOOBUF_X25_Y43_N30
\saida12[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(5),
	devoe => ww_devoe,
	o => \saida12[5]~output_o\);

-- Location: IOOBUF_X20_Y43_N2
\saida12[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(6),
	devoe => ww_devoe,
	o => \saida12[6]~output_o\);

-- Location: IOOBUF_X67_Y37_N2
\saida12[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK12|saida\(7),
	devoe => ww_devoe,
	o => \saida12[7]~output_o\);

-- Location: IOOBUF_X67_Y33_N16
\saida13[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(0),
	devoe => ww_devoe,
	o => \saida13[0]~output_o\);

-- Location: IOOBUF_X67_Y12_N16
\saida13[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(1),
	devoe => ww_devoe,
	o => \saida13[1]~output_o\);

-- Location: IOOBUF_X67_Y17_N16
\saida13[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(2),
	devoe => ww_devoe,
	o => \saida13[2]~output_o\);

-- Location: IOOBUF_X0_Y19_N23
\saida13[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(3),
	devoe => ww_devoe,
	o => \saida13[3]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\saida13[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(4),
	devoe => ww_devoe,
	o => \saida13[4]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\saida13[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(5),
	devoe => ww_devoe,
	o => \saida13[5]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\saida13[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(6),
	devoe => ww_devoe,
	o => \saida13[6]~output_o\);

-- Location: IOOBUF_X56_Y43_N30
\saida13[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK13|saida\(7),
	devoe => ww_devoe,
	o => \saida13[7]~output_o\);

-- Location: IOOBUF_X48_Y43_N9
\saida14[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(0),
	devoe => ww_devoe,
	o => \saida14[0]~output_o\);

-- Location: IOOBUF_X65_Y43_N30
\saida14[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(1),
	devoe => ww_devoe,
	o => \saida14[1]~output_o\);

-- Location: IOOBUF_X48_Y43_N23
\saida14[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(2),
	devoe => ww_devoe,
	o => \saida14[2]~output_o\);

-- Location: IOOBUF_X67_Y41_N9
\saida14[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(3),
	devoe => ww_devoe,
	o => \saida14[3]~output_o\);

-- Location: IOOBUF_X67_Y35_N2
\saida14[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(4),
	devoe => ww_devoe,
	o => \saida14[4]~output_o\);

-- Location: IOOBUF_X50_Y43_N30
\saida14[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(5),
	devoe => ww_devoe,
	o => \saida14[5]~output_o\);

-- Location: IOOBUF_X67_Y36_N16
\saida14[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(6),
	devoe => ww_devoe,
	o => \saida14[6]~output_o\);

-- Location: IOOBUF_X38_Y43_N23
\saida14[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK14|saida\(7),
	devoe => ww_devoe,
	o => \saida14[7]~output_o\);

-- Location: IOOBUF_X50_Y43_N23
\saida15[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(0),
	devoe => ww_devoe,
	o => \saida15[0]~output_o\);

-- Location: IOOBUF_X67_Y35_N16
\saida15[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(1),
	devoe => ww_devoe,
	o => \saida15[1]~output_o\);

-- Location: IOOBUF_X0_Y40_N9
\saida15[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(2),
	devoe => ww_devoe,
	o => \saida15[2]~output_o\);

-- Location: IOOBUF_X48_Y43_N16
\saida15[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(3),
	devoe => ww_devoe,
	o => \saida15[3]~output_o\);

-- Location: IOOBUF_X67_Y36_N2
\saida15[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(4),
	devoe => ww_devoe,
	o => \saida15[4]~output_o\);

-- Location: IOOBUF_X48_Y43_N30
\saida15[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(5),
	devoe => ww_devoe,
	o => \saida15[5]~output_o\);

-- Location: IOOBUF_X67_Y38_N9
\saida15[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(6),
	devoe => ww_devoe,
	o => \saida15[6]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\saida15[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK15|saida\(7),
	devoe => ww_devoe,
	o => \saida15[7]~output_o\);

-- Location: IOOBUF_X3_Y43_N2
\saida16[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(0),
	devoe => ww_devoe,
	o => \saida16[0]~output_o\);

-- Location: IOOBUF_X3_Y43_N9
\saida16[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(1),
	devoe => ww_devoe,
	o => \saida16[1]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\saida16[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(2),
	devoe => ww_devoe,
	o => \saida16[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\saida16[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(3),
	devoe => ww_devoe,
	o => \saida16[3]~output_o\);

-- Location: IOOBUF_X48_Y0_N9
\saida16[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(4),
	devoe => ww_devoe,
	o => \saida16[4]~output_o\);

-- Location: IOOBUF_X9_Y43_N2
\saida16[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(5),
	devoe => ww_devoe,
	o => \saida16[5]~output_o\);

-- Location: IOOBUF_X20_Y43_N30
\saida16[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(6),
	devoe => ww_devoe,
	o => \saida16[6]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\saida16[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \po|last_roundAes|adK16|saida\(7),
	devoe => ww_devoe,
	o => \saida16[7]~output_o\);

-- Location: IOIBUF_X0_Y21_N1
\clock~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y21_N8
\reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X32_Y29_N22
\c|cnt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \c|cnt~4_combout\ = (!\reset~input_o\ & !\c|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \c|cnt\(0),
	combout => \c|cnt~4_combout\);

-- Location: LCCOMB_X32_Y29_N20
\c|cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \c|cnt~3_combout\ = (!\reset~input_o\ & (\c|cnt\(1) $ (\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \c|cnt~3_combout\);

-- Location: FF_X32_Y29_N21
\c|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c|cnt~3_combout\,
	ena => \c|cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|cnt\(1));

-- Location: LCCOMB_X32_Y29_N24
\po|chaves|k9[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9[5]~4_combout\ = (!\c|cnt\(1)) # (!\c|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|k9[5]~4_combout\);

-- Location: LCCOMB_X32_Y29_N4
\c|cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \c|cnt~0_combout\ = (!\reset~input_o\ & (\c|cnt\(3) $ (((!\po|chaves|k9[5]~4_combout\ & \c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \po|chaves|k9[5]~4_combout\,
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \c|cnt~0_combout\);

-- Location: FF_X32_Y29_N5
\c|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c|cnt~0_combout\,
	ena => \c|cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|cnt\(3));

-- Location: LCCOMB_X32_Y29_N12
\pc|state~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state~12_combout\ = (\pc|state.s1~q\ & ((\c|cnt\(2)) # ((\c|cnt\(1)) # (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \pc|state.s1~q\,
	combout => \pc|state~12_combout\);

-- Location: CLKCTRL_G2
\reset~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X32_Y29_N13
\pc|state.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s2~q\);

-- Location: LCCOMB_X33_Y28_N16
\pc|state.s3~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state.s3~feeder_combout\ = \pc|state.s2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pc|state.s2~q\,
	combout => \pc|state.s3~feeder_combout\);

-- Location: FF_X33_Y28_N17
\pc|state.s3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state.s3~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s3~q\);

-- Location: LCCOMB_X32_Y29_N26
\pc|state.s0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state.s0~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \pc|state.s0~feeder_combout\);

-- Location: FF_X32_Y29_N27
\pc|state.s0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state.s0~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s0~q\);

-- Location: LCCOMB_X32_Y29_N18
\pc|Selector0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|Selector0~0_combout\ = (!\c|cnt\(2) & (!\c|cnt\(1) & ((\pc|state.s1~q\) # (\pc|state.s3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \pc|state.s1~q\,
	datad => \pc|state.s3~q\,
	combout => \pc|Selector0~0_combout\);

-- Location: LCCOMB_X32_Y29_N16
\pc|Selector0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|Selector0~1_combout\ = ((\pc|state.s3~q\ & ((\pc|Selector0~0_combout\) # (!\c|cnt\(3)))) # (!\pc|state.s3~q\ & (!\c|cnt\(3) & \pc|Selector0~0_combout\))) # (!\pc|state.s0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s3~q\,
	datab => \c|cnt\(3),
	datac => \pc|state.s0~q\,
	datad => \pc|Selector0~0_combout\,
	combout => \pc|Selector0~1_combout\);

-- Location: FF_X32_Y29_N17
\pc|state.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|Selector0~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s1~q\);

-- Location: LCCOMB_X32_Y29_N2
\c|cnt[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \c|cnt[2]~1_combout\ = (\reset~input_o\) # (\pc|state.s1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \pc|state.s1~q\,
	combout => \c|cnt[2]~1_combout\);

-- Location: FF_X32_Y29_N23
\c|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c|cnt~4_combout\,
	ena => \c|cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|cnt\(0));

-- Location: LCCOMB_X32_Y29_N6
\c|cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \c|cnt~2_combout\ = (!\reset~input_o\ & (\c|cnt\(2) $ (((\c|cnt\(0) & \c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(1),
	combout => \c|cnt~2_combout\);

-- Location: FF_X32_Y29_N7
\c|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c|cnt~2_combout\,
	ena => \c|cnt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|cnt\(2));

-- Location: LCCOMB_X32_Y29_N10
\pc|state~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state~11_combout\ = (\c|cnt\(3) & (\pc|state.s3~q\ & ((\c|cnt\(2)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \pc|state.s3~q\,
	combout => \pc|state~11_combout\);

-- Location: FF_X32_Y29_N11
\pc|state.s4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state~11_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s4~q\);

-- Location: LCCOMB_X32_Y29_N30
\pc|state.s5~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state.s5~feeder_combout\ = \pc|state.s4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pc|state.s4~q\,
	combout => \pc|state.s5~feeder_combout\);

-- Location: FF_X32_Y29_N31
\pc|state.s5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state.s5~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s5~q\);

-- Location: LCCOMB_X32_Y29_N8
\pc|state.s6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|state.s6~0_combout\ = (\pc|state.s5~q\) # (\pc|state.s6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s5~q\,
	datac => \pc|state.s6~q\,
	combout => \pc|state.s6~0_combout\);

-- Location: FF_X32_Y29_N9
\pc|state.s6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \pc|state.s6~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|state.s6~q\);

-- Location: LCCOMB_X33_Y27_N2
\po|chaves|comb~986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~986_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(1) $ (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~986_combout\);

-- Location: LCCOMB_X33_Y29_N12
\po|chaves|comb~985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~985_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & (\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~985_combout\);

-- Location: LCCOMB_X33_Y27_N16
\po|chaves|k16[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(0) = (!\po|chaves|comb~985_combout\ & ((\po|chaves|comb~986_combout\) # (\po|chaves|k16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~986_combout\,
	datac => \po|chaves|comb~985_combout\,
	datad => \po|chaves|k16\(0),
	combout => \po|chaves|k16\(0));

-- Location: IOIBUF_X67_Y27_N15
\chave16[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(0),
	o => \chave16[0]~input_o\);

-- Location: LCCOMB_X33_Y27_N10
\po|muxChave16|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k16\(0))) # (!\pc|state.s0~q\ & ((\chave16[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k16\(0),
	datac => \chave16[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave16|result[0]~0_combout\);

-- Location: LCCOMB_X32_Y29_N28
\pc|Rchave\ : cycloneiii_lcell_comb
-- Equation(s):
-- \pc|Rchave~combout\ = (\pc|state.s4~q\) # (\pc|state.s1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s4~q\,
	datad => \pc|state.s1~q\,
	combout => \pc|Rchave~combout\);

-- Location: FF_X33_Y27_N11
\po|rChave16|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(0));

-- Location: IOIBUF_X0_Y28_N22
\entrada16[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(0),
	o => \entrada16[0]~input_o\);

-- Location: LCCOMB_X28_Y28_N30
\po|mux16|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[0]~0_combout\ = \po|rChave16|q\(0) $ (\entrada16[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(0),
	datad => \entrada16[0]~input_o\,
	combout => \po|mux16|result[0]~0_combout\);

-- Location: FF_X28_Y28_N31
\po|r16|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(0));

-- Location: LCCOMB_X36_Y27_N8
\po|chaves|comb~856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~856_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & ((\c|cnt\(3)) # (!\c|cnt\(1)))) # (!\c|cnt\(0) & ((\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~856_combout\);

-- Location: LCCOMB_X36_Y27_N6
\po|chaves|comb~857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~857_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & (!\c|cnt\(3) & \c|cnt\(1)))) # (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~857_combout\);

-- Location: LCCOMB_X34_Y27_N0
\po|chaves|k16[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(1) = (!\po|chaves|comb~856_combout\ & ((\po|chaves|comb~857_combout\) # (\po|chaves|k16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~856_combout\,
	datac => \po|chaves|comb~857_combout\,
	datad => \po|chaves|k16\(1),
	combout => \po|chaves|k16\(1));

-- Location: IOIBUF_X67_Y28_N8
\chave16[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(1),
	o => \chave16[1]~input_o\);

-- Location: LCCOMB_X33_Y28_N22
\po|muxChave16|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k16\(1))) # (!\pc|state.s0~q\ & ((\chave16[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k16\(1),
	datac => \chave16[1]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave16|result[1]~1_combout\);

-- Location: FF_X33_Y28_N23
\po|rChave16|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(1));

-- Location: IOIBUF_X0_Y13_N1
\entrada16[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(1),
	o => \entrada16[1]~input_o\);

-- Location: LCCOMB_X28_Y28_N24
\po|mux16|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[1]~1_combout\ = \po|rChave16|q\(1) $ (\entrada16[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave16|q\(1),
	datac => \entrada16[1]~input_o\,
	combout => \po|mux16|result[1]~1_combout\);

-- Location: FF_X28_Y28_N25
\po|r16|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(1));

-- Location: IOIBUF_X14_Y0_N22
\entrada16[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(2),
	o => \entrada16[2]~input_o\);

-- Location: IOIBUF_X27_Y0_N15
\chave16[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(2),
	o => \chave16[2]~input_o\);

-- Location: LCCOMB_X29_Y27_N12
\po|chaves|comb~895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~895_combout\ = (!\c|cnt\(3) & ((\c|cnt\(0) & ((!\c|cnt\(2)))) # (!\c|cnt\(0) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~895_combout\);

-- Location: LCCOMB_X29_Y27_N26
\po|chaves|comb~894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~894_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~894_combout\);

-- Location: LCCOMB_X29_Y27_N28
\po|chaves|k16[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(2) = (!\po|chaves|comb~894_combout\ & ((\po|chaves|comb~895_combout\) # (\po|chaves|k16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~895_combout\,
	datac => \po|chaves|comb~894_combout\,
	datad => \po|chaves|k16\(2),
	combout => \po|chaves|k16\(2));

-- Location: LCCOMB_X28_Y29_N4
\po|muxChave16|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k16\(2)))) # (!\pc|state.s0~q\ & (\chave16[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave16[2]~input_o\,
	datad => \po|chaves|k16\(2),
	combout => \po|muxChave16|result[2]~2_combout\);

-- Location: FF_X28_Y29_N5
\po|rChave16|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(2));

-- Location: LCCOMB_X25_Y29_N22
\po|mux16|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[2]~2_combout\ = \entrada16[2]~input_o\ $ (\po|rChave16|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada16[2]~input_o\,
	datad => \po|rChave16|q\(2),
	combout => \po|mux16|result[2]~2_combout\);

-- Location: FF_X25_Y29_N23
\po|r16|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(2));

-- Location: IOIBUF_X0_Y30_N22
\entrada16[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(3),
	o => \entrada16[3]~input_o\);

-- Location: IOIBUF_X0_Y11_N8
\chave16[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(3),
	o => \chave16[3]~input_o\);

-- Location: LCCOMB_X30_Y29_N26
\po|chaves|comb~858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~858_combout\ = (\c|cnt\(2) & (((\c|cnt\(0) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & (!\c|cnt\(0))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~858_combout\);

-- Location: LCCOMB_X30_Y28_N2
\po|chaves|comb~859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~859_combout\ = (\c|cnt\(2) & (!\c|cnt\(0) & (!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(0) & ((\c|cnt\(1)) # (!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~859_combout\);

-- Location: LCCOMB_X30_Y29_N6
\po|chaves|k16[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(3) = (!\po|chaves|comb~858_combout\ & ((\po|chaves|comb~859_combout\) # (\po|chaves|k16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~858_combout\,
	datac => \po|chaves|comb~859_combout\,
	datad => \po|chaves|k16\(3),
	combout => \po|chaves|k16\(3));

-- Location: LCCOMB_X30_Y29_N20
\po|muxChave16|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k16\(3)))) # (!\pc|state.s0~q\ & (\chave16[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave16[3]~input_o\,
	datad => \po|chaves|k16\(3),
	combout => \po|muxChave16|result[3]~3_combout\);

-- Location: FF_X30_Y29_N21
\po|rChave16|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(3));

-- Location: LCCOMB_X26_Y29_N18
\po|mux16|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[3]~3_combout\ = \entrada16[3]~input_o\ $ (\po|rChave16|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada16[3]~input_o\,
	datad => \po|rChave16|q\(3),
	combout => \po|mux16|result[3]~3_combout\);

-- Location: FF_X26_Y29_N19
\po|r16|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(3));

-- Location: LCCOMB_X33_Y28_N30
\po|chaves|comb~988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~988_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (!\c|cnt\(0) & !\c|cnt\(1)))) # (!\c|cnt\(3) & (\c|cnt\(2) $ ((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~988_combout\);

-- Location: LCCOMB_X33_Y28_N8
\po|chaves|comb~987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~987_combout\ = (\c|cnt\(0) & (\c|cnt\(2) $ (((\c|cnt\(3)))))) # (!\c|cnt\(0) & (!\c|cnt\(2) & (\c|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~987_combout\);

-- Location: LCCOMB_X33_Y28_N6
\po|chaves|k16[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(4) = (!\po|chaves|comb~987_combout\ & ((\po|chaves|comb~988_combout\) # (\po|chaves|k16\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~988_combout\,
	datac => \po|chaves|comb~987_combout\,
	datad => \po|chaves|k16\(4),
	combout => \po|chaves|k16\(4));

-- Location: IOIBUF_X67_Y34_N15
\chave16[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(4),
	o => \chave16[4]~input_o\);

-- Location: LCCOMB_X33_Y28_N20
\po|muxChave16|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k16\(4))) # (!\pc|state.s0~q\ & ((\chave16[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k16\(4),
	datac => \chave16[4]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave16|result[4]~4_combout\);

-- Location: FF_X33_Y28_N21
\po|rChave16|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(4));

-- Location: IOIBUF_X67_Y28_N22
\entrada16[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(4),
	o => \entrada16[4]~input_o\);

-- Location: LCCOMB_X30_Y28_N30
\po|mux16|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[4]~4_combout\ = \po|rChave16|q\(4) $ (\entrada16[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(4),
	datad => \entrada16[4]~input_o\,
	combout => \po|mux16|result[4]~4_combout\);

-- Location: FF_X30_Y28_N31
\po|r16|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(4));

-- Location: IOIBUF_X0_Y35_N1
\entrada16[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(5),
	o => \entrada16[5]~input_o\);

-- Location: IOIBUF_X0_Y30_N1
\chave16[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(5),
	o => \chave16[5]~input_o\);

-- Location: LCCOMB_X33_Y29_N30
\po|chaves|comb~989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~989_combout\ = (\c|cnt\(2) & (\c|cnt\(0) & (!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(1) & ((\c|cnt\(3)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~989_combout\);

-- Location: LCCOMB_X33_Y29_N8
\po|chaves|comb~990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~990_combout\ = (\c|cnt\(3) & (((!\c|cnt\(1) & !\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ (((\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~990_combout\);

-- Location: LCCOMB_X33_Y29_N10
\po|chaves|k16[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(5) = (!\po|chaves|comb~989_combout\ & ((\po|chaves|comb~990_combout\) # (\po|chaves|k16\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~989_combout\,
	datac => \po|chaves|comb~990_combout\,
	datad => \po|chaves|k16\(5),
	combout => \po|chaves|k16\(5));

-- Location: LCCOMB_X30_Y29_N22
\po|muxChave16|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k16\(5)))) # (!\pc|state.s0~q\ & (\chave16[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave16[5]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k16\(5),
	combout => \po|muxChave16|result[5]~5_combout\);

-- Location: FF_X30_Y29_N23
\po|rChave16|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(5));

-- Location: LCCOMB_X25_Y29_N12
\po|mux16|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[5]~5_combout\ = \entrada16[5]~input_o\ $ (\po|rChave16|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada16[5]~input_o\,
	datad => \po|rChave16|q\(5),
	combout => \po|mux16|result[5]~5_combout\);

-- Location: FF_X25_Y29_N13
\po|r16|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(5));

-- Location: LCCOMB_X28_Y30_N0
\po|chaves|comb~897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~897_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(3) & (((\c|cnt\(0) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~897_combout\);

-- Location: LCCOMB_X34_Y30_N24
\po|chaves|comb~896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~896_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3) & !\c|cnt\(0))))) # (!\c|cnt\(1) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~896_combout\);

-- Location: LCCOMB_X28_Y30_N18
\po|chaves|k16[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(6) = (!\po|chaves|comb~896_combout\ & ((\po|chaves|comb~897_combout\) # (\po|chaves|k16\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~897_combout\,
	datac => \po|chaves|comb~896_combout\,
	datad => \po|chaves|k16\(6),
	combout => \po|chaves|k16\(6));

-- Location: IOIBUF_X20_Y0_N15
\chave16[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(6),
	o => \chave16[6]~input_o\);

-- Location: LCCOMB_X28_Y29_N30
\po|muxChave16|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k16\(6))) # (!\pc|state.s0~q\ & ((\chave16[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k16\(6),
	datad => \chave16[6]~input_o\,
	combout => \po|muxChave16|result[6]~6_combout\);

-- Location: FF_X28_Y29_N31
\po|rChave16|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(6));

-- Location: IOIBUF_X0_Y28_N1
\entrada16[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(6),
	o => \entrada16[6]~input_o\);

-- Location: LCCOMB_X28_Y28_N6
\po|mux16|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[6]~6_combout\ = \po|rChave16|q\(6) $ (\entrada16[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(6),
	datad => \entrada16[6]~input_o\,
	combout => \po|mux16|result[6]~6_combout\);

-- Location: FF_X28_Y28_N7
\po|r16|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(6));

-- Location: IOIBUF_X0_Y13_N22
\entrada16[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada16(7),
	o => \entrada16[7]~input_o\);

-- Location: LCCOMB_X33_Y27_N12
\po|chaves|comb~860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~860_combout\ = (\c|cnt\(2) & (\c|cnt\(1) & (!\c|cnt\(0) & !\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(3) & (\c|cnt\(1) $ (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~860_combout\);

-- Location: LCCOMB_X33_Y27_N26
\po|chaves|comb~824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~824_combout\ = (\c|cnt\(1) & ((\c|cnt\(0) & ((!\c|cnt\(3)))) # (!\c|cnt\(0) & (!\c|cnt\(2))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~824_combout\);

-- Location: LCCOMB_X33_Y27_N18
\po|chaves|k16[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k16\(7) = (!\po|chaves|comb~824_combout\ & ((\po|chaves|comb~860_combout\) # (\po|chaves|k16\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~860_combout\,
	datac => \po|chaves|comb~824_combout\,
	datad => \po|chaves|k16\(7),
	combout => \po|chaves|k16\(7));

-- Location: IOIBUF_X67_Y20_N22
\chave16[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave16(7),
	o => \chave16[7]~input_o\);

-- Location: LCCOMB_X33_Y28_N18
\po|muxChave16|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave16|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k16\(7))) # (!\pc|state.s0~q\ & ((\chave16[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k16\(7),
	datac => \chave16[7]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave16|result[7]~7_combout\);

-- Location: FF_X33_Y28_N19
\po|rChave16|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave16|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave16|q\(7));

-- Location: LCCOMB_X28_Y28_N28
\po|mux16|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux16|result[7]~7_combout\ = \entrada16[7]~input_o\ $ (\po|rChave16|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada16[7]~input_o\,
	datad => \po|rChave16|q\(7),
	combout => \po|mux16|result[7]~7_combout\);

-- Location: FF_X28_Y28_N29
\po|r16|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux16|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r16|q\(7));

-- Location: M9K_X24_Y27_N0
\po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom15_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram15_rtl_0|altsyncram_hc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X36_Y0_N8
\entrada6[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(0),
	o => \entrada6[0]~input_o\);

-- Location: LCCOMB_X29_Y31_N22
\po|chaves|comb~930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~930_combout\ = (\c|cnt\(1) & (!\c|cnt\(0) & (\c|cnt\(3) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~930_combout\);

-- Location: LCCOMB_X29_Y31_N24
\po|chaves|comb~929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~929_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(2) $ (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~929_combout\);

-- Location: LCCOMB_X29_Y31_N18
\po|chaves|k6[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(0) = (!\po|chaves|comb~929_combout\ & ((\po|chaves|comb~930_combout\) # (\po|chaves|k6\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~930_combout\,
	datab => \po|chaves|comb~929_combout\,
	datad => \po|chaves|k6\(0),
	combout => \po|chaves|k6\(0));

-- Location: IOIBUF_X0_Y38_N22
\chave6[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(0),
	o => \chave6[0]~input_o\);

-- Location: LCCOMB_X29_Y31_N26
\po|muxChave6|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k6\(0))) # (!\pc|state.s0~q\ & ((\chave6[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k6\(0),
	datac => \chave6[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave6|result[0]~0_combout\);

-- Location: FF_X29_Y31_N27
\po|rChave6|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(0));

-- Location: LCCOMB_X32_Y28_N4
\po|mux6|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[0]~0_combout\ = \entrada6[0]~input_o\ $ (\po|rChave6|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada6[0]~input_o\,
	datad => \po|rChave6|q\(0),
	combout => \po|mux6|result[0]~0_combout\);

-- Location: FF_X32_Y28_N5
\po|r6|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(0));

-- Location: IOIBUF_X67_Y16_N8
\chave6[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(1),
	o => \chave6[1]~input_o\);

-- Location: LCCOMB_X30_Y26_N0
\po|chaves|comb~790\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~790_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3) & !\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(0) $ (((\c|cnt\(3) & \c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~790_combout\);

-- Location: LCCOMB_X30_Y26_N22
\po|chaves|comb~789\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~789_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(3) & (\c|cnt\(1) & ((\c|cnt\(2)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~789_combout\);

-- Location: LCCOMB_X30_Y26_N6
\po|chaves|k6[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(1) = (!\po|chaves|comb~789_combout\ & ((\po|chaves|comb~790_combout\) # (\po|chaves|k6\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~790_combout\,
	datac => \po|chaves|comb~789_combout\,
	datad => \po|chaves|k6\(1),
	combout => \po|chaves|k6\(1));

-- Location: LCCOMB_X30_Y29_N30
\po|muxChave6|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k6\(1)))) # (!\pc|state.s0~q\ & (\chave6[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave6[1]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k6\(1),
	combout => \po|muxChave6|result[1]~1_combout\);

-- Location: FF_X30_Y29_N31
\po|rChave6|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(1));

-- Location: IOIBUF_X36_Y0_N1
\entrada6[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(1),
	o => \entrada6[1]~input_o\);

-- Location: LCCOMB_X28_Y28_N10
\po|mux6|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[1]~1_combout\ = \po|rChave6|q\(1) $ (\entrada6[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(1),
	datad => \entrada6[1]~input_o\,
	combout => \po|mux6|result[1]~1_combout\);

-- Location: FF_X28_Y28_N11
\po|r6|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(1));

-- Location: IOIBUF_X27_Y0_N22
\entrada6[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(2),
	o => \entrada6[2]~input_o\);

-- Location: LCCOMB_X30_Y31_N22
\po|chaves|comb~932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~932_combout\ = (\c|cnt\(1) & (((!\c|cnt\(2))))) # (!\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2) & !\c|cnt\(0))) # (!\c|cnt\(3) & (\c|cnt\(2) $ (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~932_combout\);

-- Location: LCCOMB_X29_Y31_N8
\po|chaves|comb~931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~931_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(2)))) # (!\c|cnt\(1) & (\c|cnt\(0) & (\c|cnt\(3) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~931_combout\);

-- Location: LCCOMB_X29_Y31_N6
\po|chaves|k6[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(2) = (!\po|chaves|comb~931_combout\ & ((\po|chaves|comb~932_combout\) # (\po|chaves|k6\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~932_combout\,
	datac => \po|chaves|comb~931_combout\,
	datad => \po|chaves|k6\(2),
	combout => \po|chaves|k6\(2));

-- Location: IOIBUF_X27_Y43_N22
\chave6[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(2),
	o => \chave6[2]~input_o\);

-- Location: LCCOMB_X28_Y29_N24
\po|muxChave6|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[2]~2_combout\ = (\pc|state.s0~q\ & (\po|chaves|k6\(2))) # (!\pc|state.s0~q\ & ((\chave6[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k6\(2),
	datad => \chave6[2]~input_o\,
	combout => \po|muxChave6|result[2]~2_combout\);

-- Location: FF_X28_Y29_N25
\po|rChave6|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(2));

-- Location: LCCOMB_X28_Y29_N28
\po|mux6|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[2]~2_combout\ = \entrada6[2]~input_o\ $ (\po|rChave6|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada6[2]~input_o\,
	datad => \po|rChave6|q\(2),
	combout => \po|mux6|result[2]~2_combout\);

-- Location: FF_X28_Y29_N29
\po|r6|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(2));

-- Location: LCCOMB_X30_Y26_N16
\po|chaves|comb~792\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~792_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (((\c|cnt\(3)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~792_combout\);

-- Location: LCCOMB_X30_Y26_N26
\po|chaves|comb~791\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~791_combout\ = (\c|cnt\(0) & (!\c|cnt\(3) & (\c|cnt\(2) $ (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~791_combout\);

-- Location: LCCOMB_X30_Y26_N12
\po|chaves|k6[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(3) = (!\po|chaves|comb~792_combout\ & ((\po|chaves|comb~791_combout\) # (\po|chaves|k6\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~792_combout\,
	datac => \po|chaves|comb~791_combout\,
	datad => \po|chaves|k6\(3),
	combout => \po|chaves|k6\(3));

-- Location: IOIBUF_X36_Y43_N1
\chave6[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(3),
	o => \chave6[3]~input_o\);

-- Location: LCCOMB_X33_Y30_N12
\po|muxChave6|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k6\(3))) # (!\pc|state.s0~q\ & ((\chave6[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k6\(3),
	datad => \chave6[3]~input_o\,
	combout => \po|muxChave6|result[3]~3_combout\);

-- Location: FF_X33_Y30_N13
\po|rChave6|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(3));

-- Location: IOIBUF_X67_Y35_N22
\entrada6[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(3),
	o => \entrada6[3]~input_o\);

-- Location: LCCOMB_X33_Y30_N14
\po|mux6|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[3]~3_combout\ = \po|rChave6|q\(3) $ (\entrada6[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave6|q\(3),
	datad => \entrada6[3]~input_o\,
	combout => \po|mux6|result[3]~3_combout\);

-- Location: FF_X33_Y30_N15
\po|r6|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(3));

-- Location: IOIBUF_X43_Y0_N8
\chave6[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(4),
	o => \chave6[4]~input_o\);

-- Location: LCCOMB_X30_Y26_N10
\po|chaves|k6[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(4) = (!\po|chaves|comb~791_combout\ & ((\po|chaves|comb~792_combout\) # (\po|chaves|k6\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~792_combout\,
	datac => \po|chaves|comb~791_combout\,
	datad => \po|chaves|k6\(4),
	combout => \po|chaves|k6\(4));

-- Location: LCCOMB_X34_Y29_N6
\po|muxChave6|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k6\(4)))) # (!\pc|state.s0~q\ & (\chave6[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave6[4]~input_o\,
	datad => \po|chaves|k6\(4),
	combout => \po|muxChave6|result[4]~4_combout\);

-- Location: FF_X34_Y29_N7
\po|rChave6|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(4));

-- Location: IOIBUF_X29_Y0_N22
\entrada6[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(4),
	o => \entrada6[4]~input_o\);

-- Location: LCCOMB_X30_Y26_N24
\po|mux6|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[4]~4_combout\ = \po|rChave6|q\(4) $ (\entrada6[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(4),
	datad => \entrada6[4]~input_o\,
	combout => \po|mux6|result[4]~4_combout\);

-- Location: FF_X30_Y26_N25
\po|r6|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(4));

-- Location: IOIBUF_X9_Y43_N15
\entrada6[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(5),
	o => \entrada6[5]~input_o\);

-- Location: LCCOMB_X28_Y27_N28
\po|chaves|comb~878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~878_combout\ = (!\c|cnt\(2) & ((\c|cnt\(1) & (!\c|cnt\(0) & \c|cnt\(3))) # (!\c|cnt\(1) & (\c|cnt\(0) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~878_combout\);

-- Location: LCCOMB_X28_Y27_N26
\po|chaves|comb~877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~877_combout\ = (\c|cnt\(1) & (((\c|cnt\(0) & !\c|cnt\(2))) # (!\c|cnt\(3)))) # (!\c|cnt\(1) & ((\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~877_combout\);

-- Location: LCCOMB_X28_Y27_N6
\po|chaves|k6[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(5) = (!\po|chaves|comb~877_combout\ & ((\po|chaves|comb~878_combout\) # (\po|chaves|k6\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~878_combout\,
	datac => \po|chaves|comb~877_combout\,
	datad => \po|chaves|k6\(5),
	combout => \po|chaves|k6\(5));

-- Location: IOIBUF_X67_Y14_N15
\chave6[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(5),
	o => \chave6[5]~input_o\);

-- Location: LCCOMB_X32_Y27_N28
\po|muxChave6|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k6\(5))) # (!\pc|state.s0~q\ & ((\chave6[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \po|chaves|k6\(5),
	datad => \chave6[5]~input_o\,
	combout => \po|muxChave6|result[5]~5_combout\);

-- Location: FF_X32_Y27_N29
\po|rChave6|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(5));

-- Location: LCCOMB_X26_Y29_N4
\po|mux6|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[5]~5_combout\ = \entrada6[5]~input_o\ $ (\po|rChave6|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada6[5]~input_o\,
	datad => \po|rChave6|q\(5),
	combout => \po|mux6|result[5]~5_combout\);

-- Location: FF_X26_Y29_N5
\po|r6|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(5));

-- Location: IOIBUF_X14_Y0_N15
\entrada6[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(6),
	o => \entrada6[6]~input_o\);

-- Location: LCCOMB_X28_Y27_N12
\po|chaves|comb~793\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~793_combout\ = (\c|cnt\(1) & (\c|cnt\(0) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~793_combout\);

-- Location: LCCOMB_X28_Y27_N22
\po|chaves|comb~794\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~794_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3))))) # (!\c|cnt\(0) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~794_combout\);

-- Location: LCCOMB_X28_Y27_N24
\po|chaves|k6[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(6) = (!\po|chaves|comb~793_combout\ & ((\po|chaves|comb~794_combout\) # (\po|chaves|k6\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~793_combout\,
	datac => \po|chaves|comb~794_combout\,
	datad => \po|chaves|k6\(6),
	combout => \po|chaves|k6\(6));

-- Location: IOIBUF_X0_Y41_N15
\chave6[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(6),
	o => \chave6[6]~input_o\);

-- Location: LCCOMB_X28_Y29_N10
\po|muxChave6|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k6\(6))) # (!\pc|state.s0~q\ & ((\chave6[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k6\(6),
	datac => \chave6[6]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave6|result[6]~6_combout\);

-- Location: FF_X28_Y29_N11
\po|rChave6|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(6));

-- Location: LCCOMB_X27_Y29_N30
\po|mux6|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[6]~6_combout\ = \entrada6[6]~input_o\ $ (\po|rChave6|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada6[6]~input_o\,
	datac => \po|rChave6|q\(6),
	combout => \po|mux6|result[6]~6_combout\);

-- Location: FF_X27_Y29_N31
\po|r6|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(6));

-- Location: IOIBUF_X0_Y20_N22
\entrada6[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada6(7),
	o => \entrada6[7]~input_o\);

-- Location: IOIBUF_X27_Y43_N15
\chave6[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave6(7),
	o => \chave6[7]~input_o\);

-- Location: LCCOMB_X28_Y27_N10
\po|chaves|comb~796\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~796_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(2))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (!\c|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~796_combout\);

-- Location: LCCOMB_X28_Y27_N20
\po|chaves|comb~795\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~795_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(3)) # (!\c|cnt\(0))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (!\c|cnt\(0) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~795_combout\);

-- Location: LCCOMB_X28_Y27_N18
\po|chaves|k6[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k6\(7) = (!\po|chaves|comb~795_combout\ & ((\po|chaves|comb~796_combout\) # (\po|chaves|k6\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~796_combout\,
	datab => \po|chaves|comb~795_combout\,
	datad => \po|chaves|k6\(7),
	combout => \po|chaves|k6\(7));

-- Location: LCCOMB_X28_Y27_N4
\po|muxChave6|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave6|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k6\(7)))) # (!\pc|state.s0~q\ & (\chave6[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave6[7]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k6\(7),
	combout => \po|muxChave6|result[7]~7_combout\);

-- Location: FF_X28_Y27_N5
\po|rChave6|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave6|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave6|q\(7));

-- Location: LCCOMB_X25_Y28_N10
\po|mux6|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux6|result[7]~7_combout\ = \entrada6[7]~input_o\ $ (\po|rChave6|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada6[7]~input_o\,
	datad => \po|rChave6|q\(7),
	combout => \po|mux6|result[7]~7_combout\);

-- Location: FF_X25_Y28_N11
\po|r6|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux6|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r6|q\(7));

-- Location: M9K_X24_Y28_N0
\po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom5_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram5_rtl_0|altsyncram_0b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X67_Y29_N22
\entrada11[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(0),
	o => \entrada11[0]~input_o\);

-- Location: LCCOMB_X32_Y29_N14
\po|chaves|comb~833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~833_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~833_combout\);

-- Location: LCCOMB_X33_Y33_N16
\po|chaves|comb~832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~832_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(0))))) # (!\c|cnt\(3) & ((\c|cnt\(1) & ((\c|cnt\(0)))) # (!\c|cnt\(1) & (\c|cnt\(2) & !\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~832_combout\);

-- Location: LCCOMB_X33_Y29_N28
\po|chaves|k11[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(0) = (!\po|chaves|comb~832_combout\ & ((\po|chaves|comb~833_combout\) # (\po|chaves|k11\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~833_combout\,
	datac => \po|chaves|comb~832_combout\,
	datad => \po|chaves|k11\(0),
	combout => \po|chaves|k11\(0));

-- Location: IOIBUF_X67_Y29_N8
\chave11[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(0),
	o => \chave11[0]~input_o\);

-- Location: LCCOMB_X33_Y29_N24
\po|muxChave11|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k11\(0))) # (!\pc|state.s0~q\ & ((\chave11[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k11\(0),
	datac => \pc|state.s0~q\,
	datad => \chave11[0]~input_o\,
	combout => \po|muxChave11|result[0]~0_combout\);

-- Location: FF_X33_Y29_N25
\po|rChave11|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(0));

-- Location: LCCOMB_X27_Y29_N8
\po|mux11|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[0]~0_combout\ = \entrada11[0]~input_o\ $ (\po|rChave11|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada11[0]~input_o\,
	datad => \po|rChave11|q\(0),
	combout => \po|mux11|result[0]~0_combout\);

-- Location: FF_X27_Y29_N9
\po|r11|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(0));

-- Location: IOIBUF_X43_Y43_N1
\chave11[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(1),
	o => \chave11[1]~input_o\);

-- Location: LCCOMB_X36_Y30_N28
\po|chaves|comb~834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~834_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(1) $ (\c|cnt\(0))))) # (!\c|cnt\(2) & ((\c|cnt\(1)) # (\c|cnt\(3) $ (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~834_combout\);

-- Location: LCCOMB_X33_Y28_N24
\po|chaves|comb~835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~835_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(0) & (!\c|cnt\(1) & \c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~835_combout\);

-- Location: LCCOMB_X36_Y30_N18
\po|chaves|k11[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(1) = (!\po|chaves|comb~834_combout\ & ((\po|chaves|comb~835_combout\) # (\po|chaves|k11\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~834_combout\,
	datac => \po|chaves|comb~835_combout\,
	datad => \po|chaves|k11\(1),
	combout => \po|chaves|k11\(1));

-- Location: LCCOMB_X36_Y29_N4
\po|muxChave11|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k11\(1)))) # (!\pc|state.s0~q\ & (\chave11[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \chave11[1]~input_o\,
	datac => \po|chaves|k11\(1),
	combout => \po|muxChave11|result[1]~1_combout\);

-- Location: FF_X36_Y29_N5
\po|rChave11|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(1));

-- Location: IOIBUF_X43_Y43_N29
\entrada11[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(1),
	o => \entrada11[1]~input_o\);

-- Location: LCCOMB_X36_Y29_N14
\po|mux11|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[1]~1_combout\ = \po|rChave11|q\(1) $ (\entrada11[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(1),
	datad => \entrada11[1]~input_o\,
	combout => \po|mux11|result[1]~1_combout\);

-- Location: FF_X36_Y29_N15
\po|r11|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(1));

-- Location: IOIBUF_X0_Y28_N8
\chave11[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(2),
	o => \chave11[2]~input_o\);

-- Location: LCCOMB_X28_Y26_N4
\po|chaves|comb~751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~751_combout\ = (\c|cnt\(1) & ((\c|cnt\(2) $ (\c|cnt\(3))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~751_combout\);

-- Location: LCCOMB_X28_Y26_N14
\po|chaves|comb~750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~750_combout\ = (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~750_combout\);

-- Location: LCCOMB_X28_Y26_N18
\po|chaves|k11[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(2) = (!\po|chaves|comb~750_combout\ & ((\po|chaves|comb~751_combout\) # (\po|chaves|k11\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~751_combout\,
	datac => \po|chaves|comb~750_combout\,
	datad => \po|chaves|k11\(2),
	combout => \po|chaves|k11\(2));

-- Location: LCCOMB_X29_Y29_N30
\po|muxChave11|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k11\(2)))) # (!\pc|state.s0~q\ & (\chave11[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave11[2]~input_o\,
	datab => \pc|state.s0~q\,
	datad => \po|chaves|k11\(2),
	combout => \po|muxChave11|result[2]~2_combout\);

-- Location: FF_X29_Y29_N31
\po|rChave11|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(2));

-- Location: IOIBUF_X0_Y36_N22
\entrada11[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(2),
	o => \entrada11[2]~input_o\);

-- Location: LCCOMB_X28_Y29_N26
\po|mux11|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[2]~2_combout\ = \po|rChave11|q\(2) $ (\entrada11[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave11|q\(2),
	datac => \entrada11[2]~input_o\,
	combout => \po|mux11|result[2]~2_combout\);

-- Location: FF_X28_Y29_N27
\po|r11|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(2));

-- Location: IOIBUF_X67_Y39_N15
\entrada11[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(3),
	o => \entrada11[3]~input_o\);

-- Location: LCCOMB_X32_Y30_N10
\po|chaves|comb~953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~953_combout\ = (\c|cnt\(0) & ((\c|cnt\(1) & ((!\c|cnt\(2)))) # (!\c|cnt\(1) & (!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~953_combout\);

-- Location: LCCOMB_X33_Y27_N4
\po|chaves|comb~954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~954_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & (!\c|cnt\(0))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~954_combout\);

-- Location: LCCOMB_X33_Y27_N6
\po|chaves|k11[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(3) = (!\po|chaves|comb~953_combout\ & ((\po|chaves|comb~954_combout\) # (\po|chaves|k11\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~953_combout\,
	datac => \po|chaves|comb~954_combout\,
	datad => \po|chaves|k11\(3),
	combout => \po|chaves|k11\(3));

-- Location: IOIBUF_X0_Y16_N22
\chave11[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(3),
	o => \chave11[3]~input_o\);

-- Location: LCCOMB_X33_Y25_N4
\po|muxChave11|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k11\(3))) # (!\pc|state.s0~q\ & ((\chave11[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k11\(3),
	datac => \chave11[3]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave11|result[3]~3_combout\);

-- Location: FF_X33_Y25_N5
\po|rChave11|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(3));

-- Location: LCCOMB_X32_Y25_N22
\po|mux11|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[3]~3_combout\ = \entrada11[3]~input_o\ $ (\po|rChave11|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada11[3]~input_o\,
	datad => \po|rChave11|q\(3),
	combout => \po|mux11|result[3]~3_combout\);

-- Location: FF_X32_Y25_N23
\po|r11|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(3));

-- Location: IOIBUF_X54_Y43_N15
\chave11[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(4),
	o => \chave11[4]~input_o\);

-- Location: LCCOMB_X32_Y27_N0
\po|chaves|comb~955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~955_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(1) $ (!\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(0) & (\c|cnt\(1) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~955_combout\);

-- Location: LCCOMB_X32_Y28_N22
\po|chaves|comb~956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~956_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(0) $ ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~956_combout\);

-- Location: LCCOMB_X32_Y28_N20
\po|chaves|k11[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(4) = (!\po|chaves|comb~955_combout\ & ((\po|chaves|comb~956_combout\) # (\po|chaves|k11\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~955_combout\,
	datac => \po|chaves|comb~956_combout\,
	datad => \po|chaves|k11\(4),
	combout => \po|chaves|k11\(4));

-- Location: LCCOMB_X32_Y28_N18
\po|muxChave11|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k11\(4)))) # (!\pc|state.s0~q\ & (\chave11[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave11[4]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k11\(4),
	combout => \po|muxChave11|result[4]~4_combout\);

-- Location: FF_X32_Y28_N19
\po|rChave11|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(4));

-- Location: IOIBUF_X67_Y28_N1
\entrada11[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(4),
	o => \entrada11[4]~input_o\);

-- Location: LCCOMB_X32_Y28_N30
\po|mux11|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[4]~4_combout\ = \po|rChave11|q\(4) $ (\entrada11[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave11|q\(4),
	datad => \entrada11[4]~input_o\,
	combout => \po|mux11|result[4]~4_combout\);

-- Location: FF_X32_Y28_N31
\po|r11|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(4));

-- Location: IOIBUF_X32_Y43_N29
\chave11[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(5),
	o => \chave11[5]~input_o\);

-- Location: LCCOMB_X32_Y27_N24
\po|chaves|comb~958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~958_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2) & \c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(2) $ (((\c|cnt\(1) & !\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~958_combout\);

-- Location: LCCOMB_X32_Y27_N22
\po|chaves|comb~957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~957_combout\ = (\c|cnt\(2) & (\c|cnt\(1) & (!\c|cnt\(3) & !\c|cnt\(0)))) # (!\c|cnt\(2) & ((\c|cnt\(3) $ (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~957_combout\);

-- Location: LCCOMB_X32_Y27_N20
\po|chaves|k11[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(5) = (!\po|chaves|comb~957_combout\ & ((\po|chaves|comb~958_combout\) # (\po|chaves|k11\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~958_combout\,
	datac => \po|chaves|comb~957_combout\,
	datad => \po|chaves|k11\(5),
	combout => \po|chaves|k11\(5));

-- Location: LCCOMB_X32_Y27_N26
\po|muxChave11|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k11\(5)))) # (!\pc|state.s0~q\ & (\chave11[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave11[5]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k11\(5),
	combout => \po|muxChave11|result[5]~5_combout\);

-- Location: FF_X32_Y27_N27
\po|rChave11|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(5));

-- Location: IOIBUF_X43_Y43_N15
\entrada11[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(5),
	o => \entrada11[5]~input_o\);

-- Location: LCCOMB_X35_Y25_N0
\po|mux11|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[5]~5_combout\ = \po|rChave11|q\(5) $ (\entrada11[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(5),
	datad => \entrada11[5]~input_o\,
	combout => \po|mux11|result[5]~5_combout\);

-- Location: FF_X35_Y25_N1
\po|r11|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(5));

-- Location: IOIBUF_X0_Y18_N15
\entrada11[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(6),
	o => \entrada11[6]~input_o\);

-- Location: IOIBUF_X38_Y43_N1
\chave11[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(6),
	o => \chave11[6]~input_o\);

-- Location: LCCOMB_X34_Y29_N4
\po|chaves|comb~884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~884_combout\ = (!\c|cnt\(0) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (!\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~884_combout\);

-- Location: LCCOMB_X34_Y29_N26
\po|chaves|comb~883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~883_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2) & \c|cnt\(0))))) # (!\c|cnt\(3) & ((\c|cnt\(1)) # ((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~883_combout\);

-- Location: LCCOMB_X34_Y29_N12
\po|chaves|k11[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(6) = (!\po|chaves|comb~883_combout\ & ((\po|chaves|comb~884_combout\) # (\po|chaves|k11\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~884_combout\,
	datac => \po|chaves|comb~883_combout\,
	datad => \po|chaves|k11\(6),
	combout => \po|chaves|k11\(6));

-- Location: LCCOMB_X34_Y29_N16
\po|muxChave11|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k11\(6)))) # (!\pc|state.s0~q\ & (\chave11[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave11[6]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k11\(6),
	combout => \po|muxChave11|result[6]~6_combout\);

-- Location: FF_X34_Y29_N17
\po|rChave11|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(6));

-- Location: LCCOMB_X28_Y25_N10
\po|mux11|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[6]~6_combout\ = \entrada11[6]~input_o\ $ (\po|rChave11|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada11[6]~input_o\,
	datad => \po|rChave11|q\(6),
	combout => \po|mux11|result[6]~6_combout\);

-- Location: FF_X28_Y25_N11
\po|r11|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(6));

-- Location: IOIBUF_X0_Y14_N8
\entrada11[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada11(7),
	o => \entrada11[7]~input_o\);

-- Location: LCCOMB_X33_Y26_N16
\po|chaves|comb~960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~960_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((!\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(1) & (\c|cnt\(0) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~960_combout\);

-- Location: LCCOMB_X32_Y33_N24
\po|chaves|comb~959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~959_combout\ = (\c|cnt\(0) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (!\c|cnt\(1)))))) # (!\c|cnt\(0) & (!\c|cnt\(3) & (\c|cnt\(2) $ (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~959_combout\);

-- Location: LCCOMB_X33_Y30_N28
\po|chaves|k11[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k11\(7) = (!\po|chaves|comb~959_combout\ & ((\po|chaves|comb~960_combout\) # (\po|chaves|k11\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~960_combout\,
	datac => \po|chaves|comb~959_combout\,
	datad => \po|chaves|k11\(7),
	combout => \po|chaves|k11\(7));

-- Location: IOIBUF_X3_Y43_N29
\chave11[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave11(7),
	o => \chave11[7]~input_o\);

-- Location: LCCOMB_X34_Y30_N12
\po|muxChave11|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave11|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k11\(7))) # (!\pc|state.s0~q\ & ((\chave11[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k11\(7),
	datac => \chave11[7]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave11|result[7]~7_combout\);

-- Location: FF_X34_Y30_N13
\po|rChave11|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave11|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave11|q\(7));

-- Location: LCCOMB_X28_Y30_N20
\po|mux11|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux11|result[7]~7_combout\ = \entrada11[7]~input_o\ $ (\po|rChave11|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada11[7]~input_o\,
	datac => \po|rChave11|q\(7),
	combout => \po|mux11|result[7]~7_combout\);

-- Location: FF_X28_Y30_N21
\po|r11|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux11|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r11|q\(7));

-- Location: M9K_X24_Y25_N0
\po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom10_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram10_rtl_0|altsyncram_cc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y15_N15
\entrada1[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(0),
	o => \entrada1[0]~input_o\);

-- Location: LCCOMB_X28_Y26_N10
\po|chaves|k1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(0) = (!\po|chaves|comb~750_combout\ & ((\po|chaves|comb~751_combout\) # (\po|chaves|k1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~751_combout\,
	datac => \po|chaves|comb~750_combout\,
	datad => \po|chaves|k1\(0),
	combout => \po|chaves|k1\(0));

-- Location: IOIBUF_X0_Y21_N15
\chave1[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(0),
	o => \chave1[0]~input_o\);

-- Location: LCCOMB_X28_Y26_N12
\po|muxChave1|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k1\(0))) # (!\pc|state.s0~q\ & ((\chave1[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k1\(0),
	datab => \pc|state.s0~q\,
	datac => \chave1[0]~input_o\,
	combout => \po|muxChave1|result[0]~0_combout\);

-- Location: FF_X28_Y26_N13
\po|rChave1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(0));

-- Location: LCCOMB_X28_Y26_N26
\po|mux1|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[0]~0_combout\ = \entrada1[0]~input_o\ $ (\po|rChave1|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada1[0]~input_o\,
	datad => \po|rChave1|q\(0),
	combout => \po|mux1|result[0]~0_combout\);

-- Location: FF_X28_Y26_N27
\po|r1|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(0));

-- Location: IOIBUF_X0_Y11_N22
\entrada1[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(1),
	o => \entrada1[1]~input_o\);

-- Location: LCCOMB_X30_Y31_N16
\po|chaves|comb~901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~901_combout\ = (!\c|cnt\(3) & ((\c|cnt\(1) & (\c|cnt\(2) $ (!\c|cnt\(0)))) # (!\c|cnt\(1) & (\c|cnt\(2) & !\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~901_combout\);

-- Location: LCCOMB_X28_Y31_N22
\po|chaves|comb~902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~902_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ (((\c|cnt\(1) & \c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~902_combout\);

-- Location: LCCOMB_X28_Y31_N6
\po|chaves|k1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(1) = (!\po|chaves|comb~901_combout\ & ((\po|chaves|comb~902_combout\) # (\po|chaves|k1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~901_combout\,
	datac => \po|chaves|comb~902_combout\,
	datad => \po|chaves|k1\(1),
	combout => \po|chaves|k1\(1));

-- Location: IOIBUF_X0_Y21_N22
\chave1[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(1),
	o => \chave1[1]~input_o\);

-- Location: LCCOMB_X28_Y29_N20
\po|muxChave1|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k1\(1))) # (!\pc|state.s0~q\ & ((\chave1[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k1\(1),
	datab => \pc|state.s0~q\,
	datad => \chave1[1]~input_o\,
	combout => \po|muxChave1|result[1]~1_combout\);

-- Location: FF_X28_Y29_N21
\po|rChave1|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(1));

-- Location: LCCOMB_X25_Y29_N6
\po|mux1|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[1]~1_combout\ = \entrada1[1]~input_o\ $ (\po|rChave1|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada1[1]~input_o\,
	datad => \po|rChave1|q\(1),
	combout => \po|mux1|result[1]~1_combout\);

-- Location: FF_X25_Y29_N7
\po|r1|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(1));

-- Location: IOIBUF_X67_Y22_N22
\entrada1[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(2),
	o => \entrada1[2]~input_o\);

-- Location: IOIBUF_X29_Y43_N22
\chave1[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(2),
	o => \chave1[2]~input_o\);

-- Location: LCCOMB_X30_Y27_N12
\po|chaves|comb~904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~904_combout\ = (\c|cnt\(2) & (((!\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~904_combout\);

-- Location: LCCOMB_X30_Y27_N2
\po|chaves|comb~903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~903_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3))))) # (!\c|cnt\(1) & (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~903_combout\);

-- Location: LCCOMB_X30_Y27_N10
\po|chaves|k1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(2) = (!\po|chaves|comb~903_combout\ & ((\po|chaves|comb~904_combout\) # (\po|chaves|k1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~904_combout\,
	datab => \po|chaves|comb~903_combout\,
	datad => \po|chaves|k1\(2),
	combout => \po|chaves|k1\(2));

-- Location: LCCOMB_X29_Y29_N4
\po|muxChave1|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k1\(2)))) # (!\pc|state.s0~q\ & (\chave1[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave1[2]~input_o\,
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k1\(2),
	combout => \po|muxChave1|result[2]~2_combout\);

-- Location: FF_X29_Y29_N5
\po|rChave1|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(2));

-- Location: LCCOMB_X28_Y26_N0
\po|mux1|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[2]~2_combout\ = \entrada1[2]~input_o\ $ (\po|rChave1|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada1[2]~input_o\,
	datad => \po|rChave1|q\(2),
	combout => \po|mux1|result[2]~2_combout\);

-- Location: FF_X28_Y26_N1
\po|r1|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(2));

-- Location: IOIBUF_X67_Y22_N15
\entrada1[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(3),
	o => \entrada1[3]~input_o\);

-- Location: LCCOMB_X30_Y27_N20
\po|chaves|comb~752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~752_combout\ = (\c|cnt\(1) & ((\c|cnt\(0) & ((!\c|cnt\(3)) # (!\c|cnt\(2)))) # (!\c|cnt\(0) & (!\c|cnt\(2) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~752_combout\);

-- Location: LCCOMB_X30_Y27_N22
\po|chaves|comb~753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~753_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & ((\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~753_combout\);

-- Location: LCCOMB_X30_Y27_N24
\po|chaves|k1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(3) = (!\po|chaves|comb~752_combout\ & ((\po|chaves|comb~753_combout\) # (\po|chaves|k1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~752_combout\,
	datac => \po|chaves|comb~753_combout\,
	datad => \po|chaves|k1\(3),
	combout => \po|chaves|k1\(3));

-- Location: IOIBUF_X0_Y19_N8
\chave1[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(3),
	o => \chave1[3]~input_o\);

-- Location: LCCOMB_X33_Y26_N24
\po|muxChave1|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k1\(3))) # (!\pc|state.s0~q\ & ((\chave1[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k1\(3),
	datac => \chave1[3]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave1|result[3]~3_combout\);

-- Location: FF_X33_Y26_N25
\po|rChave1|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(3));

-- Location: LCCOMB_X33_Y26_N22
\po|mux1|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[3]~3_combout\ = \entrada1[3]~input_o\ $ (\po|rChave1|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada1[3]~input_o\,
	datad => \po|rChave1|q\(3),
	combout => \po|mux1|result[3]~3_combout\);

-- Location: FF_X33_Y26_N23
\po|r1|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(3));

-- Location: LCCOMB_X28_Y26_N8
\po|chaves|comb~906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~906_combout\ = (\c|cnt\(3) & (\c|cnt\(1) & ((!\c|cnt\(2))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (\c|cnt\(1))) # (!\c|cnt\(0) & ((\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~906_combout\);

-- Location: LCCOMB_X28_Y26_N22
\po|chaves|comb~905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~905_combout\ = (\c|cnt\(1) & (!\c|cnt\(0) & (!\c|cnt\(2) & !\c|cnt\(3)))) # (!\c|cnt\(1) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~905_combout\);

-- Location: LCCOMB_X28_Y26_N24
\po|chaves|k1[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(4) = (!\po|chaves|comb~905_combout\ & ((\po|chaves|comb~906_combout\) # (\po|chaves|k1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~906_combout\,
	datac => \po|chaves|comb~905_combout\,
	datad => \po|chaves|k1\(4),
	combout => \po|chaves|k1\(4));

-- Location: IOIBUF_X0_Y19_N15
\chave1[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(4),
	o => \chave1[4]~input_o\);

-- Location: LCCOMB_X28_Y26_N30
\po|muxChave1|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k1\(4))) # (!\pc|state.s0~q\ & ((\chave1[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k1\(4),
	datac => \chave1[4]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave1|result[4]~4_combout\);

-- Location: FF_X28_Y26_N31
\po|rChave1|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(4));

-- Location: IOIBUF_X0_Y14_N15
\entrada1[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(4),
	o => \entrada1[4]~input_o\);

-- Location: LCCOMB_X28_Y26_N6
\po|mux1|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[4]~4_combout\ = \po|rChave1|q\(4) $ (\entrada1[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave1|q\(4),
	datac => \entrada1[4]~input_o\,
	combout => \po|mux1|result[4]~4_combout\);

-- Location: FF_X28_Y26_N7
\po|r1|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(4));

-- Location: IOIBUF_X20_Y43_N22
\entrada1[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(5),
	o => \entrada1[5]~input_o\);

-- Location: LCCOMB_X30_Y27_N4
\po|chaves|comb~908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~908_combout\ = (\c|cnt\(2) & (((!\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & ((!\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~908_combout\);

-- Location: LCCOMB_X30_Y27_N30
\po|chaves|comb~907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~907_combout\ = (\c|cnt\(2) & (((\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~907_combout\);

-- Location: LCCOMB_X29_Y27_N2
\po|chaves|k1[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(5) = (!\po|chaves|comb~907_combout\ & ((\po|chaves|comb~908_combout\) # (\po|chaves|k1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~908_combout\,
	datac => \po|chaves|comb~907_combout\,
	datad => \po|chaves|k1\(5),
	combout => \po|chaves|k1\(5));

-- Location: IOIBUF_X22_Y0_N8
\chave1[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(5),
	o => \chave1[5]~input_o\);

-- Location: LCCOMB_X28_Y29_N14
\po|muxChave1|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k1\(5))) # (!\pc|state.s0~q\ & ((\chave1[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k1\(5),
	datad => \chave1[5]~input_o\,
	combout => \po|muxChave1|result[5]~5_combout\);

-- Location: FF_X28_Y29_N15
\po|rChave1|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(5));

-- Location: LCCOMB_X25_Y29_N8
\po|mux1|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[5]~5_combout\ = \entrada1[5]~input_o\ $ (\po|rChave1|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada1[5]~input_o\,
	datad => \po|rChave1|q\(5),
	combout => \po|mux1|result[5]~5_combout\);

-- Location: FF_X25_Y29_N9
\po|r1|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(5));

-- Location: IOIBUF_X32_Y43_N1
\chave1[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(6),
	o => \chave1[6]~input_o\);

-- Location: LCCOMB_X32_Y28_N0
\po|chaves|comb~898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~898_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(3)) # ((\c|cnt\(0) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~898_combout\);

-- Location: LCCOMB_X33_Y28_N0
\po|chaves|comb~869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~869_combout\ = (!\c|cnt\(3) & (\c|cnt\(2) $ (\c|cnt\(0) $ (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~869_combout\);

-- Location: LCCOMB_X32_Y28_N24
\po|chaves|k1[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(6) = (!\po|chaves|comb~869_combout\ & ((\po|chaves|comb~898_combout\) # (\po|chaves|k1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~898_combout\,
	datac => \po|chaves|comb~869_combout\,
	datad => \po|chaves|k1\(6),
	combout => \po|chaves|k1\(6));

-- Location: LCCOMB_X32_Y28_N12
\po|muxChave1|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k1\(6)))) # (!\pc|state.s0~q\ & (\chave1[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave1[6]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k1\(6),
	combout => \po|muxChave1|result[6]~6_combout\);

-- Location: FF_X32_Y28_N13
\po|rChave1|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(6));

-- Location: IOIBUF_X36_Y43_N8
\entrada1[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(6),
	o => \entrada1[6]~input_o\);

-- Location: LCCOMB_X32_Y28_N26
\po|mux1|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[6]~6_combout\ = \po|rChave1|q\(6) $ (\entrada1[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave1|q\(6),
	datad => \entrada1[6]~input_o\,
	combout => \po|mux1|result[6]~6_combout\);

-- Location: FF_X32_Y28_N27
\po|r1|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(6));

-- Location: IOIBUF_X50_Y0_N8
\entrada1[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada1(7),
	o => \entrada1[7]~input_o\);

-- Location: IOIBUF_X0_Y41_N8
\chave1[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave1(7),
	o => \chave1[7]~input_o\);

-- Location: LCCOMB_X29_Y29_N12
\po|chaves|comb~754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~754_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & ((\c|cnt\(3)))) # (!\c|cnt\(1) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~754_combout\);

-- Location: LCCOMB_X36_Y27_N20
\po|chaves|comb~755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~755_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (!\c|cnt\(0) & !\c|cnt\(1)))) # (!\c|cnt\(3) & (\c|cnt\(1) $ (((\c|cnt\(2) & \c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~755_combout\);

-- Location: LCCOMB_X29_Y29_N28
\po|chaves|k1[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k1\(7) = (!\po|chaves|comb~754_combout\ & ((\po|chaves|comb~755_combout\) # (\po|chaves|k1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~754_combout\,
	datac => \po|chaves|comb~755_combout\,
	datad => \po|chaves|k1\(7),
	combout => \po|chaves|k1\(7));

-- Location: LCCOMB_X28_Y29_N8
\po|muxChave1|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave1|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k1\(7)))) # (!\pc|state.s0~q\ & (\chave1[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave1[7]~input_o\,
	datab => \po|chaves|k1\(7),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave1|result[7]~7_combout\);

-- Location: FF_X28_Y29_N9
\po|rChave1|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave1|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave1|q\(7));

-- Location: LCCOMB_X28_Y25_N0
\po|mux1|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux1|result[7]~7_combout\ = \entrada1[7]~input_o\ $ (\po|rChave1|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada1[7]~input_o\,
	datad => \po|rChave1|q\(7),
	combout => \po|mux1|result[7]~7_combout\);

-- Location: FF_X28_Y25_N1
\po|r1|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux1|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r1|q\(7));

-- Location: M9K_X24_Y26_N0
\po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom0_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram0_rtl_0|altsyncram_ra71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N18
\po|roundAes|mc1|saida4[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[7]~0_combout\ = \po|roundAes|r17|q\(7) $ (\po|roundAes|r21|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r17|q\(7),
	datad => \po|roundAes|r21|q\(7),
	combout => \po|roundAes|mc1|saida4[7]~0_combout\);

-- Location: LCCOMB_X25_Y26_N24
\po|roundAes|mc1|saida1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(0) = \po|roundAes|r29|q\(0) $ (\po|roundAes|r21|q\(0) $ (\po|roundAes|r25|q\(0) $ (\po|roundAes|mc1|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(0),
	datab => \po|roundAes|r21|q\(0),
	datac => \po|roundAes|r25|q\(0),
	datad => \po|roundAes|mc1|saida4[7]~0_combout\,
	combout => \po|roundAes|mc1|saida1\(0));

-- Location: FF_X25_Y26_N25
\po|roundAes|r33|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(0));

-- Location: LCCOMB_X26_Y26_N0
\po|roundAes|adK1|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(0) = \po|roundAes|r33|q\(0) $ (\po|rChave1|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r33|q\(0),
	datad => \po|rChave1|q\(0),
	combout => \po|roundAes|adK1|saida\(0));

-- Location: FF_X26_Y26_N1
\po|r17|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(0));

-- Location: LCCOMB_X25_Y26_N6
\po|roundAes|mc1|saida1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(1) = \po|roundAes|r29|q\(1) $ (\po|roundAes|r25|q\(1) $ (\po|roundAes|r21|q\(1) $ (\po|roundAes|mc1|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(1),
	datab => \po|roundAes|r25|q\(1),
	datac => \po|roundAes|r21|q\(1),
	datad => \po|roundAes|mc1|saida4[7]~0_combout\,
	combout => \po|roundAes|mc1|saida1\(1));

-- Location: FF_X25_Y26_N7
\po|roundAes|r33|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(1));

-- Location: LCCOMB_X25_Y29_N18
\po|roundAes|adK1|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(1) = \po|roundAes|r33|q\(1) $ (\po|rChave1|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r33|q\(1),
	datad => \po|rChave1|q\(1),
	combout => \po|roundAes|adK1|saida\(1));

-- Location: FF_X25_Y29_N19
\po|r17|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(1));

-- Location: LCCOMB_X23_Y26_N0
\po|roundAes|mc1|saida4[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[2]~1_combout\ = \po|roundAes|r17|q\(0) $ (\po|roundAes|r25|q\(2) $ (\po|roundAes|r21|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(0),
	datac => \po|roundAes|r25|q\(2),
	datad => \po|roundAes|r21|q\(2),
	combout => \po|roundAes|mc1|saida4[2]~1_combout\);

-- Location: LCCOMB_X23_Y26_N16
\po|roundAes|mc1|saida1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(2) = \po|roundAes|r29|q\(2) $ (\po|roundAes|r21|q\(0) $ (\po|roundAes|mc1|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r29|q\(2),
	datac => \po|roundAes|r21|q\(0),
	datad => \po|roundAes|mc1|saida4[2]~1_combout\,
	combout => \po|roundAes|mc1|saida1\(2));

-- Location: FF_X23_Y26_N17
\po|roundAes|r33|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(2));

-- Location: LCCOMB_X26_Y29_N26
\po|roundAes|adK1|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(2) = \po|roundAes|r33|q\(2) $ (\po|rChave1|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r33|q\(2),
	datad => \po|rChave1|q\(2),
	combout => \po|roundAes|adK1|saida\(2));

-- Location: FF_X26_Y29_N27
\po|r17|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(2));

-- Location: LCCOMB_X25_Y26_N0
\po|roundAes|mc1|saida2[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2[3]~0_combout\ = \po|roundAes|r21|q\(1) $ (\po|roundAes|r21|q\(7) $ (\po|roundAes|r29|q\(3) $ (\po|roundAes|r25|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(1),
	datab => \po|roundAes|r21|q\(7),
	datac => \po|roundAes|r29|q\(3),
	datad => \po|roundAes|r25|q\(3),
	combout => \po|roundAes|mc1|saida2[3]~0_combout\);

-- Location: LCCOMB_X25_Y26_N20
\po|roundAes|mc1|saida1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(3) = \po|roundAes|r17|q\(7) $ (\po|roundAes|r21|q\(3) $ (\po|roundAes|r17|q\(1) $ (\po|roundAes|mc1|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(7),
	datab => \po|roundAes|r21|q\(3),
	datac => \po|roundAes|r17|q\(1),
	datad => \po|roundAes|mc1|saida2[3]~0_combout\,
	combout => \po|roundAes|mc1|saida1\(3));

-- Location: FF_X25_Y26_N21
\po|roundAes|r33|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(3));

-- Location: LCCOMB_X32_Y26_N4
\po|roundAes|adK1|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(3) = \po|roundAes|r33|q\(3) $ (\po|rChave1|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r33|q\(3),
	datad => \po|rChave1|q\(3),
	combout => \po|roundAes|adK1|saida\(3));

-- Location: FF_X32_Y26_N5
\po|r17|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(3));

-- Location: LCCOMB_X23_Y26_N14
\po|roundAes|mc1|saida2[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2[4]~1_combout\ = \po|roundAes|r21|q\(7) $ (\po|roundAes|r21|q\(2) $ (\po|roundAes|r29|q\(4) $ (\po|roundAes|r25|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(7),
	datab => \po|roundAes|r21|q\(2),
	datac => \po|roundAes|r29|q\(4),
	datad => \po|roundAes|r25|q\(4),
	combout => \po|roundAes|mc1|saida2[4]~1_combout\);

-- Location: LCCOMB_X23_Y26_N30
\po|roundAes|mc1|saida1[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(4) = \po|roundAes|r17|q\(2) $ (\po|roundAes|r17|q\(7) $ (\po|roundAes|mc1|saida2[4]~1_combout\ $ (\po|roundAes|r21|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(2),
	datab => \po|roundAes|r17|q\(7),
	datac => \po|roundAes|mc1|saida2[4]~1_combout\,
	datad => \po|roundAes|r21|q\(4),
	combout => \po|roundAes|mc1|saida1\(4));

-- Location: FF_X23_Y26_N31
\po|roundAes|r33|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(4));

-- Location: LCCOMB_X26_Y25_N8
\po|roundAes|adK1|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(4) = \po|rChave1|q\(4) $ (\po|roundAes|r33|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave1|q\(4),
	datad => \po|roundAes|r33|q\(4),
	combout => \po|roundAes|adK1|saida\(4));

-- Location: FF_X26_Y25_N9
\po|r17|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(4));

-- Location: LCCOMB_X25_Y27_N24
\po|roundAes|mc1|saida4[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[5]~2_combout\ = \po|roundAes|r25|q\(5) $ (\po|roundAes|r17|q\(3) $ (\po|roundAes|r21|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r25|q\(5),
	datac => \po|roundAes|r17|q\(3),
	datad => \po|roundAes|r21|q\(5),
	combout => \po|roundAes|mc1|saida4[5]~2_combout\);

-- Location: LCCOMB_X25_Y27_N2
\po|roundAes|mc1|saida1[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(5) = \po|roundAes|r29|q\(5) $ (\po|roundAes|r21|q\(3) $ (\po|roundAes|mc1|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(5),
	datac => \po|roundAes|r21|q\(3),
	datad => \po|roundAes|mc1|saida4[5]~2_combout\,
	combout => \po|roundAes|mc1|saida1\(5));

-- Location: FF_X25_Y27_N3
\po|roundAes|r33|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(5));

-- Location: LCCOMB_X26_Y29_N24
\po|roundAes|adK1|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(5) = \po|roundAes|r33|q\(5) $ (\po|rChave1|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r33|q\(5),
	datad => \po|rChave1|q\(5),
	combout => \po|roundAes|adK1|saida\(5));

-- Location: FF_X26_Y29_N25
\po|r17|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(5));

-- Location: LCCOMB_X23_Y28_N12
\po|roundAes|mc1|saida4[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[6]~3_combout\ = \po|roundAes|r17|q\(4) $ (\po|roundAes|r21|q\(6) $ (\po|roundAes|r25|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r17|q\(4),
	datac => \po|roundAes|r21|q\(6),
	datad => \po|roundAes|r25|q\(6),
	combout => \po|roundAes|mc1|saida4[6]~3_combout\);

-- Location: LCCOMB_X23_Y28_N20
\po|roundAes|mc1|saida1[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(6) = \po|roundAes|r21|q\(4) $ (\po|roundAes|r29|q\(6) $ (\po|roundAes|mc1|saida4[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(4),
	datac => \po|roundAes|r29|q\(6),
	datad => \po|roundAes|mc1|saida4[6]~3_combout\,
	combout => \po|roundAes|mc1|saida1\(6));

-- Location: FF_X23_Y28_N21
\po|roundAes|r33|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(6));

-- Location: LCCOMB_X28_Y28_N22
\po|roundAes|adK1|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(6) = \po|roundAes|r33|q\(6) $ (\po|rChave1|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r33|q\(6),
	datac => \po|rChave1|q\(6),
	combout => \po|roundAes|adK1|saida\(6));

-- Location: FF_X28_Y28_N23
\po|r17|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(6));

-- Location: LCCOMB_X25_Y27_N10
\po|roundAes|mc1|saida1[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1[7]~0_combout\ = \po|roundAes|r21|q\(7) $ (\po|roundAes|r21|q\(5) $ (\po|roundAes|r25|q\(7) $ (\po|roundAes|r17|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(7),
	datab => \po|roundAes|r21|q\(5),
	datac => \po|roundAes|r25|q\(7),
	datad => \po|roundAes|r17|q\(5),
	combout => \po|roundAes|mc1|saida1[7]~0_combout\);

-- Location: LCCOMB_X25_Y27_N12
\po|roundAes|mc1|saida1[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida1\(7) = \po|roundAes|r29|q\(7) $ (\po|roundAes|mc1|saida1[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r29|q\(7),
	datad => \po|roundAes|mc1|saida1[7]~0_combout\,
	combout => \po|roundAes|mc1|saida1\(7));

-- Location: FF_X25_Y27_N13
\po|roundAes|r33|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida1\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r33|q\(7));

-- Location: LCCOMB_X25_Y27_N4
\po|roundAes|adK1|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK1|saida\(7) = \po|roundAes|r33|q\(7) $ (\po|rChave1|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r33|q\(7),
	datad => \po|rChave1|q\(7),
	combout => \po|roundAes|adK1|saida\(7));

-- Location: FF_X25_Y27_N5
\po|r17|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK1|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r17|q\(7));

-- Location: M9K_X24_Y22_N0
\po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom0_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram0_rtl_0|altsyncram_ra71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y24_N0
\po|last_roundAes|adK1|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(0) = \po|last_roundAes|r33|q\(0) $ (\po|rChave1|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r33|q\(0),
	datad => \po|rChave1|q\(0),
	combout => \po|last_roundAes|adK1|saida\(0));

-- Location: LCCOMB_X25_Y24_N14
\po|last_roundAes|adK1|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(1) = \po|last_roundAes|r33|q\(1) $ (\po|rChave1|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r33|q\(1),
	datad => \po|rChave1|q\(1),
	combout => \po|last_roundAes|adK1|saida\(1));

-- Location: LCCOMB_X25_Y27_N20
\po|last_roundAes|adK1|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(2) = \po|rChave1|q\(2) $ (\po|last_roundAes|r33|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave1|q\(2),
	datad => \po|last_roundAes|r33|q\(2),
	combout => \po|last_roundAes|adK1|saida\(2));

-- Location: LCCOMB_X33_Y26_N26
\po|last_roundAes|adK1|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(3) = \po|last_roundAes|r33|q\(3) $ (\po|rChave1|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r33|q\(3),
	datad => \po|rChave1|q\(3),
	combout => \po|last_roundAes|adK1|saida\(3));

-- Location: LCCOMB_X25_Y23_N20
\po|last_roundAes|adK1|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(4) = \po|rChave1|q\(4) $ (\po|last_roundAes|r33|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave1|q\(4),
	datac => \po|last_roundAes|r33|q\(4),
	combout => \po|last_roundAes|adK1|saida\(4));

-- Location: LCCOMB_X26_Y29_N12
\po|last_roundAes|adK1|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(5) = \po|last_roundAes|r33|q\(5) $ (\po|rChave1|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|last_roundAes|r33|q\(5),
	datad => \po|rChave1|q\(5),
	combout => \po|last_roundAes|adK1|saida\(5));

-- Location: LCCOMB_X36_Y28_N4
\po|last_roundAes|adK1|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(6) = \po|last_roundAes|r33|q\(6) $ (\po|rChave1|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r33|q\(6),
	datad => \po|rChave1|q\(6),
	combout => \po|last_roundAes|adK1|saida\(6));

-- Location: LCCOMB_X25_Y25_N24
\po|last_roundAes|adK1|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK1|saida\(7) = \po|last_roundAes|r33|q\(7) $ (\po|rChave1|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r33|q\(7),
	datad => \po|rChave1|q\(7),
	combout => \po|last_roundAes|adK1|saida\(7));

-- Location: IOIBUF_X0_Y13_N15
\chave2[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(0),
	o => \chave2[0]~input_o\);

-- Location: LCCOMB_X34_Y32_N10
\po|chaves|comb~861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~861_combout\ = (\c|cnt\(2) & (((!\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~861_combout\);

-- Location: LCCOMB_X34_Y29_N8
\po|chaves|comb~862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~862_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2) & !\c|cnt\(0))) # (!\c|cnt\(3) & (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~862_combout\);

-- Location: LCCOMB_X34_Y29_N24
\po|chaves|k2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(0) = (!\po|chaves|comb~861_combout\ & ((\po|chaves|comb~862_combout\) # (\po|chaves|k2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~861_combout\,
	datac => \po|chaves|comb~862_combout\,
	datad => \po|chaves|k2\(0),
	combout => \po|chaves|k2\(0));

-- Location: LCCOMB_X33_Y29_N0
\po|muxChave2|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(0)))) # (!\pc|state.s0~q\ & (\chave2[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave2[0]~input_o\,
	datad => \po|chaves|k2\(0),
	combout => \po|muxChave2|result[0]~0_combout\);

-- Location: FF_X33_Y29_N1
\po|rChave2|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(0));

-- Location: IOIBUF_X50_Y43_N8
\entrada7[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(0),
	o => \entrada7[0]~input_o\);

-- Location: IOIBUF_X65_Y43_N15
\chave7[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(0),
	o => \chave7[0]~input_o\);

-- Location: LCCOMB_X35_Y31_N30
\po|chaves|comb~797\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~797_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & (!\c|cnt\(3) & !\c|cnt\(2)))) # (!\c|cnt\(0) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~797_combout\);

-- Location: LCCOMB_X35_Y31_N4
\po|chaves|comb~798\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~798_combout\ = (\c|cnt\(2) & (\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & (\c|cnt\(0))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~798_combout\);

-- Location: LCCOMB_X35_Y31_N6
\po|chaves|k7[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(0) = (!\po|chaves|comb~797_combout\ & ((\po|chaves|comb~798_combout\) # (\po|chaves|k7\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~797_combout\,
	datac => \po|chaves|comb~798_combout\,
	datad => \po|chaves|k7\(0),
	combout => \po|chaves|k7\(0));

-- Location: LCCOMB_X36_Y31_N6
\po|muxChave7|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(0)))) # (!\pc|state.s0~q\ & (\chave7[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave7[0]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k7\(0),
	combout => \po|muxChave7|result[0]~0_combout\);

-- Location: FF_X36_Y31_N7
\po|rChave7|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(0));

-- Location: LCCOMB_X38_Y29_N0
\po|mux7|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[0]~0_combout\ = \entrada7[0]~input_o\ $ (\po|rChave7|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada7[0]~input_o\,
	datad => \po|rChave7|q\(0),
	combout => \po|mux7|result[0]~0_combout\);

-- Location: FF_X38_Y29_N1
\po|r7|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(0));

-- Location: IOIBUF_X67_Y40_N22
\entrada7[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(1),
	o => \entrada7[1]~input_o\);

-- Location: IOIBUF_X67_Y39_N22
\chave7[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(1),
	o => \chave7[1]~input_o\);

-- Location: LCCOMB_X35_Y31_N22
\po|chaves|comb~801\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~801_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~801_combout\);

-- Location: LCCOMB_X35_Y31_N26
\po|chaves|comb~799\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~799_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~799_combout\);

-- Location: LCCOMB_X35_Y31_N20
\po|chaves|k7[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(1) = (!\po|chaves|comb~799_combout\ & ((\po|chaves|comb~801_combout\) # (\po|chaves|k7\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~801_combout\,
	datac => \po|chaves|comb~799_combout\,
	datad => \po|chaves|k7\(1),
	combout => \po|chaves|k7\(1));

-- Location: LCCOMB_X36_Y31_N12
\po|muxChave7|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(1)))) # (!\pc|state.s0~q\ & (\chave7[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave7[1]~input_o\,
	datad => \po|chaves|k7\(1),
	combout => \po|muxChave7|result[1]~1_combout\);

-- Location: FF_X36_Y31_N13
\po|rChave7|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(1));

-- Location: LCCOMB_X39_Y33_N8
\po|mux7|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[1]~1_combout\ = \entrada7[1]~input_o\ $ (\po|rChave7|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada7[1]~input_o\,
	datad => \po|rChave7|q\(1),
	combout => \po|mux7|result[1]~1_combout\);

-- Location: FF_X39_Y33_N9
\po|r7|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(1));

-- Location: IOIBUF_X29_Y43_N1
\chave7[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(2),
	o => \chave7[2]~input_o\);

-- Location: LCCOMB_X28_Y30_N12
\po|chaves|comb~934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~934_combout\ = (!\c|cnt\(0) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & ((\c|cnt\(1)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~934_combout\);

-- Location: LCCOMB_X28_Y30_N22
\po|chaves|comb~933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~933_combout\ = (\c|cnt\(0) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~933_combout\);

-- Location: LCCOMB_X28_Y30_N10
\po|chaves|k7[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(2) = (!\po|chaves|comb~933_combout\ & ((\po|chaves|comb~934_combout\) # (\po|chaves|k7\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~934_combout\,
	datac => \po|chaves|comb~933_combout\,
	datad => \po|chaves|k7\(2),
	combout => \po|chaves|k7\(2));

-- Location: LCCOMB_X34_Y29_N28
\po|muxChave7|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(2)))) # (!\pc|state.s0~q\ & (\chave7[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave7[2]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k7\(2),
	combout => \po|muxChave7|result[2]~2_combout\);

-- Location: FF_X34_Y29_N29
\po|rChave7|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(2));

-- Location: IOIBUF_X43_Y0_N1
\entrada7[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(2),
	o => \entrada7[2]~input_o\);

-- Location: LCCOMB_X36_Y30_N10
\po|mux7|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[2]~2_combout\ = \po|rChave7|q\(2) $ (\entrada7[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(2),
	datad => \entrada7[2]~input_o\,
	combout => \po|mux7|result[2]~2_combout\);

-- Location: FF_X36_Y30_N11
\po|r7|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(2));

-- Location: IOIBUF_X48_Y0_N1
\entrada7[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(3),
	o => \entrada7[3]~input_o\);

-- Location: IOIBUF_X5_Y43_N15
\chave7[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(3),
	o => \chave7[3]~input_o\);

-- Location: LCCOMB_X33_Y30_N4
\po|chaves|comb~803\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~803_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(3))))) # (!\c|cnt\(1) & (((\c|cnt\(2) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~803_combout\);

-- Location: LCCOMB_X30_Y30_N30
\po|chaves|comb~802\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~802_combout\ = (\c|cnt\(2) & (((\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~802_combout\);

-- Location: LCCOMB_X32_Y30_N6
\po|chaves|k7[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(3) = (!\po|chaves|comb~802_combout\ & ((\po|chaves|comb~803_combout\) # (\po|chaves|k7\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~803_combout\,
	datac => \po|chaves|comb~802_combout\,
	datad => \po|chaves|k7\(3),
	combout => \po|chaves|k7\(3));

-- Location: LCCOMB_X32_Y30_N8
\po|muxChave7|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(3)))) # (!\pc|state.s0~q\ & (\chave7[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave7[3]~input_o\,
	datad => \po|chaves|k7\(3),
	combout => \po|muxChave7|result[3]~3_combout\);

-- Location: FF_X32_Y30_N9
\po|rChave7|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(3));

-- Location: LCCOMB_X36_Y25_N26
\po|mux7|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[3]~3_combout\ = \entrada7[3]~input_o\ $ (\po|rChave7|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada7[3]~input_o\,
	datad => \po|rChave7|q\(3),
	combout => \po|mux7|result[3]~3_combout\);

-- Location: FF_X36_Y25_N27
\po|r7|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(3));

-- Location: IOIBUF_X67_Y39_N1
\chave7[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(4),
	o => \chave7[4]~input_o\);

-- Location: LCCOMB_X32_Y30_N16
\po|chaves|comb~805\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~805_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(0)) # ((\c|cnt\(3) & !\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~805_combout\);

-- Location: LCCOMB_X32_Y33_N2
\po|chaves|comb~804\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~804_combout\ = (\c|cnt\(1) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~804_combout\);

-- Location: LCCOMB_X32_Y30_N20
\po|chaves|k7[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(4) = (!\po|chaves|comb~804_combout\ & ((\po|chaves|comb~805_combout\) # (\po|chaves|k7\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~805_combout\,
	datac => \po|chaves|comb~804_combout\,
	datad => \po|chaves|k7\(4),
	combout => \po|chaves|k7\(4));

-- Location: LCCOMB_X32_Y30_N18
\po|muxChave7|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(4)))) # (!\pc|state.s0~q\ & (\chave7[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave7[4]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k7\(4),
	combout => \po|muxChave7|result[4]~4_combout\);

-- Location: FF_X32_Y30_N19
\po|rChave7|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(4));

-- Location: IOIBUF_X67_Y30_N15
\entrada7[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(4),
	o => \entrada7[4]~input_o\);

-- Location: LCCOMB_X36_Y30_N0
\po|mux7|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[4]~4_combout\ = \po|rChave7|q\(4) $ (\entrada7[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(4),
	datad => \entrada7[4]~input_o\,
	combout => \po|mux7|result[4]~4_combout\);

-- Location: FF_X36_Y30_N1
\po|r7|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(4));

-- Location: IOIBUF_X67_Y34_N1
\entrada7[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(5),
	o => \entrada7[5]~input_o\);

-- Location: IOIBUF_X5_Y43_N29
\chave7[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(5),
	o => \chave7[5]~input_o\);

-- Location: LCCOMB_X33_Y30_N22
\po|chaves|comb~806\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~806_combout\ = (!\c|cnt\(3) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & (\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~806_combout\);

-- Location: LCCOMB_X33_Y28_N14
\po|chaves|comb~807\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~807_combout\ = (\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & (\c|cnt\(1) $ (((\c|cnt\(2) & !\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~807_combout\);

-- Location: LCCOMB_X33_Y30_N20
\po|chaves|k7[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(5) = (!\po|chaves|comb~806_combout\ & ((\po|chaves|comb~807_combout\) # (\po|chaves|k7\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~806_combout\,
	datac => \po|chaves|comb~807_combout\,
	datad => \po|chaves|k7\(5),
	combout => \po|chaves|k7\(5));

-- Location: LCCOMB_X33_Y30_N10
\po|muxChave7|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(5)))) # (!\pc|state.s0~q\ & (\chave7[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave7[5]~input_o\,
	datad => \po|chaves|k7\(5),
	combout => \po|muxChave7|result[5]~5_combout\);

-- Location: FF_X33_Y30_N11
\po|rChave7|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(5));

-- Location: LCCOMB_X36_Y30_N22
\po|mux7|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[5]~5_combout\ = \entrada7[5]~input_o\ $ (\po|rChave7|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada7[5]~input_o\,
	datad => \po|rChave7|q\(5),
	combout => \po|mux7|result[5]~5_combout\);

-- Location: FF_X36_Y30_N23
\po|r7|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(5));

-- Location: IOIBUF_X45_Y0_N29
\chave7[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(6),
	o => \chave7[6]~input_o\);

-- Location: LCCOMB_X36_Y31_N0
\po|chaves|comb~809\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~809_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & ((\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~809_combout\);

-- Location: LCCOMB_X36_Y31_N22
\po|chaves|comb~808\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~808_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~808_combout\);

-- Location: LCCOMB_X36_Y31_N28
\po|chaves|k7[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(6) = (!\po|chaves|comb~808_combout\ & ((\po|chaves|comb~809_combout\) # (\po|chaves|k7\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~809_combout\,
	datac => \po|chaves|comb~808_combout\,
	datad => \po|chaves|k7\(6),
	combout => \po|chaves|k7\(6));

-- Location: LCCOMB_X36_Y31_N30
\po|muxChave7|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(6)))) # (!\pc|state.s0~q\ & (\chave7[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave7[6]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k7\(6),
	combout => \po|muxChave7|result[6]~6_combout\);

-- Location: FF_X36_Y31_N31
\po|rChave7|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(6));

-- Location: IOIBUF_X11_Y43_N29
\entrada7[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(6),
	o => \entrada7[6]~input_o\);

-- Location: LCCOMB_X36_Y31_N16
\po|mux7|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[6]~6_combout\ = \po|rChave7|q\(6) $ (\entrada7[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave7|q\(6),
	datad => \entrada7[6]~input_o\,
	combout => \po|mux7|result[6]~6_combout\);

-- Location: FF_X36_Y31_N17
\po|r7|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(6));

-- Location: IOIBUF_X0_Y28_N15
\entrada7[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada7(7),
	o => \entrada7[7]~input_o\);

-- Location: IOIBUF_X67_Y19_N15
\chave7[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave7(7),
	o => \chave7[7]~input_o\);

-- Location: LCCOMB_X36_Y27_N26
\po|chaves|comb~810\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~810_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3))))) # (!\c|cnt\(0) & (!\c|cnt\(2) & ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~810_combout\);

-- Location: LCCOMB_X33_Y27_N20
\po|chaves|comb~811\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~811_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(0) $ (((!\c|cnt\(1) & \c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~811_combout\);

-- Location: LCCOMB_X36_Y27_N18
\po|chaves|k7[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k7\(7) = (!\po|chaves|comb~810_combout\ & ((\po|chaves|comb~811_combout\) # (\po|chaves|k7\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~810_combout\,
	datac => \po|chaves|comb~811_combout\,
	datad => \po|chaves|k7\(7),
	combout => \po|chaves|k7\(7));

-- Location: LCCOMB_X33_Y27_N0
\po|muxChave7|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave7|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k7\(7)))) # (!\pc|state.s0~q\ & (\chave7[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave7[7]~input_o\,
	datac => \po|chaves|k7\(7),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave7|result[7]~7_combout\);

-- Location: FF_X33_Y27_N1
\po|rChave7|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave7|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave7|q\(7));

-- Location: LCCOMB_X34_Y28_N2
\po|mux7|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux7|result[7]~7_combout\ = \entrada7[7]~input_o\ $ (\po|rChave7|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada7[7]~input_o\,
	datad => \po|rChave7|q\(7),
	combout => \po|mux7|result[7]~7_combout\);

-- Location: FF_X34_Y28_N3
\po|r7|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux7|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r7|q\(7));

-- Location: M9K_X40_Y30_N0
\po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom6_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram6_rtl_0|altsyncram_1b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X65_Y43_N8
\entrada2[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(0),
	o => \entrada2[0]~input_o\);

-- Location: LCCOMB_X39_Y33_N12
\po|mux2|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[0]~0_combout\ = \entrada2[0]~input_o\ $ (\po|rChave2|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada2[0]~input_o\,
	datad => \po|rChave2|q\(0),
	combout => \po|mux2|result[0]~0_combout\);

-- Location: FF_X39_Y33_N13
\po|r2|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(0));

-- Location: LCCOMB_X33_Y31_N22
\po|chaves|comb~870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~870_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & ((!\c|cnt\(3)) # (!\c|cnt\(1))))) # (!\c|cnt\(0) & (\c|cnt\(1) & ((!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~870_combout\);

-- Location: LCCOMB_X35_Y31_N10
\po|chaves|comb~899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~899_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~899_combout\);

-- Location: LCCOMB_X33_Y31_N6
\po|chaves|k2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(1) = (!\po|chaves|comb~899_combout\ & ((\po|chaves|comb~870_combout\) # (\po|chaves|k2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~870_combout\,
	datac => \po|chaves|comb~899_combout\,
	datad => \po|chaves|k2\(1),
	combout => \po|chaves|k2\(1));

-- Location: IOIBUF_X0_Y31_N15
\chave2[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(1),
	o => \chave2[1]~input_o\);

-- Location: LCCOMB_X33_Y31_N24
\po|muxChave2|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k2\(1))) # (!\pc|state.s0~q\ & ((\chave2[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k2\(1),
	datac => \chave2[1]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave2|result[1]~1_combout\);

-- Location: FF_X33_Y31_N25
\po|rChave2|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(1));

-- Location: IOIBUF_X67_Y36_N8
\entrada2[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(1),
	o => \entrada2[1]~input_o\);

-- Location: LCCOMB_X35_Y33_N6
\po|mux2|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[1]~1_combout\ = \po|rChave2|q\(1) $ (\entrada2[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(1),
	datad => \entrada2[1]~input_o\,
	combout => \po|mux2|result[1]~1_combout\);

-- Location: FF_X35_Y33_N7
\po|r2|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(1));

-- Location: IOIBUF_X50_Y43_N15
\entrada2[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(2),
	o => \entrada2[2]~input_o\);

-- Location: IOIBUF_X38_Y43_N8
\chave2[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(2),
	o => \chave2[2]~input_o\);

-- Location: LCCOMB_X34_Y31_N2
\po|chaves|comb~910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~910_combout\ = (\c|cnt\(1) & (((!\c|cnt\(2) & \c|cnt\(3))))) # (!\c|cnt\(1) & (\c|cnt\(0) & ((!\c|cnt\(3)) # (!\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~910_combout\);

-- Location: LCCOMB_X34_Y31_N4
\po|chaves|comb~909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~909_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3))))) # (!\c|cnt\(1) & (!\c|cnt\(0) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~909_combout\);

-- Location: LCCOMB_X34_Y31_N20
\po|chaves|k2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(2) = (!\po|chaves|comb~909_combout\ & ((\po|chaves|comb~910_combout\) # (\po|chaves|k2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~910_combout\,
	datac => \po|chaves|comb~909_combout\,
	datad => \po|chaves|k2\(2),
	combout => \po|chaves|k2\(2));

-- Location: LCCOMB_X34_Y31_N12
\po|muxChave2|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(2)))) # (!\pc|state.s0~q\ & (\chave2[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave2[2]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k2\(2),
	combout => \po|muxChave2|result[2]~2_combout\);

-- Location: FF_X33_Y31_N11
\po|rChave2|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \po|muxChave2|result[2]~2_combout\,
	sload => VCC,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(2));

-- Location: LCCOMB_X39_Y33_N26
\po|mux2|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[2]~2_combout\ = \entrada2[2]~input_o\ $ (\po|rChave2|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada2[2]~input_o\,
	datad => \po|rChave2|q\(2),
	combout => \po|mux2|result[2]~2_combout\);

-- Location: FF_X39_Y33_N27
\po|r2|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(2));

-- Location: IOIBUF_X63_Y43_N29
\entrada2[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(3),
	o => \entrada2[3]~input_o\);

-- Location: IOIBUF_X43_Y0_N15
\chave2[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(3),
	o => \chave2[3]~input_o\);

-- Location: LCCOMB_X35_Y31_N12
\po|chaves|comb~911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~911_combout\ = (\c|cnt\(1) & (\c|cnt\(0) & (!\c|cnt\(3) & !\c|cnt\(2)))) # (!\c|cnt\(1) & ((\c|cnt\(3) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~911_combout\);

-- Location: LCCOMB_X35_Y31_N14
\po|chaves|comb~912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~912_combout\ = (\c|cnt\(3) & (((\c|cnt\(1) & !\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(1) $ (((\c|cnt\(0) & !\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~912_combout\);

-- Location: LCCOMB_X35_Y31_N28
\po|chaves|k2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(3) = (!\po|chaves|comb~911_combout\ & ((\po|chaves|comb~912_combout\) # (\po|chaves|k2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~911_combout\,
	datac => \po|chaves|comb~912_combout\,
	datad => \po|chaves|k2\(3),
	combout => \po|chaves|k2\(3));

-- Location: LCCOMB_X34_Y29_N0
\po|muxChave2|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(3)))) # (!\pc|state.s0~q\ & (\chave2[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave2[3]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k2\(3),
	combout => \po|muxChave2|result[3]~3_combout\);

-- Location: FF_X34_Y29_N1
\po|rChave2|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(3));

-- Location: LCCOMB_X36_Y30_N20
\po|mux2|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[3]~3_combout\ = \entrada2[3]~input_o\ $ (\po|rChave2|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada2[3]~input_o\,
	datad => \po|rChave2|q\(3),
	combout => \po|mux2|result[3]~3_combout\);

-- Location: FF_X36_Y30_N21
\po|r2|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(3));

-- Location: IOIBUF_X38_Y0_N15
\entrada2[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(4),
	o => \entrada2[4]~input_o\);

-- Location: IOIBUF_X59_Y43_N15
\chave2[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(4),
	o => \chave2[4]~input_o\);

-- Location: LCCOMB_X33_Y30_N8
\po|chaves|comb~914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~914_combout\ = (\c|cnt\(0) & ((\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))) # (!\c|cnt\(1) & (!\c|cnt\(2) & !\c|cnt\(3))))) # (!\c|cnt\(0) & (\c|cnt\(1) & (!\c|cnt\(2) & !\c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~914_combout\);

-- Location: LCCOMB_X33_Y31_N28
\po|chaves|comb~913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~913_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (((\c|cnt\(0) & \c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~913_combout\);

-- Location: LCCOMB_X33_Y30_N2
\po|chaves|k2[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(4) = (!\po|chaves|comb~913_combout\ & ((\po|chaves|comb~914_combout\) # (\po|chaves|k2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~914_combout\,
	datac => \po|chaves|comb~913_combout\,
	datad => \po|chaves|k2\(4),
	combout => \po|chaves|k2\(4));

-- Location: LCCOMB_X33_Y30_N24
\po|muxChave2|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(4)))) # (!\pc|state.s0~q\ & (\chave2[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave2[4]~input_o\,
	datad => \po|chaves|k2\(4),
	combout => \po|muxChave2|result[4]~4_combout\);

-- Location: FF_X33_Y30_N25
\po|rChave2|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(4));

-- Location: LCCOMB_X35_Y32_N2
\po|mux2|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[4]~4_combout\ = \entrada2[4]~input_o\ $ (\po|rChave2|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada2[4]~input_o\,
	datad => \po|rChave2|q\(4),
	combout => \po|mux2|result[4]~4_combout\);

-- Location: FF_X35_Y32_N3
\po|r2|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(4));

-- Location: IOIBUF_X54_Y43_N1
\entrada2[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(5),
	o => \entrada2[5]~input_o\);

-- Location: IOIBUF_X38_Y43_N29
\chave2[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(5),
	o => \chave2[5]~input_o\);

-- Location: LCCOMB_X29_Y30_N6
\po|chaves|comb~757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~757_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(2) $ (!\c|cnt\(0))))) # (!\c|cnt\(1) & (!\c|cnt\(2) & (\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~757_combout\);

-- Location: LCCOMB_X28_Y27_N2
\po|chaves|comb~756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~756_combout\ = (\c|cnt\(0) & ((\c|cnt\(1) & (!\c|cnt\(2))) # (!\c|cnt\(1) & (\c|cnt\(2) & !\c|cnt\(3))))) # (!\c|cnt\(0) & ((\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~756_combout\);

-- Location: LCCOMB_X28_Y30_N24
\po|chaves|k2[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(5) = (!\po|chaves|comb~756_combout\ & ((\po|chaves|comb~757_combout\) # (\po|chaves|k2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~757_combout\,
	datac => \po|chaves|comb~756_combout\,
	datad => \po|chaves|k2\(5),
	combout => \po|chaves|k2\(5));

-- Location: LCCOMB_X34_Y29_N22
\po|muxChave2|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(5)))) # (!\pc|state.s0~q\ & (\chave2[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave2[5]~input_o\,
	datad => \po|chaves|k2\(5),
	combout => \po|muxChave2|result[5]~5_combout\);

-- Location: FF_X34_Y29_N23
\po|rChave2|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(5));

-- Location: LCCOMB_X36_Y33_N24
\po|mux2|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[5]~5_combout\ = \entrada2[5]~input_o\ $ (\po|rChave2|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada2[5]~input_o\,
	datac => \po|rChave2|q\(5),
	combout => \po|mux2|result[5]~5_combout\);

-- Location: FF_X36_Y33_N25
\po|r2|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(5));

-- Location: IOIBUF_X45_Y0_N15
\entrada2[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(6),
	o => \entrada2[6]~input_o\);

-- Location: LCCOMB_X36_Y31_N20
\po|chaves|comb~915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~915_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & (!\c|cnt\(2) & \c|cnt\(3)))) # (!\c|cnt\(0) & ((\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~915_combout\);

-- Location: LCCOMB_X36_Y31_N26
\po|chaves|comb~916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~916_combout\ = (\c|cnt\(0) & (((\c|cnt\(1) & !\c|cnt\(2))) # (!\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1) & (!\c|cnt\(2) & !\c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~916_combout\);

-- Location: LCCOMB_X36_Y31_N10
\po|chaves|k2[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(6) = (!\po|chaves|comb~915_combout\ & ((\po|chaves|comb~916_combout\) # (\po|chaves|k2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~915_combout\,
	datac => \po|chaves|comb~916_combout\,
	datad => \po|chaves|k2\(6),
	combout => \po|chaves|k2\(6));

-- Location: IOIBUF_X52_Y43_N22
\chave2[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(6),
	o => \chave2[6]~input_o\);

-- Location: LCCOMB_X36_Y31_N8
\po|muxChave2|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k2\(6))) # (!\pc|state.s0~q\ & ((\chave2[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k2\(6),
	datab => \pc|state.s0~q\,
	datac => \chave2[6]~input_o\,
	combout => \po|muxChave2|result[6]~6_combout\);

-- Location: FF_X36_Y31_N9
\po|rChave2|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(6));

-- Location: LCCOMB_X41_Y29_N14
\po|mux2|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[6]~6_combout\ = \entrada2[6]~input_o\ $ (\po|rChave2|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada2[6]~input_o\,
	datad => \po|rChave2|q\(6),
	combout => \po|mux2|result[6]~6_combout\);

-- Location: FF_X41_Y29_N15
\po|r2|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(6));

-- Location: IOIBUF_X41_Y0_N8
\chave2[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave2(7),
	o => \chave2[7]~input_o\);

-- Location: LCCOMB_X32_Y30_N0
\po|chaves|comb~918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~918_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(3) & (\c|cnt\(1) $ (((!\c|cnt\(0) & \c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~918_combout\);

-- Location: LCCOMB_X32_Y30_N14
\po|chaves|comb~917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~917_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & (\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~917_combout\);

-- Location: LCCOMB_X32_Y30_N24
\po|chaves|k2[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k2\(7) = (!\po|chaves|comb~917_combout\ & ((\po|chaves|comb~918_combout\) # (\po|chaves|k2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~918_combout\,
	datac => \po|chaves|comb~917_combout\,
	datad => \po|chaves|k2\(7),
	combout => \po|chaves|k2\(7));

-- Location: LCCOMB_X33_Y30_N26
\po|muxChave2|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave2|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k2\(7)))) # (!\pc|state.s0~q\ & (\chave2[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave2[7]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k2\(7),
	combout => \po|muxChave2|result[7]~7_combout\);

-- Location: FF_X33_Y30_N27
\po|rChave2|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave2|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave2|q\(7));

-- Location: IOIBUF_X67_Y34_N22
\entrada2[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada2(7),
	o => \entrada2[7]~input_o\);

-- Location: LCCOMB_X36_Y33_N6
\po|mux2|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux2|result[7]~7_combout\ = \po|rChave2|q\(7) $ (\entrada2[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(7),
	datad => \entrada2[7]~input_o\,
	combout => \po|mux2|result[7]~7_combout\);

-- Location: FF_X36_Y33_N7
\po|r2|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux2|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r2|q\(7));

-- Location: M9K_X40_Y33_N0
\po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom1_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram1_rtl_0|altsyncram_sa71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y30_N10
\po|roundAes|mc2|saida4[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[7]~0_combout\ = \po|roundAes|r22|q\(7) $ (\po|roundAes|r18|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(7),
	datad => \po|roundAes|r18|q\(7),
	combout => \po|roundAes|mc2|saida4[7]~0_combout\);

-- Location: LCCOMB_X34_Y32_N24
\po|chaves|comb~961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~961_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & ((!\c|cnt\(3)) # (!\c|cnt\(1))))) # (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) & !\c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~961_combout\);

-- Location: LCCOMB_X32_Y32_N26
\po|chaves|comb~962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~962_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (\c|cnt\(2))) # (!\c|cnt\(0) & ((\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~962_combout\);

-- Location: LCCOMB_X33_Y32_N24
\po|chaves|k12[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(0) = (!\po|chaves|comb~961_combout\ & ((\po|chaves|comb~962_combout\) # (\po|chaves|k12\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~961_combout\,
	datac => \po|chaves|comb~962_combout\,
	datad => \po|chaves|k12\(0),
	combout => \po|chaves|k12\(0));

-- Location: IOIBUF_X0_Y32_N8
\chave12[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(0),
	o => \chave12[0]~input_o\);

-- Location: LCCOMB_X33_Y32_N12
\po|muxChave12|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k12\(0))) # (!\pc|state.s0~q\ & ((\chave12[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k12\(0),
	datac => \chave12[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave12|result[0]~0_combout\);

-- Location: FF_X33_Y32_N13
\po|rChave12|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(0));

-- Location: IOIBUF_X61_Y43_N15
\entrada12[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(0),
	o => \entrada12[0]~input_o\);

-- Location: LCCOMB_X33_Y32_N26
\po|mux12|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[0]~0_combout\ = \po|rChave12|q\(0) $ (\entrada12[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave12|q\(0),
	datac => \entrada12[0]~input_o\,
	combout => \po|mux12|result[0]~0_combout\);

-- Location: FF_X33_Y32_N27
\po|r12|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(0));

-- Location: IOIBUF_X0_Y17_N1
\entrada12[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(1),
	o => \entrada12[1]~input_o\);

-- Location: LCCOMB_X33_Y28_N10
\po|chaves|comb~837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~837_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & (\c|cnt\(0) & !\c|cnt\(3))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~837_combout\);

-- Location: LCCOMB_X33_Y26_N8
\po|chaves|comb~836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~836_combout\ = (\c|cnt\(3) & (((\c|cnt\(1) & !\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~836_combout\);

-- Location: LCCOMB_X33_Y29_N18
\po|chaves|k12[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(1) = (!\po|chaves|comb~836_combout\ & ((\po|chaves|comb~837_combout\) # (\po|chaves|k12\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~837_combout\,
	datac => \po|chaves|comb~836_combout\,
	datad => \po|chaves|k12\(1),
	combout => \po|chaves|k12\(1));

-- Location: IOIBUF_X1_Y43_N8
\chave12[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(1),
	o => \chave12[1]~input_o\);

-- Location: LCCOMB_X29_Y29_N16
\po|muxChave12|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k12\(1))) # (!\pc|state.s0~q\ & ((\chave12[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k12\(1),
	datac => \chave12[1]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave12|result[1]~1_combout\);

-- Location: FF_X29_Y29_N17
\po|rChave12|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(1));

-- Location: LCCOMB_X29_Y29_N0
\po|mux12|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[1]~1_combout\ = \entrada12[1]~input_o\ $ (\po|rChave12|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada12[1]~input_o\,
	datad => \po|rChave12|q\(1),
	combout => \po|mux12|result[1]~1_combout\);

-- Location: FF_X29_Y29_N1
\po|r12|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(1));

-- Location: IOIBUF_X65_Y43_N1
\entrada12[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(2),
	o => \entrada12[2]~input_o\);

-- Location: IOIBUF_X67_Y30_N22
\chave12[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(2),
	o => \chave12[2]~input_o\);

-- Location: LCCOMB_X32_Y33_N12
\po|chaves|comb~964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~964_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~964_combout\);

-- Location: LCCOMB_X32_Y33_N14
\po|chaves|comb~963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~963_combout\ = (\c|cnt\(1) & (!\c|cnt\(2))) # (!\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~963_combout\);

-- Location: LCCOMB_X32_Y33_N6
\po|chaves|k12[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(2) = (!\po|chaves|comb~963_combout\ & ((\po|chaves|comb~964_combout\) # (\po|chaves|k12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~964_combout\,
	datac => \po|chaves|comb~963_combout\,
	datad => \po|chaves|k12\(2),
	combout => \po|chaves|k12\(2));

-- Location: LCCOMB_X32_Y30_N30
\po|muxChave12|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k12\(2)))) # (!\pc|state.s0~q\ & (\chave12[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave12[2]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k12\(2),
	combout => \po|muxChave12|result[2]~2_combout\);

-- Location: FF_X32_Y30_N31
\po|rChave12|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(2));

-- Location: LCCOMB_X33_Y32_N0
\po|mux12|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[2]~2_combout\ = \entrada12[2]~input_o\ $ (\po|rChave12|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada12[2]~input_o\,
	datad => \po|rChave12|q\(2),
	combout => \po|mux12|result[2]~2_combout\);

-- Location: FF_X33_Y32_N1
\po|r12|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(2));

-- Location: IOIBUF_X32_Y0_N8
\chave12[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(3),
	o => \chave12[3]~input_o\);

-- Location: LCCOMB_X36_Y31_N18
\po|chaves|k12[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(3) = (!\po|chaves|comb~915_combout\ & ((\po|chaves|comb~916_combout\) # (\po|chaves|k12\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~915_combout\,
	datac => \po|chaves|comb~916_combout\,
	datad => \po|chaves|k12\(3),
	combout => \po|chaves|k12\(3));

-- Location: LCCOMB_X32_Y32_N30
\po|muxChave12|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k12\(3)))) # (!\pc|state.s0~q\ & (\chave12[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave12[3]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k12\(3),
	combout => \po|muxChave12|result[3]~3_combout\);

-- Location: FF_X32_Y32_N31
\po|rChave12|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(3));

-- Location: IOIBUF_X63_Y43_N8
\entrada12[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(3),
	o => \entrada12[3]~input_o\);

-- Location: LCCOMB_X32_Y32_N8
\po|mux12|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[3]~3_combout\ = \po|rChave12|q\(3) $ (\entrada12[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(3),
	datad => \entrada12[3]~input_o\,
	combout => \po|mux12|result[3]~3_combout\);

-- Location: FF_X32_Y32_N9
\po|r12|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(3));

-- Location: IOIBUF_X0_Y40_N22
\entrada12[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(4),
	o => \entrada12[4]~input_o\);

-- Location: LCCOMB_X32_Y33_N0
\po|chaves|comb~966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~966_combout\ = (\c|cnt\(2) & (\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~966_combout\);

-- Location: LCCOMB_X32_Y33_N26
\po|chaves|comb~965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~965_combout\ = (\c|cnt\(2) & (!\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & ((\c|cnt\(3)))) # (!\c|cnt\(1) & (\c|cnt\(0) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~965_combout\);

-- Location: LCCOMB_X32_Y33_N16
\po|chaves|k12[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(4) = (!\po|chaves|comb~965_combout\ & ((\po|chaves|comb~966_combout\) # (\po|chaves|k12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~966_combout\,
	datac => \po|chaves|comb~965_combout\,
	datad => \po|chaves|k12\(4),
	combout => \po|chaves|k12\(4));

-- Location: IOIBUF_X61_Y43_N1
\chave12[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(4),
	o => \chave12[4]~input_o\);

-- Location: LCCOMB_X32_Y33_N20
\po|muxChave12|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k12\(4))) # (!\pc|state.s0~q\ & ((\chave12[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \po|chaves|k12\(4),
	datac => \chave12[4]~input_o\,
	combout => \po|muxChave12|result[4]~4_combout\);

-- Location: FF_X32_Y33_N21
\po|rChave12|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(4));

-- Location: LCCOMB_X28_Y32_N20
\po|mux12|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[4]~4_combout\ = \entrada12[4]~input_o\ $ (\po|rChave12|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada12[4]~input_o\,
	datad => \po|rChave12|q\(4),
	combout => \po|mux12|result[4]~4_combout\);

-- Location: FF_X28_Y32_N21
\po|r12|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(4));

-- Location: IOIBUF_X56_Y43_N22
\entrada12[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(5),
	o => \entrada12[5]~input_o\);

-- Location: IOIBUF_X56_Y43_N1
\chave12[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(5),
	o => \chave12[5]~input_o\);

-- Location: LCCOMB_X32_Y32_N14
\po|chaves|comb~838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~838_combout\ = (\c|cnt\(2) & (!\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(0) & ((\c|cnt\(3)) # (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~838_combout\);

-- Location: LCCOMB_X33_Y32_N16
\po|chaves|comb~839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~839_combout\ = (\c|cnt\(2) & (((\c|cnt\(0) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(3) & ((!\c|cnt\(0)))) # (!\c|cnt\(3) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~839_combout\);

-- Location: LCCOMB_X33_Y32_N18
\po|chaves|k12[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(5) = (!\po|chaves|comb~838_combout\ & ((\po|chaves|comb~839_combout\) # (\po|chaves|k12\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~838_combout\,
	datab => \po|chaves|comb~839_combout\,
	datad => \po|chaves|k12\(5),
	combout => \po|chaves|k12\(5));

-- Location: LCCOMB_X33_Y32_N14
\po|muxChave12|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k12\(5)))) # (!\pc|state.s0~q\ & (\chave12[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave12[5]~input_o\,
	datad => \po|chaves|k12\(5),
	combout => \po|muxChave12|result[5]~5_combout\);

-- Location: FF_X33_Y32_N15
\po|rChave12|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(5));

-- Location: LCCOMB_X34_Y32_N22
\po|mux12|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[5]~5_combout\ = \entrada12[5]~input_o\ $ (\po|rChave12|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada12[5]~input_o\,
	datad => \po|rChave12|q\(5),
	combout => \po|mux12|result[5]~5_combout\);

-- Location: FF_X34_Y32_N23
\po|r12|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(5));

-- Location: IOIBUF_X0_Y32_N15
\entrada12[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(6),
	o => \entrada12[6]~input_o\);

-- Location: IOIBUF_X34_Y0_N8
\chave12[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(6),
	o => \chave12[6]~input_o\);

-- Location: LCCOMB_X34_Y32_N20
\po|chaves|comb~840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~840_combout\ = (\c|cnt\(3) & (((\c|cnt\(1) & !\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~840_combout\);

-- Location: LCCOMB_X33_Y32_N30
\po|chaves|comb~841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~841_combout\ = (\c|cnt\(1) & (\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & (!\c|cnt\(0) & !\c|cnt\(3))) # (!\c|cnt\(2) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~841_combout\);

-- Location: LCCOMB_X33_Y32_N20
\po|chaves|k12[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(6) = (!\po|chaves|comb~840_combout\ & ((\po|chaves|comb~841_combout\) # (\po|chaves|k12\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~840_combout\,
	datac => \po|chaves|comb~841_combout\,
	datad => \po|chaves|k12\(6),
	combout => \po|chaves|k12\(6));

-- Location: LCCOMB_X33_Y32_N4
\po|muxChave12|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k12\(6)))) # (!\pc|state.s0~q\ & (\chave12[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave12[6]~input_o\,
	datad => \po|chaves|k12\(6),
	combout => \po|muxChave12|result[6]~6_combout\);

-- Location: FF_X33_Y32_N5
\po|rChave12|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(6));

-- Location: LCCOMB_X32_Y32_N2
\po|mux12|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[6]~6_combout\ = \entrada12[6]~input_o\ $ (\po|rChave12|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada12[6]~input_o\,
	datad => \po|rChave12|q\(6),
	combout => \po|mux12|result[6]~6_combout\);

-- Location: FF_X32_Y32_N3
\po|r12|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(6));

-- Location: IOIBUF_X41_Y43_N1
\chave12[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave12(7),
	o => \chave12[7]~input_o\);

-- Location: LCCOMB_X34_Y32_N0
\po|chaves|comb~863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~863_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & ((!\c|cnt\(3)) # (!\c|cnt\(0))))) # (!\c|cnt\(1) & (((\c|cnt\(2) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~863_combout\);

-- Location: LCCOMB_X34_Y31_N0
\po|chaves|comb~842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~842_combout\ = (\c|cnt\(2) & (((\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & ((\c|cnt\(3)) # (!\c|cnt\(1)))) # (!\c|cnt\(0) & (!\c|cnt\(1) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~842_combout\);

-- Location: LCCOMB_X34_Y32_N12
\po|chaves|k12[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k12\(7) = (!\po|chaves|comb~863_combout\ & ((\po|chaves|comb~842_combout\) # (\po|chaves|k12\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~863_combout\,
	datac => \po|chaves|comb~842_combout\,
	datad => \po|chaves|k12\(7),
	combout => \po|chaves|k12\(7));

-- Location: LCCOMB_X33_Y32_N2
\po|muxChave12|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave12|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k12\(7)))) # (!\pc|state.s0~q\ & (\chave12[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave12[7]~input_o\,
	datac => \po|chaves|k12\(7),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave12|result[7]~7_combout\);

-- Location: FF_X33_Y32_N3
\po|rChave12|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave12|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave12|q\(7));

-- Location: IOIBUF_X54_Y43_N8
\entrada12[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada12(7),
	o => \entrada12[7]~input_o\);

-- Location: LCCOMB_X35_Y32_N28
\po|mux12|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux12|result[7]~7_combout\ = \po|rChave12|q\(7) $ (\entrada12[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(7),
	datad => \entrada12[7]~input_o\,
	combout => \po|mux12|result[7]~7_combout\);

-- Location: FF_X35_Y32_N29
\po|r12|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux12|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r12|q\(7));

-- Location: M9K_X40_Y32_N0
\po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom11_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram11_rtl_0|altsyncram_dc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y33_N8
\po|chaves|comb~844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~844_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~844_combout\);

-- Location: LCCOMB_X33_Y33_N22
\po|chaves|comb~843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~843_combout\ = (!\c|cnt\(0) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~843_combout\);

-- Location: LCCOMB_X33_Y33_N24
\po|chaves|k13[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(0) = (!\po|chaves|comb~843_combout\ & ((\po|chaves|comb~844_combout\) # (\po|chaves|k13\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~844_combout\,
	datac => \po|chaves|comb~843_combout\,
	datad => \po|chaves|k13\(0),
	combout => \po|chaves|k13\(0));

-- Location: IOIBUF_X9_Y43_N22
\chave13[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(0),
	o => \chave13[0]~input_o\);

-- Location: LCCOMB_X33_Y33_N2
\po|muxChave13|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k13\(0))) # (!\pc|state.s0~q\ & ((\chave13[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k13\(0),
	datac => \chave13[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave13|result[0]~0_combout\);

-- Location: FF_X33_Y33_N3
\po|rChave13|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(0));

-- Location: IOIBUF_X67_Y34_N8
\entrada13[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(0),
	o => \entrada13[0]~input_o\);

-- Location: LCCOMB_X33_Y31_N14
\po|mux13|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[0]~0_combout\ = \po|rChave13|q\(0) $ (\entrada13[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave13|q\(0),
	datac => \entrada13[0]~input_o\,
	combout => \po|mux13|result[0]~0_combout\);

-- Location: FF_X33_Y31_N15
\po|r13|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(0));

-- Location: IOIBUF_X32_Y43_N8
\chave13[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(1),
	o => \chave13[1]~input_o\);

-- Location: LCCOMB_X35_Y29_N24
\po|chaves|comb~968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~968_combout\ = (!\c|cnt\(3) & ((\c|cnt\(1)) # ((\c|cnt\(2) & \c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~968_combout\);

-- Location: LCCOMB_X35_Y29_N26
\po|chaves|comb~967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~967_combout\ = (\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~967_combout\);

-- Location: LCCOMB_X35_Y29_N28
\po|chaves|k13[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(1) = (!\po|chaves|comb~967_combout\ & ((\po|chaves|comb~968_combout\) # (\po|chaves|k13\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~968_combout\,
	datac => \po|chaves|comb~967_combout\,
	datad => \po|chaves|k13\(1),
	combout => \po|chaves|k13\(1));

-- Location: LCCOMB_X33_Y27_N8
\po|muxChave13|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k13\(1)))) # (!\pc|state.s0~q\ & (\chave13[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave13[1]~input_o\,
	datac => \po|chaves|k13\(1),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave13|result[1]~1_combout\);

-- Location: FF_X33_Y27_N9
\po|rChave13|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(1));

-- Location: IOIBUF_X67_Y16_N15
\entrada13[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(1),
	o => \entrada13[1]~input_o\);

-- Location: LCCOMB_X33_Y27_N28
\po|mux13|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[1]~1_combout\ = \po|rChave13|q\(1) $ (\entrada13[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(1),
	datad => \entrada13[1]~input_o\,
	combout => \po|mux13|result[1]~1_combout\);

-- Location: FF_X33_Y27_N29
\po|r13|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(1));

-- Location: IOIBUF_X67_Y38_N1
\entrada13[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(2),
	o => \entrada13[2]~input_o\);

-- Location: LCCOMB_X35_Y29_N12
\po|chaves|comb~970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~970_combout\ = (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~970_combout\);

-- Location: LCCOMB_X35_Y29_N30
\po|chaves|comb~969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~969_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(0)) # ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~969_combout\);

-- Location: LCCOMB_X35_Y29_N18
\po|chaves|k13[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(2) = (!\po|chaves|comb~969_combout\ & ((\po|chaves|comb~970_combout\) # (\po|chaves|k13\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~970_combout\,
	datac => \po|chaves|comb~969_combout\,
	datad => \po|chaves|k13\(2),
	combout => \po|chaves|k13\(2));

-- Location: IOIBUF_X67_Y25_N22
\chave13[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(2),
	o => \chave13[2]~input_o\);

-- Location: LCCOMB_X35_Y29_N14
\po|muxChave13|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[2]~2_combout\ = (\pc|state.s0~q\ & (\po|chaves|k13\(2))) # (!\pc|state.s0~q\ & ((\chave13[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k13\(2),
	datac => \pc|state.s0~q\,
	datad => \chave13[2]~input_o\,
	combout => \po|muxChave13|result[2]~2_combout\);

-- Location: FF_X35_Y29_N15
\po|rChave13|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(2));

-- Location: LCCOMB_X36_Y31_N2
\po|mux13|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[2]~2_combout\ = \entrada13[2]~input_o\ $ (\po|rChave13|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada13[2]~input_o\,
	datad => \po|rChave13|q\(2),
	combout => \po|mux13|result[2]~2_combout\);

-- Location: FF_X36_Y31_N3
\po|r13|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(2));

-- Location: LCCOMB_X30_Y27_N0
\po|chaves|comb~885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~885_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & (!\c|cnt\(1) & !\c|cnt\(3))) # (!\c|cnt\(0) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~885_combout\);

-- Location: LCCOMB_X30_Y29_N14
\po|chaves|comb~900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~900_combout\ = (!\c|cnt\(2) & ((\c|cnt\(1) & (\c|cnt\(0))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~900_combout\);

-- Location: LCCOMB_X30_Y29_N12
\po|chaves|k13[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(3) = (!\po|chaves|comb~900_combout\ & ((\po|chaves|comb~885_combout\) # (\po|chaves|k13\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~885_combout\,
	datac => \po|chaves|comb~900_combout\,
	datad => \po|chaves|k13\(3),
	combout => \po|chaves|k13\(3));

-- Location: IOIBUF_X67_Y29_N15
\chave13[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(3),
	o => \chave13[3]~input_o\);

-- Location: LCCOMB_X34_Y29_N2
\po|muxChave13|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k13\(3))) # (!\pc|state.s0~q\ & ((\chave13[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \po|chaves|k13\(3),
	datad => \chave13[3]~input_o\,
	combout => \po|muxChave13|result[3]~3_combout\);

-- Location: FF_X34_Y29_N3
\po|rChave13|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(3));

-- Location: IOIBUF_X38_Y0_N8
\entrada13[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(3),
	o => \entrada13[3]~input_o\);

-- Location: LCCOMB_X34_Y26_N2
\po|mux13|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[3]~3_combout\ = \po|rChave13|q\(3) $ (\entrada13[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(3),
	datad => \entrada13[3]~input_o\,
	combout => \po|mux13|result[3]~3_combout\);

-- Location: FF_X34_Y26_N3
\po|r13|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(3));

-- Location: IOIBUF_X0_Y16_N15
\entrada13[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(4),
	o => \entrada13[4]~input_o\);

-- Location: LCCOMB_X34_Y29_N14
\po|chaves|comb~971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~971_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(0) $ (((\c|cnt\(1)) # (\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~971_combout\);

-- Location: LCCOMB_X35_Y29_N2
\po|chaves|comb~972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~972_combout\ = (\c|cnt\(0) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~972_combout\);

-- Location: LCCOMB_X35_Y29_N16
\po|chaves|k13[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(4) = (!\po|chaves|comb~971_combout\ & ((\po|chaves|comb~972_combout\) # (\po|chaves|k13\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~971_combout\,
	datab => \po|chaves|comb~972_combout\,
	datad => \po|chaves|k13\(4),
	combout => \po|chaves|k13\(4));

-- Location: IOIBUF_X48_Y0_N22
\chave13[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(4),
	o => \chave13[4]~input_o\);

-- Location: LCCOMB_X32_Y28_N16
\po|muxChave13|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k13\(4))) # (!\pc|state.s0~q\ & ((\chave13[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k13\(4),
	datac => \pc|state.s0~q\,
	datad => \chave13[4]~input_o\,
	combout => \po|muxChave13|result[4]~4_combout\);

-- Location: FF_X32_Y28_N17
\po|rChave13|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(4));

-- Location: LCCOMB_X32_Y28_N28
\po|mux13|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[4]~4_combout\ = \entrada13[4]~input_o\ $ (\po|rChave13|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada13[4]~input_o\,
	datad => \po|rChave13|q\(4),
	combout => \po|mux13|result[4]~4_combout\);

-- Location: FF_X32_Y28_N29
\po|r13|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(4));

-- Location: IOIBUF_X67_Y25_N8
\entrada13[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(5),
	o => \entrada13[5]~input_o\);

-- Location: IOIBUF_X1_Y43_N29
\chave13[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(5),
	o => \chave13[5]~input_o\);

-- Location: LCCOMB_X35_Y29_N22
\po|chaves|comb~974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~974_combout\ = (\c|cnt\(2) & (!\c|cnt\(0) & (!\c|cnt\(3) & !\c|cnt\(1)))) # (!\c|cnt\(2) & ((\c|cnt\(1)) # ((\c|cnt\(0) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~974_combout\);

-- Location: LCCOMB_X35_Y29_N8
\po|chaves|comb~973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~973_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(2) & (!\c|cnt\(1) & (\c|cnt\(0) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~973_combout\);

-- Location: LCCOMB_X35_Y29_N10
\po|chaves|k13[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(5) = (!\po|chaves|comb~973_combout\ & ((\po|chaves|comb~974_combout\) # (\po|chaves|k13\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~974_combout\,
	datac => \po|chaves|comb~973_combout\,
	datad => \po|chaves|k13\(5),
	combout => \po|chaves|k13\(5));

-- Location: LCCOMB_X28_Y25_N2
\po|muxChave13|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k13\(5)))) # (!\pc|state.s0~q\ & (\chave13[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave13[5]~input_o\,
	datac => \po|chaves|k13\(5),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave13|result[5]~5_combout\);

-- Location: FF_X28_Y25_N3
\po|rChave13|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(5));

-- Location: LCCOMB_X28_Y25_N4
\po|mux13|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[5]~5_combout\ = \entrada13[5]~input_o\ $ (\po|rChave13|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada13[5]~input_o\,
	datad => \po|rChave13|q\(5),
	combout => \po|mux13|result[5]~5_combout\);

-- Location: LCCOMB_X29_Y27_N0
\po|r13|q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|r13|q[5]~feeder_combout\ = \po|mux13|result[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \po|mux13|result[5]~5_combout\,
	combout => \po|r13|q[5]~feeder_combout\);

-- Location: FF_X29_Y27_N1
\po|r13|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|r13|q[5]~feeder_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(5));

-- Location: IOIBUF_X20_Y0_N8
\entrada13[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(6),
	o => \entrada13[6]~input_o\);

-- Location: LCCOMB_X33_Y33_N30
\po|chaves|comb~845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~845_combout\ = (!\c|cnt\(2) & ((\c|cnt\(1) & ((!\c|cnt\(0)))) # (!\c|cnt\(1) & ((\c|cnt\(3)) # (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~845_combout\);

-- Location: LCCOMB_X33_Y29_N16
\po|chaves|comb~846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~846_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(0) & ((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~846_combout\);

-- Location: LCCOMB_X33_Y33_N10
\po|chaves|k13[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(6) = (!\po|chaves|comb~845_combout\ & ((\po|chaves|comb~846_combout\) # (\po|chaves|k13\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~845_combout\,
	datac => \po|chaves|comb~846_combout\,
	datad => \po|chaves|k13\(6),
	combout => \po|chaves|k13\(6));

-- Location: IOIBUF_X5_Y43_N22
\chave13[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(6),
	o => \chave13[6]~input_o\);

-- Location: LCCOMB_X33_Y31_N30
\po|muxChave13|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k13\(6))) # (!\pc|state.s0~q\ & ((\chave13[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k13\(6),
	datac => \chave13[6]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave13|result[6]~6_combout\);

-- Location: FF_X33_Y31_N31
\po|rChave13|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(6));

-- Location: LCCOMB_X32_Y31_N6
\po|mux13|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[6]~6_combout\ = \entrada13[6]~input_o\ $ (\po|rChave13|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada13[6]~input_o\,
	datac => \po|rChave13|q\(6),
	combout => \po|mux13|result[6]~6_combout\);

-- Location: FF_X32_Y31_N7
\po|r13|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(6));

-- Location: IOIBUF_X67_Y39_N8
\entrada13[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada13(7),
	o => \entrada13[7]~input_o\);

-- Location: IOIBUF_X67_Y18_N22
\chave13[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave13(7),
	o => \chave13[7]~input_o\);

-- Location: LCCOMB_X33_Y31_N20
\po|chaves|comb~887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~887_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(3) & (\c|cnt\(0) $ (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~887_combout\);

-- Location: LCCOMB_X32_Y31_N14
\po|chaves|comb~886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~886_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(2) $ (((\c|cnt\(1)) # (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~886_combout\);

-- Location: LCCOMB_X32_Y31_N2
\po|chaves|k13[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k13\(7) = (!\po|chaves|comb~886_combout\ & ((\po|chaves|comb~887_combout\) # (\po|chaves|k13\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~887_combout\,
	datac => \po|chaves|comb~886_combout\,
	datad => \po|chaves|k13\(7),
	combout => \po|chaves|k13\(7));

-- Location: LCCOMB_X33_Y26_N28
\po|muxChave13|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave13|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k13\(7)))) # (!\pc|state.s0~q\ & (\chave13[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave13[7]~input_o\,
	datad => \po|chaves|k13\(7),
	combout => \po|muxChave13|result[7]~7_combout\);

-- Location: FF_X33_Y26_N29
\po|rChave13|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave13|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave13|q\(7));

-- Location: LCCOMB_X37_Y27_N12
\po|mux13|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux13|result[7]~7_combout\ = \entrada13[7]~input_o\ $ (\po|rChave13|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada13[7]~input_o\,
	datad => \po|rChave13|q\(7),
	combout => \po|mux13|result[7]~7_combout\);

-- Location: FF_X37_Y27_N13
\po|r13|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux13|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r13|q\(7));

-- Location: M9K_X40_Y31_N0
\po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom12_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram12_rtl_0|altsyncram_ec71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y30_N0
\po|roundAes|mc2|saida1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(0) = \po|roundAes|mc2|saida4[7]~0_combout\ $ (\po|roundAes|r26|q\(0) $ (\po|roundAes|r22|q\(0) $ (\po|roundAes|r30|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|mc2|saida4[7]~0_combout\,
	datab => \po|roundAes|r26|q\(0),
	datac => \po|roundAes|r22|q\(0),
	datad => \po|roundAes|r30|q\(0),
	combout => \po|roundAes|mc2|saida1\(0));

-- Location: FF_X39_Y30_N1
\po|roundAes|r34|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(0));

-- Location: LCCOMB_X37_Y29_N0
\po|roundAes|adK2|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(0) = \po|rChave2|q\(0) $ (\po|roundAes|r34|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(0),
	datad => \po|roundAes|r34|q\(0),
	combout => \po|roundAes|adK2|saida\(0));

-- Location: FF_X37_Y29_N1
\po|r18|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(0));

-- Location: LCCOMB_X39_Y30_N14
\po|roundAes|mc2|saida1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(1) = \po|roundAes|r30|q\(1) $ (\po|roundAes|r22|q\(1) $ (\po|roundAes|r26|q\(1) $ (\po|roundAes|mc2|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(1),
	datab => \po|roundAes|r22|q\(1),
	datac => \po|roundAes|r26|q\(1),
	datad => \po|roundAes|mc2|saida4[7]~0_combout\,
	combout => \po|roundAes|mc2|saida1\(1));

-- Location: FF_X39_Y30_N15
\po|roundAes|r34|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(1));

-- Location: LCCOMB_X35_Y33_N20
\po|roundAes|adK2|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(1) = \po|rChave2|q\(1) $ (\po|roundAes|r34|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(1),
	datad => \po|roundAes|r34|q\(1),
	combout => \po|roundAes|adK2|saida\(1));

-- Location: FF_X35_Y33_N21
\po|r18|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(1));

-- Location: LCCOMB_X39_Y31_N16
\po|roundAes|mc2|saida4[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[2]~1_combout\ = \po|roundAes|r26|q\(2) $ (\po|roundAes|r18|q\(0) $ (\po|roundAes|r22|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(2),
	datac => \po|roundAes|r18|q\(0),
	datad => \po|roundAes|r22|q\(2),
	combout => \po|roundAes|mc2|saida4[2]~1_combout\);

-- Location: LCCOMB_X39_Y31_N30
\po|roundAes|mc2|saida1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(2) = \po|roundAes|r22|q\(0) $ (\po|roundAes|r30|q\(2) $ (\po|roundAes|mc2|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(0),
	datac => \po|roundAes|r30|q\(2),
	datad => \po|roundAes|mc2|saida4[2]~1_combout\,
	combout => \po|roundAes|mc2|saida1\(2));

-- Location: FF_X39_Y31_N31
\po|roundAes|r34|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(2));

-- Location: LCCOMB_X39_Y31_N24
\po|roundAes|adK2|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(2) = \po|roundAes|r34|q\(2) $ (\po|rChave2|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r34|q\(2),
	datad => \po|rChave2|q\(2),
	combout => \po|roundAes|adK2|saida\(2));

-- Location: FF_X39_Y31_N25
\po|r18|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(2));

-- Location: LCCOMB_X39_Y30_N12
\po|roundAes|mc2|saida2[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2[3]~0_combout\ = \po|roundAes|r22|q\(1) $ (\po|roundAes|r26|q\(3) $ (\po|roundAes|r30|q\(3) $ (\po|roundAes|r22|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r22|q\(1),
	datab => \po|roundAes|r26|q\(3),
	datac => \po|roundAes|r30|q\(3),
	datad => \po|roundAes|r22|q\(7),
	combout => \po|roundAes|mc2|saida2[3]~0_combout\);

-- Location: LCCOMB_X39_Y30_N20
\po|roundAes|mc2|saida1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(3) = \po|roundAes|mc2|saida2[3]~0_combout\ $ (\po|roundAes|r18|q\(1) $ (\po|roundAes|r22|q\(3) $ (\po|roundAes|r18|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|mc2|saida2[3]~0_combout\,
	datab => \po|roundAes|r18|q\(1),
	datac => \po|roundAes|r22|q\(3),
	datad => \po|roundAes|r18|q\(7),
	combout => \po|roundAes|mc2|saida1\(3));

-- Location: FF_X39_Y30_N21
\po|roundAes|r34|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(3));

-- Location: LCCOMB_X36_Y30_N6
\po|roundAes|adK2|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(3) = \po|rChave2|q\(3) $ (\po|roundAes|r34|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(3),
	datad => \po|roundAes|r34|q\(3),
	combout => \po|roundAes|adK2|saida\(3));

-- Location: FF_X36_Y30_N7
\po|r18|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(3));

-- Location: LCCOMB_X39_Y32_N6
\po|roundAes|mc2|saida2[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2[4]~1_combout\ = \po|roundAes|r26|q\(4) $ (\po|roundAes|r22|q\(2) $ (\po|roundAes|r22|q\(7) $ (\po|roundAes|r30|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(4),
	datab => \po|roundAes|r22|q\(2),
	datac => \po|roundAes|r22|q\(7),
	datad => \po|roundAes|r30|q\(4),
	combout => \po|roundAes|mc2|saida2[4]~1_combout\);

-- Location: LCCOMB_X39_Y32_N22
\po|roundAes|mc2|saida1[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(4) = \po|roundAes|r18|q\(2) $ (\po|roundAes|r22|q\(4) $ (\po|roundAes|r18|q\(7) $ (\po|roundAes|mc2|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r18|q\(2),
	datab => \po|roundAes|r22|q\(4),
	datac => \po|roundAes|r18|q\(7),
	datad => \po|roundAes|mc2|saida2[4]~1_combout\,
	combout => \po|roundAes|mc2|saida1\(4));

-- Location: FF_X39_Y32_N23
\po|roundAes|r34|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(4));

-- Location: LCCOMB_X35_Y32_N16
\po|roundAes|adK2|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(4) = \po|roundAes|r34|q\(4) $ (\po|rChave2|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r34|q\(4),
	datad => \po|rChave2|q\(4),
	combout => \po|roundAes|adK2|saida\(4));

-- Location: FF_X35_Y32_N17
\po|r18|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(4));

-- Location: LCCOMB_X39_Y30_N30
\po|roundAes|mc2|saida4[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[5]~2_combout\ = \po|roundAes|r22|q\(5) $ (\po|roundAes|r18|q\(3) $ (\po|roundAes|r26|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(5),
	datac => \po|roundAes|r18|q\(3),
	datad => \po|roundAes|r26|q\(5),
	combout => \po|roundAes|mc2|saida4[5]~2_combout\);

-- Location: LCCOMB_X38_Y30_N24
\po|roundAes|mc2|saida1[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(5) = \po|roundAes|r22|q\(3) $ (\po|roundAes|mc2|saida4[5]~2_combout\ $ (\po|roundAes|r30|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(3),
	datac => \po|roundAes|mc2|saida4[5]~2_combout\,
	datad => \po|roundAes|r30|q\(5),
	combout => \po|roundAes|mc2|saida1\(5));

-- Location: FF_X38_Y30_N25
\po|roundAes|r34|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(5));

-- Location: LCCOMB_X36_Y33_N18
\po|roundAes|adK2|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(5) = \po|rChave2|q\(5) $ (\po|roundAes|r34|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(5),
	datad => \po|roundAes|r34|q\(5),
	combout => \po|roundAes|adK2|saida\(5));

-- Location: FF_X36_Y33_N19
\po|r18|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(5));

-- Location: LCCOMB_X39_Y32_N4
\po|roundAes|mc2|saida4[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[6]~3_combout\ = \po|roundAes|r26|q\(6) $ (\po|roundAes|r18|q\(4) $ (\po|roundAes|r22|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(6),
	datac => \po|roundAes|r18|q\(4),
	datad => \po|roundAes|r22|q\(6),
	combout => \po|roundAes|mc2|saida4[6]~3_combout\);

-- Location: LCCOMB_X39_Y32_N12
\po|roundAes|mc2|saida1[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(6) = \po|roundAes|r30|q\(6) $ (\po|roundAes|mc2|saida4[6]~3_combout\ $ (\po|roundAes|r22|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r30|q\(6),
	datac => \po|roundAes|mc2|saida4[6]~3_combout\,
	datad => \po|roundAes|r22|q\(4),
	combout => \po|roundAes|mc2|saida1\(6));

-- Location: FF_X39_Y32_N13
\po|roundAes|r34|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(6));

-- Location: LCCOMB_X36_Y30_N16
\po|roundAes|adK2|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(6) = \po|rChave2|q\(6) $ (\po|roundAes|r34|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(6),
	datad => \po|roundAes|r34|q\(6),
	combout => \po|roundAes|adK2|saida\(6));

-- Location: FF_X36_Y30_N17
\po|r18|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(6));

-- Location: LCCOMB_X39_Y30_N28
\po|roundAes|mc2|saida1[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1[7]~0_combout\ = \po|roundAes|r18|q\(5) $ (\po|roundAes|r22|q\(5) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|r22|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r18|q\(5),
	datab => \po|roundAes|r22|q\(5),
	datac => \po|roundAes|r26|q\(7),
	datad => \po|roundAes|r22|q\(7),
	combout => \po|roundAes|mc2|saida1[7]~0_combout\);

-- Location: LCCOMB_X38_Y30_N22
\po|roundAes|mc2|saida1[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida1\(7) = \po|roundAes|r30|q\(7) $ (\po|roundAes|mc2|saida1[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r30|q\(7),
	datad => \po|roundAes|mc2|saida1[7]~0_combout\,
	combout => \po|roundAes|mc2|saida1\(7));

-- Location: FF_X38_Y30_N23
\po|roundAes|r34|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida1\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r34|q\(7));

-- Location: LCCOMB_X34_Y30_N6
\po|roundAes|adK2|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK2|saida\(7) = \po|rChave2|q\(7) $ (\po|roundAes|r34|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave2|q\(7),
	datac => \po|roundAes|r34|q\(7),
	combout => \po|roundAes|adK2|saida\(7));

-- Location: FF_X34_Y30_N7
\po|r18|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK2|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r18|q\(7));

-- Location: M9K_X40_Y34_N0
\po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom1_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram1_rtl_0|altsyncram_sa71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y34_N16
\po|last_roundAes|adK2|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(0) = \po|rChave2|q\(0) $ (\po|last_roundAes|r34|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(0),
	datad => \po|last_roundAes|r34|q\(0),
	combout => \po|last_roundAes|adK2|saida\(0));

-- Location: LCCOMB_X39_Y34_N26
\po|last_roundAes|adK2|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(1) = \po|rChave2|q\(1) $ (\po|last_roundAes|r34|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(1),
	datad => \po|last_roundAes|r34|q\(1),
	combout => \po|last_roundAes|adK2|saida\(1));

-- Location: LCCOMB_X41_Y36_N0
\po|last_roundAes|adK2|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(2) = \po|rChave2|q\(2) $ (\po|last_roundAes|r34|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave2|q\(2),
	datad => \po|last_roundAes|r34|q\(2),
	combout => \po|last_roundAes|adK2|saida\(2));

-- Location: LCCOMB_X36_Y30_N24
\po|last_roundAes|adK2|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(3) = \po|rChave2|q\(3) $ (\po|last_roundAes|r34|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(3),
	datad => \po|last_roundAes|r34|q\(3),
	combout => \po|last_roundAes|adK2|saida\(3));

-- Location: LCCOMB_X39_Y34_N0
\po|last_roundAes|adK2|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(4) = \po|rChave2|q\(4) $ (\po|last_roundAes|r34|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(4),
	datad => \po|last_roundAes|r34|q\(4),
	combout => \po|last_roundAes|adK2|saida\(4));

-- Location: LCCOMB_X39_Y36_N24
\po|last_roundAes|adK2|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(5) = \po|last_roundAes|r34|q\(5) $ (\po|rChave2|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r34|q\(5),
	datad => \po|rChave2|q\(5),
	combout => \po|last_roundAes|adK2|saida\(5));

-- Location: LCCOMB_X41_Y30_N8
\po|last_roundAes|adK2|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(6) = \po|rChave2|q\(6) $ (\po|last_roundAes|r34|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave2|q\(6),
	datad => \po|last_roundAes|r34|q\(6),
	combout => \po|last_roundAes|adK2|saida\(6));

-- Location: LCCOMB_X39_Y33_N24
\po|last_roundAes|adK2|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK2|saida\(7) = \po|rChave2|q\(7) $ (\po|last_roundAes|r34|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave2|q\(7),
	datad => \po|last_roundAes|r34|q\(7),
	combout => \po|last_roundAes|adK2|saida\(7));

-- Location: LCCOMB_X33_Y26_N6
\po|chaves|comb~920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~920_combout\ = \c|cnt\(3) $ (((\c|cnt\(2)) # (\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	combout => \po|chaves|comb~920_combout\);

-- Location: LCCOMB_X33_Y27_N30
\po|chaves|comb~919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~919_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0) & ((\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~919_combout\);

-- Location: LCCOMB_X33_Y26_N18
\po|chaves|k3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(0) = (!\po|chaves|comb~919_combout\ & ((\po|chaves|comb~920_combout\) # (\po|chaves|k3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~920_combout\,
	datac => \po|chaves|comb~919_combout\,
	datad => \po|chaves|k3\(0),
	combout => \po|chaves|k3\(0));

-- Location: IOIBUF_X29_Y0_N1
\chave3[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(0),
	o => \chave3[0]~input_o\);

-- Location: LCCOMB_X33_Y26_N20
\po|muxChave3|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(0))) # (!\pc|state.s0~q\ & ((\chave3[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k3\(0),
	datac => \chave3[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave3|result[0]~0_combout\);

-- Location: FF_X33_Y26_N21
\po|rChave3|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(0));

-- Location: IOIBUF_X67_Y24_N8
\entrada9[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(0),
	o => \entrada9[0]~input_o\);

-- Location: IOIBUF_X67_Y31_N1
\chave9[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(0),
	o => \chave9[0]~input_o\);

-- Location: LCCOMB_X33_Y26_N2
\po|chaves|comb~820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~820_combout\ = (!\c|cnt\(3) & (\c|cnt\(2) & ((!\c|cnt\(1)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~820_combout\);

-- Location: LCCOMB_X36_Y28_N30
\po|chaves|comb~821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~821_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3) & \c|cnt\(0))) # (!\c|cnt\(2)))) # (!\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(3)) # (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~821_combout\);

-- Location: LCCOMB_X33_Y27_N24
\po|chaves|k9[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(0) = (!\po|chaves|comb~820_combout\ & ((\po|chaves|comb~821_combout\) # (\po|chaves|k9\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~820_combout\,
	datac => \po|chaves|comb~821_combout\,
	datad => \po|chaves|k9\(0),
	combout => \po|chaves|k9\(0));

-- Location: LCCOMB_X33_Y27_N14
\po|muxChave9|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k9\(0)))) # (!\pc|state.s0~q\ & (\chave9[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave9[0]~input_o\,
	datad => \po|chaves|k9\(0),
	combout => \po|muxChave9|result[0]~0_combout\);

-- Location: FF_X33_Y27_N15
\po|rChave9|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(0));

-- Location: LCCOMB_X36_Y25_N6
\po|mux9|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[0]~0_combout\ = \entrada9[0]~input_o\ $ (\po|rChave9|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada9[0]~input_o\,
	datad => \po|rChave9|q\(0),
	combout => \po|mux9|result[0]~0_combout\);

-- Location: FF_X36_Y25_N7
\po|r9|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(0));

-- Location: LCCOMB_X35_Y29_N6
\po|chaves|comb~880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~880_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (!\c|cnt\(0) & !\c|cnt\(1)))) # (!\c|cnt\(3) & (\c|cnt\(1) $ (((\c|cnt\(2)) # (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~880_combout\);

-- Location: LCCOMB_X33_Y30_N30
\po|chaves|comb~879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~879_combout\ = (\c|cnt\(0) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (\c|cnt\(1))))) # (!\c|cnt\(0) & (\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~879_combout\);

-- Location: LCCOMB_X34_Y29_N18
\po|chaves|k9[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(1) = (!\po|chaves|comb~879_combout\ & ((\po|chaves|comb~880_combout\) # (\po|chaves|k9\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~880_combout\,
	datac => \po|chaves|comb~879_combout\,
	datad => \po|chaves|k9\(1),
	combout => \po|chaves|k9\(1));

-- Location: IOIBUF_X34_Y0_N1
\chave9[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(1),
	o => \chave9[1]~input_o\);

-- Location: LCCOMB_X34_Y29_N30
\po|muxChave9|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k9\(1))) # (!\pc|state.s0~q\ & ((\chave9[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k9\(1),
	datac => \pc|state.s0~q\,
	datad => \chave9[1]~input_o\,
	combout => \po|muxChave9|result[1]~1_combout\);

-- Location: FF_X34_Y29_N31
\po|rChave9|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(1));

-- Location: IOIBUF_X45_Y43_N15
\entrada9[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(1),
	o => \entrada9[1]~input_o\);

-- Location: LCCOMB_X41_Y29_N22
\po|mux9|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[1]~1_combout\ = \po|rChave9|q\(1) $ (\entrada9[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(1),
	datad => \entrada9[1]~input_o\,
	combout => \po|mux9|result[1]~1_combout\);

-- Location: FF_X41_Y29_N23
\po|r9|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(1));

-- Location: IOIBUF_X34_Y0_N29
\chave9[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(2),
	o => \chave9[2]~input_o\);

-- Location: LCCOMB_X34_Y31_N16
\po|chaves|comb~941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~941_combout\ = (\c|cnt\(2) & (\c|cnt\(0) & (\c|cnt\(1) & !\c|cnt\(3)))) # (!\c|cnt\(2) & ((\c|cnt\(1)) # ((\c|cnt\(0) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~941_combout\);

-- Location: LCCOMB_X34_Y31_N22
\po|chaves|comb~942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~942_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (((!\c|cnt\(1) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~942_combout\);

-- Location: LCCOMB_X34_Y31_N24
\po|chaves|k9[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(2) = (!\po|chaves|comb~941_combout\ & ((\po|chaves|comb~942_combout\) # (\po|chaves|k9\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~941_combout\,
	datac => \po|chaves|comb~942_combout\,
	datad => \po|chaves|k9\(2),
	combout => \po|chaves|k9\(2));

-- Location: LCCOMB_X33_Y28_N4
\po|muxChave9|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k9\(2)))) # (!\pc|state.s0~q\ & (\chave9[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \chave9[2]~input_o\,
	datad => \po|chaves|k9\(2),
	combout => \po|muxChave9|result[2]~2_combout\);

-- Location: FF_X33_Y28_N5
\po|rChave9|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(2));

-- Location: IOIBUF_X0_Y18_N1
\entrada9[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(2),
	o => \entrada9[2]~input_o\);

-- Location: LCCOMB_X28_Y25_N24
\po|mux9|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[2]~2_combout\ = \po|rChave9|q\(2) $ (\entrada9[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave9|q\(2),
	datac => \entrada9[2]~input_o\,
	combout => \po|mux9|result[2]~2_combout\);

-- Location: FF_X28_Y25_N25
\po|r9|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(2));

-- Location: IOIBUF_X29_Y0_N15
\entrada9[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(3),
	o => \entrada9[3]~input_o\);

-- Location: LCCOMB_X29_Y29_N26
\po|chaves|comb~943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~943_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(0) $ (!\c|cnt\(2))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~943_combout\);

-- Location: LCCOMB_X28_Y30_N30
\po|chaves|comb~944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~944_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(3))))) # (!\c|cnt\(0) & (\c|cnt\(2) $ (((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~944_combout\);

-- Location: LCCOMB_X28_Y29_N2
\po|chaves|k9[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(3) = (!\po|chaves|comb~943_combout\ & ((\po|chaves|comb~944_combout\) # (\po|chaves|k9\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~943_combout\,
	datac => \po|chaves|comb~944_combout\,
	datad => \po|chaves|k9\(3),
	combout => \po|chaves|k9\(3));

-- Location: IOIBUF_X1_Y43_N22
\chave9[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(3),
	o => \chave9[3]~input_o\);

-- Location: LCCOMB_X28_Y29_N16
\po|muxChave9|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k9\(3))) # (!\pc|state.s0~q\ & ((\chave9[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k9\(3),
	datac => \chave9[3]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave9|result[3]~3_combout\);

-- Location: FF_X28_Y29_N17
\po|rChave9|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(3));

-- Location: LCCOMB_X28_Y25_N14
\po|mux9|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[3]~3_combout\ = \entrada9[3]~input_o\ $ (\po|rChave9|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada9[3]~input_o\,
	datad => \po|rChave9|q\(3),
	combout => \po|mux9|result[3]~3_combout\);

-- Location: FF_X28_Y25_N15
\po|r9|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(3));

-- Location: LCCOMB_X33_Y26_N14
\po|chaves|comb~823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~823_combout\ = \c|cnt\(3) $ (((\c|cnt\(2)) # ((\c|cnt\(0) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~823_combout\);

-- Location: LCCOMB_X33_Y26_N4
\po|chaves|comb~822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~822_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0) & (\c|cnt\(3) $ (!\c|cnt\(1)))) # (!\c|cnt\(0) & (!\c|cnt\(3) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~822_combout\);

-- Location: LCCOMB_X34_Y26_N20
\po|chaves|k9[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(4) = (!\po|chaves|comb~822_combout\ & ((\po|chaves|comb~823_combout\) # (\po|chaves|k9\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~823_combout\,
	datac => \po|chaves|comb~822_combout\,
	datad => \po|chaves|k9\(4),
	combout => \po|chaves|k9\(4));

-- Location: IOIBUF_X67_Y26_N1
\chave9[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(4),
	o => \chave9[4]~input_o\);

-- Location: LCCOMB_X33_Y26_N30
\po|muxChave9|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k9\(4))) # (!\pc|state.s0~q\ & ((\chave9[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k9\(4),
	datad => \chave9[4]~input_o\,
	combout => \po|muxChave9|result[4]~4_combout\);

-- Location: FF_X33_Y26_N31
\po|rChave9|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(4));

-- Location: IOIBUF_X67_Y25_N15
\entrada9[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(4),
	o => \entrada9[4]~input_o\);

-- Location: LCCOMB_X36_Y25_N24
\po|mux9|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[4]~4_combout\ = \po|rChave9|q\(4) $ (\entrada9[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(4),
	datad => \entrada9[4]~input_o\,
	combout => \po|mux9|result[4]~4_combout\);

-- Location: FF_X36_Y25_N25
\po|r9|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(4));

-- Location: IOIBUF_X16_Y0_N22
\chave9[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(5),
	o => \chave9[5]~input_o\);

-- Location: LCCOMB_X29_Y32_N22
\po|chaves|comb~772\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~772_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (((\c|cnt\(1) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~772_combout\);

-- Location: LCCOMB_X29_Y28_N14
\po|chaves|comb~773\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~773_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((\c|cnt\(0)))))) # (!\c|cnt\(1) & (!\c|cnt\(0) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~773_combout\);

-- Location: LCCOMB_X29_Y28_N10
\po|chaves|k9[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(5) = (!\po|chaves|comb~773_combout\ & ((\po|chaves|comb~772_combout\) # (\po|chaves|k9\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~772_combout\,
	datac => \po|chaves|comb~773_combout\,
	datad => \po|chaves|k9\(5),
	combout => \po|chaves|k9\(5));

-- Location: LCCOMB_X32_Y25_N4
\po|muxChave9|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k9\(5)))) # (!\pc|state.s0~q\ & (\chave9[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave9[5]~input_o\,
	datac => \po|chaves|k9\(5),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave9|result[5]~5_combout\);

-- Location: FF_X32_Y25_N5
\po|rChave9|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(5));

-- Location: IOIBUF_X25_Y0_N15
\entrada9[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(5),
	o => \entrada9[5]~input_o\);

-- Location: LCCOMB_X32_Y25_N16
\po|mux9|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[5]~5_combout\ = \po|rChave9|q\(5) $ (\entrada9[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave9|q\(5),
	datac => \entrada9[5]~input_o\,
	combout => \po|mux9|result[5]~5_combout\);

-- Location: FF_X32_Y25_N17
\po|r9|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(5));

-- Location: IOIBUF_X56_Y43_N15
\entrada9[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(6),
	o => \entrada9[6]~input_o\);

-- Location: LCCOMB_X35_Y28_N16
\po|chaves|comb~749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~749_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(1) $ (!\c|cnt\(0))))) # (!\c|cnt\(3) & (\c|cnt\(1) & (\c|cnt\(0) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~749_combout\);

-- Location: LCCOMB_X35_Y28_N22
\po|chaves|comb~991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~991_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(1) $ ((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~991_combout\);

-- Location: LCCOMB_X35_Y28_N6
\po|chaves|k9[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(6) = (!\po|chaves|comb~991_combout\ & ((\po|chaves|comb~749_combout\) # (\po|chaves|k9\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~749_combout\,
	datac => \po|chaves|comb~991_combout\,
	datad => \po|chaves|k9\(6),
	combout => \po|chaves|k9\(6));

-- Location: IOIBUF_X61_Y43_N29
\chave9[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(6),
	o => \chave9[6]~input_o\);

-- Location: LCCOMB_X33_Y28_N2
\po|muxChave9|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k9\(6))) # (!\pc|state.s0~q\ & ((\chave9[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \po|chaves|k9\(6),
	datad => \chave9[6]~input_o\,
	combout => \po|muxChave9|result[6]~6_combout\);

-- Location: FF_X33_Y28_N3
\po|rChave9|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(6));

-- Location: LCCOMB_X36_Y28_N12
\po|mux9|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[6]~6_combout\ = \entrada9[6]~input_o\ $ (\po|rChave9|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada9[6]~input_o\,
	datad => \po|rChave9|q\(6),
	combout => \po|mux9|result[6]~6_combout\);

-- Location: FF_X36_Y28_N13
\po|r9|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(6));

-- Location: IOIBUF_X0_Y40_N1
\entrada9[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada9(7),
	o => \entrada9[7]~input_o\);

-- Location: LCCOMB_X29_Y29_N8
\po|chaves|comb~945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~945_combout\ = (\c|cnt\(3) & (!\c|cnt\(0) & (!\c|cnt\(2)))) # (!\c|cnt\(3) & ((\c|cnt\(1)) # ((!\c|cnt\(0) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~945_combout\);

-- Location: LCCOMB_X29_Y29_N14
\po|chaves|comb~946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~946_combout\ = (\c|cnt\(0) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((!\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~946_combout\);

-- Location: LCCOMB_X29_Y29_N10
\po|chaves|k9[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k9\(7) = (!\po|chaves|comb~945_combout\ & ((\po|chaves|comb~946_combout\) # (\po|chaves|k9\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~945_combout\,
	datac => \po|chaves|comb~946_combout\,
	datad => \po|chaves|k9\(7),
	combout => \po|chaves|k9\(7));

-- Location: IOIBUF_X20_Y0_N22
\chave9[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave9(7),
	o => \chave9[7]~input_o\);

-- Location: LCCOMB_X28_Y26_N16
\po|muxChave9|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave9|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k9\(7))) # (!\pc|state.s0~q\ & ((\chave9[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k9\(7),
	datac => \chave9[7]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave9|result[7]~7_combout\);

-- Location: FF_X28_Y26_N17
\po|rChave9|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave9|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave9|q\(7));

-- Location: LCCOMB_X28_Y26_N28
\po|mux9|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux9|result[7]~7_combout\ = \entrada9[7]~input_o\ $ (\po|rChave9|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada9[7]~input_o\,
	datad => \po|rChave9|q\(7),
	combout => \po|mux9|result[7]~7_combout\);

-- Location: FF_X28_Y26_N29
\po|r9|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux9|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r9|q\(7));

-- Location: M9K_X40_Y25_N0
\po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom8_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram8_rtl_0|altsyncram_3b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X67_Y36_N22
\entrada14[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(0),
	o => \entrada14[0]~input_o\);

-- Location: LCCOMB_X33_Y33_N4
\po|chaves|comb~847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~847_combout\ = (!\c|cnt\(0) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~847_combout\);

-- Location: LCCOMB_X29_Y33_N24
\po|chaves|comb~848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~848_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (\c|cnt\(0))))) # (!\c|cnt\(3) & (((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~848_combout\);

-- Location: LCCOMB_X32_Y33_N18
\po|chaves|k14[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(0) = (!\po|chaves|comb~847_combout\ & ((\po|chaves|comb~848_combout\) # (\po|chaves|k14\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~847_combout\,
	datab => \po|chaves|comb~848_combout\,
	datad => \po|chaves|k14\(0),
	combout => \po|chaves|k14\(0));

-- Location: IOIBUF_X0_Y33_N1
\chave14[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(0),
	o => \chave14[0]~input_o\);

-- Location: LCCOMB_X33_Y33_N12
\po|muxChave14|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[0]~0_combout\ = (\pc|state.s0~q\ & (\po|chaves|k14\(0))) # (!\pc|state.s0~q\ & ((\chave14[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k14\(0),
	datac => \chave14[0]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave14|result[0]~0_combout\);

-- Location: FF_X33_Y33_N13
\po|rChave14|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(0));

-- Location: LCCOMB_X38_Y29_N22
\po|mux14|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[0]~0_combout\ = \entrada14[0]~input_o\ $ (\po|rChave14|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada14[0]~input_o\,
	datad => \po|rChave14|q\(0),
	combout => \po|mux14|result[0]~0_combout\);

-- Location: FF_X38_Y29_N23
\po|r14|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(0));

-- Location: IOIBUF_X9_Y43_N29
\chave14[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(1),
	o => \chave14[1]~input_o\);

-- Location: LCCOMB_X28_Y28_N18
\po|chaves|comb~850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~850_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(3) & ((\c|cnt\(0) & (!\c|cnt\(1))) # (!\c|cnt\(0) & ((\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~850_combout\);

-- Location: LCCOMB_X33_Y29_N14
\po|chaves|comb~849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~849_combout\ = (\c|cnt\(1) & ((\c|cnt\(0) & (!\c|cnt\(3))) # (!\c|cnt\(0) & ((!\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~849_combout\);

-- Location: LCCOMB_X33_Y29_N20
\po|chaves|k14[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(1) = (!\po|chaves|comb~849_combout\ & ((\po|chaves|comb~850_combout\) # (\po|chaves|k14\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~850_combout\,
	datac => \po|chaves|comb~849_combout\,
	datad => \po|chaves|k14\(1),
	combout => \po|chaves|k14\(1));

-- Location: LCCOMB_X33_Y33_N18
\po|muxChave14|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k14\(1)))) # (!\pc|state.s0~q\ & (\chave14[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave14[1]~input_o\,
	datab => \pc|state.s0~q\,
	datad => \po|chaves|k14\(1),
	combout => \po|muxChave14|result[1]~1_combout\);

-- Location: FF_X33_Y33_N19
\po|rChave14|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(1));

-- Location: IOIBUF_X67_Y32_N15
\entrada14[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(1),
	o => \entrada14[1]~input_o\);

-- Location: LCCOMB_X36_Y32_N12
\po|mux14|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[1]~1_combout\ = \po|rChave14|q\(1) $ (\entrada14[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(1),
	datad => \entrada14[1]~input_o\,
	combout => \po|mux14|result[1]~1_combout\);

-- Location: FF_X36_Y32_N13
\po|r14|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(1));

-- Location: IOIBUF_X36_Y43_N15
\chave14[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(2),
	o => \chave14[2]~input_o\);

-- Location: LCCOMB_X36_Y32_N0
\po|chaves|comb~852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~852_combout\ = (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~852_combout\);

-- Location: LCCOMB_X36_Y32_N30
\po|chaves|comb~851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~851_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & (\c|cnt\(1) $ (\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~851_combout\);

-- Location: LCCOMB_X36_Y32_N20
\po|chaves|k14[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(2) = (!\po|chaves|comb~851_combout\ & ((\po|chaves|comb~852_combout\) # (\po|chaves|k14\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~852_combout\,
	datac => \po|chaves|comb~851_combout\,
	datad => \po|chaves|k14\(2),
	combout => \po|chaves|k14\(2));

-- Location: LCCOMB_X36_Y32_N16
\po|muxChave14|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k14\(2)))) # (!\pc|state.s0~q\ & (\chave14[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave14[2]~input_o\,
	datab => \pc|state.s0~q\,
	datad => \po|chaves|k14\(2),
	combout => \po|muxChave14|result[2]~2_combout\);

-- Location: FF_X36_Y32_N17
\po|rChave14|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(2));

-- Location: IOIBUF_X67_Y41_N22
\entrada14[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(2),
	o => \entrada14[2]~input_o\);

-- Location: LCCOMB_X36_Y29_N0
\po|mux14|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[2]~2_combout\ = \po|rChave14|q\(2) $ (\entrada14[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(2),
	datad => \entrada14[2]~input_o\,
	combout => \po|mux14|result[2]~2_combout\);

-- Location: FF_X36_Y29_N1
\po|r14|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(2));

-- Location: IOIBUF_X67_Y40_N8
\entrada14[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(3),
	o => \entrada14[3]~input_o\);

-- Location: LCCOMB_X36_Y29_N12
\po|chaves|comb~976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~976_combout\ = (\c|cnt\(0) & (((!\c|cnt\(2)) # (!\c|cnt\(3))))) # (!\c|cnt\(0) & (!\c|cnt\(3) & (\c|cnt\(1) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~976_combout\);

-- Location: LCCOMB_X36_Y29_N2
\po|chaves|comb~975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~975_combout\ = (!\c|cnt\(0) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~975_combout\);

-- Location: LCCOMB_X36_Y29_N24
\po|chaves|k14[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(3) = (!\po|chaves|comb~975_combout\ & ((\po|chaves|comb~976_combout\) # (\po|chaves|k14\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~976_combout\,
	datab => \po|chaves|comb~975_combout\,
	datad => \po|chaves|k14\(3),
	combout => \po|chaves|k14\(3));

-- Location: IOIBUF_X59_Y43_N8
\chave14[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(3),
	o => \chave14[3]~input_o\);

-- Location: LCCOMB_X36_Y29_N18
\po|muxChave14|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k14\(3))) # (!\pc|state.s0~q\ & ((\chave14[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k14\(3),
	datac => \pc|state.s0~q\,
	datad => \chave14[3]~input_o\,
	combout => \po|muxChave14|result[3]~3_combout\);

-- Location: FF_X36_Y29_N19
\po|rChave14|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(3));

-- Location: LCCOMB_X41_Y29_N0
\po|mux14|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[3]~3_combout\ = \entrada14[3]~input_o\ $ (\po|rChave14|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada14[3]~input_o\,
	datad => \po|rChave14|q\(3),
	combout => \po|mux14|result[3]~3_combout\);

-- Location: FF_X41_Y29_N1
\po|r14|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(3));

-- Location: IOIBUF_X45_Y0_N1
\entrada14[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(4),
	o => \entrada14[4]~input_o\);

-- Location: LCCOMB_X28_Y26_N20
\po|chaves|k14[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(4) = (!\po|chaves|comb~905_combout\ & ((\po|chaves|comb~906_combout\) # (\po|chaves|k14\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~906_combout\,
	datac => \po|chaves|comb~905_combout\,
	datad => \po|chaves|k14\(4),
	combout => \po|chaves|k14\(4));

-- Location: IOIBUF_X67_Y15_N8
\chave14[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(4),
	o => \chave14[4]~input_o\);

-- Location: LCCOMB_X33_Y29_N2
\po|muxChave14|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k14\(4))) # (!\pc|state.s0~q\ & ((\chave14[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k14\(4),
	datac => \pc|state.s0~q\,
	datad => \chave14[4]~input_o\,
	combout => \po|muxChave14|result[4]~4_combout\);

-- Location: FF_X33_Y29_N3
\po|rChave14|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(4));

-- Location: LCCOMB_X41_Y29_N26
\po|mux14|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[4]~4_combout\ = \entrada14[4]~input_o\ $ (\po|rChave14|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada14[4]~input_o\,
	datac => \po|rChave14|q\(4),
	combout => \po|mux14|result[4]~4_combout\);

-- Location: FF_X41_Y29_N27
\po|r14|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(4));

-- Location: LCCOMB_X36_Y29_N26
\po|chaves|comb~977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~977_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(3))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (!\c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~977_combout\);

-- Location: LCCOMB_X34_Y30_N30
\po|chaves|comb~978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~978_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (((\c|cnt\(1) & !\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~978_combout\);

-- Location: LCCOMB_X36_Y29_N6
\po|chaves|k14[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(5) = (!\po|chaves|comb~977_combout\ & ((\po|chaves|comb~978_combout\) # (\po|chaves|k14\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~977_combout\,
	datac => \po|chaves|comb~978_combout\,
	datad => \po|chaves|k14\(5),
	combout => \po|chaves|k14\(5));

-- Location: IOIBUF_X67_Y29_N1
\chave14[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(5),
	o => \chave14[5]~input_o\);

-- Location: LCCOMB_X36_Y29_N28
\po|muxChave14|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k14\(5))) # (!\pc|state.s0~q\ & ((\chave14[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k14\(5),
	datac => \pc|state.s0~q\,
	datad => \chave14[5]~input_o\,
	combout => \po|muxChave14|result[5]~5_combout\);

-- Location: FF_X36_Y29_N29
\po|rChave14|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(5));

-- Location: IOIBUF_X67_Y17_N22
\entrada14[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(5),
	o => \entrada14[5]~input_o\);

-- Location: LCCOMB_X41_Y29_N16
\po|mux14|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[5]~5_combout\ = \po|rChave14|q\(5) $ (\entrada14[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(5),
	datad => \entrada14[5]~input_o\,
	combout => \po|mux14|result[5]~5_combout\);

-- Location: FF_X41_Y29_N17
\po|r14|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(5));

-- Location: IOIBUF_X67_Y15_N1
\entrada14[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(6),
	o => \entrada14[6]~input_o\);

-- Location: LCCOMB_X30_Y29_N28
\po|chaves|comb~865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~865_combout\ = (\c|cnt\(1) & (((!\c|cnt\(0) & !\c|cnt\(2))) # (!\c|cnt\(3)))) # (!\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~865_combout\);

-- Location: LCCOMB_X28_Y27_N0
\po|chaves|comb~864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~864_combout\ = (\c|cnt\(2) & (!\c|cnt\(1) & (\c|cnt\(0) & !\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~864_combout\);

-- Location: LCCOMB_X27_Y29_N0
\po|chaves|k14[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(6) = (!\po|chaves|comb~864_combout\ & ((\po|chaves|comb~865_combout\) # (\po|chaves|k14\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~865_combout\,
	datac => \po|chaves|comb~864_combout\,
	datad => \po|chaves|k14\(6),
	combout => \po|chaves|k14\(6));

-- Location: IOIBUF_X0_Y14_N1
\chave14[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(6),
	o => \chave14[6]~input_o\);

-- Location: LCCOMB_X27_Y29_N12
\po|muxChave14|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k14\(6))) # (!\pc|state.s0~q\ & ((\chave14[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k14\(6),
	datac => \chave14[6]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave14|result[6]~6_combout\);

-- Location: LCCOMB_X30_Y29_N2
\po|rChave14|q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|rChave14|q[6]~feeder_combout\ = \po|muxChave14|result[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \po|muxChave14|result[6]~6_combout\,
	combout => \po|rChave14|q[6]~feeder_combout\);

-- Location: FF_X30_Y29_N3
\po|rChave14|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|rChave14|q[6]~feeder_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(6));

-- Location: LCCOMB_X41_Y29_N10
\po|mux14|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[6]~6_combout\ = \entrada14[6]~input_o\ $ (\po|rChave14|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada14[6]~input_o\,
	datad => \po|rChave14|q\(6),
	combout => \po|mux14|result[6]~6_combout\);

-- Location: FF_X41_Y29_N11
\po|r14|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(6));

-- Location: IOIBUF_X63_Y43_N1
\chave14[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave14(7),
	o => \chave14[7]~input_o\);

-- Location: LCCOMB_X36_Y32_N6
\po|chaves|comb~853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~853_combout\ = (\c|cnt\(2) & (((\c|cnt\(1) & !\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & (!\c|cnt\(1) & !\c|cnt\(3))) # (!\c|cnt\(0) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~853_combout\);

-- Location: LCCOMB_X36_Y32_N4
\po|chaves|comb~866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~866_combout\ = (\c|cnt\(3) & (\c|cnt\(0) & (!\c|cnt\(2)))) # (!\c|cnt\(3) & ((\c|cnt\(2) $ (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~866_combout\);

-- Location: LCCOMB_X36_Y32_N18
\po|chaves|k14[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k14\(7) = (!\po|chaves|comb~866_combout\ & ((\po|chaves|comb~853_combout\) # (\po|chaves|k14\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~853_combout\,
	datac => \po|chaves|comb~866_combout\,
	datad => \po|chaves|k14\(7),
	combout => \po|chaves|k14\(7));

-- Location: LCCOMB_X36_Y32_N22
\po|muxChave14|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave14|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k14\(7)))) # (!\pc|state.s0~q\ & (\chave14[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave14[7]~input_o\,
	datad => \po|chaves|k14\(7),
	combout => \po|muxChave14|result[7]~7_combout\);

-- Location: FF_X36_Y32_N23
\po|rChave14|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave14|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave14|q\(7));

-- Location: IOIBUF_X11_Y43_N15
\entrada14[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada14(7),
	o => \entrada14[7]~input_o\);

-- Location: LCCOMB_X36_Y32_N14
\po|mux14|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux14|result[7]~7_combout\ = \po|rChave14|q\(7) $ (\entrada14[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave14|q\(7),
	datac => \entrada14[7]~input_o\,
	combout => \po|mux14|result[7]~7_combout\);

-- Location: FF_X36_Y32_N15
\po|r14|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux14|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r14|q\(7));

-- Location: M9K_X40_Y29_N0
\po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom13_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram13_rtl_0|altsyncram_fc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y35_N22
\entrada8[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(0),
	o => \entrada8[0]~input_o\);

-- Location: IOIBUF_X5_Y43_N1
\chave8[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(0),
	o => \chave8[0]~input_o\);

-- Location: LCCOMB_X33_Y31_N4
\po|chaves|comb~812\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~812_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(3) & (\c|cnt\(2) $ (((\c|cnt\(0) & !\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~812_combout\);

-- Location: LCCOMB_X30_Y31_N14
\po|chaves|comb~813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~813_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & ((!\c|cnt\(0)) # (!\c|cnt\(3))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (\c|cnt\(3) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~813_combout\);

-- Location: LCCOMB_X32_Y31_N28
\po|chaves|k8[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(0) = (!\po|chaves|comb~812_combout\ & ((\po|chaves|comb~813_combout\) # (\po|chaves|k8\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~812_combout\,
	datac => \po|chaves|comb~813_combout\,
	datad => \po|chaves|k8\(0),
	combout => \po|chaves|k8\(0));

-- Location: LCCOMB_X32_Y31_N24
\po|muxChave8|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k8\(0)))) # (!\pc|state.s0~q\ & (\chave8[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave8[0]~input_o\,
	datab => \po|chaves|k8\(0),
	datac => \pc|state.s0~q\,
	combout => \po|muxChave8|result[0]~0_combout\);

-- Location: FF_X32_Y31_N25
\po|rChave8|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(0));

-- Location: LCCOMB_X28_Y28_N16
\po|mux8|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[0]~0_combout\ = \entrada8[0]~input_o\ $ (\po|rChave8|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[0]~input_o\,
	datad => \po|rChave8|q\(0),
	combout => \po|mux8|result[0]~0_combout\);

-- Location: FF_X28_Y28_N17
\po|r8|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(0));

-- Location: IOIBUF_X29_Y43_N15
\entrada8[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(1),
	o => \entrada8[1]~input_o\);

-- Location: LCCOMB_X35_Y32_N22
\po|chaves|comb~815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~815_combout\ = (\c|cnt\(0) & (((!\c|cnt\(3))))) # (!\c|cnt\(0) & ((\c|cnt\(2) & (!\c|cnt\(3) & !\c|cnt\(1))) # (!\c|cnt\(2) & (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~815_combout\);

-- Location: LCCOMB_X33_Y33_N14
\po|chaves|comb~814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~814_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0))))) # (!\c|cnt\(3) & (((\c|cnt\(1) & !\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~814_combout\);

-- Location: LCCOMB_X30_Y33_N12
\po|chaves|k8[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(1) = (!\po|chaves|comb~814_combout\ & ((\po|chaves|comb~815_combout\) # (\po|chaves|k8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~815_combout\,
	datac => \po|chaves|comb~814_combout\,
	datad => \po|chaves|k8\(1),
	combout => \po|chaves|k8\(1));

-- Location: IOIBUF_X0_Y32_N1
\chave8[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(1),
	o => \chave8[1]~input_o\);

-- Location: LCCOMB_X30_Y32_N0
\po|muxChave8|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k8\(1))) # (!\pc|state.s0~q\ & ((\chave8[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k8\(1),
	datac => \pc|state.s0~q\,
	datad => \chave8[1]~input_o\,
	combout => \po|muxChave8|result[1]~1_combout\);

-- Location: FF_X30_Y32_N1
\po|rChave8|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(1));

-- Location: LCCOMB_X30_Y32_N18
\po|mux8|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[1]~1_combout\ = \entrada8[1]~input_o\ $ (\po|rChave8|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[1]~input_o\,
	datad => \po|rChave8|q\(1),
	combout => \po|mux8|result[1]~1_combout\);

-- Location: FF_X29_Y28_N13
\po|r8|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \po|mux8|result[1]~1_combout\,
	sload => VCC,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(1));

-- Location: IOIBUF_X41_Y0_N1
\entrada8[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(2),
	o => \entrada8[2]~input_o\);

-- Location: IOIBUF_X29_Y0_N29
\chave8[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(2),
	o => \chave8[2]~input_o\);

-- Location: LCCOMB_X33_Y30_N0
\po|chaves|comb~816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~816_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(1))))) # (!\c|cnt\(3) & (((\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~816_combout\);

-- Location: LCCOMB_X34_Y30_N10
\po|chaves|comb~817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~817_combout\ = (!\c|cnt\(1) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~817_combout\);

-- Location: LCCOMB_X33_Y30_N18
\po|chaves|k8[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(2) = (!\po|chaves|comb~816_combout\ & ((\po|chaves|comb~817_combout\) # (\po|chaves|k8\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~816_combout\,
	datac => \po|chaves|comb~817_combout\,
	datad => \po|chaves|k8\(2),
	combout => \po|chaves|k8\(2));

-- Location: LCCOMB_X33_Y30_N16
\po|muxChave8|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k8\(2)))) # (!\pc|state.s0~q\ & (\chave8[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave8[2]~input_o\,
	datad => \po|chaves|k8\(2),
	combout => \po|muxChave8|result[2]~2_combout\);

-- Location: FF_X33_Y30_N17
\po|rChave8|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(2));

-- Location: LCCOMB_X33_Y27_N22
\po|mux8|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[2]~2_combout\ = \entrada8[2]~input_o\ $ (\po|rChave8|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[2]~input_o\,
	datad => \po|rChave8|q\(2),
	combout => \po|mux8|result[2]~2_combout\);

-- Location: FF_X33_Y27_N23
\po|r8|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(2));

-- Location: IOIBUF_X67_Y30_N8
\chave8[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(3),
	o => \chave8[3]~input_o\);

-- Location: LCCOMB_X32_Y30_N28
\po|chaves|comb~819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~819_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(3) & (((\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~819_combout\);

-- Location: LCCOMB_X32_Y30_N26
\po|chaves|comb~818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~818_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0) & ((!\c|cnt\(1)) # (!\c|cnt\(3)))) # (!\c|cnt\(0) & ((\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~818_combout\);

-- Location: LCCOMB_X32_Y30_N2
\po|chaves|k8[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(3) = (!\po|chaves|comb~818_combout\ & ((\po|chaves|comb~819_combout\) # (\po|chaves|k8\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~819_combout\,
	datac => \po|chaves|comb~818_combout\,
	datad => \po|chaves|k8\(3),
	combout => \po|chaves|k8\(3));

-- Location: LCCOMB_X32_Y30_N4
\po|muxChave8|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k8\(3)))) # (!\pc|state.s0~q\ & (\chave8[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave8[3]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k8\(3),
	combout => \po|muxChave8|result[3]~3_combout\);

-- Location: FF_X32_Y30_N5
\po|rChave8|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(3));

-- Location: IOIBUF_X9_Y43_N8
\entrada8[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(3),
	o => \entrada8[3]~input_o\);

-- Location: LCCOMB_X32_Y28_N2
\po|mux8|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[3]~3_combout\ = \po|rChave8|q\(3) $ (\entrada8[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave8|q\(3),
	datad => \entrada8[3]~input_o\,
	combout => \po|mux8|result[3]~3_combout\);

-- Location: FF_X32_Y28_N3
\po|r8|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(3));

-- Location: LCCOMB_X32_Y31_N12
\po|chaves|comb~828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~828_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0)) # ((!\c|cnt\(1) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~828_combout\);

-- Location: LCCOMB_X28_Y31_N20
\po|chaves|comb~827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~827_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(1) & (!\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~827_combout\);

-- Location: LCCOMB_X32_Y31_N10
\po|chaves|k8[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(4) = (!\po|chaves|comb~828_combout\ & ((\po|chaves|comb~827_combout\) # (\po|chaves|k8\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~828_combout\,
	datac => \po|chaves|comb~827_combout\,
	datad => \po|chaves|k8\(4),
	combout => \po|chaves|k8\(4));

-- Location: IOIBUF_X7_Y43_N22
\chave8[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(4),
	o => \chave8[4]~input_o\);

-- Location: LCCOMB_X32_Y31_N26
\po|muxChave8|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k8\(4))) # (!\pc|state.s0~q\ & ((\chave8[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k8\(4),
	datab => \pc|state.s0~q\,
	datac => \chave8[4]~input_o\,
	combout => \po|muxChave8|result[4]~4_combout\);

-- Location: FF_X32_Y31_N27
\po|rChave8|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(4));

-- Location: IOIBUF_X32_Y0_N15
\entrada8[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(4),
	o => \entrada8[4]~input_o\);

-- Location: LCCOMB_X32_Y31_N8
\po|mux8|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[4]~4_combout\ = \po|rChave8|q\(4) $ (\entrada8[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(4),
	datad => \entrada8[4]~input_o\,
	combout => \po|mux8|result[4]~4_combout\);

-- Location: FF_X32_Y31_N9
\po|r8|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(4));

-- Location: IOIBUF_X41_Y0_N29
\entrada8[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(5),
	o => \entrada8[5]~input_o\);

-- Location: LCCOMB_X32_Y31_N30
\po|chaves|comb~936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~936_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & ((\c|cnt\(3)) # (!\c|cnt\(0)))) # (!\c|cnt\(1) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~936_combout\);

-- Location: LCCOMB_X32_Y31_N0
\po|chaves|comb~935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~935_combout\ = (!\c|cnt\(2) & ((\c|cnt\(1) & (\c|cnt\(0) & !\c|cnt\(3))) # (!\c|cnt\(1) & (!\c|cnt\(0) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~935_combout\);

-- Location: LCCOMB_X32_Y31_N20
\po|chaves|k8[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(5) = (!\po|chaves|comb~935_combout\ & ((\po|chaves|comb~936_combout\) # (\po|chaves|k8\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~936_combout\,
	datab => \po|chaves|comb~935_combout\,
	datad => \po|chaves|k8\(5),
	combout => \po|chaves|k8\(5));

-- Location: IOIBUF_X0_Y31_N1
\chave8[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(5),
	o => \chave8[5]~input_o\);

-- Location: LCCOMB_X32_Y31_N16
\po|muxChave8|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k8\(5))) # (!\pc|state.s0~q\ & ((\chave8[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k8\(5),
	datac => \pc|state.s0~q\,
	datad => \chave8[5]~input_o\,
	combout => \po|muxChave8|result[5]~5_combout\);

-- Location: FF_X32_Y31_N17
\po|rChave8|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(5));

-- Location: LCCOMB_X36_Y28_N22
\po|mux8|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[5]~5_combout\ = \entrada8[5]~input_o\ $ (\po|rChave8|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[5]~input_o\,
	datad => \po|rChave8|q\(5),
	combout => \po|mux8|result[5]~5_combout\);

-- Location: FF_X36_Y28_N23
\po|r8|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(5));

-- Location: IOIBUF_X25_Y43_N22
\entrada8[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(6),
	o => \entrada8[6]~input_o\);

-- Location: IOIBUF_X32_Y43_N15
\chave8[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(6),
	o => \chave8[6]~input_o\);

-- Location: LCCOMB_X30_Y32_N8
\po|chaves|comb~938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~938_combout\ = (\c|cnt\(0) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (\c|cnt\(2))))) # (!\c|cnt\(0) & (\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~938_combout\);

-- Location: LCCOMB_X29_Y32_N24
\po|chaves|comb~937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~937_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(3))))) # (!\c|cnt\(1) & (\c|cnt\(2) $ (((\c|cnt\(0)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~937_combout\);

-- Location: LCCOMB_X32_Y32_N10
\po|chaves|k8[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(6) = (!\po|chaves|comb~937_combout\ & ((\po|chaves|comb~938_combout\) # (\po|chaves|k8\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~938_combout\,
	datac => \po|chaves|comb~937_combout\,
	datad => \po|chaves|k8\(6),
	combout => \po|chaves|k8\(6));

-- Location: LCCOMB_X32_Y32_N18
\po|muxChave8|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k8\(6)))) # (!\pc|state.s0~q\ & (\chave8[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave8[6]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k8\(6),
	combout => \po|muxChave8|result[6]~6_combout\);

-- Location: FF_X32_Y32_N19
\po|rChave8|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(6));

-- Location: LCCOMB_X32_Y32_N12
\po|mux8|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[6]~6_combout\ = \entrada8[6]~input_o\ $ (\po|rChave8|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[6]~input_o\,
	datad => \po|rChave8|q\(6),
	combout => \po|mux8|result[6]~6_combout\);

-- Location: FF_X32_Y32_N13
\po|r8|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(6));

-- Location: IOIBUF_X0_Y38_N1
\entrada8[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada8(7),
	o => \entrada8[7]~input_o\);

-- Location: IOIBUF_X0_Y13_N8
\chave8[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave8(7),
	o => \chave8[7]~input_o\);

-- Location: LCCOMB_X35_Y26_N8
\po|chaves|comb~940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~940_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & ((!\c|cnt\(2)))) # (!\c|cnt\(3) & (!\c|cnt\(0))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (!\c|cnt\(3) & !\c|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~940_combout\);

-- Location: LCCOMB_X30_Y28_N0
\po|chaves|comb~939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~939_combout\ = (\c|cnt\(1) & (((\c|cnt\(0) & !\c|cnt\(3))))) # (!\c|cnt\(1) & (\c|cnt\(2) $ (((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~939_combout\);

-- Location: LCCOMB_X30_Y29_N18
\po|chaves|k8[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k8\(7) = (!\po|chaves|comb~939_combout\ & ((\po|chaves|comb~940_combout\) # (\po|chaves|k8\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~940_combout\,
	datac => \po|chaves|comb~939_combout\,
	datad => \po|chaves|k8\(7),
	combout => \po|chaves|k8\(7));

-- Location: LCCOMB_X30_Y29_N8
\po|muxChave8|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave8|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k8\(7)))) # (!\pc|state.s0~q\ & (\chave8[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave8[7]~input_o\,
	datad => \po|chaves|k8\(7),
	combout => \po|muxChave8|result[7]~7_combout\);

-- Location: FF_X30_Y29_N9
\po|rChave8|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave8|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave8|q\(7));

-- Location: LCCOMB_X27_Y31_N14
\po|mux8|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux8|result[7]~7_combout\ = \entrada8[7]~input_o\ $ (\po|rChave8|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada8[7]~input_o\,
	datad => \po|rChave8|q\(7),
	combout => \po|mux8|result[7]~7_combout\);

-- Location: FF_X27_Y31_N15
\po|r8|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux8|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r8|q\(7));

-- Location: M9K_X40_Y28_N0
\po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom7_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram7_rtl_0|altsyncram_2b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y18_N8
\entrada3[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(0),
	o => \entrada3[0]~input_o\);

-- Location: LCCOMB_X33_Y26_N0
\po|mux3|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[0]~0_combout\ = \entrada3[0]~input_o\ $ (\po|rChave3|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada3[0]~input_o\,
	datad => \po|rChave3|q\(0),
	combout => \po|mux3|result[0]~0_combout\);

-- Location: FF_X33_Y26_N1
\po|r3|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(0));

-- Location: LCCOMB_X34_Y31_N26
\po|chaves|comb~759\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~759_combout\ = (!\c|cnt\(0) & ((\c|cnt\(2) & (!\c|cnt\(1) & !\c|cnt\(3))) # (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~759_combout\);

-- Location: LCCOMB_X32_Y31_N22
\po|chaves|comb~758\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~758_combout\ = (\c|cnt\(0) & (((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~758_combout\);

-- Location: LCCOMB_X34_Y31_N10
\po|chaves|k3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(1) = (!\po|chaves|comb~758_combout\ & ((\po|chaves|comb~759_combout\) # (\po|chaves|k3\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~759_combout\,
	datac => \po|chaves|comb~758_combout\,
	datad => \po|chaves|k3\(1),
	combout => \po|chaves|k3\(1));

-- Location: IOIBUF_X67_Y37_N22
\chave3[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(1),
	o => \chave3[1]~input_o\);

-- Location: LCCOMB_X35_Y29_N4
\po|muxChave3|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(1))) # (!\pc|state.s0~q\ & ((\chave3[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k3\(1),
	datac => \pc|state.s0~q\,
	datad => \chave3[1]~input_o\,
	combout => \po|muxChave3|result[1]~1_combout\);

-- Location: FF_X35_Y29_N5
\po|rChave3|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(1));

-- Location: IOIBUF_X45_Y43_N8
\entrada3[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(1),
	o => \entrada3[1]~input_o\);

-- Location: LCCOMB_X41_Y29_N4
\po|mux3|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[1]~1_combout\ = \po|rChave3|q\(1) $ (\entrada3[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(1),
	datad => \entrada3[1]~input_o\,
	combout => \po|mux3|result[1]~1_combout\);

-- Location: FF_X41_Y29_N5
\po|r3|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(1));

-- Location: IOIBUF_X67_Y31_N8
\entrada3[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(2),
	o => \entrada3[2]~input_o\);

-- Location: LCCOMB_X35_Y28_N12
\po|chaves|comb~761\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~761_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~761_combout\);

-- Location: LCCOMB_X35_Y28_N18
\po|chaves|comb~760\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~760_combout\ = (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~760_combout\);

-- Location: LCCOMB_X35_Y28_N20
\po|chaves|k3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(2) = (!\po|chaves|comb~760_combout\ & ((\po|chaves|comb~761_combout\) # (\po|chaves|k3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~761_combout\,
	datab => \po|chaves|comb~760_combout\,
	datad => \po|chaves|k3\(2),
	combout => \po|chaves|k3\(2));

-- Location: IOIBUF_X67_Y28_N15
\chave3[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(2),
	o => \chave3[2]~input_o\);

-- Location: LCCOMB_X35_Y28_N0
\po|muxChave3|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[2]~2_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(2))) # (!\pc|state.s0~q\ & ((\chave3[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k3\(2),
	datac => \pc|state.s0~q\,
	datad => \chave3[2]~input_o\,
	combout => \po|muxChave3|result[2]~2_combout\);

-- Location: FF_X35_Y28_N1
\po|rChave3|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(2));

-- Location: LCCOMB_X38_Y29_N20
\po|mux3|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[2]~2_combout\ = \entrada3[2]~input_o\ $ (\po|rChave3|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada3[2]~input_o\,
	datad => \po|rChave3|q\(2),
	combout => \po|mux3|result[2]~2_combout\);

-- Location: FF_X38_Y29_N21
\po|r3|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(2));

-- Location: IOIBUF_X34_Y0_N15
\entrada3[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(3),
	o => \entrada3[3]~input_o\);

-- Location: LCCOMB_X36_Y27_N22
\po|chaves|comb~872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~872_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(3) & (((!\c|cnt\(0) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~872_combout\);

-- Location: LCCOMB_X36_Y27_N4
\po|chaves|comb~871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~871_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(0) $ (((\c|cnt\(3) & !\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~871_combout\);

-- Location: LCCOMB_X36_Y27_N28
\po|chaves|k3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(3) = (!\po|chaves|comb~871_combout\ & ((\po|chaves|comb~872_combout\) # (\po|chaves|k3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~872_combout\,
	datac => \po|chaves|comb~871_combout\,
	datad => \po|chaves|k3\(3),
	combout => \po|chaves|k3\(3));

-- Location: IOIBUF_X50_Y0_N15
\chave3[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(3),
	o => \chave3[3]~input_o\);

-- Location: LCCOMB_X35_Y27_N20
\po|muxChave3|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(3))) # (!\pc|state.s0~q\ & ((\chave3[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k3\(3),
	datac => \chave3[3]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave3|result[3]~3_combout\);

-- Location: FF_X35_Y27_N21
\po|rChave3|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(3));

-- Location: LCCOMB_X35_Y27_N2
\po|mux3|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[3]~3_combout\ = \entrada3[3]~input_o\ $ (\po|rChave3|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada3[3]~input_o\,
	datad => \po|rChave3|q\(3),
	combout => \po|mux3|result[3]~3_combout\);

-- Location: LCCOMB_X34_Y27_N6
\po|r3|q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|r3|q[3]~feeder_combout\ = \po|mux3|result[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \po|mux3|result[3]~3_combout\,
	combout => \po|r3|q[3]~feeder_combout\);

-- Location: FF_X34_Y27_N7
\po|r3|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|r3|q[3]~feeder_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(3));

-- Location: IOIBUF_X32_Y0_N1
\chave3[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(4),
	o => \chave3[4]~input_o\);

-- Location: LCCOMB_X35_Y28_N8
\po|chaves|comb~763\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~763_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(2))))) # (!\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~763_combout\);

-- Location: LCCOMB_X35_Y28_N26
\po|chaves|comb~762\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~762_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(1) & ((\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~762_combout\);

-- Location: LCCOMB_X35_Y28_N10
\po|chaves|k3[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(4) = (!\po|chaves|comb~762_combout\ & ((\po|chaves|comb~763_combout\) # (\po|chaves|k3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~763_combout\,
	datac => \po|chaves|comb~762_combout\,
	datad => \po|chaves|k3\(4),
	combout => \po|chaves|k3\(4));

-- Location: LCCOMB_X35_Y28_N30
\po|muxChave3|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k3\(4)))) # (!\pc|state.s0~q\ & (\chave3[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave3[4]~input_o\,
	datad => \po|chaves|k3\(4),
	combout => \po|muxChave3|result[4]~4_combout\);

-- Location: FF_X35_Y28_N31
\po|rChave3|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(4));

-- Location: IOIBUF_X38_Y0_N22
\entrada3[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(4),
	o => \entrada3[4]~input_o\);

-- Location: LCCOMB_X36_Y27_N30
\po|mux3|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[4]~4_combout\ = \po|rChave3|q\(4) $ (\entrada3[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(4),
	datad => \entrada3[4]~input_o\,
	combout => \po|mux3|result[4]~4_combout\);

-- Location: FF_X36_Y27_N31
\po|r3|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(4));

-- Location: LCCOMB_X35_Y28_N28
\po|chaves|comb~765\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~765_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(1) $ (\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(1) & (!\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~765_combout\);

-- Location: LCCOMB_X35_Y28_N14
\po|chaves|comb~764\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~764_combout\ = (\c|cnt\(1) & (\c|cnt\(0) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(1) & (\c|cnt\(2) $ (((\c|cnt\(0)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~764_combout\);

-- Location: LCCOMB_X35_Y28_N24
\po|chaves|k3[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(5) = (!\po|chaves|comb~764_combout\ & ((\po|chaves|comb~765_combout\) # (\po|chaves|k3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~765_combout\,
	datac => \po|chaves|comb~764_combout\,
	datad => \po|chaves|k3\(5),
	combout => \po|chaves|k3\(5));

-- Location: IOIBUF_X38_Y0_N1
\chave3[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(5),
	o => \chave3[5]~input_o\);

-- Location: LCCOMB_X35_Y28_N4
\po|muxChave3|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(5))) # (!\pc|state.s0~q\ & ((\chave3[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k3\(5),
	datac => \pc|state.s0~q\,
	datad => \chave3[5]~input_o\,
	combout => \po|muxChave3|result[5]~5_combout\);

-- Location: FF_X35_Y28_N5
\po|rChave3|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(5));

-- Location: IOIBUF_X67_Y24_N1
\entrada3[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(5),
	o => \entrada3[5]~input_o\);

-- Location: LCCOMB_X38_Y27_N30
\po|mux3|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[5]~5_combout\ = \po|rChave3|q\(5) $ (\entrada3[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(5),
	datad => \entrada3[5]~input_o\,
	combout => \po|mux3|result[5]~5_combout\);

-- Location: FF_X38_Y27_N31
\po|r3|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(5));

-- Location: IOIBUF_X41_Y0_N22
\entrada3[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(6),
	o => \entrada3[6]~input_o\);

-- Location: LCCOMB_X33_Y29_N4
\po|chaves|comb~921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~921_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & ((\c|cnt\(0)) # ((\c|cnt\(1) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~921_combout\);

-- Location: LCCOMB_X33_Y29_N22
\po|chaves|comb~922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~922_combout\ = (\c|cnt\(0) & (\c|cnt\(3) & (!\c|cnt\(1) & !\c|cnt\(2)))) # (!\c|cnt\(0) & (!\c|cnt\(3) & (\c|cnt\(1) $ (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(3),
	datac => \c|cnt\(1),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~922_combout\);

-- Location: LCCOMB_X33_Y29_N6
\po|chaves|k3[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(6) = (!\po|chaves|comb~921_combout\ & ((\po|chaves|comb~922_combout\) # (\po|chaves|k3\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~921_combout\,
	datac => \po|chaves|comb~922_combout\,
	datad => \po|chaves|k3\(6),
	combout => \po|chaves|k3\(6));

-- Location: IOIBUF_X38_Y43_N15
\chave3[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(6),
	o => \chave3[6]~input_o\);

-- Location: LCCOMB_X34_Y29_N20
\po|muxChave3|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(6))) # (!\pc|state.s0~q\ & ((\chave3[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \po|chaves|k3\(6),
	datac => \chave3[6]~input_o\,
	combout => \po|muxChave3|result[6]~6_combout\);

-- Location: FF_X34_Y29_N21
\po|rChave3|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(6));

-- Location: LCCOMB_X38_Y27_N4
\po|mux3|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[6]~6_combout\ = \entrada3[6]~input_o\ $ (\po|rChave3|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada3[6]~input_o\,
	datad => \po|rChave3|q\(6),
	combout => \po|mux3|result[6]~6_combout\);

-- Location: FF_X38_Y27_N5
\po|r3|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(6));

-- Location: IOIBUF_X67_Y13_N15
\entrada3[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada3(7),
	o => \entrada3[7]~input_o\);

-- Location: LCCOMB_X34_Y31_N28
\po|chaves|comb~767\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~767_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~767_combout\);

-- Location: LCCOMB_X30_Y31_N26
\po|chaves|comb~766\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~766_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & (\c|cnt\(2) & \c|cnt\(0))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & (\c|cnt\(2) $ (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~766_combout\);

-- Location: LCCOMB_X33_Y31_N12
\po|chaves|k3[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k3\(7) = (!\po|chaves|comb~766_combout\ & ((\po|chaves|comb~767_combout\) # (\po|chaves|k3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~767_combout\,
	datac => \po|chaves|comb~766_combout\,
	datad => \po|chaves|k3\(7),
	combout => \po|chaves|k3\(7));

-- Location: IOIBUF_X59_Y43_N1
\chave3[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave3(7),
	o => \chave3[7]~input_o\);

-- Location: LCCOMB_X32_Y31_N4
\po|muxChave3|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave3|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k3\(7))) # (!\pc|state.s0~q\ & ((\chave3[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k3\(7),
	datad => \chave3[7]~input_o\,
	combout => \po|muxChave3|result[7]~7_combout\);

-- Location: FF_X32_Y31_N5
\po|rChave3|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave3|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave3|q\(7));

-- Location: LCCOMB_X36_Y25_N20
\po|mux3|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux3|result[7]~7_combout\ = \entrada3[7]~input_o\ $ (\po|rChave3|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada3[7]~input_o\,
	datad => \po|rChave3|q\(7),
	combout => \po|mux3|result[7]~7_combout\);

-- Location: FF_X36_Y25_N21
\po|r3|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux3|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r3|q\(7));

-- Location: M9K_X40_Y27_N0
\po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom2_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram2_rtl_0|altsyncram_ta71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y28_N6
\po|roundAes|mc3|saida4[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[7]~0_combout\ = \po|roundAes|r23|q\(7) $ (\po|roundAes|r19|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r23|q\(7),
	datad => \po|roundAes|r19|q\(7),
	combout => \po|roundAes|mc3|saida4[7]~0_combout\);

-- Location: LCCOMB_X39_Y28_N28
\po|roundAes|mc3|saida1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(0) = \po|roundAes|r27|q\(0) $ (\po|roundAes|r31|q\(0) $ (\po|roundAes|r23|q\(0) $ (\po|roundAes|mc3|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(0),
	datab => \po|roundAes|r31|q\(0),
	datac => \po|roundAes|r23|q\(0),
	datad => \po|roundAes|mc3|saida4[7]~0_combout\,
	combout => \po|roundAes|mc3|saida1\(0));

-- Location: FF_X39_Y28_N29
\po|roundAes|r35|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(0));

-- Location: LCCOMB_X39_Y28_N8
\po|roundAes|adK3|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(0) = \po|rChave3|q\(0) $ (\po|roundAes|r35|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(0),
	datad => \po|roundAes|r35|q\(0),
	combout => \po|roundAes|adK3|saida\(0));

-- Location: FF_X39_Y28_N9
\po|r19|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(0));

-- Location: LCCOMB_X39_Y28_N22
\po|roundAes|mc3|saida1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(1) = \po|roundAes|r31|q\(1) $ (\po|roundAes|r27|q\(1) $ (\po|roundAes|r23|q\(1) $ (\po|roundAes|mc3|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(1),
	datab => \po|roundAes|r27|q\(1),
	datac => \po|roundAes|r23|q\(1),
	datad => \po|roundAes|mc3|saida4[7]~0_combout\,
	combout => \po|roundAes|mc3|saida1\(1));

-- Location: FF_X39_Y28_N23
\po|roundAes|r35|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(1));

-- Location: LCCOMB_X35_Y28_N2
\po|roundAes|adK3|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(1) = \po|roundAes|r35|q\(1) $ (\po|rChave3|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r35|q\(1),
	datad => \po|rChave3|q\(1),
	combout => \po|roundAes|adK3|saida\(1));

-- Location: FF_X35_Y28_N3
\po|r19|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(1));

-- Location: LCCOMB_X39_Y29_N2
\po|roundAes|mc3|saida4[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[2]~1_combout\ = \po|roundAes|r19|q\(0) $ (\po|roundAes|r27|q\(2) $ (\po|roundAes|r23|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r19|q\(0),
	datac => \po|roundAes|r27|q\(2),
	datad => \po|roundAes|r23|q\(2),
	combout => \po|roundAes|mc3|saida4[2]~1_combout\);

-- Location: LCCOMB_X39_Y29_N26
\po|roundAes|mc3|saida1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(2) = \po|roundAes|r23|q\(0) $ (\po|roundAes|r31|q\(2) $ (\po|roundAes|mc3|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(0),
	datac => \po|roundAes|r31|q\(2),
	datad => \po|roundAes|mc3|saida4[2]~1_combout\,
	combout => \po|roundAes|mc3|saida1\(2));

-- Location: FF_X39_Y29_N27
\po|roundAes|r35|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(2));

-- Location: LCCOMB_X38_Y29_N30
\po|roundAes|adK3|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(2) = \po|roundAes|r35|q\(2) $ (\po|rChave3|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r35|q\(2),
	datad => \po|rChave3|q\(2),
	combout => \po|roundAes|adK3|saida\(2));

-- Location: FF_X38_Y29_N31
\po|r19|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(2));

-- Location: LCCOMB_X39_Y25_N2
\po|roundAes|mc3|saida2[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2[3]~0_combout\ = \po|roundAes|r27|q\(3) $ (\po|roundAes|r31|q\(3) $ (\po|roundAes|r23|q\(7) $ (\po|roundAes|r23|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(3),
	datab => \po|roundAes|r31|q\(3),
	datac => \po|roundAes|r23|q\(7),
	datad => \po|roundAes|r23|q\(1),
	combout => \po|roundAes|mc3|saida2[3]~0_combout\);

-- Location: LCCOMB_X39_Y25_N12
\po|roundAes|mc3|saida1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(3) = \po|roundAes|r19|q\(7) $ (\po|roundAes|r19|q\(1) $ (\po|roundAes|r23|q\(3) $ (\po|roundAes|mc3|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r19|q\(7),
	datab => \po|roundAes|r19|q\(1),
	datac => \po|roundAes|r23|q\(3),
	datad => \po|roundAes|mc3|saida2[3]~0_combout\,
	combout => \po|roundAes|mc3|saida1\(3));

-- Location: FF_X39_Y25_N13
\po|roundAes|r35|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(3));

-- Location: LCCOMB_X36_Y25_N28
\po|roundAes|adK3|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(3) = \po|rChave3|q\(3) $ (\po|roundAes|r35|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(3),
	datad => \po|roundAes|r35|q\(3),
	combout => \po|roundAes|adK3|saida\(3));

-- Location: FF_X36_Y25_N29
\po|r19|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(3));

-- Location: LCCOMB_X39_Y27_N18
\po|roundAes|mc3|saida2[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2[4]~1_combout\ = \po|roundAes|r23|q\(2) $ (\po|roundAes|r27|q\(4) $ (\po|roundAes|r31|q\(4) $ (\po|roundAes|r23|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(2),
	datab => \po|roundAes|r27|q\(4),
	datac => \po|roundAes|r31|q\(4),
	datad => \po|roundAes|r23|q\(7),
	combout => \po|roundAes|mc3|saida2[4]~1_combout\);

-- Location: LCCOMB_X39_Y27_N22
\po|roundAes|mc3|saida1[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(4) = \po|roundAes|r19|q\(7) $ (\po|roundAes|r19|q\(2) $ (\po|roundAes|r23|q\(4) $ (\po|roundAes|mc3|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r19|q\(7),
	datab => \po|roundAes|r19|q\(2),
	datac => \po|roundAes|r23|q\(4),
	datad => \po|roundAes|mc3|saida2[4]~1_combout\,
	combout => \po|roundAes|mc3|saida1\(4));

-- Location: FF_X39_Y27_N23
\po|roundAes|r35|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(4));

-- Location: LCCOMB_X35_Y27_N6
\po|roundAes|adK3|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(4) = \po|rChave3|q\(4) $ (\po|roundAes|r35|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(4),
	datad => \po|roundAes|r35|q\(4),
	combout => \po|roundAes|adK3|saida\(4));

-- Location: FF_X35_Y27_N7
\po|r19|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(4));

-- Location: LCCOMB_X39_Y25_N16
\po|roundAes|mc3|saida4[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[5]~2_combout\ = \po|roundAes|r27|q\(5) $ (\po|roundAes|r19|q\(3) $ (\po|roundAes|r23|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r27|q\(5),
	datac => \po|roundAes|r19|q\(3),
	datad => \po|roundAes|r23|q\(5),
	combout => \po|roundAes|mc3|saida4[5]~2_combout\);

-- Location: LCCOMB_X39_Y25_N6
\po|roundAes|mc3|saida1[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(5) = \po|roundAes|r31|q\(5) $ (\po|roundAes|r23|q\(3) $ (\po|roundAes|mc3|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r31|q\(5),
	datac => \po|roundAes|r23|q\(3),
	datad => \po|roundAes|mc3|saida4[5]~2_combout\,
	combout => \po|roundAes|mc3|saida1\(5));

-- Location: FF_X39_Y25_N7
\po|roundAes|r35|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(5));

-- Location: LCCOMB_X39_Y25_N30
\po|roundAes|adK3|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(5) = \po|roundAes|r35|q\(5) $ (\po|rChave3|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r35|q\(5),
	datad => \po|rChave3|q\(5),
	combout => \po|roundAes|adK3|saida\(5));

-- Location: FF_X39_Y25_N31
\po|r19|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(5));

-- Location: LCCOMB_X39_Y27_N16
\po|roundAes|mc3|saida4[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[6]~3_combout\ = \po|roundAes|r19|q\(4) $ (\po|roundAes|r23|q\(6) $ (\po|roundAes|r27|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r19|q\(4),
	datac => \po|roundAes|r23|q\(6),
	datad => \po|roundAes|r27|q\(6),
	combout => \po|roundAes|mc3|saida4[6]~3_combout\);

-- Location: LCCOMB_X39_Y27_N8
\po|roundAes|mc3|saida1[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(6) = \po|roundAes|r31|q\(6) $ (\po|roundAes|r23|q\(4) $ (\po|roundAes|mc3|saida4[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r31|q\(6),
	datac => \po|roundAes|r23|q\(4),
	datad => \po|roundAes|mc3|saida4[6]~3_combout\,
	combout => \po|roundAes|mc3|saida1\(6));

-- Location: FF_X39_Y27_N9
\po|roundAes|r35|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(6));

-- Location: LCCOMB_X39_Y27_N24
\po|roundAes|adK3|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(6) = \po|roundAes|r35|q\(6) $ (\po|rChave3|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r35|q\(6),
	datad => \po|rChave3|q\(6),
	combout => \po|roundAes|adK3|saida\(6));

-- Location: FF_X39_Y27_N25
\po|r19|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(6));

-- Location: LCCOMB_X39_Y25_N14
\po|roundAes|mc3|saida1[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1[7]~0_combout\ = \po|roundAes|r23|q\(7) $ (\po|roundAes|r19|q\(5) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|r23|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(7),
	datab => \po|roundAes|r19|q\(5),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|r23|q\(5),
	combout => \po|roundAes|mc3|saida1[7]~0_combout\);

-- Location: LCCOMB_X39_Y25_N24
\po|roundAes|mc3|saida1[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida1\(7) = \po|roundAes|mc3|saida1[7]~0_combout\ $ (\po|roundAes|r31|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|mc3|saida1[7]~0_combout\,
	datad => \po|roundAes|r31|q\(7),
	combout => \po|roundAes|mc3|saida1\(7));

-- Location: FF_X39_Y25_N25
\po|roundAes|r35|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida1\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r35|q\(7));

-- Location: LCCOMB_X36_Y25_N30
\po|roundAes|adK3|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK3|saida\(7) = \po|roundAes|r35|q\(7) $ (\po|rChave3|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r35|q\(7),
	datad => \po|rChave3|q\(7),
	combout => \po|roundAes|adK3|saida\(7));

-- Location: FF_X36_Y25_N31
\po|r19|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK3|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r19|q\(7));

-- Location: M9K_X40_Y24_N0
\po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom2_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram2_rtl_0|altsyncram_ta71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram2_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y24_N12
\po|last_roundAes|adK3|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(0) = \po|rChave3|q\(0) $ (\po|last_roundAes|r35|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(0),
	datad => \po|last_roundAes|r35|q\(0),
	combout => \po|last_roundAes|adK3|saida\(0));

-- Location: LCCOMB_X41_Y22_N12
\po|last_roundAes|adK3|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(1) = \po|rChave3|q\(1) $ (\po|last_roundAes|r35|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(1),
	datad => \po|last_roundAes|r35|q\(1),
	combout => \po|last_roundAes|adK3|saida\(1));

-- Location: LCCOMB_X38_Y29_N4
\po|last_roundAes|adK3|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(2) = \po|rChave3|q\(2) $ (\po|last_roundAes|r35|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave3|q\(2),
	datad => \po|last_roundAes|r35|q\(2),
	combout => \po|last_roundAes|adK3|saida\(2));

-- Location: LCCOMB_X39_Y23_N24
\po|last_roundAes|adK3|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(3) = \po|rChave3|q\(3) $ (\po|last_roundAes|r35|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(3),
	datad => \po|last_roundAes|r35|q\(3),
	combout => \po|last_roundAes|adK3|saida\(3));

-- Location: LCCOMB_X41_Y23_N28
\po|last_roundAes|adK3|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(4) = \po|rChave3|q\(4) $ (\po|last_roundAes|r35|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave3|q\(4),
	datad => \po|last_roundAes|r35|q\(4),
	combout => \po|last_roundAes|adK3|saida\(4));

-- Location: LCCOMB_X39_Y26_N24
\po|last_roundAes|adK3|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(5) = \po|rChave3|q\(5) $ (\po|last_roundAes|r35|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave3|q\(5),
	datad => \po|last_roundAes|r35|q\(5),
	combout => \po|last_roundAes|adK3|saida\(5));

-- Location: LCCOMB_X39_Y23_N6
\po|last_roundAes|adK3|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(6) = \po|last_roundAes|r35|q\(6) $ (\po|rChave3|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r35|q\(6),
	datad => \po|rChave3|q\(6),
	combout => \po|last_roundAes|adK3|saida\(6));

-- Location: LCCOMB_X39_Y24_N12
\po|last_roundAes|adK3|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK3|saida\(7) = \po|last_roundAes|r35|q\(7) $ (\po|rChave3|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r35|q\(7),
	datad => \po|rChave3|q\(7),
	combout => \po|last_roundAes|adK3|saida\(7));

-- Location: IOIBUF_X67_Y31_N22
\chave4[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(0),
	o => \chave4[0]~input_o\);

-- Location: LCCOMB_X30_Y31_N28
\po|chaves|comb~768\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~768_combout\ = (\c|cnt\(2) & (\c|cnt\(1) & (!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(0) & ((\c|cnt\(1)) # (!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~768_combout\);

-- Location: LCCOMB_X30_Y32_N12
\po|chaves|comb~769\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~769_combout\ = (\c|cnt\(1) & (!\c|cnt\(0) & (!\c|cnt\(2)))) # (!\c|cnt\(1) & ((\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~769_combout\);

-- Location: LCCOMB_X30_Y31_N24
\po|chaves|k4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(0) = (!\po|chaves|comb~768_combout\ & ((\po|chaves|comb~769_combout\) # (\po|chaves|k4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~768_combout\,
	datac => \po|chaves|comb~769_combout\,
	datad => \po|chaves|k4\(0),
	combout => \po|chaves|k4\(0));

-- Location: LCCOMB_X32_Y31_N18
\po|muxChave4|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k4\(0)))) # (!\pc|state.s0~q\ & (\chave4[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave4[0]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k4\(0),
	combout => \po|muxChave4|result[0]~0_combout\);

-- Location: FF_X32_Y31_N19
\po|rChave4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(0));

-- Location: IOIBUF_X63_Y43_N15
\chave15[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(0),
	o => \chave15[0]~input_o\);

-- Location: LCCOMB_X34_Y31_N6
\po|chaves|comb~889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~889_combout\ = (\c|cnt\(0) & (\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (!\c|cnt\(3) & ((\c|cnt\(2)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~889_combout\);

-- Location: LCCOMB_X33_Y31_N2
\po|chaves|comb~888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~888_combout\ = (\c|cnt\(0) & (!\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (((!\c|cnt\(2) & \c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~888_combout\);

-- Location: LCCOMB_X33_Y31_N10
\po|chaves|k15[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(0) = (!\po|chaves|comb~889_combout\ & ((\po|chaves|comb~888_combout\) # (\po|chaves|k15\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~889_combout\,
	datab => \po|chaves|comb~888_combout\,
	datad => \po|chaves|k15\(0),
	combout => \po|chaves|k15\(0));

-- Location: LCCOMB_X33_Y33_N20
\po|muxChave15|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k15\(0)))) # (!\pc|state.s0~q\ & (\chave15[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave15[0]~input_o\,
	datad => \po|chaves|k15\(0),
	combout => \po|muxChave15|result[0]~0_combout\);

-- Location: FF_X33_Y33_N21
\po|rChave15|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(0));

-- Location: IOIBUF_X32_Y43_N22
\entrada15[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(0),
	o => \entrada15[0]~input_o\);

-- Location: LCCOMB_X32_Y32_N22
\po|mux15|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[0]~0_combout\ = \po|rChave15|q\(0) $ (\entrada15[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave15|q\(0),
	datac => \entrada15[0]~input_o\,
	combout => \po|mux15|result[0]~0_combout\);

-- Location: FF_X32_Y32_N23
\po|r15|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(0));

-- Location: IOIBUF_X5_Y43_N8
\entrada15[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(1),
	o => \entrada15[1]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\chave15[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(1),
	o => \chave15[1]~input_o\);

-- Location: LCCOMB_X33_Y31_N0
\po|chaves|comb~890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~890_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~890_combout\);

-- Location: LCCOMB_X33_Y31_N26
\po|chaves|comb~891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~891_combout\ = (\c|cnt\(0) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~891_combout\);

-- Location: LCCOMB_X33_Y31_N18
\po|chaves|k15[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(1) = (!\po|chaves|comb~890_combout\ & ((\po|chaves|comb~891_combout\) # (\po|chaves|k15\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~890_combout\,
	datac => \po|chaves|comb~891_combout\,
	datad => \po|chaves|k15\(1),
	combout => \po|chaves|k15\(1));

-- Location: LCCOMB_X33_Y31_N8
\po|muxChave15|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[1]~1_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k15\(1)))) # (!\pc|state.s0~q\ & (\chave15[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave15[1]~input_o\,
	datad => \po|chaves|k15\(1),
	combout => \po|muxChave15|result[1]~1_combout\);

-- Location: FF_X33_Y31_N9
\po|rChave15|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(1));

-- Location: LCCOMB_X29_Y31_N0
\po|mux15|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[1]~1_combout\ = \entrada15[1]~input_o\ $ (\po|rChave15|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada15[1]~input_o\,
	datac => \po|rChave15|q\(1),
	combout => \po|mux15|result[1]~1_combout\);

-- Location: FF_X29_Y31_N1
\po|r15|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(1));

-- Location: IOIBUF_X25_Y43_N8
\entrada15[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(2),
	o => \entrada15[2]~input_o\);

-- Location: LCCOMB_X29_Y30_N10
\po|chaves|comb~892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~892_combout\ = (!\c|cnt\(0) & ((\c|cnt\(2) & (!\c|cnt\(3))) # (!\c|cnt\(2) & (\c|cnt\(3) & \c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~892_combout\);

-- Location: LCCOMB_X28_Y30_N26
\po|chaves|comb~893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~893_combout\ = (\c|cnt\(2) & (\c|cnt\(0) & ((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~893_combout\);

-- Location: LCCOMB_X28_Y30_N28
\po|chaves|k15[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(2) = (!\po|chaves|comb~892_combout\ & ((\po|chaves|comb~893_combout\) # (\po|chaves|k15\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~892_combout\,
	datac => \po|chaves|comb~893_combout\,
	datad => \po|chaves|k15\(2),
	combout => \po|chaves|k15\(2));

-- Location: IOIBUF_X0_Y15_N8
\chave15[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(2),
	o => \chave15[2]~input_o\);

-- Location: LCCOMB_X29_Y29_N18
\po|muxChave15|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[2]~2_combout\ = (\pc|state.s0~q\ & (\po|chaves|k15\(2))) # (!\pc|state.s0~q\ & ((\chave15[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k15\(2),
	datac => \chave15[2]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave15|result[2]~2_combout\);

-- Location: FF_X29_Y29_N19
\po|rChave15|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(2));

-- Location: LCCOMB_X29_Y29_N6
\po|mux15|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[2]~2_combout\ = \entrada15[2]~input_o\ $ (\po|rChave15|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada15[2]~input_o\,
	datad => \po|rChave15|q\(2),
	combout => \po|mux15|result[2]~2_combout\);

-- Location: LCCOMB_X28_Y29_N0
\po|r15|q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|r15|q[2]~feeder_combout\ = \po|mux15|result[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \po|mux15|result[2]~2_combout\,
	combout => \po|r15|q[2]~feeder_combout\);

-- Location: FF_X28_Y29_N1
\po|r15|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|r15|q[2]~feeder_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(2));

-- Location: IOIBUF_X67_Y14_N22
\entrada15[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(3),
	o => \entrada15[3]~input_o\);

-- Location: LCCOMB_X36_Y30_N12
\po|chaves|comb~980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~980_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((!\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (((!\c|cnt\(1) & \c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~980_combout\);

-- Location: LCCOMB_X36_Y29_N8
\po|chaves|comb~979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~979_combout\ = (\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(2))))) # (!\c|cnt\(1) & (\c|cnt\(0) & (\c|cnt\(3) & !\c|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~979_combout\);

-- Location: LCCOMB_X36_Y29_N20
\po|chaves|k15[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(3) = (!\po|chaves|comb~979_combout\ & ((\po|chaves|comb~980_combout\) # (\po|chaves|k15\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~980_combout\,
	datac => \po|chaves|comb~979_combout\,
	datad => \po|chaves|k15\(3),
	combout => \po|chaves|k15\(3));

-- Location: IOIBUF_X43_Y0_N22
\chave15[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(3),
	o => \chave15[3]~input_o\);

-- Location: LCCOMB_X35_Y29_N0
\po|muxChave15|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k15\(3))) # (!\pc|state.s0~q\ & ((\chave15[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k15\(3),
	datac => \pc|state.s0~q\,
	datad => \chave15[3]~input_o\,
	combout => \po|muxChave15|result[3]~3_combout\);

-- Location: FF_X35_Y29_N1
\po|rChave15|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(3));

-- Location: LCCOMB_X35_Y32_N6
\po|mux15|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[3]~3_combout\ = \entrada15[3]~input_o\ $ (\po|rChave15|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada15[3]~input_o\,
	datad => \po|rChave15|q\(3),
	combout => \po|mux15|result[3]~3_combout\);

-- Location: FF_X35_Y32_N7
\po|r15|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(3));

-- Location: IOIBUF_X67_Y37_N15
\entrada15[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(4),
	o => \entrada15[4]~input_o\);

-- Location: IOIBUF_X67_Y10_N8
\chave15[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(4),
	o => \chave15[4]~input_o\);

-- Location: LCCOMB_X36_Y31_N4
\po|chaves|comb~982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~982_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(3))))) # (!\c|cnt\(0) & (\c|cnt\(1) & ((!\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~982_combout\);

-- Location: LCCOMB_X36_Y29_N30
\po|chaves|comb~981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~981_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (((\c|cnt\(0) & !\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~981_combout\);

-- Location: LCCOMB_X36_Y29_N10
\po|chaves|k15[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(4) = (!\po|chaves|comb~981_combout\ & ((\po|chaves|comb~982_combout\) # (\po|chaves|k15\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~982_combout\,
	datac => \po|chaves|comb~981_combout\,
	datad => \po|chaves|k15\(4),
	combout => \po|chaves|k15\(4));

-- Location: LCCOMB_X36_Y29_N22
\po|muxChave15|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k15\(4)))) # (!\pc|state.s0~q\ & (\chave15[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \chave15[4]~input_o\,
	datad => \po|chaves|k15\(4),
	combout => \po|muxChave15|result[4]~4_combout\);

-- Location: FF_X36_Y29_N23
\po|rChave15|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(4));

-- Location: LCCOMB_X36_Y32_N24
\po|mux15|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[4]~4_combout\ = \entrada15[4]~input_o\ $ (\po|rChave15|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada15[4]~input_o\,
	datad => \po|rChave15|q\(4),
	combout => \po|mux15|result[4]~4_combout\);

-- Location: FF_X36_Y32_N25
\po|r15|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(4));

-- Location: IOIBUF_X67_Y16_N22
\entrada15[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(5),
	o => \entrada15[5]~input_o\);

-- Location: LCCOMB_X33_Y28_N26
\po|chaves|comb~984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~984_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(1) $ (((\c|cnt\(0) & \c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~984_combout\);

-- Location: LCCOMB_X34_Y32_N30
\po|chaves|comb~983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~983_combout\ = (\c|cnt\(0) & ((\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))) # (!\c|cnt\(1) & (!\c|cnt\(2) & !\c|cnt\(3))))) # (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~983_combout\);

-- Location: LCCOMB_X33_Y28_N28
\po|chaves|k15[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(5) = (!\po|chaves|comb~983_combout\ & ((\po|chaves|comb~984_combout\) # (\po|chaves|k15\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~984_combout\,
	datac => \po|chaves|comb~983_combout\,
	datad => \po|chaves|k15\(5),
	combout => \po|chaves|k15\(5));

-- Location: IOIBUF_X11_Y0_N29
\chave15[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(5),
	o => \chave15[5]~input_o\);

-- Location: LCCOMB_X33_Y28_N12
\po|muxChave15|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k15\(5))) # (!\pc|state.s0~q\ & ((\chave15[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k15\(5),
	datac => \chave15[5]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave15|result[5]~5_combout\);

-- Location: FF_X33_Y28_N13
\po|rChave15|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(5));

-- Location: LCCOMB_X32_Y32_N24
\po|mux15|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[5]~5_combout\ = \entrada15[5]~input_o\ $ (\po|rChave15|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada15[5]~input_o\,
	datad => \po|rChave15|q\(5),
	combout => \po|mux15|result[5]~5_combout\);

-- Location: FF_X32_Y32_N25
\po|r15|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(5));

-- Location: IOIBUF_X67_Y32_N22
\entrada15[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(6),
	o => \entrada15[6]~input_o\);

-- Location: LCCOMB_X36_Y27_N10
\po|chaves|comb~855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~855_combout\ = (!\c|cnt\(2) & ((\c|cnt\(3) & ((!\c|cnt\(1)))) # (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(3),
	datac => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~855_combout\);

-- Location: LCCOMB_X36_Y27_N0
\po|chaves|comb~854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~854_combout\ = (\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(1) & \c|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~854_combout\);

-- Location: LCCOMB_X35_Y27_N12
\po|chaves|k15[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(6) = (!\po|chaves|comb~854_combout\ & ((\po|chaves|comb~855_combout\) # (\po|chaves|k15\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~855_combout\,
	datac => \po|chaves|comb~854_combout\,
	datad => \po|chaves|k15\(6),
	combout => \po|chaves|k15\(6));

-- Location: IOIBUF_X67_Y15_N15
\chave15[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(6),
	o => \chave15[6]~input_o\);

-- Location: LCCOMB_X36_Y29_N16
\po|muxChave15|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k15\(6))) # (!\pc|state.s0~q\ & ((\chave15[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k15\(6),
	datac => \pc|state.s0~q\,
	datad => \chave15[6]~input_o\,
	combout => \po|muxChave15|result[6]~6_combout\);

-- Location: FF_X36_Y29_N17
\po|rChave15|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(6));

-- Location: LCCOMB_X35_Y32_N12
\po|mux15|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[6]~6_combout\ = \entrada15[6]~input_o\ $ (\po|rChave15|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada15[6]~input_o\,
	datad => \po|rChave15|q\(6),
	combout => \po|mux15|result[6]~6_combout\);

-- Location: FF_X35_Y32_N13
\po|r15|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(6));

-- Location: LCCOMB_X34_Y32_N6
\po|chaves|comb~868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~868_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(0) & (\c|cnt\(1) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~868_combout\);

-- Location: LCCOMB_X32_Y32_N4
\po|chaves|comb~867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~867_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0) & (\c|cnt\(1) $ (!\c|cnt\(3)))) # (!\c|cnt\(0) & ((\c|cnt\(1)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~867_combout\);

-- Location: LCCOMB_X33_Y32_N6
\po|chaves|k15[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k15\(7) = (!\po|chaves|comb~867_combout\ & ((\po|chaves|comb~868_combout\) # (\po|chaves|k15\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~868_combout\,
	datac => \po|chaves|comb~867_combout\,
	datad => \po|chaves|k15\(7),
	combout => \po|chaves|k15\(7));

-- Location: IOIBUF_X41_Y43_N8
\chave15[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave15(7),
	o => \chave15[7]~input_o\);

-- Location: LCCOMB_X33_Y32_N8
\po|muxChave15|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave15|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k15\(7))) # (!\pc|state.s0~q\ & ((\chave15[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k15\(7),
	datab => \pc|state.s0~q\,
	datad => \chave15[7]~input_o\,
	combout => \po|muxChave15|result[7]~7_combout\);

-- Location: FF_X33_Y32_N9
\po|rChave15|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave15|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave15|q\(7));

-- Location: IOIBUF_X61_Y43_N22
\entrada15[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada15(7),
	o => \entrada15[7]~input_o\);

-- Location: LCCOMB_X33_Y32_N22
\po|mux15|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux15|result[7]~7_combout\ = \po|rChave15|q\(7) $ (\entrada15[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(7),
	datad => \entrada15[7]~input_o\,
	combout => \po|mux15|result[7]~7_combout\);

-- Location: FF_X33_Y32_N23
\po|r15|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux15|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r15|q\(7));

-- Location: M9K_X24_Y32_N0
\po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom14_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram14_rtl_0|altsyncram_gc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y39_N15
\entrada10[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(0),
	o => \entrada10[0]~input_o\);

-- Location: IOIBUF_X52_Y43_N15
\chave10[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(0),
	o => \chave10[0]~input_o\);

-- Location: LCCOMB_X34_Y31_N30
\po|chaves|comb~826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~826_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & ((!\c|cnt\(3)))) # (!\c|cnt\(1) & ((\c|cnt\(0)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~826_combout\);

-- Location: LCCOMB_X30_Y32_N16
\po|chaves|comb~825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~825_combout\ = (\c|cnt\(1) & (!\c|cnt\(2) & \c|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~825_combout\);

-- Location: LCCOMB_X34_Y31_N18
\po|chaves|k10[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(0) = (!\po|chaves|comb~825_combout\ & ((\po|chaves|comb~826_combout\) # (\po|chaves|k10\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~826_combout\,
	datac => \po|chaves|comb~825_combout\,
	datad => \po|chaves|k10\(0),
	combout => \po|chaves|k10\(0));

-- Location: LCCOMB_X33_Y31_N16
\po|muxChave10|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(0)))) # (!\pc|state.s0~q\ & (\chave10[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave10[0]~input_o\,
	datad => \po|chaves|k10\(0),
	combout => \po|muxChave10|result[0]~0_combout\);

-- Location: FF_X33_Y31_N17
\po|rChave10|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(0));

-- Location: LCCOMB_X25_Y33_N22
\po|mux10|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[0]~0_combout\ = \entrada10[0]~input_o\ $ (\po|rChave10|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada10[0]~input_o\,
	datad => \po|rChave10|q\(0),
	combout => \po|mux10|result[0]~0_combout\);

-- Location: FF_X25_Y33_N23
\po|r10|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(0));

-- Location: IOIBUF_X0_Y35_N8
\entrada10[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(1),
	o => \entrada10[1]~input_o\);

-- Location: LCCOMB_X36_Y30_N26
\po|chaves|comb~882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~882_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & ((\c|cnt\(3)) # (!\c|cnt\(0)))) # (!\c|cnt\(1) & (\c|cnt\(3) $ (\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~882_combout\);

-- Location: LCCOMB_X35_Y29_N20
\po|chaves|comb~881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~881_combout\ = (\c|cnt\(0) & ((\c|cnt\(2) & (!\c|cnt\(3) & !\c|cnt\(1))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~881_combout\);

-- Location: LCCOMB_X41_Y29_N12
\po|chaves|k10[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(1) = (!\po|chaves|comb~881_combout\ & ((\po|chaves|comb~882_combout\) # (\po|chaves|k10\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~882_combout\,
	datac => \po|chaves|comb~881_combout\,
	datad => \po|chaves|k10\(1),
	combout => \po|chaves|k10\(1));

-- Location: IOIBUF_X67_Y33_N22
\chave10[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(1),
	o => \chave10[1]~input_o\);

-- Location: LCCOMB_X33_Y33_N28
\po|muxChave10|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k10\(1))) # (!\pc|state.s0~q\ & ((\chave10[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k10\(1),
	datad => \chave10[1]~input_o\,
	combout => \po|muxChave10|result[1]~1_combout\);

-- Location: FF_X33_Y33_N29
\po|rChave10|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(1));

-- Location: LCCOMB_X25_Y33_N16
\po|mux10|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[1]~1_combout\ = \entrada10[1]~input_o\ $ (\po|rChave10|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada10[1]~input_o\,
	datad => \po|rChave10|q\(1),
	combout => \po|mux10|result[1]~1_combout\);

-- Location: FF_X25_Y33_N17
\po|r10|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(1));

-- Location: IOIBUF_X0_Y34_N15
\entrada10[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(2),
	o => \entrada10[2]~input_o\);

-- Location: IOIBUF_X25_Y43_N15
\chave10[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(2),
	o => \chave10[2]~input_o\);

-- Location: LCCOMB_X29_Y31_N20
\po|chaves|k10[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(2) = (!\po|chaves|comb~827_combout\ & ((\po|chaves|comb~828_combout\) # (\po|chaves|k10\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~827_combout\,
	datac => \po|chaves|comb~828_combout\,
	datad => \po|chaves|k10\(2),
	combout => \po|chaves|k10\(2));

-- Location: LCCOMB_X32_Y33_N8
\po|muxChave10|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(2)))) # (!\pc|state.s0~q\ & (\chave10[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \chave10[2]~input_o\,
	datac => \po|chaves|k10\(2),
	combout => \po|muxChave10|result[2]~2_combout\);

-- Location: FF_X32_Y33_N9
\po|rChave10|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(2));

-- Location: LCCOMB_X28_Y33_N20
\po|mux10|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[2]~2_combout\ = \entrada10[2]~input_o\ $ (\po|rChave10|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada10[2]~input_o\,
	datad => \po|rChave10|q\(2),
	combout => \po|mux10|result[2]~2_combout\);

-- Location: FF_X28_Y33_N21
\po|r10|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(2));

-- Location: IOIBUF_X0_Y33_N15
\chave10[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(3),
	o => \chave10[3]~input_o\);

-- Location: LCCOMB_X36_Y31_N14
\po|chaves|comb~829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~829_combout\ = (!\c|cnt\(3) & ((\c|cnt\(1) & ((!\c|cnt\(2)) # (!\c|cnt\(0)))) # (!\c|cnt\(1) & ((\c|cnt\(0)) # (\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~829_combout\);

-- Location: LCCOMB_X35_Y31_N8
\po|chaves|comb~800\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~800_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(0) & (\c|cnt\(1) & \c|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~800_combout\);

-- Location: LCCOMB_X35_Y31_N18
\po|chaves|k10[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(3) = (!\po|chaves|comb~829_combout\ & ((\po|chaves|comb~800_combout\) # (\po|chaves|k10\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~829_combout\,
	datac => \po|chaves|comb~800_combout\,
	datad => \po|chaves|k10\(3),
	combout => \po|chaves|k10\(3));

-- Location: LCCOMB_X32_Y33_N10
\po|muxChave10|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(3)))) # (!\pc|state.s0~q\ & (\chave10[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave10[3]~input_o\,
	datab => \po|chaves|k10\(3),
	datac => \pc|state.s0~q\,
	combout => \po|muxChave10|result[3]~3_combout\);

-- Location: FF_X32_Y33_N11
\po|rChave10|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(3));

-- Location: IOIBUF_X0_Y37_N15
\entrada10[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(3),
	o => \entrada10[3]~input_o\);

-- Location: LCCOMB_X28_Y33_N10
\po|mux10|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[3]~3_combout\ = \po|rChave10|q\(3) $ (\entrada10[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave10|q\(3),
	datac => \entrada10[3]~input_o\,
	combout => \po|mux10|result[3]~3_combout\);

-- Location: FF_X28_Y33_N11
\po|r10|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(3));

-- Location: IOIBUF_X0_Y8_N8
\chave10[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(4),
	o => \chave10[4]~input_o\);

-- Location: LCCOMB_X29_Y28_N2
\po|chaves|comb~947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~947_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & ((\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~947_combout\);

-- Location: LCCOMB_X30_Y30_N4
\po|chaves|comb~948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~948_combout\ = (\c|cnt\(0) & (!\c|cnt\(3) & ((!\c|cnt\(2)) # (!\c|cnt\(1))))) # (!\c|cnt\(0) & (((\c|cnt\(3) & !\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~948_combout\);

-- Location: LCCOMB_X29_Y29_N24
\po|chaves|k10[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(4) = (!\po|chaves|comb~947_combout\ & ((\po|chaves|comb~948_combout\) # (\po|chaves|k10\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~947_combout\,
	datab => \po|chaves|comb~948_combout\,
	datad => \po|chaves|k10\(4),
	combout => \po|chaves|k10\(4));

-- Location: LCCOMB_X29_Y29_N20
\po|muxChave10|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(4)))) # (!\pc|state.s0~q\ & (\chave10[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave10[4]~input_o\,
	datad => \po|chaves|k10\(4),
	combout => \po|muxChave10|result[4]~4_combout\);

-- Location: FF_X29_Y29_N21
\po|rChave10|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(4));

-- Location: IOIBUF_X0_Y37_N22
\entrada10[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(4),
	o => \entrada10[4]~input_o\);

-- Location: LCCOMB_X28_Y33_N12
\po|mux10|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[4]~4_combout\ = \po|rChave10|q\(4) $ (\entrada10[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave10|q\(4),
	datac => \entrada10[4]~input_o\,
	combout => \po|mux10|result[4]~4_combout\);

-- Location: FF_X28_Y33_N13
\po|r10|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(4));

-- Location: LCCOMB_X29_Y31_N14
\po|chaves|comb~830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~830_combout\ = (\c|cnt\(1) & (\c|cnt\(2) & !\c|cnt\(3))) # (!\c|cnt\(1) & (!\c|cnt\(2) & \c|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~830_combout\);

-- Location: LCCOMB_X35_Y31_N24
\po|chaves|comb~831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~831_combout\ = (\c|cnt\(1) & (((!\c|cnt\(2))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~831_combout\);

-- Location: LCCOMB_X30_Y31_N2
\po|chaves|k10[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(5) = (!\po|chaves|comb~830_combout\ & ((\po|chaves|comb~831_combout\) # (\po|chaves|k10\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~830_combout\,
	datac => \po|chaves|comb~831_combout\,
	datad => \po|chaves|k10\(5),
	combout => \po|chaves|k10\(5));

-- Location: IOIBUF_X67_Y30_N1
\chave10[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(5),
	o => \chave10[5]~input_o\);

-- Location: LCCOMB_X32_Y30_N22
\po|muxChave10|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k10\(5))) # (!\pc|state.s0~q\ & ((\chave10[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \po|chaves|k10\(5),
	datad => \chave10[5]~input_o\,
	combout => \po|muxChave10|result[5]~5_combout\);

-- Location: FF_X32_Y30_N23
\po|rChave10|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(5));

-- Location: IOIBUF_X27_Y0_N1
\entrada10[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(5),
	o => \entrada10[5]~input_o\);

-- Location: LCCOMB_X28_Y31_N30
\po|mux10|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[5]~5_combout\ = \po|rChave10|q\(5) $ (\entrada10[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(5),
	datad => \entrada10[5]~input_o\,
	combout => \po|mux10|result[5]~5_combout\);

-- Location: FF_X28_Y31_N31
\po|r10|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(5));

-- Location: IOIBUF_X0_Y14_N22
\chave10[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(6),
	o => \chave10[6]~input_o\);

-- Location: LCCOMB_X30_Y29_N4
\po|chaves|comb~950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~950_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(3) & (!\c|cnt\(1) & (\c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~950_combout\);

-- Location: LCCOMB_X32_Y29_N0
\po|chaves|comb~949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~949_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3))))) # (!\c|cnt\(1) & ((\c|cnt\(0) & (\c|cnt\(3) & !\c|cnt\(2))) # (!\c|cnt\(0) & (!\c|cnt\(3) & \c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~949_combout\);

-- Location: LCCOMB_X29_Y29_N2
\po|chaves|k10[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(6) = (!\po|chaves|comb~949_combout\ & ((\po|chaves|comb~950_combout\) # (\po|chaves|k10\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~950_combout\,
	datac => \po|chaves|comb~949_combout\,
	datad => \po|chaves|k10\(6),
	combout => \po|chaves|k10\(6));

-- Location: LCCOMB_X28_Y29_N22
\po|muxChave10|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(6)))) # (!\pc|state.s0~q\ & (\chave10[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave10[6]~input_o\,
	datab => \po|chaves|k10\(6),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave10|result[6]~6_combout\);

-- Location: FF_X28_Y29_N23
\po|rChave10|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(6));

-- Location: IOIBUF_X0_Y34_N8
\entrada10[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(6),
	o => \entrada10[6]~input_o\);

-- Location: LCCOMB_X25_Y33_N26
\po|mux10|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[6]~6_combout\ = \po|rChave10|q\(6) $ (\entrada10[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(6),
	datad => \entrada10[6]~input_o\,
	combout => \po|mux10|result[6]~6_combout\);

-- Location: FF_X25_Y33_N27
\po|r10|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(6));

-- Location: IOIBUF_X0_Y34_N22
\chave10[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave10(7),
	o => \chave10[7]~input_o\);

-- Location: LCCOMB_X32_Y27_N12
\po|chaves|comb~951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~951_combout\ = (\c|cnt\(1) & (((!\c|cnt\(3) & \c|cnt\(0))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & (!\c|cnt\(3))) # (!\c|cnt\(2) & (\c|cnt\(3) & !\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~951_combout\);

-- Location: LCCOMB_X32_Y27_N2
\po|chaves|comb~952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~952_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((!\c|cnt\(0)))))) # (!\c|cnt\(1) & (!\c|cnt\(2) & ((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~952_combout\);

-- Location: LCCOMB_X32_Y27_N18
\po|chaves|k10[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k10\(7) = (!\po|chaves|comb~951_combout\ & ((\po|chaves|comb~952_combout\) # (\po|chaves|k10\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~951_combout\,
	datab => \po|chaves|comb~952_combout\,
	datad => \po|chaves|k10\(7),
	combout => \po|chaves|k10\(7));

-- Location: LCCOMB_X32_Y30_N12
\po|muxChave10|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave10|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k10\(7)))) # (!\pc|state.s0~q\ & (\chave10[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave10[7]~input_o\,
	datad => \po|chaves|k10\(7),
	combout => \po|muxChave10|result[7]~7_combout\);

-- Location: FF_X32_Y30_N13
\po|rChave10|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave10|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave10|q\(7));

-- Location: IOIBUF_X0_Y41_N22
\entrada10[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada10(7),
	o => \entrada10[7]~input_o\);

-- Location: LCCOMB_X28_Y33_N26
\po|mux10|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux10|result[7]~7_combout\ = \po|rChave10|q\(7) $ (\entrada10[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(7),
	datad => \entrada10[7]~input_o\,
	combout => \po|mux10|result[7]~7_combout\);

-- Location: FF_X28_Y33_N27
\po|r10|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux10|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r10|q\(7));

-- Location: M9K_X24_Y33_N0
\po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom9_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram9_rtl_0|altsyncram_4b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y12_N1
\entrada5[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(0),
	o => \entrada5[0]~input_o\);

-- Location: IOIBUF_X0_Y27_N1
\chave5[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(0),
	o => \chave5[0]~input_o\);

-- Location: LCCOMB_X29_Y28_N26
\po|chaves|comb~777\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~777_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & ((\c|cnt\(1) & ((!\c|cnt\(0)) # (!\c|cnt\(2)))) # (!\c|cnt\(1) & ((\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~777_combout\);

-- Location: LCCOMB_X29_Y28_N8
\po|chaves|comb~778\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~778_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(1) $ (!\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~778_combout\);

-- Location: LCCOMB_X29_Y28_N28
\po|chaves|k5[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(0) = (!\po|chaves|comb~777_combout\ & ((\po|chaves|comb~778_combout\) # (\po|chaves|k5\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~777_combout\,
	datac => \po|chaves|comb~778_combout\,
	datad => \po|chaves|k5\(0),
	combout => \po|chaves|k5\(0));

-- Location: LCCOMB_X28_Y29_N6
\po|muxChave5|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[0]~0_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k5\(0)))) # (!\pc|state.s0~q\ & (\chave5[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave5[0]~input_o\,
	datab => \pc|state.s0~q\,
	datad => \po|chaves|k5\(0),
	combout => \po|muxChave5|result[0]~0_combout\);

-- Location: FF_X28_Y29_N7
\po|rChave5|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[0]~0_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(0));

-- Location: LCCOMB_X26_Y29_N30
\po|mux5|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[0]~0_combout\ = \entrada5[0]~input_o\ $ (\po|rChave5|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[0]~input_o\,
	datad => \po|rChave5|q\(0),
	combout => \po|mux5|result[0]~0_combout\);

-- Location: FF_X25_Y29_N17
\po|r5|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \po|mux5|result[0]~0_combout\,
	sload => VCC,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(0));

-- Location: IOIBUF_X0_Y11_N1
\entrada5[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(1),
	o => \entrada5[1]~input_o\);

-- Location: LCCOMB_X30_Y32_N22
\po|chaves|comb~779\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~779_combout\ = (\c|cnt\(0) & (\c|cnt\(3) $ (((\c|cnt\(2)) # (!\c|cnt\(1)))))) # (!\c|cnt\(0) & (\c|cnt\(1) & ((!\c|cnt\(3)) # (!\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~779_combout\);

-- Location: LCCOMB_X28_Y32_N10
\po|chaves|comb~780\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~780_combout\ = (\c|cnt\(0) & (!\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(3))))) # (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~780_combout\);

-- Location: LCCOMB_X30_Y32_N6
\po|chaves|k5[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(1) = (!\po|chaves|comb~779_combout\ & ((\po|chaves|comb~780_combout\) # (\po|chaves|k5\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~779_combout\,
	datac => \po|chaves|comb~780_combout\,
	datad => \po|chaves|k5\(1),
	combout => \po|chaves|k5\(1));

-- Location: IOIBUF_X29_Y43_N8
\chave5[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(1),
	o => \chave5[1]~input_o\);

-- Location: LCCOMB_X30_Y29_N10
\po|muxChave5|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k5\(1))) # (!\pc|state.s0~q\ & ((\chave5[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k5\(1),
	datac => \pc|state.s0~q\,
	datad => \chave5[1]~input_o\,
	combout => \po|muxChave5|result[1]~1_combout\);

-- Location: FF_X30_Y29_N11
\po|rChave5|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(1));

-- Location: LCCOMB_X25_Y29_N30
\po|mux5|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[1]~1_combout\ = \entrada5[1]~input_o\ $ (\po|rChave5|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[1]~input_o\,
	datad => \po|rChave5|q\(1),
	combout => \po|mux5|result[1]~1_combout\);

-- Location: FF_X25_Y29_N31
\po|r5|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(1));

-- Location: IOIBUF_X7_Y43_N15
\entrada5[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(2),
	o => \entrada5[2]~input_o\);

-- Location: IOIBUF_X54_Y43_N29
\chave5[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(2),
	o => \chave5[2]~input_o\);

-- Location: LCCOMB_X32_Y28_N6
\po|chaves|comb~782\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~782_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & (!\c|cnt\(0) & ((\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~782_combout\);

-- Location: LCCOMB_X32_Y28_N8
\po|chaves|comb~781\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~781_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0)))) # (!\c|cnt\(3) & ((\c|cnt\(1) & (!\c|cnt\(2))) # (!\c|cnt\(1) & ((\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~781_combout\);

-- Location: LCCOMB_X32_Y28_N10
\po|chaves|k5[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(2) = (!\po|chaves|comb~781_combout\ & ((\po|chaves|comb~782_combout\) # (\po|chaves|k5\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~782_combout\,
	datac => \po|chaves|comb~781_combout\,
	datad => \po|chaves|k5\(2),
	combout => \po|chaves|k5\(2));

-- Location: LCCOMB_X29_Y29_N22
\po|muxChave5|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[2]~2_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k5\(2)))) # (!\pc|state.s0~q\ & (\chave5[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave5[2]~input_o\,
	datac => \po|chaves|k5\(2),
	datad => \pc|state.s0~q\,
	combout => \po|muxChave5|result[2]~2_combout\);

-- Location: FF_X29_Y29_N23
\po|rChave5|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(2));

-- Location: LCCOMB_X25_Y29_N24
\po|mux5|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[2]~2_combout\ = \entrada5[2]~input_o\ $ (\po|rChave5|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[2]~input_o\,
	datad => \po|rChave5|q\(2),
	combout => \po|mux5|result[2]~2_combout\);

-- Location: FF_X25_Y29_N25
\po|r5|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(2));

-- Location: IOIBUF_X0_Y29_N15
\entrada5[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(3),
	o => \entrada5[3]~input_o\);

-- Location: LCCOMB_X29_Y28_N22
\po|chaves|comb~783\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~783_combout\ = (\c|cnt\(2) & (((!\c|cnt\(0) & !\c|cnt\(3))))) # (!\c|cnt\(2) & (\c|cnt\(1) & (\c|cnt\(0) & \c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~783_combout\);

-- Location: LCCOMB_X29_Y28_N24
\po|chaves|comb~784\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~784_combout\ = (\c|cnt\(1) & ((\c|cnt\(0) & ((!\c|cnt\(3)))) # (!\c|cnt\(0) & (!\c|cnt\(2))))) # (!\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~784_combout\);

-- Location: LCCOMB_X29_Y28_N12
\po|chaves|k5[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(3) = (!\po|chaves|comb~783_combout\ & ((\po|chaves|comb~784_combout\) # (\po|chaves|k5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~783_combout\,
	datab => \po|chaves|comb~784_combout\,
	datad => \po|chaves|k5\(3),
	combout => \po|chaves|k5\(3));

-- Location: IOIBUF_X25_Y0_N22
\chave5[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(3),
	o => \chave5[3]~input_o\);

-- Location: LCCOMB_X28_Y29_N12
\po|muxChave5|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[3]~3_combout\ = (\pc|state.s0~q\ & (\po|chaves|k5\(3))) # (!\pc|state.s0~q\ & ((\chave5[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k5\(3),
	datac => \chave5[3]~input_o\,
	datad => \pc|state.s0~q\,
	combout => \po|muxChave5|result[3]~3_combout\);

-- Location: FF_X28_Y29_N13
\po|rChave5|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(3));

-- Location: LCCOMB_X26_Y29_N22
\po|mux5|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[3]~3_combout\ = \entrada5[3]~input_o\ $ (\po|rChave5|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[3]~input_o\,
	datad => \po|rChave5|q\(3),
	combout => \po|mux5|result[3]~3_combout\);

-- Location: FF_X26_Y29_N23
\po|r5|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[3]~3_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(3));

-- Location: IOIBUF_X0_Y31_N22
\entrada5[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(4),
	o => \entrada5[4]~input_o\);

-- Location: LCCOMB_X30_Y32_N20
\po|chaves|comb~785\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~785_combout\ = (\c|cnt\(0) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (!\c|cnt\(1))))) # (!\c|cnt\(0) & (\c|cnt\(2) $ (((\c|cnt\(1)) # (\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~785_combout\);

-- Location: LCCOMB_X30_Y32_N14
\po|chaves|comb~786\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~786_combout\ = (\c|cnt\(1) & ((\c|cnt\(0) & (!\c|cnt\(2))) # (!\c|cnt\(0) & (\c|cnt\(2) & !\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~786_combout\);

-- Location: LCCOMB_X30_Y32_N24
\po|chaves|k5[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(4) = (!\po|chaves|comb~785_combout\ & ((\po|chaves|comb~786_combout\) # (\po|chaves|k5\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~785_combout\,
	datac => \po|chaves|comb~786_combout\,
	datad => \po|chaves|k5\(4),
	combout => \po|chaves|k5\(4));

-- Location: IOIBUF_X0_Y29_N8
\chave5[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(4),
	o => \chave5[4]~input_o\);

-- Location: LCCOMB_X30_Y29_N16
\po|muxChave5|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[4]~4_combout\ = (\pc|state.s0~q\ & (\po|chaves|k5\(4))) # (!\pc|state.s0~q\ & ((\chave5[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k5\(4),
	datac => \pc|state.s0~q\,
	datad => \chave5[4]~input_o\,
	combout => \po|muxChave5|result[4]~4_combout\);

-- Location: FF_X30_Y29_N17
\po|rChave5|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(4));

-- Location: LCCOMB_X25_Y29_N2
\po|mux5|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[4]~4_combout\ = \entrada5[4]~input_o\ $ (\po|rChave5|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[4]~input_o\,
	datad => \po|rChave5|q\(4),
	combout => \po|mux5|result[4]~4_combout\);

-- Location: FF_X25_Y29_N3
\po|r5|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(4));

-- Location: IOIBUF_X18_Y0_N22
\entrada5[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(5),
	o => \entrada5[5]~input_o\);

-- Location: IOIBUF_X0_Y33_N8
\chave5[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(5),
	o => \chave5[5]~input_o\);

-- Location: LCCOMB_X28_Y31_N8
\po|chaves|comb~925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~925_combout\ = (\c|cnt\(0) & (\c|cnt\(1) & (!\c|cnt\(2) & \c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(3) $ (((\c|cnt\(1)) # (\c|cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~925_combout\);

-- Location: LCCOMB_X30_Y32_N30
\po|chaves|comb~926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~926_combout\ = (\c|cnt\(3) & (!\c|cnt\(2) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(3) & (\c|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~926_combout\);

-- Location: LCCOMB_X29_Y31_N10
\po|chaves|k5[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(5) = (!\po|chaves|comb~925_combout\ & ((\po|chaves|comb~926_combout\) # (\po|chaves|k5\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~925_combout\,
	datac => \po|chaves|comb~926_combout\,
	datad => \po|chaves|k5\(5),
	combout => \po|chaves|k5\(5));

-- Location: LCCOMB_X28_Y29_N18
\po|muxChave5|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[5]~5_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k5\(5)))) # (!\pc|state.s0~q\ & (\chave5[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|state.s0~q\,
	datac => \chave5[5]~input_o\,
	datad => \po|chaves|k5\(5),
	combout => \po|muxChave5|result[5]~5_combout\);

-- Location: FF_X28_Y29_N19
\po|rChave5|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(5));

-- Location: LCCOMB_X25_Y29_N20
\po|mux5|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[5]~5_combout\ = \entrada5[5]~input_o\ $ (\po|rChave5|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada5[5]~input_o\,
	datad => \po|rChave5|q\(5),
	combout => \po|mux5|result[5]~5_combout\);

-- Location: FF_X25_Y29_N21
\po|r5|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(5));

-- Location: IOIBUF_X0_Y19_N1
\entrada5[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(6),
	o => \entrada5[6]~input_o\);

-- Location: IOIBUF_X22_Y43_N22
\chave5[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(6),
	o => \chave5[6]~input_o\);

-- Location: LCCOMB_X29_Y30_N0
\po|chaves|comb~788\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~788_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(0))))) # (!\c|cnt\(2) & ((\c|cnt\(1) & (\c|cnt\(0))) # (!\c|cnt\(1) & ((\c|cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~788_combout\);

-- Location: LCCOMB_X29_Y31_N4
\po|chaves|comb~787\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~787_combout\ = (\c|cnt\(1) & (((!\c|cnt\(2) & !\c|cnt\(0))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & ((\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~787_combout\);

-- Location: LCCOMB_X29_Y31_N12
\po|chaves|k5[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(6) = (!\po|chaves|comb~787_combout\ & ((\po|chaves|comb~788_combout\) # (\po|chaves|k5\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~788_combout\,
	datac => \po|chaves|comb~787_combout\,
	datad => \po|chaves|k5\(6),
	combout => \po|chaves|k5\(6));

-- Location: LCCOMB_X29_Y31_N28
\po|muxChave5|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[6]~6_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k5\(6)))) # (!\pc|state.s0~q\ & (\chave5[6]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datac => \chave5[6]~input_o\,
	datad => \po|chaves|k5\(6),
	combout => \po|muxChave5|result[6]~6_combout\);

-- Location: FF_X29_Y31_N29
\po|rChave5|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(6));

-- Location: LCCOMB_X25_Y29_N10
\po|mux5|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[6]~6_combout\ = \entrada5[6]~input_o\ $ (\po|rChave5|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada5[6]~input_o\,
	datac => \po|rChave5|q\(6),
	combout => \po|mux5|result[6]~6_combout\);

-- Location: FF_X25_Y29_N11
\po|r5|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(6));

-- Location: IOIBUF_X67_Y40_N1
\chave5[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave5(7),
	o => \chave5[7]~input_o\);

-- Location: LCCOMB_X33_Y32_N28
\po|chaves|comb~927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~927_combout\ = (\c|cnt\(0) & (!\c|cnt\(3) & ((\c|cnt\(1)) # (!\c|cnt\(2))))) # (!\c|cnt\(0) & (!\c|cnt\(1) & (\c|cnt\(2) $ (\c|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(0),
	datac => \c|cnt\(2),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~927_combout\);

-- Location: LCCOMB_X32_Y32_N16
\po|chaves|comb~928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~928_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & ((\c|cnt\(0) & ((\c|cnt\(3)))) # (!\c|cnt\(0) & (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~928_combout\);

-- Location: LCCOMB_X33_Y32_N10
\po|chaves|k5[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k5\(7) = (!\po|chaves|comb~927_combout\ & ((\po|chaves|comb~928_combout\) # (\po|chaves|k5\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~927_combout\,
	datac => \po|chaves|comb~928_combout\,
	datad => \po|chaves|k5\(7),
	combout => \po|chaves|k5\(7));

-- Location: LCCOMB_X33_Y29_N26
\po|muxChave5|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave5|result[7]~7_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k5\(7)))) # (!\pc|state.s0~q\ & (\chave5[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave5[7]~input_o\,
	datab => \po|chaves|k5\(7),
	datac => \pc|state.s0~q\,
	combout => \po|muxChave5|result[7]~7_combout\);

-- Location: FF_X33_Y29_N27
\po|rChave5|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave5|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave5|q\(7));

-- Location: IOIBUF_X0_Y34_N1
\entrada5[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada5(7),
	o => \entrada5[7]~input_o\);

-- Location: LCCOMB_X26_Y29_N0
\po|mux5|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux5|result[7]~7_combout\ = \po|rChave5|q\(7) $ (\entrada5[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave5|q\(7),
	datad => \entrada5[7]~input_o\,
	combout => \po|mux5|result[7]~7_combout\);

-- Location: FF_X26_Y29_N1
\po|r5|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux5|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r5|q\(7));

-- Location: M9K_X24_Y29_N0
\po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom4_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram4_rtl_0|altsyncram_va71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X14_Y43_N22
\entrada4[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(0),
	o => \entrada4[0]~input_o\);

-- Location: LCCOMB_X28_Y32_N14
\po|mux4|result[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[0]~0_combout\ = \entrada4[0]~input_o\ $ (\po|rChave4|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada4[0]~input_o\,
	datad => \po|rChave4|q\(0),
	combout => \po|mux4|result[0]~0_combout\);

-- Location: FF_X28_Y32_N15
\po|r4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[0]~0_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(0));

-- Location: LCCOMB_X32_Y32_N6
\po|chaves|comb~923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~923_combout\ = (\c|cnt\(2) & (((!\c|cnt\(3))))) # (!\c|cnt\(2) & (!\c|cnt\(0) & (!\c|cnt\(1) & \c|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~923_combout\);

-- Location: LCCOMB_X29_Y30_N12
\po|chaves|comb~924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~924_combout\ = (!\c|cnt\(2) & ((\c|cnt\(0)) # (\c|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~924_combout\);

-- Location: LCCOMB_X32_Y32_N20
\po|chaves|k4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(1) = (!\po|chaves|comb~923_combout\ & ((\po|chaves|comb~924_combout\) # (\po|chaves|k4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~923_combout\,
	datac => \po|chaves|comb~924_combout\,
	datad => \po|chaves|k4\(1),
	combout => \po|chaves|k4\(1));

-- Location: IOIBUF_X41_Y43_N15
\chave4[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(1),
	o => \chave4[1]~input_o\);

-- Location: LCCOMB_X32_Y32_N0
\po|muxChave4|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[1]~1_combout\ = (\pc|state.s0~q\ & (\po|chaves|k4\(1))) # (!\pc|state.s0~q\ & ((\chave4[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|state.s0~q\,
	datab => \po|chaves|k4\(1),
	datac => \chave4[1]~input_o\,
	combout => \po|muxChave4|result[1]~1_combout\);

-- Location: FF_X32_Y32_N1
\po|rChave4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[1]~1_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(1));

-- Location: IOIBUF_X22_Y43_N8
\entrada4[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(1),
	o => \entrada4[1]~input_o\);

-- Location: LCCOMB_X28_Y32_N16
\po|mux4|result[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[1]~1_combout\ = \po|rChave4|q\(1) $ (\entrada4[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(1),
	datad => \entrada4[1]~input_o\,
	combout => \po|mux4|result[1]~1_combout\);

-- Location: FF_X28_Y32_N17
\po|r4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[1]~1_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(1));

-- Location: LCCOMB_X33_Y33_N0
\po|chaves|comb~874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~874_combout\ = \c|cnt\(2) $ (((\c|cnt\(3)) # (\c|cnt\(1) $ (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~874_combout\);

-- Location: LCCOMB_X33_Y33_N26
\po|chaves|comb~873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~873_combout\ = (!\c|cnt\(3) & ((\c|cnt\(2) & (\c|cnt\(1) $ (\c|cnt\(0)))) # (!\c|cnt\(2) & (\c|cnt\(1) & \c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(3),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~873_combout\);

-- Location: LCCOMB_X33_Y33_N6
\po|chaves|k4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(2) = (!\po|chaves|comb~873_combout\ & ((\po|chaves|comb~874_combout\) # (\po|chaves|k4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~874_combout\,
	datac => \po|chaves|comb~873_combout\,
	datad => \po|chaves|k4\(2),
	combout => \po|chaves|k4\(2));

-- Location: IOIBUF_X52_Y43_N1
\chave4[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(2),
	o => \chave4[2]~input_o\);

-- Location: LCCOMB_X32_Y33_N28
\po|muxChave4|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[2]~2_combout\ = (\pc|state.s0~q\ & (\po|chaves|k4\(2))) # (!\pc|state.s0~q\ & ((\chave4[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k4\(2),
	datab => \chave4[2]~input_o\,
	datac => \pc|state.s0~q\,
	combout => \po|muxChave4|result[2]~2_combout\);

-- Location: FF_X32_Y33_N29
\po|rChave4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[2]~2_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(2));

-- Location: IOIBUF_X0_Y39_N8
\entrada4[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(2),
	o => \entrada4[2]~input_o\);

-- Location: LCCOMB_X28_Y31_N18
\po|mux4|result[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[2]~2_combout\ = \po|rChave4|q\(2) $ (\entrada4[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(2),
	datad => \entrada4[2]~input_o\,
	combout => \po|mux4|result[2]~2_combout\);

-- Location: FF_X28_Y31_N19
\po|r4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[2]~2_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(2));

-- Location: IOIBUF_X1_Y43_N15
\entrada4[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(3),
	o => \entrada4[3]~input_o\);

-- Location: IOIBUF_X22_Y43_N29
\chave4[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(3),
	o => \chave4[3]~input_o\);

-- Location: LCCOMB_X30_Y30_N0
\po|chaves|comb~771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~771_combout\ = (\c|cnt\(3) & (((!\c|cnt\(2))))) # (!\c|cnt\(3) & (\c|cnt\(2) & (\c|cnt\(0) $ (!\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(1),
	datac => \c|cnt\(3),
	datad => \c|cnt\(2),
	combout => \po|chaves|comb~771_combout\);

-- Location: LCCOMB_X30_Y31_N30
\po|chaves|comb~770\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~770_combout\ = (!\c|cnt\(3) & ((\c|cnt\(1) & ((!\c|cnt\(0)) # (!\c|cnt\(2)))) # (!\c|cnt\(1) & ((\c|cnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~770_combout\);

-- Location: LCCOMB_X30_Y31_N6
\po|chaves|k4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(3) = (!\po|chaves|comb~770_combout\ & ((\po|chaves|comb~771_combout\) # (\po|chaves|k4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~771_combout\,
	datac => \po|chaves|comb~770_combout\,
	datad => \po|chaves|k4\(3),
	combout => \po|chaves|k4\(3));

-- Location: LCCOMB_X30_Y31_N0
\po|muxChave4|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[3]~3_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k4\(3)))) # (!\pc|state.s0~q\ & (\chave4[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave4[3]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k4\(3),
	combout => \po|muxChave4|result[3]~3_combout\);

-- Location: FF_X30_Y31_N1
\po|rChave4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[3]~3_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(3));

-- Location: LCCOMB_X30_Y31_N10
\po|mux4|result[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[3]~3_combout\ = \entrada4[3]~input_o\ $ (\po|rChave4|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada4[3]~input_o\,
	datad => \po|rChave4|q\(3),
	combout => \po|mux4|result[3]~3_combout\);

-- Location: FF_X29_Y31_N19
\po|r4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \po|mux4|result[3]~3_combout\,
	sload => VCC,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(3));

-- Location: IOIBUF_X56_Y43_N8
\chave4[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(4),
	o => \chave4[4]~input_o\);

-- Location: LCCOMB_X36_Y32_N28
\po|chaves|comb~876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~876_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (!\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(3) $ (((\c|cnt\(0)) # (\c|cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~876_combout\);

-- Location: LCCOMB_X36_Y32_N26
\po|chaves|comb~875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~875_combout\ = (\c|cnt\(2) & (!\c|cnt\(3) & (\c|cnt\(0) $ (\c|cnt\(1))))) # (!\c|cnt\(2) & (\c|cnt\(3) & ((\c|cnt\(0)) # (\c|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(0),
	datab => \c|cnt\(2),
	datac => \c|cnt\(1),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~875_combout\);

-- Location: LCCOMB_X36_Y32_N10
\po|chaves|k4[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(4) = (!\po|chaves|comb~875_combout\ & ((\po|chaves|comb~876_combout\) # (\po|chaves|k4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~876_combout\,
	datac => \po|chaves|comb~875_combout\,
	datad => \po|chaves|k4\(4),
	combout => \po|chaves|k4\(4));

-- Location: LCCOMB_X32_Y33_N22
\po|muxChave4|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[4]~4_combout\ = (\pc|state.s0~q\ & ((\po|chaves|k4\(4)))) # (!\pc|state.s0~q\ & (\chave4[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave4[4]~input_o\,
	datac => \pc|state.s0~q\,
	datad => \po|chaves|k4\(4),
	combout => \po|muxChave4|result[4]~4_combout\);

-- Location: FF_X32_Y33_N23
\po|rChave4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[4]~4_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(4));

-- Location: IOIBUF_X25_Y43_N1
\entrada4[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(4),
	o => \entrada4[4]~input_o\);

-- Location: LCCOMB_X28_Y33_N22
\po|mux4|result[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[4]~4_combout\ = \po|rChave4|q\(4) $ (\entrada4[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(4),
	datad => \entrada4[4]~input_o\,
	combout => \po|mux4|result[4]~4_combout\);

-- Location: FF_X28_Y33_N23
\po|r4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[4]~4_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(4));

-- Location: LCCOMB_X29_Y28_N20
\po|chaves|k4[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(5) = (!\po|chaves|comb~772_combout\ & ((\po|chaves|comb~773_combout\) # (\po|chaves|k4\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|comb~772_combout\,
	datac => \po|chaves|comb~773_combout\,
	datad => \po|chaves|k4\(5),
	combout => \po|chaves|k4\(5));

-- Location: IOIBUF_X41_Y0_N15
\chave4[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(5),
	o => \chave4[5]~input_o\);

-- Location: LCCOMB_X30_Y29_N24
\po|muxChave4|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[5]~5_combout\ = (\pc|state.s0~q\ & (\po|chaves|k4\(5))) # (!\pc|state.s0~q\ & ((\chave4[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|k4\(5),
	datac => \pc|state.s0~q\,
	datad => \chave4[5]~input_o\,
	combout => \po|muxChave4|result[5]~5_combout\);

-- Location: FF_X30_Y29_N25
\po|rChave4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[5]~5_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(5));

-- Location: IOIBUF_X22_Y0_N1
\entrada4[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(5),
	o => \entrada4[5]~input_o\);

-- Location: LCCOMB_X27_Y29_N6
\po|mux4|result[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[5]~5_combout\ = \po|rChave4|q\(5) $ (\entrada4[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave4|q\(5),
	datac => \entrada4[5]~input_o\,
	combout => \po|mux4|result[5]~5_combout\);

-- Location: FF_X27_Y29_N7
\po|r4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[5]~5_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(5));

-- Location: IOIBUF_X52_Y43_N8
\entrada4[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(6),
	o => \entrada4[6]~input_o\);

-- Location: LCCOMB_X30_Y31_N12
\po|chaves|comb~748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~748_combout\ = (\c|cnt\(1) & ((\c|cnt\(2) & (!\c|cnt\(3))) # (!\c|cnt\(2) & ((!\c|cnt\(0)))))) # (!\c|cnt\(1) & (!\c|cnt\(3) & (!\c|cnt\(2) & \c|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~748_combout\);

-- Location: LCCOMB_X30_Y31_N8
\po|chaves|comb~774\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~774_combout\ = (\c|cnt\(1) & (((!\c|cnt\(2) & \c|cnt\(0))))) # (!\c|cnt\(1) & (\c|cnt\(3) $ ((\c|cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(3),
	datac => \c|cnt\(2),
	datad => \c|cnt\(0),
	combout => \po|chaves|comb~774_combout\);

-- Location: LCCOMB_X30_Y31_N20
\po|chaves|k4[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(6) = (!\po|chaves|comb~748_combout\ & ((\po|chaves|comb~774_combout\) # (\po|chaves|k4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~748_combout\,
	datac => \po|chaves|comb~774_combout\,
	datad => \po|chaves|k4\(6),
	combout => \po|chaves|k4\(6));

-- Location: IOIBUF_X3_Y43_N15
\chave4[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(6),
	o => \chave4[6]~input_o\);

-- Location: LCCOMB_X30_Y31_N18
\po|muxChave4|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[6]~6_combout\ = (\pc|state.s0~q\ & (\po|chaves|k4\(6))) # (!\pc|state.s0~q\ & ((\chave4[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k4\(6),
	datac => \pc|state.s0~q\,
	datad => \chave4[6]~input_o\,
	combout => \po|muxChave4|result[6]~6_combout\);

-- Location: FF_X30_Y31_N19
\po|rChave4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[6]~6_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(6));

-- Location: LCCOMB_X30_Y31_N4
\po|mux4|result[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[6]~6_combout\ = \entrada4[6]~input_o\ $ (\po|rChave4|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada4[6]~input_o\,
	datad => \po|rChave4|q\(6),
	combout => \po|mux4|result[6]~6_combout\);

-- Location: FF_X30_Y31_N5
\po|r4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[6]~6_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(6));

-- Location: IOIBUF_X0_Y39_N1
\entrada4[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada4(7),
	o => \entrada4[7]~input_o\);

-- Location: LCCOMB_X30_Y28_N4
\po|chaves|comb~776\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~776_combout\ = (\c|cnt\(0) & (((!\c|cnt\(3) & \c|cnt\(1))))) # (!\c|cnt\(0) & (!\c|cnt\(2) & (\c|cnt\(3) & !\c|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(2),
	datab => \c|cnt\(0),
	datac => \c|cnt\(3),
	datad => \c|cnt\(1),
	combout => \po|chaves|comb~776_combout\);

-- Location: LCCOMB_X29_Y28_N4
\po|chaves|comb~775\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|comb~775_combout\ = (\c|cnt\(1) & ((\c|cnt\(3) & (!\c|cnt\(2))) # (!\c|cnt\(3) & ((!\c|cnt\(0)))))) # (!\c|cnt\(1) & ((\c|cnt\(2) & ((!\c|cnt\(3)))) # (!\c|cnt\(2) & (\c|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|cnt\(1),
	datab => \c|cnt\(2),
	datac => \c|cnt\(0),
	datad => \c|cnt\(3),
	combout => \po|chaves|comb~775_combout\);

-- Location: LCCOMB_X29_Y28_N18
\po|chaves|k4[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|chaves|k4\(7) = (!\po|chaves|comb~775_combout\ & ((\po|chaves|comb~776_combout\) # (\po|chaves|k4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|chaves|comb~776_combout\,
	datac => \po|chaves|comb~775_combout\,
	datad => \po|chaves|k4\(7),
	combout => \po|chaves|k4\(7));

-- Location: IOIBUF_X0_Y20_N1
\chave4[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chave4(7),
	o => \chave4[7]~input_o\);

-- Location: LCCOMB_X29_Y28_N16
\po|muxChave4|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|muxChave4|result[7]~7_combout\ = (\pc|state.s0~q\ & (\po|chaves|k4\(7))) # (!\pc|state.s0~q\ & ((\chave4[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|chaves|k4\(7),
	datac => \pc|state.s0~q\,
	datad => \chave4[7]~input_o\,
	combout => \po|muxChave4|result[7]~7_combout\);

-- Location: FF_X29_Y28_N17
\po|rChave4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|muxChave4|result[7]~7_combout\,
	ena => \pc|Rchave~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|rChave4|q\(7));

-- Location: LCCOMB_X28_Y31_N24
\po|mux4|result[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|mux4|result[7]~7_combout\ = \entrada4[7]~input_o\ $ (\po|rChave4|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \entrada4[7]~input_o\,
	datad => \po|rChave4|q\(7),
	combout => \po|mux4|result[7]~7_combout\);

-- Location: FF_X28_Y31_N25
\po|r4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|mux4|result[7]~7_combout\,
	ena => \pc|ALT_INV_state.s0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r4|q\(7));

-- Location: M9K_X24_Y31_N0
\po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom3_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|round:roundAes|subBytes:rom|altsyncram:Ram3_rtl_0|altsyncram_ua71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s1~q\,
	ena1 => \pc|state.s2~q\,
	portaaddr => \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y32_N18
\po|roundAes|mc4|saida4[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[7]~0_combout\ = \po|roundAes|r24|q\(7) $ (\po|roundAes|r20|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r24|q\(7),
	datad => \po|roundAes|r20|q\(7),
	combout => \po|roundAes|mc4|saida4[7]~0_combout\);

-- Location: LCCOMB_X26_Y32_N10
\po|roundAes|mc4|saida1[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(0) = \po|roundAes|r32|q\(0) $ (\po|roundAes|r28|q\(0) $ (\po|roundAes|r24|q\(0) $ (\po|roundAes|mc4|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(0),
	datab => \po|roundAes|r28|q\(0),
	datac => \po|roundAes|r24|q\(0),
	datad => \po|roundAes|mc4|saida4[7]~0_combout\,
	combout => \po|roundAes|mc4|saida1\(0));

-- Location: FF_X26_Y32_N11
\po|roundAes|r36|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(0));

-- Location: LCCOMB_X28_Y32_N4
\po|roundAes|adK4|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(0) = \po|roundAes|r36|q\(0) $ (\po|rChave4|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r36|q\(0),
	datad => \po|rChave4|q\(0),
	combout => \po|roundAes|adK4|saida\(0));

-- Location: FF_X28_Y32_N5
\po|r20|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(0));

-- Location: LCCOMB_X26_Y32_N0
\po|roundAes|mc4|saida1[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(1) = \po|roundAes|r32|q\(1) $ (\po|roundAes|r28|q\(1) $ (\po|roundAes|r24|q\(1) $ (\po|roundAes|mc4|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(1),
	datab => \po|roundAes|r28|q\(1),
	datac => \po|roundAes|r24|q\(1),
	datad => \po|roundAes|mc4|saida4[7]~0_combout\,
	combout => \po|roundAes|mc4|saida1\(1));

-- Location: FF_X26_Y32_N1
\po|roundAes|r36|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(1));

-- Location: LCCOMB_X28_Y32_N26
\po|roundAes|adK4|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(1) = \po|rChave4|q\(1) $ (\po|roundAes|r36|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(1),
	datad => \po|roundAes|r36|q\(1),
	combout => \po|roundAes|adK4|saida\(1));

-- Location: FF_X28_Y32_N27
\po|r20|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(1));

-- Location: LCCOMB_X25_Y31_N10
\po|roundAes|mc4|saida4[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[2]~1_combout\ = \po|roundAes|r20|q\(0) $ (\po|roundAes|r28|q\(2) $ (\po|roundAes|r24|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r20|q\(0),
	datac => \po|roundAes|r28|q\(2),
	datad => \po|roundAes|r24|q\(2),
	combout => \po|roundAes|mc4|saida4[2]~1_combout\);

-- Location: LCCOMB_X25_Y31_N2
\po|roundAes|mc4|saida1[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(2) = \po|roundAes|r24|q\(0) $ (\po|roundAes|r32|q\(2) $ (\po|roundAes|mc4|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(0),
	datac => \po|roundAes|r32|q\(2),
	datad => \po|roundAes|mc4|saida4[2]~1_combout\,
	combout => \po|roundAes|mc4|saida1\(2));

-- Location: FF_X25_Y31_N3
\po|roundAes|r36|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(2));

-- Location: LCCOMB_X28_Y33_N6
\po|roundAes|adK4|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(2) = \po|rChave4|q\(2) $ (\po|roundAes|r36|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(2),
	datad => \po|roundAes|r36|q\(2),
	combout => \po|roundAes|adK4|saida\(2));

-- Location: FF_X28_Y33_N7
\po|r20|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(2));

-- Location: LCCOMB_X27_Y32_N6
\po|roundAes|mc4|saida2[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2[3]~0_combout\ = \po|roundAes|r24|q\(1) $ (\po|roundAes|r32|q\(3) $ (\po|roundAes|r24|q\(7) $ (\po|roundAes|r28|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(1),
	datab => \po|roundAes|r32|q\(3),
	datac => \po|roundAes|r24|q\(7),
	datad => \po|roundAes|r28|q\(3),
	combout => \po|roundAes|mc4|saida2[3]~0_combout\);

-- Location: LCCOMB_X27_Y32_N24
\po|roundAes|mc4|saida1[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(3) = \po|roundAes|r24|q\(3) $ (\po|roundAes|r20|q\(1) $ (\po|roundAes|r20|q\(7) $ (\po|roundAes|mc4|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(3),
	datab => \po|roundAes|r20|q\(1),
	datac => \po|roundAes|r20|q\(7),
	datad => \po|roundAes|mc4|saida2[3]~0_combout\,
	combout => \po|roundAes|mc4|saida1\(3));

-- Location: FF_X27_Y32_N25
\po|roundAes|r36|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(3));

-- Location: LCCOMB_X28_Y32_N24
\po|roundAes|adK4|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(3) = \po|roundAes|r36|q\(3) $ (\po|rChave4|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r36|q\(3),
	datad => \po|rChave4|q\(3),
	combout => \po|roundAes|adK4|saida\(3));

-- Location: FF_X28_Y32_N25
\po|r20|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(3));

-- Location: LCCOMB_X25_Y32_N16
\po|roundAes|mc4|saida2[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2[4]~1_combout\ = \po|roundAes|r24|q\(7) $ (\po|roundAes|r32|q\(4) $ (\po|roundAes|r24|q\(2) $ (\po|roundAes|r28|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(7),
	datab => \po|roundAes|r32|q\(4),
	datac => \po|roundAes|r24|q\(2),
	datad => \po|roundAes|r28|q\(4),
	combout => \po|roundAes|mc4|saida2[4]~1_combout\);

-- Location: LCCOMB_X25_Y32_N10
\po|roundAes|mc4|saida1[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(4) = \po|roundAes|r24|q\(4) $ (\po|roundAes|r20|q\(2) $ (\po|roundAes|r20|q\(7) $ (\po|roundAes|mc4|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(4),
	datab => \po|roundAes|r20|q\(2),
	datac => \po|roundAes|r20|q\(7),
	datad => \po|roundAes|mc4|saida2[4]~1_combout\,
	combout => \po|roundAes|mc4|saida1\(4));

-- Location: FF_X25_Y32_N11
\po|roundAes|r36|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(4));

-- Location: LCCOMB_X25_Y33_N12
\po|roundAes|adK4|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(4) = \po|rChave4|q\(4) $ (\po|roundAes|r36|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(4),
	datad => \po|roundAes|r36|q\(4),
	combout => \po|roundAes|adK4|saida\(4));

-- Location: FF_X25_Y33_N13
\po|r20|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(4));

-- Location: LCCOMB_X27_Y32_N12
\po|roundAes|mc4|saida4[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[5]~2_combout\ = \po|roundAes|r20|q\(3) $ (\po|roundAes|r24|q\(5) $ (\po|roundAes|r28|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r20|q\(3),
	datac => \po|roundAes|r24|q\(5),
	datad => \po|roundAes|r28|q\(5),
	combout => \po|roundAes|mc4|saida4[5]~2_combout\);

-- Location: LCCOMB_X27_Y32_N14
\po|roundAes|mc4|saida1[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(5) = \po|roundAes|r24|q\(3) $ (\po|roundAes|r32|q\(5) $ (\po|roundAes|mc4|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(3),
	datac => \po|roundAes|r32|q\(5),
	datad => \po|roundAes|mc4|saida4[5]~2_combout\,
	combout => \po|roundAes|mc4|saida1\(5));

-- Location: FF_X27_Y32_N15
\po|roundAes|r36|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(5));

-- Location: LCCOMB_X28_Y32_N2
\po|roundAes|adK4|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(5) = \po|roundAes|r36|q\(5) $ (\po|rChave4|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r36|q\(5),
	datad => \po|rChave4|q\(5),
	combout => \po|roundAes|adK4|saida\(5));

-- Location: FF_X28_Y32_N3
\po|r20|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(5));

-- Location: LCCOMB_X25_Y32_N14
\po|roundAes|mc4|saida4[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[6]~3_combout\ = \po|roundAes|r28|q\(6) $ (\po|roundAes|r24|q\(6) $ (\po|roundAes|r20|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(6),
	datac => \po|roundAes|r24|q\(6),
	datad => \po|roundAes|r20|q\(4),
	combout => \po|roundAes|mc4|saida4[6]~3_combout\);

-- Location: LCCOMB_X26_Y32_N2
\po|roundAes|mc4|saida1[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(6) = \po|roundAes|r32|q\(6) $ (\po|roundAes|r24|q\(4) $ (\po|roundAes|mc4|saida4[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(6),
	datac => \po|roundAes|r24|q\(4),
	datad => \po|roundAes|mc4|saida4[6]~3_combout\,
	combout => \po|roundAes|mc4|saida1\(6));

-- Location: FF_X26_Y32_N3
\po|roundAes|r36|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(6));

-- Location: LCCOMB_X28_Y32_N12
\po|roundAes|adK4|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(6) = \po|roundAes|r36|q\(6) $ (\po|rChave4|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r36|q\(6),
	datad => \po|rChave4|q\(6),
	combout => \po|roundAes|adK4|saida\(6));

-- Location: FF_X28_Y32_N13
\po|r20|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(6));

-- Location: LCCOMB_X27_Y32_N10
\po|roundAes|mc4|saida1[7]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1[7]~0_combout\ = \po|roundAes|r24|q\(5) $ (\po|roundAes|r24|q\(7) $ (\po|roundAes|r20|q\(5) $ (\po|roundAes|r28|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(5),
	datab => \po|roundAes|r24|q\(7),
	datac => \po|roundAes|r20|q\(5),
	datad => \po|roundAes|r28|q\(7),
	combout => \po|roundAes|mc4|saida1[7]~0_combout\);

-- Location: LCCOMB_X27_Y32_N8
\po|roundAes|mc4|saida1[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida1\(7) = \po|roundAes|r32|q\(7) $ (\po|roundAes|mc4|saida1[7]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|mc4|saida1[7]~0_combout\,
	combout => \po|roundAes|mc4|saida1\(7));

-- Location: FF_X27_Y32_N9
\po|roundAes|r36|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida1\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r36|q\(7));

-- Location: LCCOMB_X28_Y32_N22
\po|roundAes|adK4|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK4|saida\(7) = \po|roundAes|r36|q\(7) $ (\po|rChave4|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r36|q\(7),
	datad => \po|rChave4|q\(7),
	combout => \po|roundAes|adK4|saida\(7));

-- Location: FF_X28_Y32_N23
\po|r20|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK4|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r20|q\(7));

-- Location: M9K_X24_Y37_N0
\po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom3_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram3_rtl_0|altsyncram_ua71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y32_N0
\po|last_roundAes|adK4|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(0) = \po|rChave4|q\(0) $ (\po|last_roundAes|r36|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave4|q\(0),
	datad => \po|last_roundAes|r36|q\(0),
	combout => \po|last_roundAes|adK4|saida\(0));

-- Location: LCCOMB_X23_Y35_N28
\po|last_roundAes|adK4|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(1) = \po|last_roundAes|r36|q\(1) $ (\po|rChave4|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r36|q\(1),
	datac => \po|rChave4|q\(1),
	combout => \po|last_roundAes|adK4|saida\(1));

-- Location: LCCOMB_X25_Y35_N4
\po|last_roundAes|adK4|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(2) = \po|rChave4|q\(2) $ (\po|last_roundAes|r36|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(2),
	datad => \po|last_roundAes|r36|q\(2),
	combout => \po|last_roundAes|adK4|saida\(2));

-- Location: LCCOMB_X25_Y34_N0
\po|last_roundAes|adK4|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(3) = \po|last_roundAes|r36|q\(3) $ (\po|rChave4|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r36|q\(3),
	datad => \po|rChave4|q\(3),
	combout => \po|last_roundAes|adK4|saida\(3));

-- Location: LCCOMB_X25_Y33_N20
\po|last_roundAes|adK4|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(4) = \po|rChave4|q\(4) $ (\po|last_roundAes|r36|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave4|q\(4),
	datad => \po|last_roundAes|r36|q\(4),
	combout => \po|last_roundAes|adK4|saida\(4));

-- Location: LCCOMB_X25_Y33_N10
\po|last_roundAes|adK4|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(5) = \po|last_roundAes|r36|q\(5) $ (\po|rChave4|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r36|q\(5),
	datad => \po|rChave4|q\(5),
	combout => \po|last_roundAes|adK4|saida\(5));

-- Location: LCCOMB_X25_Y39_N24
\po|last_roundAes|adK4|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(6) = \po|last_roundAes|r36|q\(6) $ (\po|rChave4|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r36|q\(6),
	datad => \po|rChave4|q\(6),
	combout => \po|last_roundAes|adK4|saida\(6));

-- Location: LCCOMB_X28_Y32_N30
\po|last_roundAes|adK4|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK4|saida\(7) = \po|last_roundAes|r36|q\(7) $ (\po|rChave4|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r36|q\(7),
	datad => \po|rChave4|q\(7),
	combout => \po|last_roundAes|adK4|saida\(7));

-- Location: LCCOMB_X39_Y31_N6
\po|roundAes|mc2|saida3[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3[0]~0_combout\ = \po|roundAes|r30|q\(0) $ (\po|roundAes|r18|q\(0) $ (\po|roundAes|r26|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(0),
	datac => \po|roundAes|r18|q\(0),
	datad => \po|roundAes|r26|q\(7),
	combout => \po|roundAes|mc2|saida3[0]~0_combout\);

-- Location: LCCOMB_X39_Y31_N28
\po|roundAes|mc2|saida2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(0) = \po|roundAes|r26|q\(0) $ (\po|roundAes|r22|q\(7) $ (\po|roundAes|mc2|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r26|q\(0),
	datac => \po|roundAes|r22|q\(7),
	datad => \po|roundAes|mc2|saida3[0]~0_combout\,
	combout => \po|roundAes|mc2|saida2\(0));

-- Location: FF_X39_Y31_N29
\po|roundAes|r38|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(0));

-- Location: LCCOMB_X35_Y31_N0
\po|roundAes|adK6|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(0) = \po|roundAes|r38|q\(0) $ (\po|rChave6|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r38|q\(0),
	datad => \po|rChave6|q\(0),
	combout => \po|roundAes|adK6|saida\(0));

-- Location: FF_X35_Y31_N1
\po|r22|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(0));

-- Location: LCCOMB_X39_Y30_N6
\po|roundAes|mc2|saida2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2[1]~2_combout\ = \po|roundAes|r30|q\(1) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|r18|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(1),
	datac => \po|roundAes|r26|q\(7),
	datad => \po|roundAes|r18|q\(1),
	combout => \po|roundAes|mc2|saida2[1]~2_combout\);

-- Location: LCCOMB_X38_Y30_N4
\po|roundAes|mc2|saida2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(1) = \po|roundAes|r22|q\(7) $ (\po|roundAes|r26|q\(1) $ (\po|roundAes|mc2|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(7),
	datac => \po|roundAes|r26|q\(1),
	datad => \po|roundAes|mc2|saida2[1]~2_combout\,
	combout => \po|roundAes|mc2|saida2\(1));

-- Location: FF_X38_Y30_N5
\po|roundAes|r38|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(1));

-- Location: LCCOMB_X30_Y29_N0
\po|roundAes|adK6|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(1) = \po|rChave6|q\(1) $ (\po|roundAes|r38|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(1),
	datad => \po|roundAes|r38|q\(1),
	combout => \po|roundAes|adK6|saida\(1));

-- Location: FF_X30_Y29_N1
\po|r22|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(1));

-- Location: LCCOMB_X39_Y31_N20
\po|roundAes|mc2|saida2[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2[2]~3_combout\ = \po|roundAes|r26|q\(0) $ (\po|roundAes|r30|q\(2) $ (\po|roundAes|r18|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r26|q\(0),
	datac => \po|roundAes|r30|q\(2),
	datad => \po|roundAes|r18|q\(2),
	combout => \po|roundAes|mc2|saida2[2]~3_combout\);

-- Location: LCCOMB_X39_Y31_N22
\po|roundAes|mc2|saida2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(2) = \po|roundAes|r22|q\(0) $ (\po|roundAes|r26|q\(2) $ (\po|roundAes|mc2|saida2[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(0),
	datac => \po|roundAes|r26|q\(2),
	datad => \po|roundAes|mc2|saida2[2]~3_combout\,
	combout => \po|roundAes|mc2|saida2\(2));

-- Location: FF_X39_Y31_N23
\po|roundAes|r38|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(2));

-- Location: LCCOMB_X28_Y31_N2
\po|roundAes|adK6|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(2) = \po|roundAes|r38|q\(2) $ (\po|rChave6|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r38|q\(2),
	datad => \po|rChave6|q\(2),
	combout => \po|roundAes|adK6|saida\(2));

-- Location: FF_X28_Y31_N3
\po|r22|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(2));

-- Location: LCCOMB_X39_Y30_N18
\po|roundAes|mc2|saida2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(3) = \po|roundAes|r18|q\(3) $ (\po|roundAes|r26|q\(1) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|mc2|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r18|q\(3),
	datab => \po|roundAes|r26|q\(1),
	datac => \po|roundAes|r26|q\(7),
	datad => \po|roundAes|mc2|saida2[3]~0_combout\,
	combout => \po|roundAes|mc2|saida2\(3));

-- Location: FF_X39_Y30_N19
\po|roundAes|r38|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(3));

-- Location: LCCOMB_X36_Y30_N2
\po|roundAes|adK6|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(3) = \po|rChave6|q\(3) $ (\po|roundAes|r38|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(3),
	datad => \po|roundAes|r38|q\(3),
	combout => \po|roundAes|adK6|saida\(3));

-- Location: FF_X36_Y30_N3
\po|r22|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(3));

-- Location: LCCOMB_X39_Y32_N2
\po|roundAes|mc2|saida2[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(4) = \po|roundAes|r18|q\(4) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|r26|q\(2) $ (\po|roundAes|mc2|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r18|q\(4),
	datab => \po|roundAes|r26|q\(7),
	datac => \po|roundAes|r26|q\(2),
	datad => \po|roundAes|mc2|saida2[4]~1_combout\,
	combout => \po|roundAes|mc2|saida2\(4));

-- Location: FF_X39_Y32_N3
\po|roundAes|r38|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(4));

-- Location: LCCOMB_X34_Y32_N4
\po|roundAes|adK6|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(4) = \po|roundAes|r38|q\(4) $ (\po|rChave6|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r38|q\(4),
	datad => \po|rChave6|q\(4),
	combout => \po|roundAes|adK6|saida\(4));

-- Location: FF_X34_Y32_N5
\po|r22|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(4));

-- Location: LCCOMB_X39_Y30_N24
\po|roundAes|mc2|saida3[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3[5]~1_combout\ = \po|roundAes|r26|q\(3) $ (\po|roundAes|r18|q\(5) $ (\po|roundAes|r30|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r26|q\(3),
	datac => \po|roundAes|r18|q\(5),
	datad => \po|roundAes|r30|q\(5),
	combout => \po|roundAes|mc2|saida3[5]~1_combout\);

-- Location: LCCOMB_X38_Y30_N10
\po|roundAes|mc2|saida2[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(5) = \po|roundAes|r22|q\(3) $ (\po|roundAes|r26|q\(5) $ (\po|roundAes|mc2|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r22|q\(3),
	datac => \po|roundAes|r26|q\(5),
	datad => \po|roundAes|mc2|saida3[5]~1_combout\,
	combout => \po|roundAes|mc2|saida2\(5));

-- Location: FF_X38_Y30_N11
\po|roundAes|r38|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(5));

-- Location: LCCOMB_X29_Y30_N24
\po|roundAes|adK6|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(5) = \po|roundAes|r38|q\(5) $ (\po|rChave6|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r38|q\(5),
	datad => \po|rChave6|q\(5),
	combout => \po|roundAes|adK6|saida\(5));

-- Location: FF_X29_Y30_N25
\po|r22|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(5));

-- Location: LCCOMB_X39_Y32_N18
\po|roundAes|mc2|saida2[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2[6]~4_combout\ = \po|roundAes|r26|q\(4) $ (\po|roundAes|r30|q\(6) $ (\po|roundAes|r18|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(4),
	datac => \po|roundAes|r30|q\(6),
	datad => \po|roundAes|r18|q\(6),
	combout => \po|roundAes|mc2|saida2[6]~4_combout\);

-- Location: LCCOMB_X39_Y32_N28
\po|roundAes|mc2|saida2[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(6) = \po|roundAes|r26|q\(6) $ (\po|roundAes|r22|q\(4) $ (\po|roundAes|mc2|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(6),
	datab => \po|roundAes|r22|q\(4),
	datad => \po|roundAes|mc2|saida2[6]~4_combout\,
	combout => \po|roundAes|mc2|saida2\(6));

-- Location: FF_X39_Y32_N29
\po|roundAes|r38|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(6));

-- Location: LCCOMB_X28_Y32_N8
\po|roundAes|adK6|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(6) = \po|roundAes|r38|q\(6) $ (\po|rChave6|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r38|q\(6),
	datad => \po|rChave6|q\(6),
	combout => \po|roundAes|adK6|saida\(6));

-- Location: FF_X28_Y32_N9
\po|r22|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(6));

-- Location: LCCOMB_X39_Y31_N2
\po|roundAes|mc2|saida4[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[1]~4_combout\ = \po|roundAes|r18|q\(7) $ (\po|roundAes|r30|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r18|q\(7),
	datad => \po|roundAes|r30|q\(7),
	combout => \po|roundAes|mc2|saida4[1]~4_combout\);

-- Location: LCCOMB_X39_Y31_N8
\po|roundAes|mc2|saida2[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida2\(7) = \po|roundAes|r26|q\(5) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|r22|q\(5) $ (\po|roundAes|mc2|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(5),
	datab => \po|roundAes|r26|q\(7),
	datac => \po|roundAes|r22|q\(5),
	datad => \po|roundAes|mc2|saida4[1]~4_combout\,
	combout => \po|roundAes|mc2|saida2\(7));

-- Location: FF_X39_Y31_N9
\po|roundAes|r38|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida2\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r38|q\(7));

-- Location: LCCOMB_X28_Y31_N0
\po|roundAes|adK6|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK6|saida\(7) = \po|roundAes|r38|q\(7) $ (\po|rChave6|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r38|q\(7),
	datad => \po|rChave6|q\(7),
	combout => \po|roundAes|adK6|saida\(7));

-- Location: FF_X28_Y31_N1
\po|r22|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK6|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r22|q\(7));

-- Location: M9K_X24_Y34_N0
\po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom5_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram5_rtl_0|altsyncram_0b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y30_N16
\po|last_roundAes|adK5|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(0) = \po|last_roundAes|r37|q\(0) $ (\po|rChave5|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r37|q\(0),
	datad => \po|rChave5|q\(0),
	combout => \po|last_roundAes|adK5|saida\(0));

-- Location: LCCOMB_X25_Y27_N14
\po|last_roundAes|adK5|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(1) = \po|last_roundAes|r37|q\(1) $ (\po|rChave5|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|last_roundAes|r37|q\(1),
	datac => \po|rChave5|q\(1),
	combout => \po|last_roundAes|adK5|saida\(1));

-- Location: LCCOMB_X25_Y35_N18
\po|last_roundAes|adK5|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(2) = \po|last_roundAes|r37|q\(2) $ (\po|rChave5|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r37|q\(2),
	datad => \po|rChave5|q\(2),
	combout => \po|last_roundAes|adK5|saida\(2));

-- Location: LCCOMB_X29_Y28_N30
\po|last_roundAes|adK5|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(3) = \po|last_roundAes|r37|q\(3) $ (\po|rChave5|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r37|q\(3),
	datad => \po|rChave5|q\(3),
	combout => \po|last_roundAes|adK5|saida\(3));

-- Location: LCCOMB_X23_Y35_N22
\po|last_roundAes|adK5|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(4) = \po|rChave5|q\(4) $ (\po|last_roundAes|r37|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave5|q\(4),
	datac => \po|last_roundAes|r37|q\(4),
	combout => \po|last_roundAes|adK5|saida\(4));

-- Location: LCCOMB_X21_Y36_N0
\po|last_roundAes|adK5|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(5) = \po|last_roundAes|r37|q\(5) $ (\po|rChave5|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r37|q\(5),
	datad => \po|rChave5|q\(5),
	combout => \po|last_roundAes|adK5|saida\(5));

-- Location: LCCOMB_X27_Y31_N28
\po|last_roundAes|adK5|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(6) = \po|last_roundAes|r37|q\(6) $ (\po|rChave5|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r37|q\(6),
	datad => \po|rChave5|q\(6),
	combout => \po|last_roundAes|adK5|saida\(6));

-- Location: LCCOMB_X26_Y29_N6
\po|last_roundAes|adK5|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK5|saida\(7) = \po|rChave5|q\(7) $ (\po|last_roundAes|r37|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave5|q\(7),
	datad => \po|last_roundAes|r37|q\(7),
	combout => \po|last_roundAes|adK5|saida\(7));

-- Location: LCCOMB_X39_Y28_N0
\po|roundAes|mc3|saida3[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3[0]~0_combout\ = \po|roundAes|r19|q\(0) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|r31|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r19|q\(0),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|r31|q\(0),
	combout => \po|roundAes|mc3|saida3[0]~0_combout\);

-- Location: LCCOMB_X39_Y28_N16
\po|roundAes|mc3|saida2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(0) = \po|roundAes|r27|q\(0) $ (\po|roundAes|r23|q\(7) $ (\po|roundAes|mc3|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(0),
	datab => \po|roundAes|r23|q\(7),
	datad => \po|roundAes|mc3|saida3[0]~0_combout\,
	combout => \po|roundAes|mc3|saida2\(0));

-- Location: FF_X39_Y28_N17
\po|roundAes|r39|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(0));

-- Location: LCCOMB_X39_Y28_N2
\po|roundAes|adK7|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(0) = \po|rChave7|q\(0) $ (\po|roundAes|r39|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(0),
	datad => \po|roundAes|r39|q\(0),
	combout => \po|roundAes|adK7|saida\(0));

-- Location: FF_X39_Y28_N3
\po|r23|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(0));

-- Location: LCCOMB_X39_Y29_N20
\po|roundAes|mc3|saida2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2[1]~2_combout\ = \po|roundAes|r27|q\(7) $ (\po|roundAes|r19|q\(1) $ (\po|roundAes|r31|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(7),
	datac => \po|roundAes|r19|q\(1),
	datad => \po|roundAes|r31|q\(1),
	combout => \po|roundAes|mc3|saida2[1]~2_combout\);

-- Location: LCCOMB_X39_Y29_N16
\po|roundAes|mc3|saida2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(1) = \po|roundAes|r27|q\(1) $ (\po|roundAes|r23|q\(7) $ (\po|roundAes|mc3|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(1),
	datac => \po|roundAes|r23|q\(7),
	datad => \po|roundAes|mc3|saida2[1]~2_combout\,
	combout => \po|roundAes|mc3|saida2\(1));

-- Location: FF_X39_Y29_N17
\po|roundAes|r39|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(1));

-- Location: LCCOMB_X39_Y29_N28
\po|roundAes|adK7|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(1) = \po|roundAes|r39|q\(1) $ (\po|rChave7|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r39|q\(1),
	datad => \po|rChave7|q\(1),
	combout => \po|roundAes|adK7|saida\(1));

-- Location: FF_X39_Y29_N29
\po|r23|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(1));

-- Location: LCCOMB_X39_Y29_N14
\po|roundAes|mc3|saida2[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2[2]~3_combout\ = \po|roundAes|r31|q\(2) $ (\po|roundAes|r19|q\(2) $ (\po|roundAes|r27|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(2),
	datac => \po|roundAes|r19|q\(2),
	datad => \po|roundAes|r27|q\(0),
	combout => \po|roundAes|mc3|saida2[2]~3_combout\);

-- Location: LCCOMB_X39_Y29_N22
\po|roundAes|mc3|saida2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(2) = \po|roundAes|r27|q\(2) $ (\po|roundAes|mc3|saida2[2]~3_combout\ $ (\po|roundAes|r23|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r27|q\(2),
	datac => \po|roundAes|mc3|saida2[2]~3_combout\,
	datad => \po|roundAes|r23|q\(0),
	combout => \po|roundAes|mc3|saida2\(2));

-- Location: FF_X39_Y29_N23
\po|roundAes|r39|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(2));

-- Location: LCCOMB_X39_Y29_N30
\po|roundAes|adK7|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(2) = \po|roundAes|r39|q\(2) $ (\po|rChave7|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r39|q\(2),
	datad => \po|rChave7|q\(2),
	combout => \po|roundAes|adK7|saida\(2));

-- Location: FF_X39_Y29_N31
\po|r23|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(2));

-- Location: LCCOMB_X39_Y25_N26
\po|roundAes|mc3|saida2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(3) = \po|roundAes|r27|q\(1) $ (\po|roundAes|r19|q\(3) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|mc3|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(1),
	datab => \po|roundAes|r19|q\(3),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|mc3|saida2[3]~0_combout\,
	combout => \po|roundAes|mc3|saida2\(3));

-- Location: FF_X39_Y25_N27
\po|roundAes|r39|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(3));

-- Location: LCCOMB_X35_Y27_N8
\po|roundAes|adK7|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(3) = \po|rChave7|q\(3) $ (\po|roundAes|r39|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(3),
	datad => \po|roundAes|r39|q\(3),
	combout => \po|roundAes|adK7|saida\(3));

-- Location: FF_X35_Y27_N9
\po|r23|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(3));

-- Location: LCCOMB_X39_Y27_N10
\po|roundAes|mc3|saida2[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(4) = \po|roundAes|r27|q\(7) $ (\po|roundAes|r27|q\(2) $ (\po|roundAes|r19|q\(4) $ (\po|roundAes|mc3|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(7),
	datab => \po|roundAes|r27|q\(2),
	datac => \po|roundAes|r19|q\(4),
	datad => \po|roundAes|mc3|saida2[4]~1_combout\,
	combout => \po|roundAes|mc3|saida2\(4));

-- Location: FF_X39_Y27_N11
\po|roundAes|r39|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(4));

-- Location: LCCOMB_X36_Y28_N6
\po|roundAes|adK7|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(4) = \po|rChave7|q\(4) $ (\po|roundAes|r39|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(4),
	datad => \po|roundAes|r39|q\(4),
	combout => \po|roundAes|adK7|saida\(4));

-- Location: FF_X36_Y28_N7
\po|r23|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(4));

-- Location: LCCOMB_X39_Y25_N28
\po|roundAes|mc3|saida3[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3[5]~1_combout\ = \po|roundAes|r27|q\(3) $ (\po|roundAes|r19|q\(5) $ (\po|roundAes|r31|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(3),
	datac => \po|roundAes|r19|q\(5),
	datad => \po|roundAes|r31|q\(5),
	combout => \po|roundAes|mc3|saida3[5]~1_combout\);

-- Location: LCCOMB_X39_Y25_N20
\po|roundAes|mc3|saida2[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(5) = \po|roundAes|r23|q\(3) $ (\po|roundAes|r27|q\(5) $ (\po|roundAes|mc3|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(3),
	datab => \po|roundAes|r27|q\(5),
	datad => \po|roundAes|mc3|saida3[5]~1_combout\,
	combout => \po|roundAes|mc3|saida2\(5));

-- Location: FF_X39_Y25_N21
\po|roundAes|r39|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(5));

-- Location: LCCOMB_X34_Y28_N28
\po|roundAes|adK7|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(5) = \po|rChave7|q\(5) $ (\po|roundAes|r39|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave7|q\(5),
	datad => \po|roundAes|r39|q\(5),
	combout => \po|roundAes|adK7|saida\(5));

-- Location: FF_X34_Y28_N29
\po|r23|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(5));

-- Location: LCCOMB_X39_Y27_N2
\po|roundAes|mc3|saida2[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2[6]~4_combout\ = \po|roundAes|r27|q\(4) $ (\po|roundAes|r19|q\(6) $ (\po|roundAes|r31|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r27|q\(4),
	datac => \po|roundAes|r19|q\(6),
	datad => \po|roundAes|r31|q\(6),
	combout => \po|roundAes|mc3|saida2[6]~4_combout\);

-- Location: LCCOMB_X39_Y27_N20
\po|roundAes|mc3|saida2[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(6) = \po|roundAes|r27|q\(6) $ (\po|roundAes|r23|q\(4) $ (\po|roundAes|mc3|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(6),
	datac => \po|roundAes|r23|q\(4),
	datad => \po|roundAes|mc3|saida2[6]~4_combout\,
	combout => \po|roundAes|mc3|saida2\(6));

-- Location: FF_X39_Y27_N21
\po|roundAes|r39|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(6));

-- Location: LCCOMB_X36_Y27_N12
\po|roundAes|adK7|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(6) = \po|rChave7|q\(6) $ (\po|roundAes|r39|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(6),
	datad => \po|roundAes|r39|q\(6),
	combout => \po|roundAes|adK7|saida\(6));

-- Location: FF_X36_Y27_N13
\po|r23|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(6));

-- Location: LCCOMB_X39_Y28_N18
\po|roundAes|mc3|saida4[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[1]~4_combout\ = \po|roundAes|r31|q\(7) $ (\po|roundAes|r19|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r31|q\(7),
	datad => \po|roundAes|r19|q\(7),
	combout => \po|roundAes|mc3|saida4[1]~4_combout\);

-- Location: LCCOMB_X39_Y28_N30
\po|roundAes|mc3|saida2[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida2\(7) = \po|roundAes|r27|q\(5) $ (\po|roundAes|r23|q\(5) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|mc3|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(5),
	datab => \po|roundAes|r23|q\(5),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|mc3|saida4[1]~4_combout\,
	combout => \po|roundAes|mc3|saida2\(7));

-- Location: FF_X39_Y28_N31
\po|roundAes|r39|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida2\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r39|q\(7));

-- Location: LCCOMB_X36_Y27_N2
\po|roundAes|adK7|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK7|saida\(7) = \po|rChave7|q\(7) $ (\po|roundAes|r39|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(7),
	datad => \po|roundAes|r39|q\(7),
	combout => \po|roundAes|adK7|saida\(7));

-- Location: FF_X36_Y27_N3
\po|r23|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK7|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r23|q\(7));

-- Location: M9K_X40_Y23_N0
\po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom6_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram6_rtl_0|altsyncram_1b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram6_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y23_N2
\po|last_roundAes|adK6|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(0) = \po|rChave6|q\(0) $ (\po|last_roundAes|r38|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(0),
	datad => \po|last_roundAes|r38|q\(0),
	combout => \po|last_roundAes|adK6|saida\(0));

-- Location: LCCOMB_X28_Y28_N12
\po|last_roundAes|adK6|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(1) = \po|rChave6|q\(1) $ (\po|last_roundAes|r38|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(1),
	datad => \po|last_roundAes|r38|q\(1),
	combout => \po|last_roundAes|adK6|saida\(1));

-- Location: LCCOMB_X28_Y31_N12
\po|last_roundAes|adK6|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(2) = \po|last_roundAes|r38|q\(2) $ (\po|rChave6|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r38|q\(2),
	datad => \po|rChave6|q\(2),
	combout => \po|last_roundAes|adK6|saida\(2));

-- Location: LCCOMB_X27_Y30_N28
\po|last_roundAes|adK6|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(3) = \po|rChave6|q\(3) $ (\po|last_roundAes|r38|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(3),
	datad => \po|last_roundAes|r38|q\(3),
	combout => \po|last_roundAes|adK6|saida\(3));

-- Location: LCCOMB_X34_Y25_N8
\po|last_roundAes|adK6|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(4) = \po|rChave6|q\(4) $ (\po|last_roundAes|r38|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(4),
	datad => \po|last_roundAes|r38|q\(4),
	combout => \po|last_roundAes|adK6|saida\(4));

-- Location: LCCOMB_X23_Y22_N12
\po|last_roundAes|adK6|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(5) = \po|rChave6|q\(5) $ (\po|last_roundAes|r38|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(5),
	datad => \po|last_roundAes|r38|q\(5),
	combout => \po|last_roundAes|adK6|saida\(5));

-- Location: LCCOMB_X23_Y29_N4
\po|last_roundAes|adK6|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(6) = \po|rChave6|q\(6) $ (\po|last_roundAes|r38|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave6|q\(6),
	datad => \po|last_roundAes|r38|q\(6),
	combout => \po|last_roundAes|adK6|saida\(6));

-- Location: LCCOMB_X27_Y30_N10
\po|last_roundAes|adK6|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK6|saida\(7) = \po|rChave6|q\(7) $ (\po|last_roundAes|r38|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave6|q\(7),
	datac => \po|last_roundAes|r38|q\(7),
	combout => \po|last_roundAes|adK6|saida\(7));

-- Location: LCCOMB_X25_Y32_N24
\po|roundAes|mc4|saida3[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3[0]~0_combout\ = \po|roundAes|r32|q\(0) $ (\po|roundAes|r28|q\(7) $ (\po|roundAes|r20|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(0),
	datac => \po|roundAes|r28|q\(7),
	datad => \po|roundAes|r20|q\(0),
	combout => \po|roundAes|mc4|saida3[0]~0_combout\);

-- Location: LCCOMB_X25_Y32_N28
\po|roundAes|mc4|saida2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(0) = \po|roundAes|r24|q\(7) $ (\po|roundAes|r28|q\(0) $ (\po|roundAes|mc4|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(7),
	datac => \po|roundAes|r28|q\(0),
	datad => \po|roundAes|mc4|saida3[0]~0_combout\,
	combout => \po|roundAes|mc4|saida2\(0));

-- Location: FF_X25_Y32_N29
\po|roundAes|r40|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(0));

-- Location: LCCOMB_X28_Y31_N10
\po|roundAes|adK8|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(0) = \po|rChave8|q\(0) $ (\po|roundAes|r40|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(0),
	datad => \po|roundAes|r40|q\(0),
	combout => \po|roundAes|adK8|saida\(0));

-- Location: FF_X28_Y31_N11
\po|r24|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(0));

-- Location: LCCOMB_X27_Y32_N0
\po|roundAes|mc4|saida2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2[1]~2_combout\ = \po|roundAes|r32|q\(1) $ (\po|roundAes|r20|q\(1) $ (\po|roundAes|r28|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(1),
	datac => \po|roundAes|r20|q\(1),
	datad => \po|roundAes|r28|q\(7),
	combout => \po|roundAes|mc4|saida2[1]~2_combout\);

-- Location: LCCOMB_X27_Y32_N2
\po|roundAes|mc4|saida2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(1) = \po|roundAes|r24|q\(7) $ (\po|roundAes|r28|q\(1) $ (\po|roundAes|mc4|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(7),
	datac => \po|roundAes|r28|q\(1),
	datad => \po|roundAes|mc4|saida2[1]~2_combout\,
	combout => \po|roundAes|mc4|saida2\(1));

-- Location: FF_X27_Y32_N3
\po|roundAes|r40|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(1));

-- Location: LCCOMB_X30_Y32_N26
\po|roundAes|adK8|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(1) = \po|roundAes|r40|q\(1) $ (\po|rChave8|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r40|q\(1),
	datad => \po|rChave8|q\(1),
	combout => \po|roundAes|adK8|saida\(1));

-- Location: FF_X30_Y32_N27
\po|r24|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(1));

-- Location: LCCOMB_X25_Y31_N12
\po|roundAes|mc4|saida2[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2[2]~3_combout\ = \po|roundAes|r20|q\(2) $ (\po|roundAes|r32|q\(2) $ (\po|roundAes|r28|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(2),
	datac => \po|roundAes|r32|q\(2),
	datad => \po|roundAes|r28|q\(0),
	combout => \po|roundAes|mc4|saida2[2]~3_combout\);

-- Location: LCCOMB_X25_Y31_N24
\po|roundAes|mc4|saida2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(2) = \po|roundAes|r28|q\(2) $ (\po|roundAes|r24|q\(0) $ (\po|roundAes|mc4|saida2[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(2),
	datac => \po|roundAes|r24|q\(0),
	datad => \po|roundAes|mc4|saida2[2]~3_combout\,
	combout => \po|roundAes|mc4|saida2\(2));

-- Location: FF_X25_Y31_N25
\po|roundAes|r40|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(2));

-- Location: LCCOMB_X28_Y31_N16
\po|roundAes|adK8|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(2) = \po|rChave8|q\(2) $ (\po|roundAes|r40|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(2),
	datad => \po|roundAes|r40|q\(2),
	combout => \po|roundAes|adK8|saida\(2));

-- Location: FF_X28_Y31_N17
\po|r24|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(2));

-- Location: LCCOMB_X27_Y32_N20
\po|roundAes|mc4|saida2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(3) = \po|roundAes|r28|q\(7) $ (\po|roundAes|r20|q\(3) $ (\po|roundAes|r28|q\(1) $ (\po|roundAes|mc4|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(7),
	datab => \po|roundAes|r20|q\(3),
	datac => \po|roundAes|r28|q\(1),
	datad => \po|roundAes|mc4|saida2[3]~0_combout\,
	combout => \po|roundAes|mc4|saida2\(3));

-- Location: FF_X27_Y32_N21
\po|roundAes|r40|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(3));

-- Location: LCCOMB_X29_Y32_N16
\po|roundAes|adK8|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(3) = \po|roundAes|r40|q\(3) $ (\po|rChave8|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r40|q\(3),
	datad => \po|rChave8|q\(3),
	combout => \po|roundAes|adK8|saida\(3));

-- Location: FF_X29_Y32_N17
\po|r24|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(3));

-- Location: LCCOMB_X25_Y32_N30
\po|roundAes|mc4|saida2[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(4) = \po|roundAes|r20|q\(4) $ (\po|roundAes|r28|q\(7) $ (\po|roundAes|r28|q\(2) $ (\po|roundAes|mc4|saida2[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(4),
	datab => \po|roundAes|r28|q\(7),
	datac => \po|roundAes|r28|q\(2),
	datad => \po|roundAes|mc4|saida2[4]~1_combout\,
	combout => \po|roundAes|mc4|saida2\(4));

-- Location: FF_X25_Y32_N31
\po|roundAes|r40|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(4));

-- Location: LCCOMB_X28_Y31_N26
\po|roundAes|adK8|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(4) = \po|roundAes|r40|q\(4) $ (\po|rChave8|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r40|q\(4),
	datad => \po|rChave8|q\(4),
	combout => \po|roundAes|adK8|saida\(4));

-- Location: FF_X28_Y31_N27
\po|r24|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(4));

-- Location: LCCOMB_X27_Y32_N18
\po|roundAes|mc4|saida3[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3[5]~1_combout\ = \po|roundAes|r32|q\(5) $ (\po|roundAes|r20|q\(5) $ (\po|roundAes|r28|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r32|q\(5),
	datac => \po|roundAes|r20|q\(5),
	datad => \po|roundAes|r28|q\(3),
	combout => \po|roundAes|mc4|saida3[5]~1_combout\);

-- Location: LCCOMB_X27_Y32_N22
\po|roundAes|mc4|saida2[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(5) = \po|roundAes|r28|q\(5) $ (\po|roundAes|r24|q\(3) $ (\po|roundAes|mc4|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(5),
	datab => \po|roundAes|r24|q\(3),
	datad => \po|roundAes|mc4|saida3[5]~1_combout\,
	combout => \po|roundAes|mc4|saida2\(5));

-- Location: FF_X27_Y32_N23
\po|roundAes|r40|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(5));

-- Location: LCCOMB_X29_Y32_N10
\po|roundAes|adK8|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(5) = \po|rChave8|q\(5) $ (\po|roundAes|r40|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(5),
	datad => \po|roundAes|r40|q\(5),
	combout => \po|roundAes|adK8|saida\(5));

-- Location: FF_X29_Y32_N11
\po|r24|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(5));

-- Location: LCCOMB_X25_Y32_N18
\po|roundAes|mc4|saida2[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2[6]~4_combout\ = \po|roundAes|r20|q\(6) $ (\po|roundAes|r32|q\(6) $ (\po|roundAes|r28|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(6),
	datab => \po|roundAes|r32|q\(6),
	datad => \po|roundAes|r28|q\(4),
	combout => \po|roundAes|mc4|saida2[6]~4_combout\);

-- Location: LCCOMB_X26_Y32_N24
\po|roundAes|mc4|saida2[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(6) = \po|roundAes|r28|q\(6) $ (\po|roundAes|r24|q\(4) $ (\po|roundAes|mc4|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r28|q\(6),
	datac => \po|roundAes|r24|q\(4),
	datad => \po|roundAes|mc4|saida2[6]~4_combout\,
	combout => \po|roundAes|mc4|saida2\(6));

-- Location: FF_X26_Y32_N25
\po|roundAes|r40|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(6));

-- Location: LCCOMB_X30_Y32_N28
\po|roundAes|adK8|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(6) = \po|rChave8|q\(6) $ (\po|roundAes|r40|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(6),
	datad => \po|roundAes|r40|q\(6),
	combout => \po|roundAes|adK8|saida\(6));

-- Location: FF_X30_Y32_N29
\po|r24|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(6));

-- Location: LCCOMB_X26_Y32_N4
\po|roundAes|mc4|saida4[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[1]~4_combout\ = \po|roundAes|r32|q\(7) $ (\po|roundAes|r20|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|r20|q\(7),
	combout => \po|roundAes|mc4|saida4[1]~4_combout\);

-- Location: LCCOMB_X26_Y32_N6
\po|roundAes|mc4|saida2[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida2\(7) = \po|roundAes|r28|q\(7) $ (\po|roundAes|r28|q\(5) $ (\po|roundAes|mc4|saida4[1]~4_combout\ $ (\po|roundAes|r24|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(7),
	datab => \po|roundAes|r28|q\(5),
	datac => \po|roundAes|mc4|saida4[1]~4_combout\,
	datad => \po|roundAes|r24|q\(5),
	combout => \po|roundAes|mc4|saida2\(7));

-- Location: FF_X26_Y32_N7
\po|roundAes|r40|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida2\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r40|q\(7));

-- Location: LCCOMB_X28_Y32_N6
\po|roundAes|adK8|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK8|saida\(7) = \po|roundAes|r40|q\(7) $ (\po|rChave8|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r40|q\(7),
	datad => \po|rChave8|q\(7),
	combout => \po|roundAes|adK8|saida\(7));

-- Location: FF_X28_Y32_N7
\po|r24|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK8|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r24|q\(7));

-- Location: M9K_X40_Y35_N0
\po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom7_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram7_rtl_0|altsyncram_2b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram7_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y36_N6
\po|last_roundAes|adK7|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(0) = \po|rChave7|q\(0) $ (\po|last_roundAes|r39|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(0),
	datad => \po|last_roundAes|r39|q\(0),
	combout => \po|last_roundAes|adK7|saida\(0));

-- Location: LCCOMB_X41_Y35_N4
\po|last_roundAes|adK7|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(1) = \po|rChave7|q\(1) $ (\po|last_roundAes|r39|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave7|q\(1),
	datac => \po|last_roundAes|r39|q\(1),
	combout => \po|last_roundAes|adK7|saida\(1));

-- Location: LCCOMB_X39_Y35_N12
\po|last_roundAes|adK7|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(2) = \po|last_roundAes|r39|q\(2) $ (\po|rChave7|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r39|q\(2),
	datad => \po|rChave7|q\(2),
	combout => \po|last_roundAes|adK7|saida\(2));

-- Location: LCCOMB_X36_Y25_N12
\po|last_roundAes|adK7|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(3) = \po|rChave7|q\(3) $ (\po|last_roundAes|r39|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave7|q\(3),
	datad => \po|last_roundAes|r39|q\(3),
	combout => \po|last_roundAes|adK7|saida\(3));

-- Location: LCCOMB_X39_Y36_N12
\po|last_roundAes|adK7|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(4) = \po|rChave7|q\(4) $ (\po|last_roundAes|r39|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(4),
	datad => \po|last_roundAes|r39|q\(4),
	combout => \po|last_roundAes|adK7|saida\(4));

-- Location: LCCOMB_X39_Y35_N2
\po|last_roundAes|adK7|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(5) = \po|rChave7|q\(5) $ (\po|last_roundAes|r39|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave7|q\(5),
	datad => \po|last_roundAes|r39|q\(5),
	combout => \po|last_roundAes|adK7|saida\(5));

-- Location: LCCOMB_X36_Y31_N24
\po|last_roundAes|adK7|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(6) = \po|last_roundAes|r39|q\(6) $ (\po|rChave7|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|last_roundAes|r39|q\(6),
	datac => \po|rChave7|q\(6),
	combout => \po|last_roundAes|adK7|saida\(6));

-- Location: LCCOMB_X39_Y26_N18
\po|last_roundAes|adK7|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK7|saida\(7) = \po|last_roundAes|r39|q\(7) $ (\po|rChave7|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r39|q\(7),
	datad => \po|rChave7|q\(7),
	combout => \po|last_roundAes|adK7|saida\(7));

-- Location: LCCOMB_X23_Y26_N12
\po|roundAes|mc1|saida3[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3[0]~0_combout\ = \po|roundAes|r17|q\(0) $ (\po|roundAes|r25|q\(7) $ (\po|roundAes|r29|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(0),
	datac => \po|roundAes|r25|q\(7),
	datad => \po|roundAes|r29|q\(0),
	combout => \po|roundAes|mc1|saida3[0]~0_combout\);

-- Location: LCCOMB_X23_Y26_N20
\po|roundAes|mc1|saida2[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(0) = \po|roundAes|r25|q\(0) $ (\po|roundAes|r21|q\(7) $ (\po|roundAes|mc1|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r25|q\(0),
	datac => \po|roundAes|r21|q\(7),
	datad => \po|roundAes|mc1|saida3[0]~0_combout\,
	combout => \po|roundAes|mc1|saida2\(0));

-- Location: FF_X23_Y26_N21
\po|roundAes|r37|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(0));

-- Location: LCCOMB_X25_Y30_N14
\po|roundAes|adK5|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(0) = \po|roundAes|r37|q\(0) $ (\po|rChave5|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r37|q\(0),
	datad => \po|rChave5|q\(0),
	combout => \po|roundAes|adK5|saida\(0));

-- Location: FF_X25_Y30_N15
\po|r21|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(0));

-- Location: LCCOMB_X25_Y26_N10
\po|roundAes|mc1|saida2[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2[1]~2_combout\ = \po|roundAes|r17|q\(1) $ (\po|roundAes|r29|q\(1) $ (\po|roundAes|r25|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r17|q\(1),
	datac => \po|roundAes|r29|q\(1),
	datad => \po|roundAes|r25|q\(7),
	combout => \po|roundAes|mc1|saida2[1]~2_combout\);

-- Location: LCCOMB_X25_Y26_N2
\po|roundAes|mc1|saida2[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(1) = \po|roundAes|r21|q\(7) $ (\po|roundAes|r25|q\(1) $ (\po|roundAes|mc1|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r21|q\(7),
	datac => \po|roundAes|r25|q\(1),
	datad => \po|roundAes|mc1|saida2[1]~2_combout\,
	combout => \po|roundAes|mc1|saida2\(1));

-- Location: FF_X25_Y26_N3
\po|roundAes|r37|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(1));

-- Location: LCCOMB_X25_Y29_N4
\po|roundAes|adK5|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(1) = \po|roundAes|r37|q\(1) $ (\po|rChave5|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r37|q\(1),
	datad => \po|rChave5|q\(1),
	combout => \po|roundAes|adK5|saida\(1));

-- Location: FF_X25_Y29_N5
\po|r21|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(1));

-- Location: LCCOMB_X23_Y26_N26
\po|roundAes|mc1|saida2[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2[2]~3_combout\ = \po|roundAes|r17|q\(2) $ (\po|roundAes|r25|q\(0) $ (\po|roundAes|r29|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(2),
	datab => \po|roundAes|r25|q\(0),
	datad => \po|roundAes|r29|q\(2),
	combout => \po|roundAes|mc1|saida2[2]~3_combout\);

-- Location: LCCOMB_X23_Y26_N6
\po|roundAes|mc1|saida2[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(2) = \po|roundAes|r25|q\(2) $ (\po|roundAes|mc1|saida2[2]~3_combout\ $ (\po|roundAes|r21|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r25|q\(2),
	datac => \po|roundAes|mc1|saida2[2]~3_combout\,
	datad => \po|roundAes|r21|q\(0),
	combout => \po|roundAes|mc1|saida2\(2));

-- Location: FF_X23_Y26_N7
\po|roundAes|r37|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(2));

-- Location: LCCOMB_X25_Y29_N14
\po|roundAes|adK5|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(2) = \po|roundAes|r37|q\(2) $ (\po|rChave5|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r37|q\(2),
	datad => \po|rChave5|q\(2),
	combout => \po|roundAes|adK5|saida\(2));

-- Location: FF_X25_Y29_N15
\po|r21|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(2));

-- Location: LCCOMB_X25_Y26_N16
\po|roundAes|mc1|saida2[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(3) = \po|roundAes|r17|q\(3) $ (\po|roundAes|r25|q\(7) $ (\po|roundAes|r25|q\(1) $ (\po|roundAes|mc1|saida2[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(3),
	datab => \po|roundAes|r25|q\(7),
	datac => \po|roundAes|r25|q\(1),
	datad => \po|roundAes|mc1|saida2[3]~0_combout\,
	combout => \po|roundAes|mc1|saida2\(3));

-- Location: FF_X25_Y26_N17
\po|roundAes|r37|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(3));

-- Location: LCCOMB_X26_Y29_N2
\po|roundAes|adK5|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(3) = \po|roundAes|r37|q\(3) $ (\po|rChave5|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r37|q\(3),
	datad => \po|rChave5|q\(3),
	combout => \po|roundAes|adK5|saida\(3));

-- Location: FF_X26_Y29_N3
\po|r21|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(3));

-- Location: LCCOMB_X23_Y26_N28
\po|roundAes|mc1|saida2[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(4) = \po|roundAes|r17|q\(4) $ (\po|roundAes|r25|q\(2) $ (\po|roundAes|mc1|saida2[4]~1_combout\ $ (\po|roundAes|r25|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(4),
	datab => \po|roundAes|r25|q\(2),
	datac => \po|roundAes|mc1|saida2[4]~1_combout\,
	datad => \po|roundAes|r25|q\(7),
	combout => \po|roundAes|mc1|saida2\(4));

-- Location: FF_X23_Y26_N29
\po|roundAes|r37|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(4));

-- Location: LCCOMB_X28_Y30_N6
\po|roundAes|adK5|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(4) = \po|roundAes|r37|q\(4) $ (\po|rChave5|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r37|q\(4),
	datad => \po|rChave5|q\(4),
	combout => \po|roundAes|adK5|saida\(4));

-- Location: FF_X28_Y30_N7
\po|r21|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(4));

-- Location: LCCOMB_X25_Y27_N0
\po|roundAes|mc1|saida3[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3[5]~1_combout\ = \po|roundAes|r29|q\(5) $ (\po|roundAes|r25|q\(3) $ (\po|roundAes|r17|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(5),
	datac => \po|roundAes|r25|q\(3),
	datad => \po|roundAes|r17|q\(5),
	combout => \po|roundAes|mc1|saida3[5]~1_combout\);

-- Location: LCCOMB_X25_Y27_N22
\po|roundAes|mc1|saida2[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(5) = \po|roundAes|r21|q\(3) $ (\po|roundAes|r25|q\(5) $ (\po|roundAes|mc1|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r21|q\(3),
	datac => \po|roundAes|r25|q\(5),
	datad => \po|roundAes|mc1|saida3[5]~1_combout\,
	combout => \po|roundAes|mc1|saida2\(5));

-- Location: FF_X25_Y27_N23
\po|roundAes|r37|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(5));

-- Location: LCCOMB_X25_Y29_N0
\po|roundAes|adK5|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(5) = \po|roundAes|r37|q\(5) $ (\po|rChave5|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r37|q\(5),
	datad => \po|rChave5|q\(5),
	combout => \po|roundAes|adK5|saida\(5));

-- Location: FF_X25_Y29_N1
\po|r21|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(5));

-- Location: LCCOMB_X23_Y28_N2
\po|roundAes|mc1|saida2[6]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2[6]~4_combout\ = \po|roundAes|r17|q\(6) $ (\po|roundAes|r29|q\(6) $ (\po|roundAes|r25|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r17|q\(6),
	datac => \po|roundAes|r29|q\(6),
	datad => \po|roundAes|r25|q\(4),
	combout => \po|roundAes|mc1|saida2[6]~4_combout\);

-- Location: LCCOMB_X23_Y28_N6
\po|roundAes|mc1|saida2[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(6) = \po|roundAes|r21|q\(4) $ (\po|roundAes|mc1|saida2[6]~4_combout\ $ (\po|roundAes|r25|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(4),
	datab => \po|roundAes|mc1|saida2[6]~4_combout\,
	datad => \po|roundAes|r25|q\(6),
	combout => \po|roundAes|mc1|saida2\(6));

-- Location: FF_X23_Y28_N7
\po|roundAes|r37|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(6));

-- Location: LCCOMB_X25_Y28_N14
\po|roundAes|adK5|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(6) = \po|rChave5|q\(6) $ (\po|roundAes|r37|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave5|q\(6),
	datac => \po|roundAes|r37|q\(6),
	combout => \po|roundAes|adK5|saida\(6));

-- Location: FF_X25_Y28_N15
\po|r21|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(6));

-- Location: LCCOMB_X25_Y26_N12
\po|roundAes|mc1|saida4[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[1]~4_combout\ = \po|roundAes|r29|q\(7) $ (\po|roundAes|r17|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r29|q\(7),
	datac => \po|roundAes|r17|q\(7),
	combout => \po|roundAes|mc1|saida4[1]~4_combout\);

-- Location: LCCOMB_X25_Y26_N14
\po|roundAes|mc1|saida2[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida2\(7) = \po|roundAes|mc1|saida4[1]~4_combout\ $ (\po|roundAes|r21|q\(5) $ (\po|roundAes|r25|q\(5) $ (\po|roundAes|r25|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|mc1|saida4[1]~4_combout\,
	datab => \po|roundAes|r21|q\(5),
	datac => \po|roundAes|r25|q\(5),
	datad => \po|roundAes|r25|q\(7),
	combout => \po|roundAes|mc1|saida2\(7));

-- Location: FF_X25_Y26_N15
\po|roundAes|r37|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida2\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r37|q\(7));

-- Location: LCCOMB_X26_Y29_N28
\po|roundAes|adK5|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK5|saida\(7) = \po|rChave5|q\(7) $ (\po|roundAes|r37|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave5|q\(7),
	datad => \po|roundAes|r37|q\(7),
	combout => \po|roundAes|adK5|saida\(7));

-- Location: FF_X26_Y29_N29
\po|r21|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK5|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r21|q\(7));

-- Location: M9K_X24_Y30_N0
\po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom4_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram4_rtl_0|altsyncram_va71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram4_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y30_N8
\po|last_roundAes|adK8|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(0) = \po|rChave8|q\(0) $ (\po|last_roundAes|r40|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(0),
	datad => \po|last_roundAes|r40|q\(0),
	combout => \po|last_roundAes|adK8|saida\(0));

-- Location: LCCOMB_X28_Y30_N16
\po|last_roundAes|adK8|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(1) = \po|last_roundAes|r40|q\(1) $ (\po|rChave8|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r40|q\(1),
	datad => \po|rChave8|q\(1),
	combout => \po|last_roundAes|adK8|saida\(1));

-- Location: LCCOMB_X25_Y30_N6
\po|last_roundAes|adK8|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(2) = \po|rChave8|q\(2) $ (\po|last_roundAes|r40|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave8|q\(2),
	datad => \po|last_roundAes|r40|q\(2),
	combout => \po|last_roundAes|adK8|saida\(2));

-- Location: LCCOMB_X29_Y32_N4
\po|last_roundAes|adK8|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(3) = \po|rChave8|q\(3) $ (\po|last_roundAes|r40|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave8|q\(3),
	datad => \po|last_roundAes|r40|q\(3),
	combout => \po|last_roundAes|adK8|saida\(3));

-- Location: LCCOMB_X25_Y31_N28
\po|last_roundAes|adK8|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(4) = \po|rChave8|q\(4) $ (\po|last_roundAes|r40|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave8|q\(4),
	datad => \po|last_roundAes|r40|q\(4),
	combout => \po|last_roundAes|adK8|saida\(4));

-- Location: LCCOMB_X25_Y30_N0
\po|last_roundAes|adK8|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(5) = \po|rChave8|q\(5) $ (\po|last_roundAes|r40|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave8|q\(5),
	datac => \po|last_roundAes|r40|q\(5),
	combout => \po|last_roundAes|adK8|saida\(5));

-- Location: LCCOMB_X32_Y32_N28
\po|last_roundAes|adK8|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(6) = \po|last_roundAes|r40|q\(6) $ (\po|rChave8|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r40|q\(6),
	datad => \po|rChave8|q\(6),
	combout => \po|last_roundAes|adK8|saida\(6));

-- Location: LCCOMB_X28_Y31_N14
\po|last_roundAes|adK8|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK8|saida\(7) = \po|last_roundAes|r40|q\(7) $ (\po|rChave8|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r40|q\(7),
	datad => \po|rChave8|q\(7),
	combout => \po|last_roundAes|adK8|saida\(7));

-- Location: LCCOMB_X39_Y28_N20
\po|roundAes|mc3|saida3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(0) = \po|roundAes|r23|q\(0) $ (\po|roundAes|r31|q\(7) $ (\po|roundAes|mc3|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r23|q\(0),
	datac => \po|roundAes|r31|q\(7),
	datad => \po|roundAes|mc3|saida3[0]~0_combout\,
	combout => \po|roundAes|mc3|saida3\(0));

-- Location: FF_X39_Y28_N21
\po|roundAes|r43|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(0));

-- Location: LCCOMB_X36_Y25_N8
\po|roundAes|adK11|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(0) = \po|rChave11|q\(0) $ (\po|roundAes|r43|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(0),
	datad => \po|roundAes|r43|q\(0),
	combout => \po|roundAes|adK11|saida\(0));

-- Location: FF_X36_Y25_N9
\po|r27|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(0));

-- Location: LCCOMB_X39_Y29_N24
\po|roundAes|mc3|saida3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(1) = \po|roundAes|r31|q\(7) $ (\po|roundAes|r23|q\(1) $ (\po|roundAes|mc3|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(7),
	datac => \po|roundAes|r23|q\(1),
	datad => \po|roundAes|mc3|saida2[1]~2_combout\,
	combout => \po|roundAes|mc3|saida3\(1));

-- Location: FF_X39_Y29_N25
\po|roundAes|r43|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(1));

-- Location: LCCOMB_X39_Y29_N0
\po|roundAes|adK11|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(1) = \po|rChave11|q\(1) $ (\po|roundAes|r43|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(1),
	datad => \po|roundAes|r43|q\(1),
	combout => \po|roundAes|adK11|saida\(1));

-- Location: FF_X39_Y29_N1
\po|r27|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(1));

-- Location: LCCOMB_X39_Y29_N18
\po|roundAes|mc3|saida3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(2) = \po|roundAes|r23|q\(2) $ (\po|roundAes|mc3|saida2[2]~3_combout\ $ (\po|roundAes|r31|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(2),
	datac => \po|roundAes|mc3|saida2[2]~3_combout\,
	datad => \po|roundAes|r31|q\(0),
	combout => \po|roundAes|mc3|saida3\(2));

-- Location: FF_X39_Y29_N19
\po|roundAes|r43|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(2));

-- Location: LCCOMB_X39_Y29_N10
\po|roundAes|adK11|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(2) = \po|rChave11|q\(2) $ (\po|roundAes|r43|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(2),
	datad => \po|roundAes|r43|q\(2),
	combout => \po|roundAes|adK11|saida\(2));

-- Location: FF_X39_Y29_N11
\po|r27|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(2));

-- Location: LCCOMB_X39_Y25_N10
\po|roundAes|mc3|saida4[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[3]~5_combout\ = \po|roundAes|r31|q\(1) $ (\po|roundAes|r19|q\(3) $ (\po|roundAes|r23|q\(3) $ (\po|roundAes|r31|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(1),
	datab => \po|roundAes|r19|q\(3),
	datac => \po|roundAes|r23|q\(3),
	datad => \po|roundAes|r31|q\(7),
	combout => \po|roundAes|mc3|saida4[3]~5_combout\);

-- Location: LCCOMB_X39_Y25_N18
\po|roundAes|mc3|saida3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(3) = \po|roundAes|r27|q\(1) $ (\po|roundAes|r31|q\(3) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|mc3|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(1),
	datab => \po|roundAes|r31|q\(3),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|mc3|saida4[3]~5_combout\,
	combout => \po|roundAes|mc3|saida3\(3));

-- Location: FF_X39_Y25_N19
\po|roundAes|r43|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(3));

-- Location: LCCOMB_X36_Y25_N2
\po|roundAes|adK11|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(3) = \po|rChave11|q\(3) $ (\po|roundAes|r43|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(3),
	datad => \po|roundAes|r43|q\(3),
	combout => \po|roundAes|adK11|saida\(3));

-- Location: FF_X36_Y25_N3
\po|r27|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(3));

-- Location: LCCOMB_X39_Y27_N28
\po|roundAes|mc3|saida4[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4[4]~6_combout\ = \po|roundAes|r31|q\(7) $ (\po|roundAes|r19|q\(4) $ (\po|roundAes|r23|q\(4) $ (\po|roundAes|r31|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(7),
	datab => \po|roundAes|r19|q\(4),
	datac => \po|roundAes|r23|q\(4),
	datad => \po|roundAes|r31|q\(2),
	combout => \po|roundAes|mc3|saida4[4]~6_combout\);

-- Location: LCCOMB_X39_Y27_N30
\po|roundAes|mc3|saida3[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(4) = \po|roundAes|r27|q\(7) $ (\po|roundAes|r27|q\(2) $ (\po|roundAes|r31|q\(4) $ (\po|roundAes|mc3|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(7),
	datab => \po|roundAes|r27|q\(2),
	datac => \po|roundAes|r31|q\(4),
	datad => \po|roundAes|mc3|saida4[4]~6_combout\,
	combout => \po|roundAes|mc3|saida3\(4));

-- Location: FF_X39_Y27_N31
\po|roundAes|r43|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(4));

-- Location: LCCOMB_X32_Y26_N2
\po|roundAes|adK11|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(4) = \po|roundAes|r43|q\(4) $ (\po|rChave11|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r43|q\(4),
	datad => \po|rChave11|q\(4),
	combout => \po|roundAes|adK11|saida\(4));

-- Location: FF_X32_Y26_N3
\po|r27|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(4));

-- Location: LCCOMB_X39_Y25_N0
\po|roundAes|mc3|saida3[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(5) = \po|roundAes|r31|q\(3) $ (\po|roundAes|r23|q\(5) $ (\po|roundAes|mc3|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r31|q\(3),
	datac => \po|roundAes|r23|q\(5),
	datad => \po|roundAes|mc3|saida3[5]~1_combout\,
	combout => \po|roundAes|mc3|saida3\(5));

-- Location: FF_X39_Y25_N1
\po|roundAes|r43|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(5));

-- Location: LCCOMB_X36_Y25_N16
\po|roundAes|adK11|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(5) = \po|roundAes|r43|q\(5) $ (\po|rChave11|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r43|q\(5),
	datad => \po|rChave11|q\(5),
	combout => \po|roundAes|adK11|saida\(5));

-- Location: FF_X36_Y25_N17
\po|r27|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(5));

-- Location: LCCOMB_X39_Y27_N0
\po|roundAes|mc3|saida3[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(6) = \po|roundAes|r23|q\(6) $ (\po|roundAes|r31|q\(4) $ (\po|roundAes|mc3|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r23|q\(6),
	datac => \po|roundAes|r31|q\(4),
	datad => \po|roundAes|mc3|saida2[6]~4_combout\,
	combout => \po|roundAes|mc3|saida3\(6));

-- Location: FF_X39_Y27_N1
\po|roundAes|r43|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(6));

-- Location: LCCOMB_X34_Y27_N4
\po|roundAes|adK11|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(6) = \po|roundAes|r43|q\(6) $ (\po|rChave11|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r43|q\(6),
	datad => \po|rChave11|q\(6),
	combout => \po|roundAes|adK11|saida\(6));

-- Location: FF_X34_Y27_N5
\po|r27|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(6));

-- Location: LCCOMB_X39_Y28_N10
\po|roundAes|mc3|saida3[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida3\(7) = \po|roundAes|r27|q\(5) $ (\po|roundAes|r31|q\(5) $ (\po|roundAes|r31|q\(7) $ (\po|roundAes|mc3|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(5),
	datab => \po|roundAes|r31|q\(5),
	datac => \po|roundAes|r31|q\(7),
	datad => \po|roundAes|mc3|saida4[7]~0_combout\,
	combout => \po|roundAes|mc3|saida3\(7));

-- Location: FF_X39_Y28_N11
\po|roundAes|r43|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida3\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r43|q\(7));

-- Location: LCCOMB_X34_Y30_N8
\po|roundAes|adK11|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK11|saida\(7) = \po|rChave11|q\(7) $ (\po|roundAes|r43|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave11|q\(7),
	datac => \po|roundAes|r43|q\(7),
	combout => \po|roundAes|adK11|saida\(7));

-- Location: FF_X34_Y30_N9
\po|r27|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK11|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r27|q\(7));

-- Location: M9K_X40_Y22_N0
\po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom10_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram10_rtl_0|altsyncram_cc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y22_N16
\po|last_roundAes|adK9|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(0) = \po|rChave9|q\(0) $ (\po|last_roundAes|r41|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(0),
	datad => \po|last_roundAes|r41|q\(0),
	combout => \po|last_roundAes|adK9|saida\(0));

-- Location: LCCOMB_X39_Y22_N18
\po|last_roundAes|adK9|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(1) = \po|rChave9|q\(1) $ (\po|last_roundAes|r41|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(1),
	datad => \po|last_roundAes|r41|q\(1),
	combout => \po|last_roundAes|adK9|saida\(1));

-- Location: LCCOMB_X28_Y28_N14
\po|last_roundAes|adK9|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(2) = \po|rChave9|q\(2) $ (\po|last_roundAes|r41|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave9|q\(2),
	datad => \po|last_roundAes|r41|q\(2),
	combout => \po|last_roundAes|adK9|saida\(2));

-- Location: LCCOMB_X28_Y25_N16
\po|last_roundAes|adK9|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(3) = \po|last_roundAes|r41|q\(3) $ (\po|rChave9|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r41|q\(3),
	datad => \po|rChave9|q\(3),
	combout => \po|last_roundAes|adK9|saida\(3));

-- Location: LCCOMB_X39_Y22_N20
\po|last_roundAes|adK9|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(4) = \po|rChave9|q\(4) $ (\po|last_roundAes|r41|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(4),
	datad => \po|last_roundAes|r41|q\(4),
	combout => \po|last_roundAes|adK9|saida\(4));

-- Location: LCCOMB_X37_Y24_N0
\po|last_roundAes|adK9|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(5) = \po|rChave9|q\(5) $ (\po|last_roundAes|r41|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(5),
	datad => \po|last_roundAes|r41|q\(5),
	combout => \po|last_roundAes|adK9|saida\(5));

-- Location: LCCOMB_X23_Y28_N0
\po|last_roundAes|adK9|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(6) = \po|last_roundAes|r41|q\(6) $ (\po|rChave9|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|last_roundAes|r41|q\(6),
	datac => \po|rChave9|q\(6),
	combout => \po|last_roundAes|adK9|saida\(6));

-- Location: LCCOMB_X27_Y22_N28
\po|last_roundAes|adK9|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK9|saida\(7) = \po|last_roundAes|r41|q\(7) $ (\po|rChave9|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r41|q\(7),
	datad => \po|rChave9|q\(7),
	combout => \po|last_roundAes|adK9|saida\(7));

-- Location: LCCOMB_X25_Y32_N20
\po|roundAes|mc4|saida3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(0) = \po|roundAes|r24|q\(0) $ (\po|roundAes|r32|q\(7) $ (\po|roundAes|mc4|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(0),
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|mc4|saida3[0]~0_combout\,
	combout => \po|roundAes|mc4|saida3\(0));

-- Location: FF_X25_Y32_N21
\po|roundAes|r44|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(0));

-- Location: LCCOMB_X28_Y32_N28
\po|roundAes|adK12|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(0) = \po|rChave12|q\(0) $ (\po|roundAes|r44|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(0),
	datad => \po|roundAes|r44|q\(0),
	combout => \po|roundAes|adK12|saida\(0));

-- Location: FF_X28_Y32_N29
\po|r28|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(0));

-- Location: LCCOMB_X27_Y32_N28
\po|roundAes|mc4|saida3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(1) = \po|roundAes|r32|q\(7) $ (\po|roundAes|r24|q\(1) $ (\po|roundAes|mc4|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(7),
	datac => \po|roundAes|r24|q\(1),
	datad => \po|roundAes|mc4|saida2[1]~2_combout\,
	combout => \po|roundAes|mc4|saida3\(1));

-- Location: FF_X27_Y32_N29
\po|roundAes|r44|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(1));

-- Location: LCCOMB_X29_Y32_N12
\po|roundAes|adK12|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(1) = \po|roundAes|r44|q\(1) $ (\po|rChave12|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r44|q\(1),
	datad => \po|rChave12|q\(1),
	combout => \po|roundAes|adK12|saida\(1));

-- Location: FF_X29_Y32_N13
\po|r28|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(1));

-- Location: LCCOMB_X25_Y31_N22
\po|roundAes|mc4|saida3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(2) = \po|roundAes|r24|q\(2) $ (\po|roundAes|r32|q\(0) $ (\po|roundAes|mc4|saida2[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(2),
	datac => \po|roundAes|r32|q\(0),
	datad => \po|roundAes|mc4|saida2[2]~3_combout\,
	combout => \po|roundAes|mc4|saida3\(2));

-- Location: FF_X25_Y31_N23
\po|roundAes|r44|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(2));

-- Location: LCCOMB_X25_Y31_N0
\po|roundAes|adK12|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(2) = \po|roundAes|r44|q\(2) $ (\po|rChave12|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r44|q\(2),
	datad => \po|rChave12|q\(2),
	combout => \po|roundAes|adK12|saida\(2));

-- Location: FF_X25_Y31_N1
\po|r28|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(2));

-- Location: LCCOMB_X25_Y32_N0
\po|roundAes|mc4|saida4[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[3]~5_combout\ = \po|roundAes|r32|q\(1) $ (\po|roundAes|r20|q\(3) $ (\po|roundAes|r32|q\(7) $ (\po|roundAes|r24|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(1),
	datab => \po|roundAes|r20|q\(3),
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|r24|q\(3),
	combout => \po|roundAes|mc4|saida4[3]~5_combout\);

-- Location: LCCOMB_X25_Y32_N6
\po|roundAes|mc4|saida3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(3) = \po|roundAes|r28|q\(1) $ (\po|roundAes|r28|q\(7) $ (\po|roundAes|r32|q\(3) $ (\po|roundAes|mc4|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(1),
	datab => \po|roundAes|r28|q\(7),
	datac => \po|roundAes|r32|q\(3),
	datad => \po|roundAes|mc4|saida4[3]~5_combout\,
	combout => \po|roundAes|mc4|saida3\(3));

-- Location: FF_X25_Y32_N7
\po|roundAes|r44|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(3));

-- Location: LCCOMB_X29_Y32_N26
\po|roundAes|adK12|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(3) = \po|roundAes|r44|q\(3) $ (\po|rChave12|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r44|q\(3),
	datac => \po|rChave12|q\(3),
	combout => \po|roundAes|adK12|saida\(3));

-- Location: FF_X29_Y32_N27
\po|r28|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(3));

-- Location: LCCOMB_X25_Y32_N22
\po|roundAes|mc4|saida4[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4[4]~6_combout\ = \po|roundAes|r20|q\(4) $ (\po|roundAes|r32|q\(2) $ (\po|roundAes|r32|q\(7) $ (\po|roundAes|r24|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(4),
	datab => \po|roundAes|r32|q\(2),
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|r24|q\(4),
	combout => \po|roundAes|mc4|saida4[4]~6_combout\);

-- Location: LCCOMB_X25_Y32_N12
\po|roundAes|mc4|saida3[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(4) = \po|roundAes|r28|q\(2) $ (\po|roundAes|r28|q\(7) $ (\po|roundAes|r32|q\(4) $ (\po|roundAes|mc4|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(2),
	datab => \po|roundAes|r28|q\(7),
	datac => \po|roundAes|r32|q\(4),
	datad => \po|roundAes|mc4|saida4[4]~6_combout\,
	combout => \po|roundAes|mc4|saida3\(4));

-- Location: FF_X25_Y32_N13
\po|roundAes|r44|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(4));

-- Location: LCCOMB_X28_Y32_N18
\po|roundAes|adK12|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(4) = \po|roundAes|r44|q\(4) $ (\po|rChave12|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r44|q\(4),
	datad => \po|rChave12|q\(4),
	combout => \po|roundAes|adK12|saida\(4));

-- Location: FF_X28_Y32_N19
\po|r28|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(4));

-- Location: LCCOMB_X27_Y32_N26
\po|roundAes|mc4|saida3[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(5) = \po|roundAes|r32|q\(3) $ (\po|roundAes|r24|q\(5) $ (\po|roundAes|mc4|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r32|q\(3),
	datac => \po|roundAes|r24|q\(5),
	datad => \po|roundAes|mc4|saida3[5]~1_combout\,
	combout => \po|roundAes|mc4|saida3\(5));

-- Location: FF_X27_Y32_N27
\po|roundAes|r44|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(5));

-- Location: LCCOMB_X29_Y32_N20
\po|roundAes|adK12|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(5) = \po|rChave12|q\(5) $ (\po|roundAes|r44|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(5),
	datad => \po|roundAes|r44|q\(5),
	combout => \po|roundAes|adK12|saida\(5));

-- Location: FF_X29_Y32_N21
\po|r28|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(5));

-- Location: LCCOMB_X25_Y32_N2
\po|roundAes|mc4|saida3[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(6) = \po|roundAes|r24|q\(6) $ (\po|roundAes|r32|q\(4) $ (\po|roundAes|mc4|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r24|q\(6),
	datac => \po|roundAes|r32|q\(4),
	datad => \po|roundAes|mc4|saida2[6]~4_combout\,
	combout => \po|roundAes|mc4|saida3\(6));

-- Location: FF_X25_Y32_N3
\po|roundAes|r44|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(6));

-- Location: LCCOMB_X25_Y32_N8
\po|roundAes|adK12|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(6) = \po|rChave12|q\(6) $ (\po|roundAes|r44|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(6),
	datad => \po|roundAes|r44|q\(6),
	combout => \po|roundAes|adK12|saida\(6));

-- Location: FF_X25_Y32_N9
\po|r28|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(6));

-- Location: LCCOMB_X26_Y32_N20
\po|roundAes|mc4|saida3[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida3\(7) = \po|roundAes|r32|q\(5) $ (\po|roundAes|r28|q\(5) $ (\po|roundAes|r32|q\(7) $ (\po|roundAes|mc4|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r32|q\(5),
	datab => \po|roundAes|r28|q\(5),
	datac => \po|roundAes|r32|q\(7),
	datad => \po|roundAes|mc4|saida4[7]~0_combout\,
	combout => \po|roundAes|mc4|saida3\(7));

-- Location: FF_X26_Y32_N21
\po|roundAes|r44|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida3\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r44|q\(7));

-- Location: LCCOMB_X29_Y32_N6
\po|roundAes|adK12|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK12|saida\(7) = \po|rChave12|q\(7) $ (\po|roundAes|r44|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(7),
	datad => \po|roundAes|r44|q\(7),
	combout => \po|roundAes|adK12|saida\(7));

-- Location: FF_X29_Y32_N7
\po|r28|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK12|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r28|q\(7));

-- Location: M9K_X24_Y36_N0
\po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom11_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram11_rtl_0|altsyncram_dc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram11_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y36_N28
\po|last_roundAes|adK10|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(0) = \po|rChave10|q\(0) $ (\po|last_roundAes|r42|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(0),
	datad => \po|last_roundAes|r42|q\(0),
	combout => \po|last_roundAes|adK10|saida\(0));

-- Location: LCCOMB_X26_Y36_N16
\po|last_roundAes|adK10|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(1) = \po|rChave10|q\(1) $ (\po|last_roundAes|r42|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave10|q\(1),
	datad => \po|last_roundAes|r42|q\(1),
	combout => \po|last_roundAes|adK10|saida\(1));

-- Location: LCCOMB_X28_Y33_N24
\po|last_roundAes|adK10|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(2) = \po|last_roundAes|r42|q\(2) $ (\po|rChave10|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r42|q\(2),
	datad => \po|rChave10|q\(2),
	combout => \po|last_roundAes|adK10|saida\(2));

-- Location: LCCOMB_X28_Y33_N2
\po|last_roundAes|adK10|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(3) = \po|rChave10|q\(3) $ (\po|last_roundAes|r42|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(3),
	datad => \po|last_roundAes|r42|q\(3),
	combout => \po|last_roundAes|adK10|saida\(3));

-- Location: LCCOMB_X23_Y36_N4
\po|last_roundAes|adK10|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(4) = \po|last_roundAes|r42|q\(4) $ (\po|rChave10|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r42|q\(4),
	datad => \po|rChave10|q\(4),
	combout => \po|last_roundAes|adK10|saida\(4));

-- Location: LCCOMB_X28_Y31_N28
\po|last_roundAes|adK10|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(5) = \po|rChave10|q\(5) $ (\po|last_roundAes|r42|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(5),
	datad => \po|last_roundAes|r42|q\(5),
	combout => \po|last_roundAes|adK10|saida\(5));

-- Location: LCCOMB_X25_Y34_N14
\po|last_roundAes|adK10|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(6) = \po|rChave10|q\(6) $ (\po|last_roundAes|r42|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave10|q\(6),
	datad => \po|last_roundAes|r42|q\(6),
	combout => \po|last_roundAes|adK10|saida\(6));

-- Location: LCCOMB_X28_Y33_N28
\po|last_roundAes|adK10|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK10|saida\(7) = \po|rChave10|q\(7) $ (\po|last_roundAes|r42|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(7),
	datad => \po|last_roundAes|r42|q\(7),
	combout => \po|last_roundAes|adK10|saida\(7));

-- Location: LCCOMB_X23_Y26_N2
\po|roundAes|mc1|saida3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(0) = \po|roundAes|r21|q\(0) $ (\po|roundAes|r29|q\(7) $ (\po|roundAes|mc1|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r21|q\(0),
	datac => \po|roundAes|r29|q\(7),
	datad => \po|roundAes|mc1|saida3[0]~0_combout\,
	combout => \po|roundAes|mc1|saida3\(0));

-- Location: FF_X23_Y26_N3
\po|roundAes|r41|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(0));

-- Location: LCCOMB_X27_Y27_N4
\po|roundAes|adK9|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(0) = \po|rChave9|q\(0) $ (\po|roundAes|r41|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(0),
	datad => \po|roundAes|r41|q\(0),
	combout => \po|roundAes|adK9|saida\(0));

-- Location: FF_X27_Y27_N5
\po|r25|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(0));

-- Location: LCCOMB_X25_Y26_N28
\po|roundAes|mc1|saida3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(1) = \po|roundAes|r29|q\(7) $ (\po|roundAes|r21|q\(1) $ (\po|roundAes|mc1|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r29|q\(7),
	datac => \po|roundAes|r21|q\(1),
	datad => \po|roundAes|mc1|saida2[1]~2_combout\,
	combout => \po|roundAes|mc1|saida3\(1));

-- Location: FF_X25_Y26_N29
\po|roundAes|r41|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(1));

-- Location: LCCOMB_X32_Y26_N24
\po|roundAes|adK9|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(1) = \po|roundAes|r41|q\(1) $ (\po|rChave9|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r41|q\(1),
	datad => \po|rChave9|q\(1),
	combout => \po|roundAes|adK9|saida\(1));

-- Location: FF_X32_Y26_N25
\po|r25|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(1));

-- Location: LCCOMB_X23_Y26_N8
\po|roundAes|mc1|saida3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(2) = \po|roundAes|r29|q\(0) $ (\po|roundAes|mc1|saida2[2]~3_combout\ $ (\po|roundAes|r21|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(0),
	datac => \po|roundAes|mc1|saida2[2]~3_combout\,
	datad => \po|roundAes|r21|q\(2),
	combout => \po|roundAes|mc1|saida3\(2));

-- Location: FF_X23_Y26_N9
\po|roundAes|r41|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(2));

-- Location: LCCOMB_X27_Y26_N8
\po|roundAes|adK9|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(2) = \po|rChave9|q\(2) $ (\po|roundAes|r41|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(2),
	datad => \po|roundAes|r41|q\(2),
	combout => \po|roundAes|adK9|saida\(2));

-- Location: FF_X27_Y26_N9
\po|r25|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(2));

-- Location: LCCOMB_X25_Y26_N22
\po|roundAes|mc1|saida4[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[3]~5_combout\ = \po|roundAes|r17|q\(3) $ (\po|roundAes|r29|q\(7) $ (\po|roundAes|r29|q\(1) $ (\po|roundAes|r21|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(3),
	datab => \po|roundAes|r29|q\(7),
	datac => \po|roundAes|r29|q\(1),
	datad => \po|roundAes|r21|q\(3),
	combout => \po|roundAes|mc1|saida4[3]~5_combout\);

-- Location: LCCOMB_X25_Y26_N26
\po|roundAes|mc1|saida3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(3) = \po|roundAes|mc1|saida4[3]~5_combout\ $ (\po|roundAes|r29|q\(3) $ (\po|roundAes|r25|q\(1) $ (\po|roundAes|r25|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|mc1|saida4[3]~5_combout\,
	datab => \po|roundAes|r29|q\(3),
	datac => \po|roundAes|r25|q\(1),
	datad => \po|roundAes|r25|q\(7),
	combout => \po|roundAes|mc1|saida3\(3));

-- Location: FF_X25_Y26_N27
\po|roundAes|r41|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(3));

-- Location: LCCOMB_X29_Y26_N12
\po|roundAes|adK9|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(3) = \po|roundAes|r41|q\(3) $ (\po|rChave9|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r41|q\(3),
	datad => \po|rChave9|q\(3),
	combout => \po|roundAes|adK9|saida\(3));

-- Location: FF_X29_Y26_N13
\po|r25|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(3));

-- Location: LCCOMB_X23_Y26_N4
\po|roundAes|mc1|saida4[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4[4]~6_combout\ = \po|roundAes|r17|q\(4) $ (\po|roundAes|r29|q\(2) $ (\po|roundAes|r29|q\(7) $ (\po|roundAes|r21|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(4),
	datab => \po|roundAes|r29|q\(2),
	datac => \po|roundAes|r29|q\(7),
	datad => \po|roundAes|r21|q\(4),
	combout => \po|roundAes|mc1|saida4[4]~6_combout\);

-- Location: LCCOMB_X23_Y26_N18
\po|roundAes|mc1|saida3[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(4) = \po|roundAes|r29|q\(4) $ (\po|roundAes|r25|q\(2) $ (\po|roundAes|mc1|saida4[4]~6_combout\ $ (\po|roundAes|r25|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(4),
	datab => \po|roundAes|r25|q\(2),
	datac => \po|roundAes|mc1|saida4[4]~6_combout\,
	datad => \po|roundAes|r25|q\(7),
	combout => \po|roundAes|mc1|saida3\(4));

-- Location: FF_X23_Y26_N19
\po|roundAes|r41|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(4));

-- Location: LCCOMB_X32_Y26_N10
\po|roundAes|adK9|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(4) = \po|rChave9|q\(4) $ (\po|roundAes|r41|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(4),
	datad => \po|roundAes|r41|q\(4),
	combout => \po|roundAes|adK9|saida\(4));

-- Location: FF_X32_Y26_N11
\po|r25|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(4));

-- Location: LCCOMB_X25_Y27_N28
\po|roundAes|mc1|saida3[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(5) = \po|roundAes|r21|q\(5) $ (\po|roundAes|r29|q\(3) $ (\po|roundAes|mc1|saida3[5]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r21|q\(5),
	datac => \po|roundAes|r29|q\(3),
	datad => \po|roundAes|mc1|saida3[5]~1_combout\,
	combout => \po|roundAes|mc1|saida3\(5));

-- Location: FF_X25_Y27_N29
\po|roundAes|r41|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(5));

-- Location: LCCOMB_X29_Y27_N4
\po|roundAes|adK9|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(5) = \po|rChave9|q\(5) $ (\po|roundAes|r41|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave9|q\(5),
	datad => \po|roundAes|r41|q\(5),
	combout => \po|roundAes|adK9|saida\(5));

-- Location: FF_X29_Y27_N5
\po|r25|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(5));

-- Location: LCCOMB_X23_Y28_N24
\po|roundAes|mc1|saida3[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(6) = \po|roundAes|r29|q\(4) $ (\po|roundAes|r21|q\(6) $ (\po|roundAes|mc1|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(4),
	datac => \po|roundAes|r21|q\(6),
	datad => \po|roundAes|mc1|saida2[6]~4_combout\,
	combout => \po|roundAes|mc1|saida3\(6));

-- Location: FF_X23_Y28_N25
\po|roundAes|r41|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(6));

-- Location: LCCOMB_X28_Y28_N4
\po|roundAes|adK9|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(6) = \po|roundAes|r41|q\(6) $ (\po|rChave9|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r41|q\(6),
	datac => \po|rChave9|q\(6),
	combout => \po|roundAes|adK9|saida\(6));

-- Location: FF_X28_Y28_N5
\po|r25|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(6));

-- Location: LCCOMB_X25_Y26_N4
\po|roundAes|mc1|saida3[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida3\(7) = \po|roundAes|r29|q\(5) $ (\po|roundAes|r25|q\(5) $ (\po|roundAes|r29|q\(7) $ (\po|roundAes|mc1|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(5),
	datab => \po|roundAes|r25|q\(5),
	datac => \po|roundAes|r29|q\(7),
	datad => \po|roundAes|mc1|saida4[7]~0_combout\,
	combout => \po|roundAes|mc1|saida3\(7));

-- Location: FF_X25_Y26_N5
\po|roundAes|r41|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida3\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r41|q\(7));

-- Location: LCCOMB_X26_Y26_N14
\po|roundAes|adK9|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK9|saida\(7) = \po|roundAes|r41|q\(7) $ (\po|rChave9|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r41|q\(7),
	datad => \po|rChave9|q\(7),
	combout => \po|roundAes|adK9|saida\(7));

-- Location: FF_X26_Y26_N15
\po|r25|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK9|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r25|q\(7));

-- Location: M9K_X24_Y23_N0
\po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom8_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram8_rtl_0|altsyncram_3b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y23_N30
\po|last_roundAes|adK11|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(0) = \po|rChave11|q\(0) $ (\po|last_roundAes|r43|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(0),
	datad => \po|last_roundAes|r43|q\(0),
	combout => \po|last_roundAes|adK11|saida\(0));

-- Location: LCCOMB_X41_Y29_N8
\po|last_roundAes|adK11|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(1) = \po|last_roundAes|r43|q\(1) $ (\po|rChave11|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r43|q\(1),
	datad => \po|rChave11|q\(1),
	combout => \po|last_roundAes|adK11|saida\(1));

-- Location: LCCOMB_X39_Y29_N8
\po|last_roundAes|adK11|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(2) = \po|rChave11|q\(2) $ (\po|last_roundAes|r43|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave11|q\(2),
	datac => \po|last_roundAes|r43|q\(2),
	combout => \po|last_roundAes|adK11|saida\(2));

-- Location: LCCOMB_X39_Y25_N8
\po|last_roundAes|adK11|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(3) = \po|last_roundAes|r43|q\(3) $ (\po|rChave11|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r43|q\(3),
	datad => \po|rChave11|q\(3),
	combout => \po|last_roundAes|adK11|saida\(3));

-- Location: LCCOMB_X32_Y26_N16
\po|last_roundAes|adK11|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(4) = \po|last_roundAes|r43|q\(4) $ (\po|rChave11|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r43|q\(4),
	datad => \po|rChave11|q\(4),
	combout => \po|last_roundAes|adK11|saida\(4));

-- Location: LCCOMB_X36_Y25_N18
\po|last_roundAes|adK11|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(5) = \po|last_roundAes|r43|q\(5) $ (\po|rChave11|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r43|q\(5),
	datad => \po|rChave11|q\(5),
	combout => \po|last_roundAes|adK11|saida\(5));

-- Location: LCCOMB_X22_Y24_N12
\po|last_roundAes|adK11|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(6) = \po|rChave11|q\(6) $ (\po|last_roundAes|r43|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave11|q\(6),
	datad => \po|last_roundAes|r43|q\(6),
	combout => \po|last_roundAes|adK11|saida\(6));

-- Location: LCCOMB_X25_Y23_N28
\po|last_roundAes|adK11|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK11|saida\(7) = \po|rChave11|q\(7) $ (\po|last_roundAes|r43|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave11|q\(7),
	datac => \po|last_roundAes|r43|q\(7),
	combout => \po|last_roundAes|adK11|saida\(7));

-- Location: LCCOMB_X39_Y31_N10
\po|roundAes|mc2|saida3[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(0) = \po|roundAes|r30|q\(7) $ (\po|roundAes|r22|q\(0) $ (\po|roundAes|mc2|saida3[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r30|q\(7),
	datac => \po|roundAes|r22|q\(0),
	datad => \po|roundAes|mc2|saida3[0]~0_combout\,
	combout => \po|roundAes|mc2|saida3\(0));

-- Location: FF_X39_Y31_N11
\po|roundAes|r42|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(0));

-- Location: LCCOMB_X28_Y31_N4
\po|roundAes|adK10|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(0) = \po|rChave10|q\(0) $ (\po|roundAes|r42|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(0),
	datad => \po|roundAes|r42|q\(0),
	combout => \po|roundAes|adK10|saida\(0));

-- Location: FF_X28_Y31_N5
\po|r26|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(0));

-- Location: LCCOMB_X39_Y30_N16
\po|roundAes|mc2|saida3[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(1) = \po|roundAes|r30|q\(7) $ (\po|roundAes|r22|q\(1) $ (\po|roundAes|mc2|saida2[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(7),
	datab => \po|roundAes|r22|q\(1),
	datad => \po|roundAes|mc2|saida2[1]~2_combout\,
	combout => \po|roundAes|mc2|saida3\(1));

-- Location: FF_X39_Y30_N17
\po|roundAes|r42|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(1));

-- Location: LCCOMB_X38_Y30_N0
\po|roundAes|adK10|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(1) = \po|roundAes|r42|q\(1) $ (\po|rChave10|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r42|q\(1),
	datad => \po|rChave10|q\(1),
	combout => \po|roundAes|adK10|saida\(1));

-- Location: FF_X38_Y30_N1
\po|r26|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(1));

-- Location: LCCOMB_X39_Y31_N12
\po|roundAes|mc2|saida3[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(2) = \po|roundAes|r30|q\(0) $ (\po|roundAes|mc2|saida2[2]~3_combout\ $ (\po|roundAes|r22|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(0),
	datab => \po|roundAes|mc2|saida2[2]~3_combout\,
	datad => \po|roundAes|r22|q\(2),
	combout => \po|roundAes|mc2|saida3\(2));

-- Location: FF_X39_Y31_N13
\po|roundAes|r42|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(2));

-- Location: LCCOMB_X39_Y31_N26
\po|roundAes|adK10|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(2) = \po|roundAes|r42|q\(2) $ (\po|rChave10|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r42|q\(2),
	datad => \po|rChave10|q\(2),
	combout => \po|roundAes|adK10|saida\(2));

-- Location: FF_X39_Y31_N27
\po|r26|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(2));

-- Location: LCCOMB_X39_Y30_N2
\po|roundAes|mc2|saida4[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[3]~5_combout\ = \po|roundAes|r30|q\(1) $ (\po|roundAes|r22|q\(3) $ (\po|roundAes|r18|q\(3) $ (\po|roundAes|r30|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(1),
	datab => \po|roundAes|r22|q\(3),
	datac => \po|roundAes|r18|q\(3),
	datad => \po|roundAes|r30|q\(7),
	combout => \po|roundAes|mc2|saida4[3]~5_combout\);

-- Location: LCCOMB_X38_Y30_N12
\po|roundAes|mc2|saida3[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(3) = \po|roundAes|r30|q\(3) $ (\po|roundAes|r26|q\(1) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|mc2|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(3),
	datab => \po|roundAes|r26|q\(1),
	datac => \po|roundAes|r26|q\(7),
	datad => \po|roundAes|mc2|saida4[3]~5_combout\,
	combout => \po|roundAes|mc2|saida3\(3));

-- Location: FF_X38_Y30_N13
\po|roundAes|r42|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(3));

-- Location: LCCOMB_X34_Y33_N0
\po|roundAes|adK10|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(3) = \po|rChave10|q\(3) $ (\po|roundAes|r42|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(3),
	datad => \po|roundAes|r42|q\(3),
	combout => \po|roundAes|adK10|saida\(3));

-- Location: FF_X34_Y33_N1
\po|r26|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(3));

-- Location: LCCOMB_X39_Y32_N20
\po|roundAes|mc2|saida4[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4[4]~6_combout\ = \po|roundAes|r30|q\(7) $ (\po|roundAes|r22|q\(4) $ (\po|roundAes|r18|q\(4) $ (\po|roundAes|r30|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(7),
	datab => \po|roundAes|r22|q\(4),
	datac => \po|roundAes|r18|q\(4),
	datad => \po|roundAes|r30|q\(2),
	combout => \po|roundAes|mc2|saida4[4]~6_combout\);

-- Location: LCCOMB_X39_Y32_N26
\po|roundAes|mc2|saida3[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(4) = \po|roundAes|r30|q\(4) $ (\po|roundAes|r26|q\(7) $ (\po|roundAes|r26|q\(2) $ (\po|roundAes|mc2|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(4),
	datab => \po|roundAes|r26|q\(7),
	datac => \po|roundAes|r26|q\(2),
	datad => \po|roundAes|mc2|saida4[4]~6_combout\,
	combout => \po|roundAes|mc2|saida3\(4));

-- Location: FF_X39_Y32_N27
\po|roundAes|r42|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(4));

-- Location: LCCOMB_X30_Y32_N2
\po|roundAes|adK10|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(4) = \po|roundAes|r42|q\(4) $ (\po|rChave10|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r42|q\(4),
	datad => \po|rChave10|q\(4),
	combout => \po|roundAes|adK10|saida\(4));

-- Location: FF_X30_Y32_N3
\po|r26|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(4));

-- Location: LCCOMB_X39_Y30_N26
\po|roundAes|mc2|saida3[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(5) = \po|roundAes|mc2|saida3[5]~1_combout\ $ (\po|roundAes|r30|q\(3) $ (\po|roundAes|r22|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|mc2|saida3[5]~1_combout\,
	datac => \po|roundAes|r30|q\(3),
	datad => \po|roundAes|r22|q\(5),
	combout => \po|roundAes|mc2|saida3\(5));

-- Location: FF_X39_Y30_N27
\po|roundAes|r42|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(5));

-- Location: LCCOMB_X34_Y33_N2
\po|roundAes|adK10|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(5) = \po|rChave10|q\(5) $ (\po|roundAes|r42|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(5),
	datad => \po|roundAes|r42|q\(5),
	combout => \po|roundAes|adK10|saida\(5));

-- Location: FF_X34_Y33_N3
\po|r26|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(5));

-- Location: LCCOMB_X39_Y32_N16
\po|roundAes|mc2|saida3[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(6) = \po|roundAes|r22|q\(6) $ (\po|roundAes|r30|q\(4) $ (\po|roundAes|mc2|saida2[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r22|q\(6),
	datac => \po|roundAes|r30|q\(4),
	datad => \po|roundAes|mc2|saida2[6]~4_combout\,
	combout => \po|roundAes|mc2|saida3\(6));

-- Location: FF_X39_Y32_N17
\po|roundAes|r42|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(6));

-- Location: LCCOMB_X30_Y32_N4
\po|roundAes|adK10|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(6) = \po|rChave10|q\(6) $ (\po|roundAes|r42|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(6),
	datad => \po|roundAes|r42|q\(6),
	combout => \po|roundAes|adK10|saida\(6));

-- Location: FF_X30_Y32_N5
\po|r26|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(6));

-- Location: LCCOMB_X39_Y30_N8
\po|roundAes|mc2|saida3[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida3\(7) = \po|roundAes|r26|q\(5) $ (\po|roundAes|r30|q\(5) $ (\po|roundAes|r30|q\(7) $ (\po|roundAes|mc2|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(5),
	datab => \po|roundAes|r30|q\(5),
	datac => \po|roundAes|r30|q\(7),
	datad => \po|roundAes|mc2|saida4[7]~0_combout\,
	combout => \po|roundAes|mc2|saida3\(7));

-- Location: FF_X39_Y30_N9
\po|roundAes|r42|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida3\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r42|q\(7));

-- Location: LCCOMB_X28_Y33_N8
\po|roundAes|adK10|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK10|saida\(7) = \po|rChave10|q\(7) $ (\po|roundAes|r42|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave10|q\(7),
	datad => \po|roundAes|r42|q\(7),
	combout => \po|roundAes|adK10|saida\(7));

-- Location: FF_X28_Y33_N9
\po|r26|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK10|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r26|q\(7));

-- Location: M9K_X24_Y35_N0
\po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom9_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram9_rtl_0|altsyncram_4b71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram9_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y33_N24
\po|last_roundAes|adK12|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(0) = \po|rChave12|q\(0) $ (\po|last_roundAes|r44|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(0),
	datad => \po|last_roundAes|r44|q\(0),
	combout => \po|last_roundAes|adK12|saida\(0));

-- Location: LCCOMB_X29_Y32_N30
\po|last_roundAes|adK12|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(1) = \po|last_roundAes|r44|q\(1) $ (\po|rChave12|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r44|q\(1),
	datad => \po|rChave12|q\(1),
	combout => \po|last_roundAes|adK12|saida\(1));

-- Location: LCCOMB_X25_Y31_N26
\po|last_roundAes|adK12|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(2) = \po|rChave12|q\(2) $ (\po|last_roundAes|r44|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave12|q\(2),
	datad => \po|last_roundAes|r44|q\(2),
	combout => \po|last_roundAes|adK12|saida\(2));

-- Location: LCCOMB_X25_Y35_N24
\po|last_roundAes|adK12|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(3) = \po|last_roundAes|r44|q\(3) $ (\po|rChave12|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r44|q\(3),
	datad => \po|rChave12|q\(3),
	combout => \po|last_roundAes|adK12|saida\(3));

-- Location: LCCOMB_X29_Y32_N0
\po|last_roundAes|adK12|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(4) = \po|rChave12|q\(4) $ (\po|last_roundAes|r44|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(4),
	datad => \po|last_roundAes|r44|q\(4),
	combout => \po|last_roundAes|adK12|saida\(4));

-- Location: LCCOMB_X29_Y32_N2
\po|last_roundAes|adK12|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(5) = \po|rChave12|q\(5) $ (\po|last_roundAes|r44|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(5),
	datad => \po|last_roundAes|r44|q\(5),
	combout => \po|last_roundAes|adK12|saida\(5));

-- Location: LCCOMB_X26_Y32_N16
\po|last_roundAes|adK12|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(6) = \po|rChave12|q\(6) $ (\po|last_roundAes|r44|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave12|q\(6),
	datad => \po|last_roundAes|r44|q\(6),
	combout => \po|last_roundAes|adK12|saida\(6));

-- Location: LCCOMB_X36_Y33_N16
\po|last_roundAes|adK12|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK12|saida\(7) = \po|last_roundAes|r44|q\(7) $ (\po|rChave12|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r44|q\(7),
	datad => \po|rChave12|q\(7),
	combout => \po|last_roundAes|adK12|saida\(7));

-- Location: LCCOMB_X26_Y32_N26
\po|roundAes|mc4|saida4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(0) = \po|roundAes|r20|q\(0) $ (\po|roundAes|r24|q\(0) $ (\po|roundAes|mc4|saida4[1]~4_combout\ $ (\po|roundAes|r28|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(0),
	datab => \po|roundAes|r24|q\(0),
	datac => \po|roundAes|mc4|saida4[1]~4_combout\,
	datad => \po|roundAes|r28|q\(0),
	combout => \po|roundAes|mc4|saida4\(0));

-- Location: FF_X26_Y32_N27
\po|roundAes|r48|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(0));

-- Location: LCCOMB_X26_Y29_N10
\po|roundAes|adK16|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(0) = \po|rChave16|q\(0) $ (\po|roundAes|r48|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(0),
	datad => \po|roundAes|r48|q\(0),
	combout => \po|roundAes|adK16|saida\(0));

-- Location: FF_X26_Y29_N11
\po|r32|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(0));

-- Location: LCCOMB_X26_Y32_N12
\po|roundAes|mc4|saida4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(1) = \po|roundAes|r24|q\(1) $ (\po|roundAes|r20|q\(1) $ (\po|roundAes|mc4|saida4[1]~4_combout\ $ (\po|roundAes|r28|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r24|q\(1),
	datab => \po|roundAes|r20|q\(1),
	datac => \po|roundAes|mc4|saida4[1]~4_combout\,
	datad => \po|roundAes|r28|q\(1),
	combout => \po|roundAes|mc4|saida4\(1));

-- Location: FF_X26_Y32_N13
\po|roundAes|r48|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(1));

-- Location: LCCOMB_X28_Y28_N26
\po|roundAes|adK16|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(1) = \po|rChave16|q\(1) $ (\po|roundAes|r48|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(1),
	datad => \po|roundAes|r48|q\(1),
	combout => \po|roundAes|adK16|saida\(1));

-- Location: FF_X28_Y28_N27
\po|r32|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(1));

-- Location: LCCOMB_X25_Y31_N4
\po|roundAes|mc4|saida4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(2) = \po|roundAes|r20|q\(2) $ (\po|roundAes|r32|q\(0) $ (\po|roundAes|mc4|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(2),
	datac => \po|roundAes|r32|q\(0),
	datad => \po|roundAes|mc4|saida4[2]~1_combout\,
	combout => \po|roundAes|mc4|saida4\(2));

-- Location: FF_X25_Y31_N5
\po|roundAes|r48|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(2));

-- Location: LCCOMB_X25_Y28_N20
\po|roundAes|adK16|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(2) = \po|roundAes|r48|q\(2) $ (\po|rChave16|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r48|q\(2),
	datad => \po|rChave16|q\(2),
	combout => \po|roundAes|adK16|saida\(2));

-- Location: FF_X25_Y28_N21
\po|r32|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(2));

-- Location: LCCOMB_X25_Y32_N4
\po|roundAes|mc4|saida4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(3) = \po|roundAes|r20|q\(1) $ (\po|roundAes|r28|q\(3) $ (\po|roundAes|r20|q\(7) $ (\po|roundAes|mc4|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(1),
	datab => \po|roundAes|r28|q\(3),
	datac => \po|roundAes|r20|q\(7),
	datad => \po|roundAes|mc4|saida4[3]~5_combout\,
	combout => \po|roundAes|mc4|saida4\(3));

-- Location: FF_X25_Y32_N5
\po|roundAes|r48|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(3));

-- Location: LCCOMB_X26_Y29_N20
\po|roundAes|adK16|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(3) = \po|roundAes|r48|q\(3) $ (\po|rChave16|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r48|q\(3),
	datad => \po|rChave16|q\(3),
	combout => \po|roundAes|adK16|saida\(3));

-- Location: FF_X26_Y29_N21
\po|r32|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(3));

-- Location: LCCOMB_X26_Y32_N14
\po|roundAes|mc4|saida4[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(4) = \po|roundAes|r20|q\(7) $ (\po|roundAes|r28|q\(4) $ (\po|roundAes|r20|q\(2) $ (\po|roundAes|mc4|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r20|q\(7),
	datab => \po|roundAes|r28|q\(4),
	datac => \po|roundAes|r20|q\(2),
	datad => \po|roundAes|mc4|saida4[4]~6_combout\,
	combout => \po|roundAes|mc4|saida4\(4));

-- Location: FF_X26_Y32_N15
\po|roundAes|r48|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(4));

-- Location: LCCOMB_X30_Y28_N12
\po|roundAes|adK16|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(4) = \po|rChave16|q\(4) $ (\po|roundAes|r48|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(4),
	datad => \po|roundAes|r48|q\(4),
	combout => \po|roundAes|adK16|saida\(4));

-- Location: FF_X30_Y28_N13
\po|r32|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(4));

-- Location: LCCOMB_X27_Y32_N16
\po|roundAes|mc4|saida4[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(5) = \po|roundAes|r32|q\(3) $ (\po|roundAes|r20|q\(5) $ (\po|roundAes|mc4|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r32|q\(3),
	datac => \po|roundAes|r20|q\(5),
	datad => \po|roundAes|mc4|saida4[5]~2_combout\,
	combout => \po|roundAes|mc4|saida4\(5));

-- Location: FF_X27_Y32_N17
\po|roundAes|r48|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(5));

-- Location: LCCOMB_X25_Y29_N26
\po|roundAes|adK16|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(5) = \po|roundAes|r48|q\(5) $ (\po|rChave16|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r48|q\(5),
	datad => \po|rChave16|q\(5),
	combout => \po|roundAes|adK16|saida\(5));

-- Location: FF_X25_Y29_N27
\po|r32|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(5));

-- Location: LCCOMB_X25_Y32_N26
\po|roundAes|mc4|saida4[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(6) = \po|roundAes|r32|q\(4) $ (\po|roundAes|mc4|saida4[6]~3_combout\ $ (\po|roundAes|r20|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r32|q\(4),
	datac => \po|roundAes|mc4|saida4[6]~3_combout\,
	datad => \po|roundAes|r20|q\(6),
	combout => \po|roundAes|mc4|saida4\(6));

-- Location: FF_X25_Y32_N27
\po|roundAes|r48|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(6));

-- Location: LCCOMB_X25_Y29_N28
\po|roundAes|adK16|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(6) = \po|roundAes|r48|q\(6) $ (\po|rChave16|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r48|q\(6),
	datad => \po|rChave16|q\(6),
	combout => \po|roundAes|adK16|saida\(6));

-- Location: FF_X25_Y29_N29
\po|r32|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(6));

-- Location: LCCOMB_X26_Y32_N28
\po|roundAes|mc4|saida4[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc4|saida4\(7) = \po|roundAes|r28|q\(7) $ (\po|roundAes|r32|q\(5) $ (\po|roundAes|r20|q\(5) $ (\po|roundAes|mc4|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r28|q\(7),
	datab => \po|roundAes|r32|q\(5),
	datac => \po|roundAes|r20|q\(5),
	datad => \po|roundAes|mc4|saida4[7]~0_combout\,
	combout => \po|roundAes|mc4|saida4\(7));

-- Location: FF_X26_Y32_N29
\po|roundAes|r48|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc4|saida4\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r48|q\(7));

-- Location: LCCOMB_X27_Y28_N8
\po|roundAes|adK16|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK16|saida\(7) = \po|rChave16|q\(7) $ (\po|roundAes|r48|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(7),
	datad => \po|roundAes|r48|q\(7),
	combout => \po|roundAes|adK16|saida\(7));

-- Location: FF_X27_Y28_N9
\po|r32|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK16|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r32|q\(7));

-- Location: M9K_X24_Y21_N0
\po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom15_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram15_rtl_0|altsyncram_hc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram15_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y26_N24
\po|last_roundAes|adK13|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(0) = \po|last_roundAes|r45|q\(0) $ (\po|rChave13|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r45|q\(0),
	datad => \po|rChave13|q\(0),
	combout => \po|last_roundAes|adK13|saida\(0));

-- Location: LCCOMB_X32_Y27_N8
\po|last_roundAes|adK13|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(1) = \po|last_roundAes|r45|q\(1) $ (\po|rChave13|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r45|q\(1),
	datad => \po|rChave13|q\(1),
	combout => \po|last_roundAes|adK13|saida\(1));

-- Location: LCCOMB_X32_Y26_N30
\po|last_roundAes|adK13|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(2) = \po|last_roundAes|r45|q\(2) $ (\po|rChave13|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r45|q\(2),
	datad => \po|rChave13|q\(2),
	combout => \po|last_roundAes|adK13|saida\(2));

-- Location: LCCOMB_X25_Y22_N8
\po|last_roundAes|adK13|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(3) = \po|rChave13|q\(3) $ (\po|last_roundAes|r45|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(3),
	datad => \po|last_roundAes|r45|q\(3),
	combout => \po|last_roundAes|adK13|saida\(3));

-- Location: LCCOMB_X32_Y26_N28
\po|last_roundAes|adK13|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(4) = \po|rChave13|q\(4) $ (\po|last_roundAes|r45|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(4),
	datad => \po|last_roundAes|r45|q\(4),
	combout => \po|last_roundAes|adK13|saida\(4));

-- Location: LCCOMB_X27_Y24_N16
\po|last_roundAes|adK13|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(5) = \po|last_roundAes|r45|q\(5) $ (\po|rChave13|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r45|q\(5),
	datac => \po|rChave13|q\(5),
	combout => \po|last_roundAes|adK13|saida\(5));

-- Location: LCCOMB_X23_Y28_N22
\po|last_roundAes|adK13|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(6) = \po|last_roundAes|r45|q\(6) $ (\po|rChave13|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r45|q\(6),
	datad => \po|rChave13|q\(6),
	combout => \po|last_roundAes|adK13|saida\(6));

-- Location: LCCOMB_X32_Y26_N22
\po|last_roundAes|adK13|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK13|saida\(7) = \po|last_roundAes|r45|q\(7) $ (\po|rChave13|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r45|q\(7),
	datad => \po|rChave13|q\(7),
	combout => \po|last_roundAes|adK13|saida\(7));

-- Location: LCCOMB_X25_Y26_N30
\po|roundAes|mc1|saida4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(0) = \po|roundAes|r17|q\(0) $ (\po|roundAes|r21|q\(0) $ (\po|roundAes|r25|q\(0) $ (\po|roundAes|mc1|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(0),
	datab => \po|roundAes|r21|q\(0),
	datac => \po|roundAes|r25|q\(0),
	datad => \po|roundAes|mc1|saida4[1]~4_combout\,
	combout => \po|roundAes|mc1|saida4\(0));

-- Location: FF_X25_Y26_N31
\po|roundAes|r45|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(0));

-- Location: LCCOMB_X34_Y26_N6
\po|roundAes|adK13|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(0) = \po|roundAes|r45|q\(0) $ (\po|rChave13|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r45|q\(0),
	datad => \po|rChave13|q\(0),
	combout => \po|roundAes|adK13|saida\(0));

-- Location: FF_X34_Y26_N7
\po|r29|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(0));

-- Location: LCCOMB_X26_Y26_N2
\po|roundAes|mc1|saida4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(1) = \po|roundAes|r21|q\(1) $ (\po|roundAes|r17|q\(1) $ (\po|roundAes|r25|q\(1) $ (\po|roundAes|mc1|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r21|q\(1),
	datab => \po|roundAes|r17|q\(1),
	datac => \po|roundAes|r25|q\(1),
	datad => \po|roundAes|mc1|saida4[1]~4_combout\,
	combout => \po|roundAes|mc1|saida4\(1));

-- Location: FF_X26_Y26_N3
\po|roundAes|r45|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(1));

-- Location: LCCOMB_X26_Y26_N4
\po|roundAes|adK13|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(1) = \po|rChave13|q\(1) $ (\po|roundAes|r45|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(1),
	datad => \po|roundAes|r45|q\(1),
	combout => \po|roundAes|adK13|saida\(1));

-- Location: FF_X26_Y26_N5
\po|r29|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(1));

-- Location: LCCOMB_X23_Y26_N24
\po|roundAes|mc1|saida4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(2) = \po|roundAes|r29|q\(0) $ (\po|roundAes|r17|q\(2) $ (\po|roundAes|mc1|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(0),
	datac => \po|roundAes|r17|q\(2),
	datad => \po|roundAes|mc1|saida4[2]~1_combout\,
	combout => \po|roundAes|mc1|saida4\(2));

-- Location: FF_X23_Y26_N25
\po|roundAes|r45|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(2));

-- Location: LCCOMB_X32_Y26_N20
\po|roundAes|adK13|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(2) = \po|roundAes|r45|q\(2) $ (\po|rChave13|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r45|q\(2),
	datad => \po|rChave13|q\(2),
	combout => \po|roundAes|adK13|saida\(2));

-- Location: FF_X32_Y26_N21
\po|r29|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(2));

-- Location: LCCOMB_X26_Y26_N16
\po|roundAes|mc1|saida4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(3) = \po|roundAes|r17|q\(7) $ (\po|roundAes|r17|q\(1) $ (\po|roundAes|r25|q\(3) $ (\po|roundAes|mc1|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(7),
	datab => \po|roundAes|r17|q\(1),
	datac => \po|roundAes|r25|q\(3),
	datad => \po|roundAes|mc1|saida4[3]~5_combout\,
	combout => \po|roundAes|mc1|saida4\(3));

-- Location: FF_X26_Y26_N17
\po|roundAes|r45|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(3));

-- Location: LCCOMB_X34_Y26_N4
\po|roundAes|adK13|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(3) = \po|rChave13|q\(3) $ (\po|roundAes|r45|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave13|q\(3),
	datac => \po|roundAes|r45|q\(3),
	combout => \po|roundAes|adK13|saida\(3));

-- Location: FF_X34_Y26_N5
\po|r29|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(3));

-- Location: LCCOMB_X23_Y26_N10
\po|roundAes|mc1|saida4[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(4) = \po|roundAes|r17|q\(2) $ (\po|roundAes|r25|q\(4) $ (\po|roundAes|mc1|saida4[4]~6_combout\ $ (\po|roundAes|r17|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(2),
	datab => \po|roundAes|r25|q\(4),
	datac => \po|roundAes|mc1|saida4[4]~6_combout\,
	datad => \po|roundAes|r17|q\(7),
	combout => \po|roundAes|mc1|saida4\(4));

-- Location: FF_X23_Y26_N11
\po|roundAes|r45|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(4));

-- Location: LCCOMB_X32_Y26_N6
\po|roundAes|adK13|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(4) = \po|rChave13|q\(4) $ (\po|roundAes|r45|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave13|q\(4),
	datad => \po|roundAes|r45|q\(4),
	combout => \po|roundAes|adK13|saida\(4));

-- Location: FF_X32_Y26_N7
\po|r29|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(4));

-- Location: LCCOMB_X25_Y27_N26
\po|roundAes|mc1|saida4[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(5) = \po|roundAes|r17|q\(5) $ (\po|roundAes|r29|q\(3) $ (\po|roundAes|mc1|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(5),
	datac => \po|roundAes|r29|q\(3),
	datad => \po|roundAes|mc1|saida4[5]~2_combout\,
	combout => \po|roundAes|mc1|saida4\(5));

-- Location: FF_X25_Y27_N27
\po|roundAes|r45|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(5));

-- Location: LCCOMB_X29_Y27_N30
\po|roundAes|adK13|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(5) = \po|rChave13|q\(5) $ (\po|roundAes|r45|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave13|q\(5),
	datac => \po|roundAes|r45|q\(5),
	combout => \po|roundAes|adK13|saida\(5));

-- Location: FF_X29_Y27_N31
\po|r29|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(5));

-- Location: LCCOMB_X23_Y28_N10
\po|roundAes|mc1|saida4[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(6) = \po|roundAes|r29|q\(4) $ (\po|roundAes|r17|q\(6) $ (\po|roundAes|mc1|saida4[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r29|q\(4),
	datac => \po|roundAes|r17|q\(6),
	datad => \po|roundAes|mc1|saida4[6]~3_combout\,
	combout => \po|roundAes|mc1|saida4\(6));

-- Location: FF_X23_Y28_N11
\po|roundAes|r45|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(6));

-- Location: LCCOMB_X28_Y28_N8
\po|roundAes|adK13|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(6) = \po|rChave13|q\(6) $ (\po|roundAes|r45|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave13|q\(6),
	datad => \po|roundAes|r45|q\(6),
	combout => \po|roundAes|adK13|saida\(6));

-- Location: FF_X28_Y28_N9
\po|r29|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(6));

-- Location: LCCOMB_X25_Y26_N8
\po|roundAes|mc1|saida4[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc1|saida4\(7) = \po|roundAes|r17|q\(5) $ (\po|roundAes|r25|q\(7) $ (\po|roundAes|r29|q\(5) $ (\po|roundAes|mc1|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r17|q\(5),
	datab => \po|roundAes|r25|q\(7),
	datac => \po|roundAes|r29|q\(5),
	datad => \po|roundAes|mc1|saida4[7]~0_combout\,
	combout => \po|roundAes|mc1|saida4\(7));

-- Location: FF_X25_Y26_N9
\po|roundAes|r45|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc1|saida4\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r45|q\(7));

-- Location: LCCOMB_X32_Y26_N12
\po|roundAes|adK13|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK13|saida\(7) = \po|rChave13|q\(7) $ (\po|roundAes|r45|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave13|q\(7),
	datad => \po|roundAes|r45|q\(7),
	combout => \po|roundAes|adK13|saida\(7));

-- Location: FF_X32_Y26_N13
\po|r29|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK13|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r29|q\(7));

-- Location: M9K_X40_Y26_N0
\po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom12_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram12_rtl_0|altsyncram_ec71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram12_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y33_N14
\po|last_roundAes|adK14|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(0) = \po|rChave14|q\(0) $ (\po|last_roundAes|r46|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(0),
	datad => \po|last_roundAes|r46|q\(0),
	combout => \po|last_roundAes|adK14|saida\(0));

-- Location: LCCOMB_X38_Y31_N4
\po|last_roundAes|adK14|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(1) = \po|rChave14|q\(1) $ (\po|last_roundAes|r46|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave14|q\(1),
	datad => \po|last_roundAes|r46|q\(1),
	combout => \po|last_roundAes|adK14|saida\(1));

-- Location: LCCOMB_X41_Y30_N22
\po|last_roundAes|adK14|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(2) = \po|rChave14|q\(2) $ (\po|last_roundAes|r46|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(2),
	datad => \po|last_roundAes|r46|q\(2),
	combout => \po|last_roundAes|adK14|saida\(2));

-- Location: LCCOMB_X41_Y30_N28
\po|last_roundAes|adK14|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(3) = \po|rChave14|q\(3) $ (\po|last_roundAes|r46|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(3),
	datad => \po|last_roundAes|r46|q\(3),
	combout => \po|last_roundAes|adK14|saida\(3));

-- Location: LCCOMB_X41_Y31_N0
\po|last_roundAes|adK14|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(4) = \po|rChave14|q\(4) $ (\po|last_roundAes|r46|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave14|q\(4),
	datad => \po|last_roundAes|r46|q\(4),
	combout => \po|last_roundAes|adK14|saida\(4));

-- Location: LCCOMB_X39_Y29_N6
\po|last_roundAes|adK14|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(5) = \po|rChave14|q\(5) $ (\po|last_roundAes|r46|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave14|q\(5),
	datac => \po|last_roundAes|r46|q\(5),
	combout => \po|last_roundAes|adK14|saida\(5));

-- Location: LCCOMB_X38_Y29_N2
\po|last_roundAes|adK14|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(6) = \po|rChave14|q\(6) $ (\po|last_roundAes|r46|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave14|q\(6),
	datac => \po|last_roundAes|r46|q\(6),
	combout => \po|last_roundAes|adK14|saida\(6));

-- Location: LCCOMB_X38_Y27_N16
\po|last_roundAes|adK14|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK14|saida\(7) = \po|rChave14|q\(7) $ (\po|last_roundAes|r46|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave14|q\(7),
	datad => \po|last_roundAes|r46|q\(7),
	combout => \po|last_roundAes|adK14|saida\(7));

-- Location: LCCOMB_X39_Y31_N14
\po|roundAes|mc2|saida4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(0) = \po|roundAes|r22|q\(0) $ (\po|roundAes|r26|q\(0) $ (\po|roundAes|r18|q\(0) $ (\po|roundAes|mc2|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r22|q\(0),
	datab => \po|roundAes|r26|q\(0),
	datac => \po|roundAes|r18|q\(0),
	datad => \po|roundAes|mc2|saida4[1]~4_combout\,
	combout => \po|roundAes|mc2|saida4\(0));

-- Location: FF_X39_Y31_N15
\po|roundAes|r46|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(0));

-- Location: LCCOMB_X38_Y31_N2
\po|roundAes|adK14|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(0) = \po|roundAes|r46|q\(0) $ (\po|rChave14|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r46|q\(0),
	datad => \po|rChave14|q\(0),
	combout => \po|roundAes|adK14|saida\(0));

-- Location: FF_X38_Y31_N3
\po|r30|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(0));

-- Location: LCCOMB_X39_Y31_N4
\po|roundAes|mc2|saida4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(1) = \po|roundAes|r22|q\(1) $ (\po|roundAes|r18|q\(1) $ (\po|roundAes|r26|q\(1) $ (\po|roundAes|mc2|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r22|q\(1),
	datab => \po|roundAes|r18|q\(1),
	datac => \po|roundAes|r26|q\(1),
	datad => \po|roundAes|mc2|saida4[1]~4_combout\,
	combout => \po|roundAes|mc2|saida4\(1));

-- Location: FF_X39_Y31_N5
\po|roundAes|r46|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(1));

-- Location: LCCOMB_X38_Y31_N0
\po|roundAes|adK14|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(1) = \po|roundAes|r46|q\(1) $ (\po|rChave14|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r46|q\(1),
	datad => \po|rChave14|q\(1),
	combout => \po|roundAes|adK14|saida\(1));

-- Location: FF_X38_Y31_N1
\po|r30|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(1));

-- Location: LCCOMB_X39_Y31_N18
\po|roundAes|mc2|saida4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(2) = \po|roundAes|r30|q\(0) $ (\po|roundAes|r18|q\(2) $ (\po|roundAes|mc2|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(0),
	datab => \po|roundAes|r18|q\(2),
	datad => \po|roundAes|mc2|saida4[2]~1_combout\,
	combout => \po|roundAes|mc2|saida4\(2));

-- Location: FF_X39_Y31_N19
\po|roundAes|r46|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(2));

-- Location: LCCOMB_X39_Y31_N0
\po|roundAes|adK14|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(2) = \po|rChave14|q\(2) $ (\po|roundAes|r46|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(2),
	datad => \po|roundAes|r46|q\(2),
	combout => \po|roundAes|adK14|saida\(2));

-- Location: FF_X39_Y31_N1
\po|r30|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(2));

-- Location: LCCOMB_X39_Y30_N22
\po|roundAes|mc2|saida4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(3) = \po|roundAes|r18|q\(1) $ (\po|roundAes|r18|q\(7) $ (\po|roundAes|r26|q\(3) $ (\po|roundAes|mc2|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r18|q\(1),
	datab => \po|roundAes|r18|q\(7),
	datac => \po|roundAes|r26|q\(3),
	datad => \po|roundAes|mc2|saida4[3]~5_combout\,
	combout => \po|roundAes|mc2|saida4\(3));

-- Location: FF_X39_Y30_N23
\po|roundAes|r46|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(3));

-- Location: LCCOMB_X36_Y30_N4
\po|roundAes|adK14|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(3) = \po|rChave14|q\(3) $ (\po|roundAes|r46|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(3),
	datad => \po|roundAes|r46|q\(3),
	combout => \po|roundAes|adK14|saida\(3));

-- Location: FF_X36_Y30_N5
\po|r30|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(3));

-- Location: LCCOMB_X39_Y32_N10
\po|roundAes|mc2|saida4[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(4) = \po|roundAes|r26|q\(4) $ (\po|roundAes|r18|q\(7) $ (\po|roundAes|r18|q\(2) $ (\po|roundAes|mc2|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(4),
	datab => \po|roundAes|r18|q\(7),
	datac => \po|roundAes|r18|q\(2),
	datad => \po|roundAes|mc2|saida4[4]~6_combout\,
	combout => \po|roundAes|mc2|saida4\(4));

-- Location: FF_X39_Y32_N11
\po|roundAes|r46|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(4));

-- Location: LCCOMB_X39_Y32_N0
\po|roundAes|adK14|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(4) = \po|rChave14|q\(4) $ (\po|roundAes|r46|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(4),
	datad => \po|roundAes|r46|q\(4),
	combout => \po|roundAes|adK14|saida\(4));

-- Location: FF_X39_Y32_N1
\po|r30|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(4));

-- Location: LCCOMB_X38_Y30_N14
\po|roundAes|mc2|saida4[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(5) = \po|roundAes|r30|q\(3) $ (\po|roundAes|mc2|saida4[5]~2_combout\ $ (\po|roundAes|r18|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(3),
	datac => \po|roundAes|mc2|saida4[5]~2_combout\,
	datad => \po|roundAes|r18|q\(5),
	combout => \po|roundAes|mc2|saida4\(5));

-- Location: FF_X38_Y30_N15
\po|roundAes|r46|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(5));

-- Location: LCCOMB_X39_Y29_N12
\po|roundAes|adK14|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(5) = \po|rChave14|q\(5) $ (\po|roundAes|r46|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(5),
	datad => \po|roundAes|r46|q\(5),
	combout => \po|roundAes|adK14|saida\(5));

-- Location: FF_X39_Y29_N13
\po|r30|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(5));

-- Location: LCCOMB_X39_Y32_N24
\po|roundAes|mc2|saida4[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(6) = \po|roundAes|r30|q\(4) $ (\po|roundAes|mc2|saida4[6]~3_combout\ $ (\po|roundAes|r18|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r30|q\(4),
	datac => \po|roundAes|mc2|saida4[6]~3_combout\,
	datad => \po|roundAes|r18|q\(6),
	combout => \po|roundAes|mc2|saida4\(6));

-- Location: FF_X39_Y32_N25
\po|roundAes|r46|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(6));

-- Location: LCCOMB_X38_Y29_N28
\po|roundAes|adK14|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(6) = \po|rChave14|q\(6) $ (\po|roundAes|r46|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(6),
	datad => \po|roundAes|r46|q\(6),
	combout => \po|roundAes|adK14|saida\(6));

-- Location: FF_X38_Y29_N29
\po|r30|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(6));

-- Location: LCCOMB_X39_Y30_N4
\po|roundAes|mc2|saida4[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc2|saida4\(7) = \po|roundAes|r26|q\(7) $ (\po|roundAes|r30|q\(5) $ (\po|roundAes|r18|q\(5) $ (\po|roundAes|mc2|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r26|q\(7),
	datab => \po|roundAes|r30|q\(5),
	datac => \po|roundAes|r18|q\(5),
	datad => \po|roundAes|mc2|saida4[7]~0_combout\,
	combout => \po|roundAes|mc2|saida4\(7));

-- Location: FF_X39_Y30_N5
\po|roundAes|r46|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc2|saida4\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r46|q\(7));

-- Location: LCCOMB_X38_Y30_N6
\po|roundAes|adK14|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK14|saida\(7) = \po|rChave14|q\(7) $ (\po|roundAes|r46|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave14|q\(7),
	datad => \po|roundAes|r46|q\(7),
	combout => \po|roundAes|adK14|saida\(7));

-- Location: FF_X38_Y30_N7
\po|r30|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK14|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r30|q\(7));

-- Location: M9K_X40_Y37_N0
\po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom13_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram13_rtl_0|altsyncram_fc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram13_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y35_N24
\po|last_roundAes|adK15|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(0) = \po|last_roundAes|r47|q\(0) $ (\po|rChave15|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r47|q\(0),
	datad => \po|rChave15|q\(0),
	combout => \po|last_roundAes|adK15|saida\(0));

-- Location: LCCOMB_X41_Y32_N12
\po|last_roundAes|adK15|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(1) = \po|rChave15|q\(1) $ (\po|last_roundAes|r47|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(1),
	datad => \po|last_roundAes|r47|q\(1),
	combout => \po|last_roundAes|adK15|saida\(1));

-- Location: LCCOMB_X38_Y29_N12
\po|last_roundAes|adK15|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(2) = \po|rChave15|q\(2) $ (\po|last_roundAes|r47|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(2),
	datad => \po|last_roundAes|r47|q\(2),
	combout => \po|last_roundAes|adK15|saida\(2));

-- Location: LCCOMB_X41_Y32_N2
\po|last_roundAes|adK15|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(3) = \po|rChave15|q\(3) $ (\po|last_roundAes|r47|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(3),
	datad => \po|last_roundAes|r47|q\(3),
	combout => \po|last_roundAes|adK15|saida\(3));

-- Location: LCCOMB_X39_Y35_N14
\po|last_roundAes|adK15|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(4) = \po|last_roundAes|r47|q\(4) $ (\po|rChave15|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r47|q\(4),
	datad => \po|rChave15|q\(4),
	combout => \po|last_roundAes|adK15|saida\(4));

-- Location: LCCOMB_X41_Y32_N0
\po|last_roundAes|adK15|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(5) = \po|rChave15|q\(5) $ (\po|last_roundAes|r47|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(5),
	datad => \po|last_roundAes|r47|q\(5),
	combout => \po|last_roundAes|adK15|saida\(5));

-- Location: LCCOMB_X39_Y34_N18
\po|last_roundAes|adK15|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(6) = \po|rChave15|q\(6) $ (\po|last_roundAes|r47|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave15|q\(6),
	datac => \po|last_roundAes|r47|q\(6),
	combout => \po|last_roundAes|adK15|saida\(6));

-- Location: LCCOMB_X37_Y32_N20
\po|last_roundAes|adK15|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK15|saida\(7) = \po|rChave15|q\(7) $ (\po|last_roundAes|r47|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(7),
	datad => \po|last_roundAes|r47|q\(7),
	combout => \po|last_roundAes|adK15|saida\(7));

-- Location: LCCOMB_X39_Y28_N24
\po|roundAes|mc3|saida4[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(0) = \po|roundAes|r27|q\(0) $ (\po|roundAes|r23|q\(0) $ (\po|roundAes|r19|q\(0) $ (\po|roundAes|mc3|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(0),
	datab => \po|roundAes|r23|q\(0),
	datac => \po|roundAes|r19|q\(0),
	datad => \po|roundAes|mc3|saida4[1]~4_combout\,
	combout => \po|roundAes|mc3|saida4\(0));

-- Location: FF_X39_Y28_N25
\po|roundAes|r47|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(0),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(0));

-- Location: LCCOMB_X29_Y32_N28
\po|roundAes|adK15|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(0) = \po|rChave15|q\(0) $ (\po|roundAes|r47|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(0),
	datad => \po|roundAes|r47|q\(0),
	combout => \po|roundAes|adK15|saida\(0));

-- Location: FF_X29_Y32_N29
\po|r31|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(0),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(0));

-- Location: LCCOMB_X39_Y28_N26
\po|roundAes|mc3|saida4[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(1) = \po|roundAes|r23|q\(1) $ (\po|roundAes|r27|q\(1) $ (\po|roundAes|r19|q\(1) $ (\po|roundAes|mc3|saida4[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r23|q\(1),
	datab => \po|roundAes|r27|q\(1),
	datac => \po|roundAes|r19|q\(1),
	datad => \po|roundAes|mc3|saida4[1]~4_combout\,
	combout => \po|roundAes|mc3|saida4\(1));

-- Location: FF_X39_Y28_N27
\po|roundAes|r47|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(1),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(1));

-- Location: LCCOMB_X37_Y29_N30
\po|roundAes|adK15|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(1) = \po|rChave15|q\(1) $ (\po|roundAes|r47|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(1),
	datad => \po|roundAes|r47|q\(1),
	combout => \po|roundAes|adK15|saida\(1));

-- Location: FF_X37_Y29_N31
\po|r31|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(1),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(1));

-- Location: LCCOMB_X39_Y29_N4
\po|roundAes|mc3|saida4[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(2) = \po|roundAes|r31|q\(0) $ (\po|roundAes|r19|q\(2) $ (\po|roundAes|mc3|saida4[2]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r31|q\(0),
	datac => \po|roundAes|r19|q\(2),
	datad => \po|roundAes|mc3|saida4[2]~1_combout\,
	combout => \po|roundAes|mc3|saida4\(2));

-- Location: FF_X39_Y29_N5
\po|roundAes|r47|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(2),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(2));

-- Location: LCCOMB_X38_Y29_N6
\po|roundAes|adK15|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(2) = \po|rChave15|q\(2) $ (\po|roundAes|r47|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(2),
	datad => \po|roundAes|r47|q\(2),
	combout => \po|roundAes|adK15|saida\(2));

-- Location: FF_X38_Y29_N7
\po|r31|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(2),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(2));

-- Location: LCCOMB_X39_Y25_N22
\po|roundAes|mc3|saida4[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(3) = \po|roundAes|r27|q\(3) $ (\po|roundAes|r19|q\(1) $ (\po|roundAes|r19|q\(7) $ (\po|roundAes|mc3|saida4[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r27|q\(3),
	datab => \po|roundAes|r19|q\(1),
	datac => \po|roundAes|r19|q\(7),
	datad => \po|roundAes|mc3|saida4[3]~5_combout\,
	combout => \po|roundAes|mc3|saida4\(3));

-- Location: FF_X39_Y25_N23
\po|roundAes|r47|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(3),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(3));

-- Location: LCCOMB_X32_Y27_N10
\po|roundAes|adK15|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(3) = \po|rChave15|q\(3) $ (\po|roundAes|r47|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(3),
	datad => \po|roundAes|r47|q\(3),
	combout => \po|roundAes|adK15|saida\(3));

-- Location: FF_X32_Y27_N11
\po|r31|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(3),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(3));

-- Location: LCCOMB_X39_Y27_N26
\po|roundAes|mc3|saida4[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(4) = \po|roundAes|r19|q\(7) $ (\po|roundAes|r27|q\(4) $ (\po|roundAes|r19|q\(2) $ (\po|roundAes|mc3|saida4[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r19|q\(7),
	datab => \po|roundAes|r27|q\(4),
	datac => \po|roundAes|r19|q\(2),
	datad => \po|roundAes|mc3|saida4[4]~6_combout\,
	combout => \po|roundAes|mc3|saida4\(4));

-- Location: FF_X39_Y27_N27
\po|roundAes|r47|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(4),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(4));

-- Location: LCCOMB_X36_Y27_N24
\po|roundAes|adK15|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(4) = \po|roundAes|r47|q\(4) $ (\po|rChave15|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|roundAes|r47|q\(4),
	datad => \po|rChave15|q\(4),
	combout => \po|roundAes|adK15|saida\(4));

-- Location: FF_X36_Y27_N25
\po|r31|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(4),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(4));

-- Location: LCCOMB_X39_Y25_N4
\po|roundAes|mc3|saida4[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(5) = \po|roundAes|r31|q\(3) $ (\po|roundAes|r19|q\(5) $ (\po|roundAes|mc3|saida4[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r31|q\(3),
	datac => \po|roundAes|r19|q\(5),
	datad => \po|roundAes|mc3|saida4[5]~2_combout\,
	combout => \po|roundAes|mc3|saida4\(5));

-- Location: FF_X39_Y25_N5
\po|roundAes|r47|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(5),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(5));

-- Location: LCCOMB_X38_Y25_N16
\po|roundAes|adK15|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(5) = \po|roundAes|r47|q\(5) $ (\po|rChave15|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r47|q\(5),
	datad => \po|rChave15|q\(5),
	combout => \po|roundAes|adK15|saida\(5));

-- Location: FF_X38_Y25_N17
\po|r31|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(5),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(5));

-- Location: LCCOMB_X39_Y27_N12
\po|roundAes|mc3|saida4[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(6) = \po|roundAes|r19|q\(6) $ (\po|roundAes|r31|q\(4) $ (\po|roundAes|mc3|saida4[6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|roundAes|r19|q\(6),
	datac => \po|roundAes|r31|q\(4),
	datad => \po|roundAes|mc3|saida4[6]~3_combout\,
	combout => \po|roundAes|mc3|saida4\(6));

-- Location: FF_X39_Y27_N13
\po|roundAes|r47|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(6),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(6));

-- Location: LCCOMB_X36_Y30_N30
\po|roundAes|adK15|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(6) = \po|rChave15|q\(6) $ (\po|roundAes|r47|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave15|q\(6),
	datac => \po|roundAes|r47|q\(6),
	combout => \po|roundAes|adK15|saida\(6));

-- Location: FF_X36_Y30_N31
\po|r31|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(6),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(6));

-- Location: LCCOMB_X39_Y28_N12
\po|roundAes|mc3|saida4[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|mc3|saida4\(7) = \po|roundAes|r19|q\(5) $ (\po|roundAes|r31|q\(5) $ (\po|roundAes|r27|q\(7) $ (\po|roundAes|mc3|saida4[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|roundAes|r19|q\(5),
	datab => \po|roundAes|r31|q\(5),
	datac => \po|roundAes|r27|q\(7),
	datad => \po|roundAes|mc3|saida4[7]~0_combout\,
	combout => \po|roundAes|mc3|saida4\(7));

-- Location: FF_X39_Y28_N13
\po|roundAes|r47|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|mc3|saida4\(7),
	ena => \pc|state.s3~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|roundAes|r47|q\(7));

-- Location: LCCOMB_X36_Y28_N24
\po|roundAes|adK15|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|roundAes|adK15|saida\(7) = \po|rChave15|q\(7) $ (\po|roundAes|r47|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave15|q\(7),
	datad => \po|roundAes|r47|q\(7),
	combout => \po|roundAes|adK15|saida\(7));

-- Location: FF_X36_Y28_N25
\po|r31|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \po|roundAes|adK15|saida\(7),
	ena => \pc|state.s4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \po|r31|q\(7));

-- Location: M9K_X24_Y24_N0
\po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0005800540015000B00003C002D002640041001A000420039800BF00034008900284008C0037C00280015400CE003A4008700078009B00250008E00364006900",
	mem_init1 => X"0440098003E000E100278001D003040086002E40057000D400610003800F60000C00480019800B5000F8007000228008B002F4004B0003C00740037400E80031800B400298001C000B80025001E000BA0002000AE001E80065003A800F400158006C002A4004E00354008D001B400370032000E7001E400E40025400910018800AC0034C00C200170002400018004900028003A000C800E00036C000B0017800DE0005000B8003B80046002200090000A8002200370004F002040060001CC0019001900064000F4007E0029C00C40005C00440025C005F003B000130003000CD0034800F3003FC00100008400DA002D800BC003D400380027400920023C00400",
	mem_init0 => X"028C0051002A0003C000F00050001FC0002003E40045002140033001340043003EC00AA003BC00D00033C005800130004A000E400BE0032C006A0016C00B1003F00020003B4000000344005300210002F0038C0029002CC00D6000EC005200280005A001B8001B00068002C0020C0009001D400B20009C00EB0038800800004800070026800050025800180030C00230031C0004000540031003600071003C400E50029400340033000F7000FC0036000980093003F400B700300007200290009C002BC00A20035000AD003C000470016400FA001F400C90020800CA001D800AB0035C00FE000AC00670000400C500314006F001AC00F2001EC0077001F00063",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/aes.rom14_subBytes_174e8185.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "po_aes:po|last_round:last_roundAes|subBytes:rom|altsyncram:Ram14_rtl_0|altsyncram_gc71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock1",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputclkctrl_outclk\,
	clk1 => \clock~inputclkctrl_outclk\,
	ena0 => \pc|state.s5~q\,
	ena1 => \pc|state.s6~q\,
	portaaddr => \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \po|last_roundAes|rom|Ram14_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y28_N0
\po|last_roundAes|adK16|saida[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(0) = \po|rChave16|q\(0) $ (\po|last_roundAes|r48|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|rChave16|q\(0),
	datad => \po|last_roundAes|r48|q\(0),
	combout => \po|last_roundAes|adK16|saida\(0));

-- Location: LCCOMB_X25_Y28_N18
\po|last_roundAes|adK16|saida[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(1) = \po|rChave16|q\(1) $ (\po|last_roundAes|r48|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(1),
	datad => \po|last_roundAes|r48|q\(1),
	combout => \po|last_roundAes|adK16|saida\(1));

-- Location: LCCOMB_X28_Y28_N20
\po|last_roundAes|adK16|saida[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(2) = \po|last_roundAes|r48|q\(2) $ (\po|rChave16|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|last_roundAes|r48|q\(2),
	datad => \po|rChave16|q\(2),
	combout => \po|last_roundAes|adK16|saida\(2));

-- Location: LCCOMB_X26_Y29_N16
\po|last_roundAes|adK16|saida[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(3) = \po|last_roundAes|r48|q\(3) $ (\po|rChave16|q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r48|q\(3),
	datad => \po|rChave16|q\(3),
	combout => \po|last_roundAes|adK16|saida\(3));

-- Location: LCCOMB_X23_Y21_N12
\po|last_roundAes|adK16|saida[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(4) = \po|rChave16|q\(4) $ (\po|last_roundAes|r48|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|rChave16|q\(4),
	datad => \po|last_roundAes|r48|q\(4),
	combout => \po|last_roundAes|adK16|saida\(4));

-- Location: LCCOMB_X25_Y29_N16
\po|last_roundAes|adK16|saida[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(5) = \po|last_roundAes|r48|q\(5) $ (\po|rChave16|q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \po|last_roundAes|r48|q\(5),
	datad => \po|rChave16|q\(5),
	combout => \po|last_roundAes|adK16|saida\(5));

-- Location: LCCOMB_X25_Y28_N12
\po|last_roundAes|adK16|saida[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(6) = \po|rChave16|q\(6) $ (\po|last_roundAes|r48|q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \po|rChave16|q\(6),
	datad => \po|last_roundAes|r48|q\(6),
	combout => \po|last_roundAes|adK16|saida\(6));

-- Location: LCCOMB_X23_Y24_N12
\po|last_roundAes|adK16|saida[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \po|last_roundAes|adK16|saida\(7) = \po|last_roundAes|r48|q\(7) $ (\po|rChave16|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \po|last_roundAes|r48|q\(7),
	datad => \po|rChave16|q\(7),
	combout => \po|last_roundAes|adK16|saida\(7));

ww_saida1(0) <= \saida1[0]~output_o\;

ww_saida1(1) <= \saida1[1]~output_o\;

ww_saida1(2) <= \saida1[2]~output_o\;

ww_saida1(3) <= \saida1[3]~output_o\;

ww_saida1(4) <= \saida1[4]~output_o\;

ww_saida1(5) <= \saida1[5]~output_o\;

ww_saida1(6) <= \saida1[6]~output_o\;

ww_saida1(7) <= \saida1[7]~output_o\;

ww_saida2(0) <= \saida2[0]~output_o\;

ww_saida2(1) <= \saida2[1]~output_o\;

ww_saida2(2) <= \saida2[2]~output_o\;

ww_saida2(3) <= \saida2[3]~output_o\;

ww_saida2(4) <= \saida2[4]~output_o\;

ww_saida2(5) <= \saida2[5]~output_o\;

ww_saida2(6) <= \saida2[6]~output_o\;

ww_saida2(7) <= \saida2[7]~output_o\;

ww_saida3(0) <= \saida3[0]~output_o\;

ww_saida3(1) <= \saida3[1]~output_o\;

ww_saida3(2) <= \saida3[2]~output_o\;

ww_saida3(3) <= \saida3[3]~output_o\;

ww_saida3(4) <= \saida3[4]~output_o\;

ww_saida3(5) <= \saida3[5]~output_o\;

ww_saida3(6) <= \saida3[6]~output_o\;

ww_saida3(7) <= \saida3[7]~output_o\;

ww_saida4(0) <= \saida4[0]~output_o\;

ww_saida4(1) <= \saida4[1]~output_o\;

ww_saida4(2) <= \saida4[2]~output_o\;

ww_saida4(3) <= \saida4[3]~output_o\;

ww_saida4(4) <= \saida4[4]~output_o\;

ww_saida4(5) <= \saida4[5]~output_o\;

ww_saida4(6) <= \saida4[6]~output_o\;

ww_saida4(7) <= \saida4[7]~output_o\;

ww_saida5(0) <= \saida5[0]~output_o\;

ww_saida5(1) <= \saida5[1]~output_o\;

ww_saida5(2) <= \saida5[2]~output_o\;

ww_saida5(3) <= \saida5[3]~output_o\;

ww_saida5(4) <= \saida5[4]~output_o\;

ww_saida5(5) <= \saida5[5]~output_o\;

ww_saida5(6) <= \saida5[6]~output_o\;

ww_saida5(7) <= \saida5[7]~output_o\;

ww_saida6(0) <= \saida6[0]~output_o\;

ww_saida6(1) <= \saida6[1]~output_o\;

ww_saida6(2) <= \saida6[2]~output_o\;

ww_saida6(3) <= \saida6[3]~output_o\;

ww_saida6(4) <= \saida6[4]~output_o\;

ww_saida6(5) <= \saida6[5]~output_o\;

ww_saida6(6) <= \saida6[6]~output_o\;

ww_saida6(7) <= \saida6[7]~output_o\;

ww_saida7(0) <= \saida7[0]~output_o\;

ww_saida7(1) <= \saida7[1]~output_o\;

ww_saida7(2) <= \saida7[2]~output_o\;

ww_saida7(3) <= \saida7[3]~output_o\;

ww_saida7(4) <= \saida7[4]~output_o\;

ww_saida7(5) <= \saida7[5]~output_o\;

ww_saida7(6) <= \saida7[6]~output_o\;

ww_saida7(7) <= \saida7[7]~output_o\;

ww_saida8(0) <= \saida8[0]~output_o\;

ww_saida8(1) <= \saida8[1]~output_o\;

ww_saida8(2) <= \saida8[2]~output_o\;

ww_saida8(3) <= \saida8[3]~output_o\;

ww_saida8(4) <= \saida8[4]~output_o\;

ww_saida8(5) <= \saida8[5]~output_o\;

ww_saida8(6) <= \saida8[6]~output_o\;

ww_saida8(7) <= \saida8[7]~output_o\;

ww_saida9(0) <= \saida9[0]~output_o\;

ww_saida9(1) <= \saida9[1]~output_o\;

ww_saida9(2) <= \saida9[2]~output_o\;

ww_saida9(3) <= \saida9[3]~output_o\;

ww_saida9(4) <= \saida9[4]~output_o\;

ww_saida9(5) <= \saida9[5]~output_o\;

ww_saida9(6) <= \saida9[6]~output_o\;

ww_saida9(7) <= \saida9[7]~output_o\;

ww_saida10(0) <= \saida10[0]~output_o\;

ww_saida10(1) <= \saida10[1]~output_o\;

ww_saida10(2) <= \saida10[2]~output_o\;

ww_saida10(3) <= \saida10[3]~output_o\;

ww_saida10(4) <= \saida10[4]~output_o\;

ww_saida10(5) <= \saida10[5]~output_o\;

ww_saida10(6) <= \saida10[6]~output_o\;

ww_saida10(7) <= \saida10[7]~output_o\;

ww_saida11(0) <= \saida11[0]~output_o\;

ww_saida11(1) <= \saida11[1]~output_o\;

ww_saida11(2) <= \saida11[2]~output_o\;

ww_saida11(3) <= \saida11[3]~output_o\;

ww_saida11(4) <= \saida11[4]~output_o\;

ww_saida11(5) <= \saida11[5]~output_o\;

ww_saida11(6) <= \saida11[6]~output_o\;

ww_saida11(7) <= \saida11[7]~output_o\;

ww_saida12(0) <= \saida12[0]~output_o\;

ww_saida12(1) <= \saida12[1]~output_o\;

ww_saida12(2) <= \saida12[2]~output_o\;

ww_saida12(3) <= \saida12[3]~output_o\;

ww_saida12(4) <= \saida12[4]~output_o\;

ww_saida12(5) <= \saida12[5]~output_o\;

ww_saida12(6) <= \saida12[6]~output_o\;

ww_saida12(7) <= \saida12[7]~output_o\;

ww_saida13(0) <= \saida13[0]~output_o\;

ww_saida13(1) <= \saida13[1]~output_o\;

ww_saida13(2) <= \saida13[2]~output_o\;

ww_saida13(3) <= \saida13[3]~output_o\;

ww_saida13(4) <= \saida13[4]~output_o\;

ww_saida13(5) <= \saida13[5]~output_o\;

ww_saida13(6) <= \saida13[6]~output_o\;

ww_saida13(7) <= \saida13[7]~output_o\;

ww_saida14(0) <= \saida14[0]~output_o\;

ww_saida14(1) <= \saida14[1]~output_o\;

ww_saida14(2) <= \saida14[2]~output_o\;

ww_saida14(3) <= \saida14[3]~output_o\;

ww_saida14(4) <= \saida14[4]~output_o\;

ww_saida14(5) <= \saida14[5]~output_o\;

ww_saida14(6) <= \saida14[6]~output_o\;

ww_saida14(7) <= \saida14[7]~output_o\;

ww_saida15(0) <= \saida15[0]~output_o\;

ww_saida15(1) <= \saida15[1]~output_o\;

ww_saida15(2) <= \saida15[2]~output_o\;

ww_saida15(3) <= \saida15[3]~output_o\;

ww_saida15(4) <= \saida15[4]~output_o\;

ww_saida15(5) <= \saida15[5]~output_o\;

ww_saida15(6) <= \saida15[6]~output_o\;

ww_saida15(7) <= \saida15[7]~output_o\;

ww_saida16(0) <= \saida16[0]~output_o\;

ww_saida16(1) <= \saida16[1]~output_o\;

ww_saida16(2) <= \saida16[2]~output_o\;

ww_saida16(3) <= \saida16[3]~output_o\;

ww_saida16(4) <= \saida16[4]~output_o\;

ww_saida16(5) <= \saida16[5]~output_o\;

ww_saida16(6) <= \saida16[6]~output_o\;

ww_saida16(7) <= \saida16[7]~output_o\;
END structure;


