Info: Starting: Create simulation model
Info: qsys-generate c:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot.qsys --simulation=VERILOG --output-directory=C:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading RAM_FIFO/ROM_sin_dct_vecRot.qsys
Progress: Reading input file
Progress: Adding rom_1port_0 [rom_1port 15.1]
Progress: Parameterizing module rom_1port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ROM_sin_dct_vecRot.rom_1port_0: Targeting device family: Arria 10.
: ROM_sin_dct_vecRot.rom_1port_0: The initial content file can only conforms to PORT_A's dimensions for ROM:1-PORT.
Info: ROM_sin_dct_vecRot: "Transforming system: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: Running transform generation_view_transform
Info: ROM_sin_dct_vecRot: Running transform generation_view_transform took 0.000s
Info: rom_1port_0: Running transform generation_view_transform
Info: rom_1port_0: Running transform generation_view_transform took 0.000s
Info: ROM_sin_dct_vecRot: Running transform merlin_avalon_transform
Info: ROM_sin_dct_vecRot: Running transform merlin_avalon_transform took 0.070s
Info: ROM_sin_dct_vecRot: "Naming system components in system: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: "Processing generation queue"
Info: ROM_sin_dct_vecRot: "Generating: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: "Generating: ROM_sin_dct_vecRot_rom_1port_151_cxpskji"
Info: ROM_sin_dct_vecRot: Done "ROM_sin_dct_vecRot" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot\ROM_sin_dct_vecRot.spd --output-directory=C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot\ROM_sin_dct_vecRot.spd --output-directory=C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/work/pj104/code/1610/sim/dct/dct_fft/src/RAM_FIFO/ROM_sin_dct_vecRot/sim/.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate c:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot.qsys --synthesis=VERILOG --output-directory=C:\work\pj104\code\1610\sim\dct\dct_fft\src\RAM_FIFO\ROM_sin_dct_vecRot --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading RAM_FIFO/ROM_sin_dct_vecRot.qsys
Progress: Reading input file
Progress: Adding rom_1port_0 [rom_1port 15.1]
Progress: Parameterizing module rom_1port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ROM_sin_dct_vecRot.rom_1port_0: Targeting device family: Arria 10.
: ROM_sin_dct_vecRot.rom_1port_0: The initial content file can only conforms to PORT_A's dimensions for ROM:1-PORT.
Info: ROM_sin_dct_vecRot: "Transforming system: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: Running transform generation_view_transform
Info: ROM_sin_dct_vecRot: Running transform generation_view_transform took 0.000s
Info: rom_1port_0: Running transform generation_view_transform
Info: rom_1port_0: Running transform generation_view_transform took 0.000s
Info: ROM_sin_dct_vecRot: Running transform merlin_avalon_transform
Info: ROM_sin_dct_vecRot: Running transform merlin_avalon_transform took 0.075s
Info: ROM_sin_dct_vecRot: "Naming system components in system: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: "Processing generation queue"
Info: ROM_sin_dct_vecRot: "Generating: ROM_sin_dct_vecRot"
Info: ROM_sin_dct_vecRot: "Generating: ROM_sin_dct_vecRot_rom_1port_151_cxpskji"
Info: ROM_sin_dct_vecRot: Done "ROM_sin_dct_vecRot" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
