// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4127[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<249>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1864>;
	.reg .f32 	%f<701>;
	.reg .b64 	%rd<386>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r140, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd58, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r147, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r147, 82431;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd59, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r141, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r148, %r4, 7;
	or.b32  	%r149, %r2, %r3;
	or.b32  	%r150, %r149, %r148;
	mul.wide.u32 	%rd65, %r150, 4;
	add.s64 	%rd4, %rd59, %rd65;
	mov.u32 	%r151, 1;
	st.global.u32 	[%rd4], %r151;
	setp.gt.u32 	%p2, %r141, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L120
	ld.param.u32 	%r142, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r142, %r141;
	setp.gt.s32 	%p4, %r142, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L127
	ld.param.u32 	%r143, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r152, %r142, %r141;
	and.b32  	%r153, %r152, 255;
	setp.ne.s32 	%p6, %r153, 0;
	setp.gt.u32 	%p7, %r143, 8191;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L138
	ld.param.u32 	%r144, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r144, %r143;
	setp.gt.s32 	%p10, %r144, 16383;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L145
	sub.s32 	%r154, %r144, %r143;
	add.s32 	%r155, %r154, 3;
	and.b32  	%r156, %r155, 63;
	setp.eq.s32 	%p12, %r156, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r145, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r145, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r146, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r145, %r146;
	setp.lt.s32 	%p15, %r146, 385;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass153
	bfe.u32 	%r51, %r3, 1, 1;
	shl.b32 	%r52, %r51, 1;
	or.b32  	%r159, %r52, -15;
	cvt.rn.f32.s32 	%f46, %r159;
	mov.f32 	%f47, 0f42000000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p22, %f44, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f693, %f45;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L478
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r167, %f74;
	and.b32  	%r168, %r167, -2147483648;
	or.b32  	%r169, %r168, 1056964608;
	mov.b32 	%f75, %r169;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p23, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p23;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p24, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p24;
	cvt.rzi.s32.f32 	%r170, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r171, %r170, 1;
	setp.eq.b32 	%p25, %r171, 1;
	selp.f32 	%f93, %f91, %f92, %p25;
	and.b32  	%r172, %r170, 2;
	setp.eq.s32 	%p26, %r172, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p26;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p27, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p27;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f693, %f99, %f100;
$L__BB0_13:                             // %L482
	and.b32  	%r47, %r3, 2;
	or.b32  	%r173, %r52, -11;
	cvt.rn.f32.s32 	%f104, %r173;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p33, %f6, 0f00000000;
	mov.f32 	%f694, %f45;
	@%p33 bra 	$L__BB0_15;
// %bb.14:                              // %L496
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r181, %f132;
	and.b32  	%r182, %r181, -2147483648;
	or.b32  	%r183, %r182, 1056964608;
	mov.b32 	%f133, %r183;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p34, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p34;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p35, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p35;
	cvt.rzi.s32.f32 	%r184, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r185, %r184, 1;
	setp.eq.b32 	%p36, %r185, 1;
	selp.f32 	%f151, %f149, %f150, %p36;
	and.b32  	%r186, %r184, 2;
	setp.eq.s32 	%p37, %r186, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p37;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p38, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p38;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f694, %f157, %f158;
$L__BB0_15:                             // %L500
	or.b32  	%r190, %r47, -7;
	cvt.rn.f32.s32 	%f163, %r190;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p44, %f11, 0f00000000;
	mov.f32 	%f695, %f45;
	@%p44 bra 	$L__BB0_17;
// %bb.16:                              // %L547
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r198, %f191;
	and.b32  	%r199, %r198, -2147483648;
	or.b32  	%r200, %r199, 1056964608;
	mov.b32 	%f192, %r200;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p45, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p45;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p46, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p46;
	cvt.rzi.s32.f32 	%r201, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r202, %r201, 1;
	setp.eq.b32 	%p47, %r202, 1;
	selp.f32 	%f210, %f208, %f209, %p47;
	and.b32  	%r203, %r201, 2;
	setp.eq.s32 	%p48, %r203, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p48;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p49, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p49;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f695, %f216, %f217;
$L__BB0_17:                             // %L551
	or.b32  	%r204, %r3, -3;
	cvt.rn.f32.s32 	%f221, %r204;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p55, %f17, 0f00000000;
	mov.f32 	%f696, %f45;
	@%p55 bra 	$L__BB0_19;
// %bb.18:                              // %L565
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r212, %f249;
	and.b32  	%r213, %r212, -2147483648;
	or.b32  	%r214, %r213, 1056964608;
	mov.b32 	%f250, %r214;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p56, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p56;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p57, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p57;
	cvt.rzi.s32.f32 	%r215, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r216, %r215, 1;
	setp.eq.b32 	%p58, %r216, 1;
	selp.f32 	%f268, %f266, %f267, %p58;
	and.b32  	%r217, %r215, 2;
	setp.eq.s32 	%p59, %r217, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p59;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p60, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p60;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f696, %f274, %f275;
$L__BB0_19:                             // %L569
	or.b32  	%r221, %r52, 1;
	cvt.rn.f32.s32 	%f280, %r221;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p66, %f22, 0f00000000;
	mov.f32 	%f697, %f45;
	@%p66 bra 	$L__BB0_21;
// %bb.20:                              // %L616
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r229, %f308;
	and.b32  	%r230, %r229, -2147483648;
	or.b32  	%r231, %r230, 1056964608;
	mov.b32 	%f309, %r231;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p67, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p67;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p68, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p68;
	cvt.rzi.s32.f32 	%r232, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r233, %r232, 1;
	setp.eq.b32 	%p69, %r233, 1;
	selp.f32 	%f327, %f325, %f326, %p69;
	and.b32  	%r234, %r232, 2;
	setp.eq.s32 	%p70, %r234, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p70;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p71, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p71;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f697, %f333, %f334;
$L__BB0_21:                             // %L620
	or.b32  	%r235, %r52, 5;
	cvt.rn.f32.s32 	%f338, %r235;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p77, %f28, 0f00000000;
	mov.f32 	%f698, %f45;
	@%p77 bra 	$L__BB0_23;
// %bb.22:                              // %L634
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r243, %f366;
	and.b32  	%r244, %r243, -2147483648;
	or.b32  	%r245, %r244, 1056964608;
	mov.b32 	%f367, %r245;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p78, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p78;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p79, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p79;
	cvt.rzi.s32.f32 	%r246, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r247, %r246, 1;
	setp.eq.b32 	%p80, %r247, 1;
	selp.f32 	%f385, %f383, %f384, %p80;
	and.b32  	%r248, %r246, 2;
	setp.eq.s32 	%p81, %r248, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p81;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p82, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p82;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f698, %f391, %f392;
$L__BB0_23:                             // %L638
	or.b32  	%r252, %r47, 9;
	cvt.rn.f32.s32 	%f397, %r252;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p88, %f33, 0f00000000;
	mov.f32 	%f699, %f45;
	@%p88 bra 	$L__BB0_25;
// %bb.24:                              // %L685
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r260, %f425;
	and.b32  	%r261, %r260, -2147483648;
	or.b32  	%r262, %r261, 1056964608;
	mov.b32 	%f426, %r262;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p89, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p89;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p90, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p90;
	cvt.rzi.s32.f32 	%r263, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r264, %r263, 1;
	setp.eq.b32 	%p91, %r264, 1;
	selp.f32 	%f444, %f442, %f443, %p91;
	and.b32  	%r265, %r263, 2;
	setp.eq.s32 	%p92, %r265, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p92;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p93, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p93;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f699, %f450, %f451;
$L__BB0_25:                             // %L689
	or.b32  	%r266, %r47, 13;
	cvt.rn.f32.s32 	%f455, %r266;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p99, %f39, 0f00000000;
	mov.f32 	%f700, %f45;
	@%p99 bra 	$L__BB0_27;
// %bb.26:                              // %L703
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r274, %f483;
	and.b32  	%r275, %r274, -2147483648;
	or.b32  	%r276, %r275, 1056964608;
	mov.b32 	%f484, %r276;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p100, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p100;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p101, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p101;
	cvt.rzi.s32.f32 	%r277, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r278, %r277, 1;
	setp.eq.b32 	%p102, %r278, 1;
	selp.f32 	%f502, %f500, %f501, %p102;
	and.b32  	%r279, %r277, 2;
	setp.eq.s32 	%p103, %r279, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p103;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p104, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p104;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f700, %f508, %f509;
$L__BB0_27:                             // %L707
	setp.le.s32 	%p143, %r142, %r141;
	mov.u32 	%r1856, 0;
	@%p143 bra 	$L__BB0_34;
// %bb.28:                              // %L1076.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p17, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p28, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p39, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p50, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p61, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p72, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p17;
	selp.f32 	%f108, %f107, %f4, %p28;
	selp.f32 	%f167, %f166, %f9, %p39;
	selp.f32 	%f225, %f224, %f15, %p50;
	selp.f32 	%f284, %f283, %f20, %p61;
	selp.f32 	%f342, %f341, %f26, %p72;
	setp.gt.f32 	%p83, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p83;
	abs.f32 	%f457, %f37;
	mov.b32 	%r160, %f51;
	mov.b32 	%r174, %f109;
	mov.b32 	%r191, %f168;
	mov.b32 	%r205, %f226;
	mov.b32 	%r222, %f285;
	mov.b32 	%r236, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p94, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	and.b32  	%r161, %r160, -2147483648;
	and.b32  	%r175, %r174, -2147483648;
	and.b32  	%r192, %r191, -2147483648;
	and.b32  	%r206, %r205, -2147483648;
	and.b32  	%r223, %r222, -2147483648;
	and.b32  	%r237, %r236, -2147483648;
	mov.b32 	%r253, %f402;
	selp.f32 	%f459, %f458, %f37, %p94;
	or.b32  	%r162, %r161, 1056964608;
	or.b32  	%r176, %r175, 1056964608;
	or.b32  	%r193, %r192, 1056964608;
	or.b32  	%r207, %r206, 1056964608;
	or.b32  	%r224, %r223, 1056964608;
	or.b32  	%r238, %r237, 1056964608;
	and.b32  	%r254, %r253, -2147483648;
	add.f32 	%f460, %f459, %f459;
	mov.b32 	%f52, %r162;
	mov.b32 	%f110, %r176;
	mov.b32 	%f169, %r193;
	mov.b32 	%f227, %r207;
	mov.b32 	%f286, %r224;
	mov.b32 	%f344, %r238;
	or.b32  	%r255, %r254, 1056964608;
	mov.b32 	%r267, %f460;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r255;
	and.b32  	%r268, %r267, -2147483648;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p18, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p29, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p40, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p51, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p62, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p73, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r269, %r268, 1056964608;
	selp.f32 	%f56, %f51, %f54, %p18;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p19, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p29;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p30, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p40;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p41, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p51;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p52, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p62;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p63, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p73;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p74, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p84, %f406, 0f4B000000;
	mov.b32 	%f461, %r269;
	selp.f32 	%f58, %f57, %f56, %p19;
	selp.f32 	%f116, %f115, %f114, %p30;
	selp.f32 	%f175, %f174, %f173, %p41;
	selp.f32 	%f233, %f232, %f231, %p52;
	selp.f32 	%f292, %f291, %f290, %p63;
	selp.f32 	%f350, %f349, %f348, %p74;
	selp.f32 	%f407, %f402, %f405, %p84;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p85, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p85;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p95, %f464, 0f4B000000;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p95;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p96, %f464, 0f3F000000;
	cvt.rzi.s32.f32 	%r163, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r177, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r194, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r208, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r225, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r239, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p96;
	add.s32 	%r164, %r163, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r178, %r177, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r195, %r194, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r209, %r208, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r226, %r225, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r240, %r239, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r256, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r165, %r164, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r179, %r178, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r196, %r195, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r210, %r209, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r241, %r240, 1;
	add.s32 	%r257, %r256, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p20, %r165, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p31, %r179, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p42, %r196, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p53, %r210, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p64, %r227, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p75, %r241, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r258, %r257, 1;
	cvt.rzi.s32.f32 	%r270, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f70, %f68, %f69, %p20;
	and.b32  	%r166, %r164, 2;
	selp.f32 	%f128, %f126, %f127, %p31;
	and.b32  	%r180, %r178, 2;
	selp.f32 	%f187, %f185, %f186, %p42;
	and.b32  	%r197, %r195, 2;
	selp.f32 	%f245, %f243, %f244, %p53;
	and.b32  	%r211, %r209, 2;
	selp.f32 	%f304, %f302, %f303, %p64;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f362, %f360, %f361, %p75;
	and.b32  	%r242, %r240, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p86, %r258, 1;
	add.s32 	%r271, %r270, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	shl.b32 	%r48, %r4, 2;
	setp.eq.s32 	%p21, %r166, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p32, %r180, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p43, %r197, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p54, %r211, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p65, %r228, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p76, %r242, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p86;
	and.b32  	%r259, %r257, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r272, %r271, 1;
	or.b32  	%r157, %r47, %r48;
	selp.f32 	%f73, %f70, %f72, %p21;
	selp.f32 	%f131, %f128, %f130, %p32;
	selp.f32 	%f190, %f187, %f189, %p43;
	selp.f32 	%f248, %f245, %f247, %p54;
	selp.f32 	%f307, %f304, %f306, %p65;
	selp.f32 	%f365, %f362, %f364, %p76;
	setp.eq.s32 	%p87, %r259, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p97, %r272, 1;
	bfe.u32 	%r158, %r157, 1, 8;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p87;
	selp.f32 	%f479, %f477, %f478, %p97;
	and.b32  	%r273, %r271, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd66, %r158, 4;
	mul.f32 	%f102, %f693, %f43;
	mov.f32 	%f103, 0f40800000;
	mul.f32 	%f160, %f694, %f5;
	mul.f32 	%f219, %f695, %f10;
	mul.f32 	%f277, %f696, %f16;
	mul.f32 	%f336, %f697, %f21;
	mul.f32 	%f394, %f698, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p98, %r273, 0;
	sub.f32 	%f481, %f71, %f479;
	add.s64 	%rd67, %rd1, %rd66;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f699, %f32;
	selp.f32 	%f482, %f479, %f481, %p98;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r49, [%rd67];
	shr.u32 	%r50, %r3, 1;
	mov.b32 	%r189, %f162;
	mov.b32 	%r188, %f3;
	mov.b32 	%r220, %f279;
	mov.b32 	%r219, %f14;
	mov.b32 	%r251, %f396;
	mov.b32 	%r250, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r187, %r189, %r188;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r218, %r220, %r219;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r249, %r251, %r250;
	// end inline asm
	mul.f32 	%f510, %f700, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r282, %f512;
	mov.b32 	%r281, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	mul.lo.s32 	%r313, %r51, 3;
	cvt.rn.f32.s32 	%f513, %r313;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r314, %f515;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r315, 1056964608;
	mov.b32 	%f516, %r316;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p105, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p105;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p106, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p106;
	cvt.rzi.s32.f32 	%r317, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r318, %r317, 1;
	setp.eq.b32 	%p107, %r318, 1;
	selp.f32 	%f534, %f532, %f533, %p107;
	selp.f32 	%f535, %f533, %f532, %p107;
	and.b32  	%r319, %r317, 2;
	setp.eq.s32 	%p108, %r319, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p108;
	add.s32 	%r320, %r317, 1;
	and.b32  	%r321, %r320, 2;
	setp.eq.s32 	%p109, %r321, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p109;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p110, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p110;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p111, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p111;
	add.s32 	%r322, %r313, 6;
	and.b32  	%r323, %r322, 7;
	cvt.rn.f32.s32 	%f547, %r323;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r324, %f549;
	and.b32  	%r325, %r324, -2147483648;
	or.b32  	%r326, %r325, 1056964608;
	mov.b32 	%f550, %r326;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p112, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p112;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p113, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p113;
	cvt.rzi.s32.f32 	%r327, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r328, %r327, 1;
	setp.eq.b32 	%p114, %r328, 1;
	selp.f32 	%f568, %f566, %f567, %p114;
	selp.f32 	%f569, %f567, %f566, %p114;
	and.b32  	%r329, %r327, 2;
	setp.eq.s32 	%p115, %r329, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p115;
	add.s32 	%r330, %r327, 1;
	and.b32  	%r331, %r330, 2;
	setp.eq.s32 	%p116, %r331, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p116;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p117, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p117;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p118, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p118;
	mov.b32 	%r284, %f546;
	mov.b32 	%r285, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r285, %r284;
	// end inline asm
	mov.b32 	%r287, %f543;
	mov.b32 	%r288, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r286, %r288, %r287;
	// end inline asm
	shr.u32 	%r11, %r3, 2;
	bfe.u32 	%r332, %r3, 2, 1;
	shr.u32 	%r12, %r3, 3;
	and.b32  	%r333, %r12, 2;
	or.b32  	%r334, %r332, %r333;
	xor.b32  	%r335, %r12, %r3;
	and.b32  	%r336, %r335, 1;
	setp.eq.b32 	%p119, %r336, 1;
	mul.lo.s32 	%r337, %r52, %r334;
	cvt.rn.f32.s32 	%f580, %r337;
	div.approx.f32 	%f581, %f580, %f103;
	add.f32 	%f582, %f581, %f581;
	mov.b32 	%r338, %f582;
	and.b32  	%r339, %r338, -2147483648;
	or.b32  	%r340, %r339, 1056964608;
	mov.b32 	%f583, %r340;
	add.f32 	%f584, %f582, %f583;
	cvt.rzi.f32.f32 	%f585, %f584;
	abs.f32 	%f586, %f582;
	setp.gt.f32 	%p120, %f586, 0f4B000000;
	selp.f32 	%f587, %f582, %f585, %p120;
	cvt.rzi.f32.f32 	%f588, %f582;
	setp.lt.f32 	%p121, %f586, 0f3F000000;
	selp.f32 	%f589, %f588, %f587, %p121;
	cvt.rzi.s32.f32 	%r341, %f589;
	fma.rn.f32 	%f590, %f589, 0fBF000000, %f581;
	mul.f32 	%f591, %f590, %f590;
	fma.rn.f32 	%f592, %f591, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f593, %f591, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f594, %f592, %f591, 0fC0A55DF6;
	fma.rn.f32 	%f595, %f593, %f591, 0f4081E0CF;
	fma.rn.f32 	%f596, %f591, %f590, 0f00000000;
	fma.rn.f32 	%f597, %f595, %f591, 0fC09DE9E6;
	fma.rn.f32 	%f598, %f594, %f596, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f591, 0f3F800000;
	fma.rn.f32 	%f600, %f590, 0f40490FDB, %f598;
	and.b32  	%r342, %r341, 1;
	setp.eq.b32 	%p122, %r342, 1;
	selp.f32 	%f601, %f599, %f600, %p122;
	selp.f32 	%f602, %f600, %f599, %p122;
	and.b32  	%r343, %r341, 2;
	setp.eq.s32 	%p123, %r343, 0;
	neg.f32 	%f603, %f601;
	selp.f32 	%f604, %f601, %f603, %p123;
	add.s32 	%r344, %r341, 1;
	and.b32  	%r345, %r344, 2;
	setp.eq.s32 	%p124, %r345, 0;
	sub.f32 	%f605, %f71, %f602;
	selp.f32 	%f606, %f602, %f605, %p124;
	cvt.rzi.f32.f32 	%f607, %f581;
	setp.eq.f32 	%p125, %f607, %f581;
	mul.f32 	%f608, %f581, 0f00000000;
	selp.f32 	%f609, %f608, %f604, %p125;
	abs.f32 	%f610, %f581;
	setp.gt.f32 	%p126, %f610, 0f4B800000;
	add.f32 	%f611, %f609, 0f3F800000;
	selp.f32 	%f612, %f611, %f606, %p126;
	selp.f32 	%f613, 0f00000000, 0f3F800000, %p119;
	mul.f32 	%f614, %f612, %f613;
	neg.f32 	%f615, %f613;
	mul.f32 	%f616, %f609, %f615;
	shl.b32 	%r346, %r334, 1;
	add.s32 	%r347, %r337, %r346;
	and.b32  	%r348, %r347, 6;
	cvt.rn.f32.s32 	%f617, %r348;
	div.approx.f32 	%f618, %f617, %f103;
	add.f32 	%f619, %f618, %f618;
	mov.b32 	%r349, %f619;
	and.b32  	%r350, %r349, -2147483648;
	or.b32  	%r351, %r350, 1056964608;
	mov.b32 	%f620, %r351;
	add.f32 	%f621, %f619, %f620;
	cvt.rzi.f32.f32 	%f622, %f621;
	abs.f32 	%f623, %f619;
	setp.gt.f32 	%p127, %f623, 0f4B000000;
	selp.f32 	%f624, %f619, %f622, %p127;
	cvt.rzi.f32.f32 	%f625, %f619;
	setp.lt.f32 	%p128, %f623, 0f3F000000;
	selp.f32 	%f626, %f625, %f624, %p128;
	cvt.rzi.s32.f32 	%r352, %f626;
	fma.rn.f32 	%f627, %f626, 0fBF000000, %f618;
	mul.f32 	%f628, %f627, %f627;
	fma.rn.f32 	%f629, %f628, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f630, %f628, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f631, %f629, %f628, 0fC0A55DF6;
	fma.rn.f32 	%f632, %f630, %f628, 0f4081E0CF;
	fma.rn.f32 	%f633, %f628, %f627, 0f00000000;
	fma.rn.f32 	%f634, %f632, %f628, 0fC09DE9E6;
	fma.rn.f32 	%f635, %f631, %f633, 0f00000000;
	fma.rn.f32 	%f636, %f634, %f628, 0f3F800000;
	fma.rn.f32 	%f637, %f627, 0f40490FDB, %f635;
	and.b32  	%r353, %r352, 1;
	setp.eq.b32 	%p129, %r353, 1;
	selp.f32 	%f638, %f636, %f637, %p129;
	selp.f32 	%f639, %f637, %f636, %p129;
	and.b32  	%r354, %r352, 2;
	setp.eq.s32 	%p130, %r354, 0;
	neg.f32 	%f640, %f638;
	selp.f32 	%f641, %f638, %f640, %p130;
	add.s32 	%r355, %r352, 1;
	and.b32  	%r356, %r355, 2;
	setp.eq.s32 	%p131, %r356, 0;
	sub.f32 	%f642, %f71, %f639;
	selp.f32 	%f643, %f639, %f642, %p131;
	cvt.rzi.f32.f32 	%f644, %f618;
	setp.eq.f32 	%p132, %f644, %f618;
	mul.f32 	%f645, %f618, 0f00000000;
	selp.f32 	%f646, %f645, %f641, %p132;
	abs.f32 	%f647, %f618;
	setp.gt.f32 	%p133, %f647, 0f4B800000;
	add.f32 	%f648, %f646, 0f3F800000;
	selp.f32 	%f649, %f648, %f643, %p133;
	mul.f32 	%f650, %f649, %f613;
	mul.f32 	%f651, %f646, %f615;
	mov.b32 	%r291, %f650;
	mov.b32 	%r290, %f614;
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	mov.b32 	%r297, %f651;
	xor.b32  	%r294, %r297, -2147483648;
	mov.b32 	%r296, %f616;
	xor.b32  	%r293, %r296, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r294, %r293;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r297, %r296;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r298, %r291, %r290;
	// end inline asm
	cvt.u16.u32 	%rs1, %r3;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	or.b16  	%rs4, %rs3, %rs2;
	shl.b16 	%rs5, %rs4, 4;
	shr.u16 	%rs6, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	or.b16  	%rs8, %rs7, %rs5;
	and.b16  	%rs9, %rs8, 13107;
	shl.b16 	%rs10, %rs9, 2;
	shr.u16 	%rs11, %rs8, 2;
	and.b16  	%rs12, %rs11, 13107;
	or.b16  	%rs13, %rs12, %rs10;
	and.b16  	%rs14, %rs13, 20480;
	shl.b16 	%rs15, %rs14, 1;
	shr.u16 	%rs16, %rs13, 1;
	and.b16  	%rs17, %rs16, 16384;
	or.b16  	%rs18, %rs17, %rs15;
	shr.u16 	%rs19, %rs18, 13;
	and.b16  	%rs20, %rs19, 6;
	cvt.u32.u16 	%r357, %rs20;
	or.b16  	%rs21, %rs19, 1;
	cvt.u32.u16 	%r358, %rs21;
	and.b32  	%r359, %r50, 4;
	or.b32  	%r360, %r334, %r359;
	setp.eq.s32 	%p134, %r360, %r357;
	setp.eq.s32 	%p135, %r360, %r358;
	div.approx.f32 	%f653, %f71, %f45;
	add.f32 	%f654, %f653, %f653;
	mov.b32 	%r361, %f654;
	and.b32  	%r362, %r361, -2147483648;
	or.b32  	%r363, %r362, 1056964608;
	mov.b32 	%f655, %r363;
	add.f32 	%f656, %f654, %f655;
	cvt.rzi.f32.f32 	%f657, %f656;
	abs.f32 	%f658, %f654;
	setp.gt.f32 	%p136, %f658, 0f4B000000;
	selp.f32 	%f659, %f654, %f657, %p136;
	cvt.rzi.f32.f32 	%f660, %f654;
	setp.lt.f32 	%p137, %f658, 0f3F000000;
	selp.f32 	%f661, %f660, %f659, %p137;
	cvt.rzi.s32.f32 	%r364, %f661;
	fma.rn.f32 	%f662, %f661, 0fBF000000, %f653;
	mul.f32 	%f663, %f662, %f662;
	fma.rn.f32 	%f664, %f663, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f665, %f663, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f666, %f664, %f663, 0fC0A55DF6;
	fma.rn.f32 	%f667, %f665, %f663, 0f4081E0CF;
	fma.rn.f32 	%f668, %f663, %f662, 0f00000000;
	fma.rn.f32 	%f669, %f667, %f663, 0fC09DE9E6;
	fma.rn.f32 	%f670, %f666, %f668, 0f00000000;
	fma.rn.f32 	%f671, %f669, %f663, 0f3F800000;
	fma.rn.f32 	%f672, %f662, 0f40490FDB, %f670;
	and.b32  	%r365, %r364, 1;
	setp.eq.b32 	%p138, %r365, 1;
	selp.f32 	%f673, %f671, %f672, %p138;
	selp.f32 	%f674, %f672, %f671, %p138;
	and.b32  	%r366, %r364, 2;
	setp.eq.s32 	%p139, %r366, 0;
	neg.f32 	%f675, %f673;
	selp.f32 	%f676, %f673, %f675, %p139;
	add.s32 	%r367, %r364, 1;
	and.b32  	%r368, %r367, 2;
	setp.eq.s32 	%p140, %r368, 0;
	sub.f32 	%f677, %f71, %f674;
	selp.f32 	%f678, %f674, %f677, %p140;
	cvt.rzi.f32.f32 	%f679, %f653;
	setp.eq.f32 	%p141, %f679, %f653;
	mul.f32 	%f680, %f653, 0f00000000;
	selp.f32 	%f681, %f680, %f676, %p141;
	abs.f32 	%f682, %f653;
	setp.gt.f32 	%p142, %f682, 0f4B800000;
	add.f32 	%f683, %f681, 0f3F800000;
	selp.f32 	%f684, %f683, %f678, %p142;
	selp.f32 	%f685, 0f3F800000, 0f00000000, %p134;
	mul.f32 	%f686, %f684, %f685;
	neg.f32 	%f687, %f685;
	mul.f32 	%f688, %f681, %f687;
	selp.f32 	%f689, 0f3F800000, 0f00000000, %p135;
	mul.f32 	%f690, %f684, %f689;
	neg.f32 	%f691, %f689;
	mul.f32 	%f692, %f681, %f691;
	mov.b32 	%r302, %f686;
	mov.b32 	%r303, %f690;
	// begin inline asm
	cvt.rn.f16x2.f32 %r301, %r303, %r302;
	// end inline asm
	mov.b32 	%r308, %f688;
	xor.b32  	%r305, %r308, -2147483648;
	mov.b32 	%r309, %f692;
	xor.b32  	%r306, %r309, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r304, %r306, %r305;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r307, %r309, %r308;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r303, %r302;
	// end inline asm
	and.b32  	%r370, %r11, 2;
	shr.u32 	%r371, %r3, 4;
	or.b32  	%r21, %r371, %r370;
	shl.b32 	%r22, %r1, 2;
	shl.b32 	%r372, %r3, 2;
	and.b32  	%r23, %r372, 16;
	and.b32  	%r24, %r372, 12;
	add.s32 	%r373, %r4, %r145;
	shl.b32 	%r374, %r373, 5;
	and.b32  	%r375, %r372, 28;
	or.b32  	%r25, %r375, %r374;
	or.b32  	%r26, %r22, 16;
	or.b32  	%r27, %r22, 32;
	or.b32  	%r28, %r22, 48;
	or.b32  	%r29, %r22, 64;
	or.b32  	%r30, %r22, 80;
	or.b32  	%r31, %r22, 96;
	or.b32  	%r32, %r22, 112;
	or.b32  	%r33, %r22, 128;
	or.b32  	%r34, %r22, 144;
	or.b32  	%r35, %r22, 160;
	or.b32  	%r36, %r22, 176;
	or.b32  	%r37, %r22, 192;
	or.b32  	%r38, %r22, 208;
	or.b32  	%r39, %r22, 224;
	or.b32  	%r40, %r22, 240;
	and.b32  	%r41, %r3, 8;
	shl.b32 	%r376, %r3, 4;
	or.b32  	%r377, %r41, %r376;
	shr.u32 	%r378, %r377, 2;
	and.b32  	%r379, %r378, 14;
	or.b32  	%r380, %r379, %r23;
	shl.b32 	%r381, %r3, 1;
	and.b32  	%r382, %r381, 32;
	shl.b32 	%r383, %r1, 1;
	or.b32  	%r384, %r382, %r383;
	shl.b32 	%r385, %r3, 3;
	and.b32  	%r386, %r385, 8;
	or.b32  	%r387, %r384, %r386;
	or.b32  	%r388, %r387, %r23;
	shr.u32 	%r389, %r388, 2;
	and.b32  	%r390, %r381, 16;
	and.b32  	%r391, %r2, 32;
	or.b32  	%r392, %r391, %r390;
	or.b32  	%r393, %r392, %r389;
	setp.eq.s32 	%p144, %r47, 0;
	selp.b32 	%r394, 0, 65, %p144;
	or.b32  	%r395, %r392, %r394;
	add.s32 	%r396, %r395, %r389;
	mul.lo.s32 	%r397, %r371, 65;
	add.s32 	%r398, %r397, %r23;
	add.s32 	%r399, %r398, %r379;
	shl.b32 	%r400, %r143, 14;
	add.s32 	%r401, %r400, -49152;
	and.b32  	%r402, %r48, 508;
	or.b32  	%r403, %r402, %r12;
	shl.b32 	%r42, %r403, 5;
	cvt.s64.s32 	%rd5, %r401;
	mul.lo.s32 	%r404, %r1, 161;
	add.s32 	%r405, %r380, %r397;
	add.s32 	%r406, %r405, %r404;
	mul.wide.u32 	%rd68, %r406, 4;
	mov.u64 	%rd69, shmem;
	add.s64 	%rd6, %rd69, %rd68;
	cvt.u64.u32 	%rd70, %r404;
	cvt.u64.u32 	%rd71, %r397;
	cvt.u64.u32 	%rd72, %r380;
	add.s64 	%rd73, %rd72, %rd71;
	add.s64 	%rd74, %rd73, %rd70;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd7, %rd69, %rd75;
	shr.u32 	%r407, %r26, 2;
	mul.lo.s32 	%r408, %r407, 161;
	add.s32 	%r409, %r405, %r408;
	mul.wide.u32 	%rd76, %r409, 4;
	add.s64 	%rd8, %rd69, %rd76;
	cvt.u64.u32 	%rd77, %r408;
	add.s64 	%rd78, %rd73, %rd77;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd9, %rd69, %rd79;
	shr.u32 	%r410, %r27, 2;
	mul.lo.s32 	%r411, %r410, 161;
	add.s32 	%r412, %r405, %r411;
	mul.wide.u32 	%rd80, %r412, 4;
	add.s64 	%rd10, %rd69, %rd80;
	cvt.u64.u32 	%rd81, %r411;
	add.s64 	%rd82, %rd73, %rd81;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd11, %rd69, %rd83;
	shr.u32 	%r413, %r28, 2;
	mul.lo.s32 	%r414, %r413, 161;
	add.s32 	%r415, %r405, %r414;
	mul.wide.u32 	%rd84, %r415, 4;
	add.s64 	%rd12, %rd69, %rd84;
	cvt.u64.u32 	%rd85, %r414;
	add.s64 	%rd86, %rd73, %rd85;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd13, %rd69, %rd87;
	shr.u32 	%r416, %r29, 2;
	mul.lo.s32 	%r417, %r416, 161;
	add.s32 	%r418, %r405, %r417;
	mul.wide.u32 	%rd88, %r418, 4;
	add.s64 	%rd14, %rd69, %rd88;
	cvt.u64.u32 	%rd89, %r417;
	add.s64 	%rd90, %rd73, %rd89;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd15, %rd69, %rd91;
	shr.u32 	%r419, %r30, 2;
	mul.lo.s32 	%r420, %r419, 161;
	add.s32 	%r421, %r405, %r420;
	mul.wide.u32 	%rd92, %r421, 4;
	add.s64 	%rd16, %rd69, %rd92;
	cvt.u64.u32 	%rd93, %r420;
	add.s64 	%rd94, %rd73, %rd93;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd17, %rd69, %rd95;
	shr.u32 	%r422, %r31, 2;
	mul.lo.s32 	%r423, %r422, 161;
	add.s32 	%r424, %r405, %r423;
	mul.wide.u32 	%rd96, %r424, 4;
	add.s64 	%rd18, %rd69, %rd96;
	cvt.u64.u32 	%rd97, %r423;
	add.s64 	%rd98, %rd73, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd19, %rd69, %rd99;
	shr.u32 	%r425, %r32, 2;
	mul.lo.s32 	%r426, %r425, 161;
	add.s32 	%r427, %r405, %r426;
	mul.wide.u32 	%rd100, %r427, 4;
	add.s64 	%rd20, %rd69, %rd100;
	cvt.u64.u32 	%rd101, %r426;
	add.s64 	%rd102, %rd73, %rd101;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd21, %rd69, %rd103;
	shr.u32 	%r428, %r33, 2;
	mul.lo.s32 	%r429, %r428, 161;
	add.s32 	%r430, %r405, %r429;
	mul.wide.u32 	%rd104, %r430, 4;
	add.s64 	%rd22, %rd69, %rd104;
	cvt.u64.u32 	%rd105, %r429;
	add.s64 	%rd106, %rd73, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd23, %rd69, %rd107;
	shr.u32 	%r431, %r34, 2;
	mul.lo.s32 	%r432, %r431, 161;
	add.s32 	%r433, %r405, %r432;
	mul.wide.u32 	%rd108, %r433, 4;
	add.s64 	%rd24, %rd69, %rd108;
	cvt.u64.u32 	%rd109, %r432;
	add.s64 	%rd110, %rd73, %rd109;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd25, %rd69, %rd111;
	shr.u32 	%r434, %r35, 2;
	mul.lo.s32 	%r435, %r434, 161;
	add.s32 	%r436, %r405, %r435;
	mul.wide.u32 	%rd112, %r436, 4;
	add.s64 	%rd26, %rd69, %rd112;
	cvt.u64.u32 	%rd113, %r435;
	add.s64 	%rd114, %rd73, %rd113;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd27, %rd69, %rd115;
	shr.u32 	%r437, %r36, 2;
	mul.lo.s32 	%r438, %r437, 161;
	add.s32 	%r439, %r405, %r438;
	mul.wide.u32 	%rd116, %r439, 4;
	add.s64 	%rd28, %rd69, %rd116;
	cvt.u64.u32 	%rd117, %r438;
	add.s64 	%rd118, %rd73, %rd117;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd29, %rd69, %rd119;
	shr.u32 	%r440, %r37, 2;
	mul.lo.s32 	%r441, %r440, 161;
	add.s32 	%r442, %r405, %r441;
	mul.wide.u32 	%rd120, %r442, 4;
	add.s64 	%rd30, %rd69, %rd120;
	cvt.u64.u32 	%rd121, %r441;
	add.s64 	%rd122, %rd73, %rd121;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd31, %rd69, %rd123;
	shr.u32 	%r443, %r38, 2;
	mul.lo.s32 	%r444, %r443, 161;
	add.s32 	%r445, %r405, %r444;
	mul.wide.u32 	%rd124, %r445, 4;
	add.s64 	%rd32, %rd69, %rd124;
	cvt.u64.u32 	%rd125, %r444;
	add.s64 	%rd126, %rd73, %rd125;
	shl.b64 	%rd127, %rd126, 2;
	add.s64 	%rd33, %rd69, %rd127;
	shr.u32 	%r446, %r39, 2;
	mul.lo.s32 	%r447, %r446, 161;
	add.s32 	%r448, %r405, %r447;
	mul.wide.u32 	%rd128, %r448, 4;
	add.s64 	%rd34, %rd69, %rd128;
	cvt.u64.u32 	%rd129, %r447;
	add.s64 	%rd130, %rd73, %rd129;
	shl.b64 	%rd131, %rd130, 2;
	add.s64 	%rd35, %rd69, %rd131;
	shr.u32 	%r449, %r40, 2;
	mul.lo.s32 	%r450, %r449, 161;
	add.s32 	%r451, %r405, %r450;
	mul.wide.u32 	%rd132, %r451, 4;
	add.s64 	%rd36, %rd69, %rd132;
	cvt.u64.u32 	%rd133, %r450;
	add.s64 	%rd134, %rd73, %rd133;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd37, %rd69, %rd135;
	mad.lo.s32 	%r452, %r51, 65, %r393;
	add.s32 	%r453, %r399, %r404;
	mul.wide.u32 	%rd136, %r453, 4;
	add.s64 	%rd38, %rd69, %rd136;
	add.s32 	%r454, %r399, %r408;
	mul.wide.u32 	%rd137, %r454, 4;
	add.s64 	%rd39, %rd69, %rd137;
	add.s32 	%r455, %r399, %r411;
	mul.wide.u32 	%rd138, %r455, 4;
	add.s64 	%rd40, %rd69, %rd138;
	add.s32 	%r456, %r399, %r414;
	mul.wide.u32 	%rd139, %r456, 4;
	add.s64 	%rd41, %rd69, %rd139;
	add.s32 	%r457, %r399, %r417;
	mul.wide.u32 	%rd140, %r457, 4;
	add.s64 	%rd42, %rd69, %rd140;
	add.s32 	%r458, %r399, %r420;
	mul.wide.u32 	%rd141, %r458, 4;
	add.s64 	%rd43, %rd69, %rd141;
	add.s32 	%r459, %r399, %r423;
	mul.wide.u32 	%rd142, %r459, 4;
	add.s64 	%rd44, %rd69, %rd142;
	add.s32 	%r460, %r399, %r426;
	mul.wide.u32 	%rd143, %r460, 4;
	add.s64 	%rd45, %rd69, %rd143;
	add.s32 	%r461, %r399, %r429;
	mul.wide.u32 	%rd144, %r461, 4;
	add.s64 	%rd46, %rd69, %rd144;
	add.s32 	%r462, %r399, %r432;
	mul.wide.u32 	%rd145, %r462, 4;
	add.s64 	%rd47, %rd69, %rd145;
	add.s32 	%r463, %r399, %r435;
	mul.wide.u32 	%rd146, %r463, 4;
	add.s64 	%rd48, %rd69, %rd146;
	add.s32 	%r464, %r399, %r438;
	mul.wide.u32 	%rd147, %r464, 4;
	add.s64 	%rd49, %rd69, %rd147;
	add.s32 	%r465, %r399, %r441;
	mul.wide.u32 	%rd148, %r465, 4;
	add.s64 	%rd50, %rd69, %rd148;
	add.s32 	%r466, %r399, %r444;
	mul.wide.u32 	%rd149, %r466, 4;
	add.s64 	%rd51, %rd69, %rd149;
	add.s32 	%r467, %r399, %r447;
	mul.wide.u32 	%rd150, %r467, 4;
	add.s64 	%rd52, %rd69, %rd150;
	add.s32 	%r468, %r399, %r450;
	mul.wide.u32 	%rd151, %r468, 4;
	add.s64 	%rd53, %rd69, %rd151;
	mul.wide.u32 	%rd152, %r396, 4;
	add.s64 	%rd54, %rd69, %rd152;
	mul.wide.u32 	%rd153, %r452, 4;
	add.s64 	%rd55, %rd69, %rd153;
	mov.u32 	%r1857, %r1856;
	mov.u32 	%r1862, %r1856;
	mov.u32 	%r1861, %r1856;
	mov.u32 	%r46, %r1856;
	bra.uni 	$L__BB0_29;
$L__BB0_33:                             // %pass18730
                                        //   in Loop: Header=BB0_29 Depth=1
	or.b32  	%r59, %r26, %r46;
	or.b32  	%r60, %r27, %r46;
	or.b32  	%r61, %r28, %r46;
	or.b32  	%r62, %r29, %r46;
	or.b32  	%r63, %r30, %r46;
	or.b32  	%r64, %r31, %r46;
	or.b32  	%r65, %r32, %r46;
	or.b32  	%r66, %r33, %r46;
	or.b32  	%r67, %r34, %r46;
	or.b32  	%r68, %r35, %r46;
	or.b32  	%r69, %r36, %r46;
	or.b32  	%r70, %r37, %r46;
	or.b32  	%r71, %r38, %r46;
	or.b32  	%r72, %r39, %r46;
	or.b32  	%r73, %r40, %r46;
	shl.b32 	%r1777, %r59, 12;
	and.b32  	%r1778, %r1777, 133283840;
	or.b32  	%r1779, %r1778, %r23;
	or.b32  	%r1780, %r1779, %r24;
	or.b32  	%r1781, %r1780, %r42;
	cvt.u64.u32 	%rd201, %r1781;
	add.s64 	%rd202, %rd201, %rd5;
	shr.u64 	%rd203, %rd202, 37;
	add.s64 	%rd204, %rd202, %rd203;
	shr.s64 	%rd205, %rd204, 27;
	setp.lt.s64 	%p201, %rd202, 0;
	and.b64  	%rd206, %rd204, -134217728;
	setp.ne.s64 	%p202, %rd206, %rd202;
	and.pred  	%p203, %p201, %p202;
	selp.u64 	%rd207, 1, 0, %p203;
	sub.s64 	%rd208, %rd207, %rd205;
	shl.b64 	%rd209, %rd208, 27;
	add.s64 	%rd210, %rd209, %rd202;
	shl.b64 	%rd211, %rd210, 2;
	add.s64 	%rd212, %rd3, %rd211;
	st.global.v4.u32 	[%rd212], {%r80, %r82, %r81, %r83};
	shl.b32 	%r1782, %r60, 12;
	and.b32  	%r1783, %r1782, 133349376;
	or.b32  	%r1784, %r1783, %r23;
	or.b32  	%r1785, %r1784, %r24;
	or.b32  	%r1786, %r1785, %r42;
	cvt.u64.u32 	%rd213, %r1786;
	add.s64 	%rd214, %rd213, %rd5;
	shr.u64 	%rd215, %rd214, 37;
	add.s64 	%rd216, %rd214, %rd215;
	shr.s64 	%rd217, %rd216, 27;
	setp.lt.s64 	%p204, %rd214, 0;
	and.b64  	%rd218, %rd216, -134217728;
	setp.ne.s64 	%p205, %rd218, %rd214;
	and.pred  	%p206, %p204, %p205;
	selp.u64 	%rd219, 1, 0, %p206;
	sub.s64 	%rd220, %rd219, %rd217;
	shl.b64 	%rd221, %rd220, 27;
	add.s64 	%rd222, %rd221, %rd214;
	shl.b64 	%rd223, %rd222, 2;
	add.s64 	%rd224, %rd3, %rd223;
	st.global.v4.u32 	[%rd224], {%r84, %r86, %r85, %r87};
	shl.b32 	%r1787, %r61, 12;
	and.b32  	%r1788, %r1787, 133414912;
	or.b32  	%r1789, %r1788, %r23;
	or.b32  	%r1790, %r1789, %r24;
	or.b32  	%r1791, %r1790, %r42;
	cvt.u64.u32 	%rd225, %r1791;
	add.s64 	%rd226, %rd225, %rd5;
	shr.u64 	%rd227, %rd226, 37;
	add.s64 	%rd228, %rd226, %rd227;
	shr.s64 	%rd229, %rd228, 27;
	setp.lt.s64 	%p207, %rd226, 0;
	and.b64  	%rd230, %rd228, -134217728;
	setp.ne.s64 	%p208, %rd230, %rd226;
	and.pred  	%p209, %p207, %p208;
	selp.u64 	%rd231, 1, 0, %p209;
	sub.s64 	%rd232, %rd231, %rd229;
	shl.b64 	%rd233, %rd232, 27;
	add.s64 	%rd234, %rd233, %rd226;
	shl.b64 	%rd235, %rd234, 2;
	add.s64 	%rd236, %rd3, %rd235;
	st.global.v4.u32 	[%rd236], {%r88, %r90, %r89, %r91};
	shl.b32 	%r1792, %r62, 12;
	and.b32  	%r1793, %r1792, 133480448;
	or.b32  	%r1794, %r1793, %r23;
	or.b32  	%r1795, %r1794, %r24;
	or.b32  	%r1796, %r1795, %r42;
	cvt.u64.u32 	%rd237, %r1796;
	add.s64 	%rd238, %rd237, %rd5;
	shr.u64 	%rd239, %rd238, 37;
	add.s64 	%rd240, %rd238, %rd239;
	shr.s64 	%rd241, %rd240, 27;
	setp.lt.s64 	%p210, %rd238, 0;
	and.b64  	%rd242, %rd240, -134217728;
	setp.ne.s64 	%p211, %rd242, %rd238;
	and.pred  	%p212, %p210, %p211;
	selp.u64 	%rd243, 1, 0, %p212;
	sub.s64 	%rd244, %rd243, %rd241;
	shl.b64 	%rd245, %rd244, 27;
	add.s64 	%rd246, %rd245, %rd238;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd3, %rd247;
	st.global.v4.u32 	[%rd248], {%r92, %r94, %r93, %r95};
	shl.b32 	%r1797, %r63, 12;
	and.b32  	%r1798, %r1797, 133545984;
	or.b32  	%r1799, %r1798, %r23;
	or.b32  	%r1800, %r1799, %r24;
	or.b32  	%r1801, %r1800, %r42;
	cvt.u64.u32 	%rd249, %r1801;
	add.s64 	%rd250, %rd249, %rd5;
	shr.u64 	%rd251, %rd250, 37;
	add.s64 	%rd252, %rd250, %rd251;
	shr.s64 	%rd253, %rd252, 27;
	setp.lt.s64 	%p213, %rd250, 0;
	and.b64  	%rd254, %rd252, -134217728;
	setp.ne.s64 	%p214, %rd254, %rd250;
	and.pred  	%p215, %p213, %p214;
	selp.u64 	%rd255, 1, 0, %p215;
	sub.s64 	%rd256, %rd255, %rd253;
	shl.b64 	%rd257, %rd256, 27;
	add.s64 	%rd258, %rd257, %rd250;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd3, %rd259;
	st.global.v4.u32 	[%rd260], {%r96, %r98, %r97, %r99};
	shl.b32 	%r1802, %r64, 12;
	and.b32  	%r1803, %r1802, 133611520;
	or.b32  	%r1804, %r1803, %r23;
	or.b32  	%r1805, %r1804, %r24;
	or.b32  	%r1806, %r1805, %r42;
	cvt.u64.u32 	%rd261, %r1806;
	add.s64 	%rd262, %rd261, %rd5;
	shr.u64 	%rd263, %rd262, 37;
	add.s64 	%rd264, %rd262, %rd263;
	shr.s64 	%rd265, %rd264, 27;
	setp.lt.s64 	%p216, %rd262, 0;
	and.b64  	%rd266, %rd264, -134217728;
	setp.ne.s64 	%p217, %rd266, %rd262;
	and.pred  	%p218, %p216, %p217;
	selp.u64 	%rd267, 1, 0, %p218;
	sub.s64 	%rd268, %rd267, %rd265;
	shl.b64 	%rd269, %rd268, 27;
	add.s64 	%rd270, %rd269, %rd262;
	shl.b64 	%rd271, %rd270, 2;
	add.s64 	%rd272, %rd3, %rd271;
	st.global.v4.u32 	[%rd272], {%r100, %r102, %r101, %r103};
	shl.b32 	%r1807, %r65, 12;
	and.b32  	%r1808, %r1807, 133677056;
	or.b32  	%r1809, %r1808, %r23;
	or.b32  	%r1810, %r1809, %r24;
	or.b32  	%r1811, %r1810, %r42;
	cvt.u64.u32 	%rd273, %r1811;
	add.s64 	%rd274, %rd273, %rd5;
	shr.u64 	%rd275, %rd274, 37;
	add.s64 	%rd276, %rd274, %rd275;
	shr.s64 	%rd277, %rd276, 27;
	setp.lt.s64 	%p219, %rd274, 0;
	and.b64  	%rd278, %rd276, -134217728;
	setp.ne.s64 	%p220, %rd278, %rd274;
	and.pred  	%p221, %p219, %p220;
	selp.u64 	%rd279, 1, 0, %p221;
	sub.s64 	%rd280, %rd279, %rd277;
	shl.b64 	%rd281, %rd280, 27;
	add.s64 	%rd282, %rd281, %rd274;
	shl.b64 	%rd283, %rd282, 2;
	add.s64 	%rd284, %rd3, %rd283;
	st.global.v4.u32 	[%rd284], {%r104, %r106, %r105, %r107};
	shl.b32 	%r1812, %r66, 12;
	and.b32  	%r1813, %r1812, 133742592;
	or.b32  	%r1814, %r1813, %r23;
	or.b32  	%r1815, %r1814, %r24;
	or.b32  	%r1816, %r1815, %r42;
	cvt.u64.u32 	%rd285, %r1816;
	add.s64 	%rd286, %rd285, %rd5;
	shr.u64 	%rd287, %rd286, 37;
	add.s64 	%rd288, %rd286, %rd287;
	shr.s64 	%rd289, %rd288, 27;
	setp.lt.s64 	%p222, %rd286, 0;
	and.b64  	%rd290, %rd288, -134217728;
	setp.ne.s64 	%p223, %rd290, %rd286;
	and.pred  	%p224, %p222, %p223;
	selp.u64 	%rd291, 1, 0, %p224;
	sub.s64 	%rd292, %rd291, %rd289;
	shl.b64 	%rd293, %rd292, 27;
	add.s64 	%rd294, %rd293, %rd286;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd296, %rd3, %rd295;
	st.global.v4.u32 	[%rd296], {%r108, %r110, %r109, %r111};
	shl.b32 	%r1817, %r67, 12;
	and.b32  	%r1818, %r1817, 133808128;
	or.b32  	%r1819, %r1818, %r23;
	or.b32  	%r1820, %r1819, %r24;
	or.b32  	%r1821, %r1820, %r42;
	cvt.u64.u32 	%rd297, %r1821;
	add.s64 	%rd298, %rd297, %rd5;
	shr.u64 	%rd299, %rd298, 37;
	add.s64 	%rd300, %rd298, %rd299;
	shr.s64 	%rd301, %rd300, 27;
	setp.lt.s64 	%p225, %rd298, 0;
	and.b64  	%rd302, %rd300, -134217728;
	setp.ne.s64 	%p226, %rd302, %rd298;
	and.pred  	%p227, %p225, %p226;
	selp.u64 	%rd303, 1, 0, %p227;
	sub.s64 	%rd304, %rd303, %rd301;
	shl.b64 	%rd305, %rd304, 27;
	add.s64 	%rd306, %rd305, %rd298;
	shl.b64 	%rd307, %rd306, 2;
	add.s64 	%rd308, %rd3, %rd307;
	st.global.v4.u32 	[%rd308], {%r112, %r114, %r113, %r115};
	shl.b32 	%r1822, %r68, 12;
	and.b32  	%r1823, %r1822, 133873664;
	or.b32  	%r1824, %r1823, %r23;
	or.b32  	%r1825, %r1824, %r24;
	or.b32  	%r1826, %r1825, %r42;
	cvt.u64.u32 	%rd309, %r1826;
	add.s64 	%rd310, %rd309, %rd5;
	shr.u64 	%rd311, %rd310, 37;
	add.s64 	%rd312, %rd310, %rd311;
	shr.s64 	%rd313, %rd312, 27;
	setp.lt.s64 	%p228, %rd310, 0;
	and.b64  	%rd314, %rd312, -134217728;
	setp.ne.s64 	%p229, %rd314, %rd310;
	and.pred  	%p230, %p228, %p229;
	selp.u64 	%rd315, 1, 0, %p230;
	sub.s64 	%rd316, %rd315, %rd313;
	shl.b64 	%rd317, %rd316, 27;
	add.s64 	%rd318, %rd317, %rd310;
	shl.b64 	%rd319, %rd318, 2;
	add.s64 	%rd320, %rd3, %rd319;
	st.global.v4.u32 	[%rd320], {%r116, %r118, %r117, %r119};
	shl.b32 	%r1827, %r69, 12;
	and.b32  	%r1828, %r1827, 133939200;
	or.b32  	%r1829, %r1828, %r23;
	or.b32  	%r1830, %r1829, %r24;
	or.b32  	%r1831, %r1830, %r42;
	cvt.u64.u32 	%rd321, %r1831;
	add.s64 	%rd322, %rd321, %rd5;
	shr.u64 	%rd323, %rd322, 37;
	add.s64 	%rd324, %rd322, %rd323;
	shr.s64 	%rd325, %rd324, 27;
	setp.lt.s64 	%p231, %rd322, 0;
	and.b64  	%rd326, %rd324, -134217728;
	setp.ne.s64 	%p232, %rd326, %rd322;
	and.pred  	%p233, %p231, %p232;
	selp.u64 	%rd327, 1, 0, %p233;
	sub.s64 	%rd328, %rd327, %rd325;
	shl.b64 	%rd329, %rd328, 27;
	add.s64 	%rd330, %rd329, %rd322;
	shl.b64 	%rd331, %rd330, 2;
	add.s64 	%rd332, %rd3, %rd331;
	st.global.v4.u32 	[%rd332], {%r120, %r122, %r121, %r123};
	shl.b32 	%r1832, %r70, 12;
	and.b32  	%r1833, %r1832, 134004736;
	or.b32  	%r1834, %r1833, %r23;
	or.b32  	%r1835, %r1834, %r24;
	or.b32  	%r1836, %r1835, %r42;
	cvt.u64.u32 	%rd333, %r1836;
	add.s64 	%rd334, %rd333, %rd5;
	shr.u64 	%rd335, %rd334, 37;
	add.s64 	%rd336, %rd334, %rd335;
	shr.s64 	%rd337, %rd336, 27;
	setp.lt.s64 	%p234, %rd334, 0;
	and.b64  	%rd338, %rd336, -134217728;
	setp.ne.s64 	%p235, %rd338, %rd334;
	and.pred  	%p236, %p234, %p235;
	selp.u64 	%rd339, 1, 0, %p236;
	sub.s64 	%rd340, %rd339, %rd337;
	shl.b64 	%rd341, %rd340, 27;
	add.s64 	%rd342, %rd341, %rd334;
	shl.b64 	%rd343, %rd342, 2;
	add.s64 	%rd344, %rd3, %rd343;
	st.global.v4.u32 	[%rd344], {%r124, %r126, %r125, %r127};
	shl.b32 	%r1837, %r71, 12;
	and.b32  	%r1838, %r1837, 134070272;
	or.b32  	%r1839, %r1838, %r23;
	or.b32  	%r1840, %r1839, %r24;
	or.b32  	%r1841, %r1840, %r42;
	cvt.u64.u32 	%rd345, %r1841;
	add.s64 	%rd346, %rd345, %rd5;
	shr.u64 	%rd347, %rd346, 37;
	add.s64 	%rd348, %rd346, %rd347;
	shr.s64 	%rd349, %rd348, 27;
	setp.lt.s64 	%p237, %rd346, 0;
	and.b64  	%rd350, %rd348, -134217728;
	setp.ne.s64 	%p238, %rd350, %rd346;
	and.pred  	%p239, %p237, %p238;
	selp.u64 	%rd351, 1, 0, %p239;
	sub.s64 	%rd352, %rd351, %rd349;
	shl.b64 	%rd353, %rd352, 27;
	add.s64 	%rd354, %rd353, %rd346;
	shl.b64 	%rd355, %rd354, 2;
	add.s64 	%rd356, %rd3, %rd355;
	st.global.v4.u32 	[%rd356], {%r128, %r130, %r129, %r131};
	shl.b32 	%r1842, %r72, 12;
	and.b32  	%r1843, %r1842, 134135808;
	or.b32  	%r1844, %r1843, %r23;
	or.b32  	%r1845, %r1844, %r24;
	or.b32  	%r1846, %r1845, %r42;
	cvt.u64.u32 	%rd357, %r1846;
	add.s64 	%rd358, %rd357, %rd5;
	shr.u64 	%rd359, %rd358, 37;
	add.s64 	%rd360, %rd358, %rd359;
	shr.s64 	%rd361, %rd360, 27;
	setp.lt.s64 	%p240, %rd358, 0;
	and.b64  	%rd362, %rd360, -134217728;
	setp.ne.s64 	%p241, %rd362, %rd358;
	and.pred  	%p242, %p240, %p241;
	selp.u64 	%rd363, 1, 0, %p242;
	sub.s64 	%rd364, %rd363, %rd361;
	shl.b64 	%rd365, %rd364, 27;
	add.s64 	%rd366, %rd365, %rd358;
	shl.b64 	%rd367, %rd366, 2;
	add.s64 	%rd368, %rd3, %rd367;
	st.global.v4.u32 	[%rd368], {%r132, %r134, %r133, %r135};
	shl.b32 	%r1847, %r73, 12;
	and.b32  	%r1848, %r1847, 134201344;
	or.b32  	%r1849, %r1848, %r23;
	or.b32  	%r1850, %r1849, %r24;
	or.b32  	%r1851, %r1850, %r42;
	cvt.u64.u32 	%rd369, %r1851;
	add.s64 	%rd370, %rd369, %rd5;
	shr.u64 	%rd371, %rd370, 37;
	add.s64 	%rd372, %rd370, %rd371;
	shr.s64 	%rd373, %rd372, 27;
	setp.lt.s64 	%p243, %rd370, 0;
	and.b64  	%rd374, %rd372, -134217728;
	setp.ne.s64 	%p244, %rd374, %rd370;
	and.pred  	%p245, %p243, %p244;
	selp.u64 	%rd375, 1, 0, %p245;
	sub.s64 	%rd376, %rd375, %rd373;
	shl.b64 	%rd377, %rd376, 27;
	add.s64 	%rd378, %rd377, %rd370;
	shl.b64 	%rd379, %rd378, 2;
	add.s64 	%rd380, %rd3, %rd379;
	st.global.v4.u32 	[%rd380], {%r136, %r138, %r137, %r139};
	setp.ne.s32 	%p246, %r46, 32512;
	add.s32 	%r46, %r46, 256;
	add.s32 	%r1852, %r46, %r141;
	setp.lt.s32 	%p247, %r1852, %r142;
	and.pred  	%p248, %p246, %p247;
	@%p248 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_34;
$L__BB0_29:                             // %L1076
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_30 Depth 2
	setp.eq.s32 	%p145, %r41, 0;
	and.b32  	%r725, %r46, 32512;
	or.b32  	%r726, %r725, %r21;
	or.b32  	%r727, %r726, %r22;
	add.s32 	%r728, %r727, %r141;
	mad.lo.s32 	%r729, %r728, 12288, %r25;
	mul.hi.s32 	%r730, %r729, 715827883;
	shr.u32 	%r731, %r730, 31;
	shr.s32 	%r732, %r730, 26;
	add.s32 	%r733, %r732, %r731;
	setp.lt.s32 	%p146, %r729, 0;
	mul.lo.s32 	%r734, %r733, 402653184;
	setp.ne.s32 	%p147, %r734, %r729;
	and.pred  	%p148, %p146, %p147;
	selp.s32 	%r735, -1, 0, %p148;
	add.s32 	%r736, %r733, %r735;
	mad.lo.s32 	%r737, %r736, -402653184, %r729;
	mul.wide.s32 	%rd155, %r737, 4;
	add.s64 	%rd156, %rd2, %rd155;
	ld.global.v4.u32 	{%r738, %r739, %r740, %r741}, [%rd156];
	or.b32  	%r742, %r26, %r726;
	add.s32 	%r743, %r742, %r141;
	mad.lo.s32 	%r744, %r743, 12288, %r25;
	mul.hi.s32 	%r745, %r744, 715827883;
	shr.u32 	%r746, %r745, 31;
	shr.s32 	%r747, %r745, 26;
	add.s32 	%r748, %r747, %r746;
	setp.lt.s32 	%p149, %r744, 0;
	mul.lo.s32 	%r749, %r748, 402653184;
	setp.ne.s32 	%p150, %r749, %r744;
	and.pred  	%p151, %p149, %p150;
	selp.s32 	%r750, -1, 0, %p151;
	add.s32 	%r751, %r748, %r750;
	mad.lo.s32 	%r752, %r751, -402653184, %r744;
	mul.wide.s32 	%rd157, %r752, 4;
	add.s64 	%rd158, %rd2, %rd157;
	ld.global.v4.u32 	{%r753, %r754, %r755, %r756}, [%rd158];
	or.b32  	%r757, %r27, %r726;
	add.s32 	%r758, %r757, %r141;
	mad.lo.s32 	%r759, %r758, 12288, %r25;
	mul.hi.s32 	%r760, %r759, 715827883;
	shr.u32 	%r761, %r760, 31;
	shr.s32 	%r762, %r760, 26;
	add.s32 	%r763, %r762, %r761;
	setp.lt.s32 	%p152, %r759, 0;
	mul.lo.s32 	%r764, %r763, 402653184;
	setp.ne.s32 	%p153, %r764, %r759;
	and.pred  	%p154, %p152, %p153;
	selp.s32 	%r765, -1, 0, %p154;
	add.s32 	%r766, %r763, %r765;
	mad.lo.s32 	%r767, %r766, -402653184, %r759;
	mul.wide.s32 	%rd159, %r767, 4;
	add.s64 	%rd160, %rd2, %rd159;
	ld.global.v4.u32 	{%r768, %r769, %r770, %r771}, [%rd160];
	or.b32  	%r772, %r28, %r726;
	add.s32 	%r773, %r772, %r141;
	mad.lo.s32 	%r774, %r773, 12288, %r25;
	mul.hi.s32 	%r775, %r774, 715827883;
	shr.u32 	%r776, %r775, 31;
	shr.s32 	%r777, %r775, 26;
	add.s32 	%r778, %r777, %r776;
	setp.lt.s32 	%p155, %r774, 0;
	mul.lo.s32 	%r779, %r778, 402653184;
	setp.ne.s32 	%p156, %r779, %r774;
	and.pred  	%p157, %p155, %p156;
	selp.s32 	%r780, -1, 0, %p157;
	add.s32 	%r781, %r778, %r780;
	mad.lo.s32 	%r782, %r781, -402653184, %r774;
	mul.wide.s32 	%rd161, %r782, 4;
	add.s64 	%rd162, %rd2, %rd161;
	ld.global.v4.u32 	{%r783, %r784, %r785, %r786}, [%rd162];
	or.b32  	%r787, %r29, %r726;
	add.s32 	%r788, %r787, %r141;
	mad.lo.s32 	%r789, %r788, 12288, %r25;
	mul.hi.s32 	%r790, %r789, 715827883;
	shr.u32 	%r791, %r790, 31;
	shr.s32 	%r792, %r790, 26;
	add.s32 	%r793, %r792, %r791;
	setp.lt.s32 	%p158, %r789, 0;
	mul.lo.s32 	%r794, %r793, 402653184;
	setp.ne.s32 	%p159, %r794, %r789;
	and.pred  	%p160, %p158, %p159;
	selp.s32 	%r795, -1, 0, %p160;
	add.s32 	%r796, %r793, %r795;
	mad.lo.s32 	%r797, %r796, -402653184, %r789;
	mul.wide.s32 	%rd163, %r797, 4;
	add.s64 	%rd164, %rd2, %rd163;
	ld.global.v4.u32 	{%r798, %r799, %r800, %r801}, [%rd164];
	or.b32  	%r802, %r30, %r726;
	add.s32 	%r803, %r802, %r141;
	mad.lo.s32 	%r804, %r803, 12288, %r25;
	mul.hi.s32 	%r805, %r804, 715827883;
	shr.u32 	%r806, %r805, 31;
	shr.s32 	%r807, %r805, 26;
	add.s32 	%r808, %r807, %r806;
	setp.lt.s32 	%p161, %r804, 0;
	mul.lo.s32 	%r809, %r808, 402653184;
	setp.ne.s32 	%p162, %r809, %r804;
	and.pred  	%p163, %p161, %p162;
	selp.s32 	%r810, -1, 0, %p163;
	add.s32 	%r811, %r808, %r810;
	mad.lo.s32 	%r812, %r811, -402653184, %r804;
	mul.wide.s32 	%rd165, %r812, 4;
	add.s64 	%rd166, %rd2, %rd165;
	ld.global.v4.u32 	{%r813, %r814, %r815, %r816}, [%rd166];
	or.b32  	%r817, %r31, %r726;
	add.s32 	%r818, %r817, %r141;
	mad.lo.s32 	%r819, %r818, 12288, %r25;
	mul.hi.s32 	%r820, %r819, 715827883;
	shr.u32 	%r821, %r820, 31;
	shr.s32 	%r822, %r820, 26;
	add.s32 	%r823, %r822, %r821;
	setp.lt.s32 	%p164, %r819, 0;
	mul.lo.s32 	%r824, %r823, 402653184;
	setp.ne.s32 	%p165, %r824, %r819;
	and.pred  	%p166, %p164, %p165;
	selp.s32 	%r825, -1, 0, %p166;
	add.s32 	%r826, %r823, %r825;
	mad.lo.s32 	%r827, %r826, -402653184, %r819;
	mul.wide.s32 	%rd167, %r827, 4;
	add.s64 	%rd168, %rd2, %rd167;
	ld.global.v4.u32 	{%r828, %r829, %r830, %r831}, [%rd168];
	or.b32  	%r832, %r32, %r726;
	add.s32 	%r833, %r832, %r141;
	mad.lo.s32 	%r834, %r833, 12288, %r25;
	mul.hi.s32 	%r835, %r834, 715827883;
	shr.u32 	%r836, %r835, 31;
	shr.s32 	%r837, %r835, 26;
	add.s32 	%r838, %r837, %r836;
	setp.lt.s32 	%p167, %r834, 0;
	mul.lo.s32 	%r839, %r838, 402653184;
	setp.ne.s32 	%p168, %r839, %r834;
	and.pred  	%p169, %p167, %p168;
	selp.s32 	%r840, -1, 0, %p169;
	add.s32 	%r841, %r838, %r840;
	mad.lo.s32 	%r842, %r841, -402653184, %r834;
	mul.wide.s32 	%rd169, %r842, 4;
	add.s64 	%rd170, %rd2, %rd169;
	ld.global.v4.u32 	{%r843, %r844, %r845, %r846}, [%rd170];
	or.b32  	%r847, %r33, %r726;
	add.s32 	%r848, %r847, %r141;
	mad.lo.s32 	%r849, %r848, 12288, %r25;
	mul.hi.s32 	%r850, %r849, 715827883;
	shr.u32 	%r851, %r850, 31;
	shr.s32 	%r852, %r850, 26;
	add.s32 	%r853, %r852, %r851;
	setp.lt.s32 	%p170, %r849, 0;
	mul.lo.s32 	%r854, %r853, 402653184;
	setp.ne.s32 	%p171, %r854, %r849;
	and.pred  	%p172, %p170, %p171;
	selp.s32 	%r855, -1, 0, %p172;
	add.s32 	%r856, %r853, %r855;
	mad.lo.s32 	%r857, %r856, -402653184, %r849;
	mul.wide.s32 	%rd171, %r857, 4;
	add.s64 	%rd172, %rd2, %rd171;
	ld.global.v4.u32 	{%r858, %r859, %r860, %r861}, [%rd172];
	or.b32  	%r862, %r34, %r726;
	add.s32 	%r863, %r862, %r141;
	mad.lo.s32 	%r864, %r863, 12288, %r25;
	mul.hi.s32 	%r865, %r864, 715827883;
	shr.u32 	%r866, %r865, 31;
	shr.s32 	%r867, %r865, 26;
	add.s32 	%r868, %r867, %r866;
	setp.lt.s32 	%p173, %r864, 0;
	mul.lo.s32 	%r869, %r868, 402653184;
	setp.ne.s32 	%p174, %r869, %r864;
	and.pred  	%p175, %p173, %p174;
	selp.s32 	%r870, -1, 0, %p175;
	add.s32 	%r871, %r868, %r870;
	mad.lo.s32 	%r872, %r871, -402653184, %r864;
	mul.wide.s32 	%rd173, %r872, 4;
	add.s64 	%rd174, %rd2, %rd173;
	ld.global.v4.u32 	{%r873, %r874, %r875, %r876}, [%rd174];
	or.b32  	%r877, %r35, %r726;
	add.s32 	%r878, %r877, %r141;
	mad.lo.s32 	%r879, %r878, 12288, %r25;
	mul.hi.s32 	%r880, %r879, 715827883;
	shr.u32 	%r881, %r880, 31;
	shr.s32 	%r882, %r880, 26;
	add.s32 	%r883, %r882, %r881;
	setp.lt.s32 	%p176, %r879, 0;
	mul.lo.s32 	%r884, %r883, 402653184;
	setp.ne.s32 	%p177, %r884, %r879;
	and.pred  	%p178, %p176, %p177;
	selp.s32 	%r885, -1, 0, %p178;
	add.s32 	%r886, %r883, %r885;
	mad.lo.s32 	%r887, %r886, -402653184, %r879;
	mul.wide.s32 	%rd175, %r887, 4;
	add.s64 	%rd176, %rd2, %rd175;
	ld.global.v4.u32 	{%r888, %r889, %r890, %r891}, [%rd176];
	or.b32  	%r892, %r36, %r726;
	add.s32 	%r893, %r892, %r141;
	mad.lo.s32 	%r894, %r893, 12288, %r25;
	mul.hi.s32 	%r895, %r894, 715827883;
	shr.u32 	%r896, %r895, 31;
	shr.s32 	%r897, %r895, 26;
	add.s32 	%r898, %r897, %r896;
	setp.lt.s32 	%p179, %r894, 0;
	mul.lo.s32 	%r899, %r898, 402653184;
	setp.ne.s32 	%p180, %r899, %r894;
	and.pred  	%p181, %p179, %p180;
	selp.s32 	%r900, -1, 0, %p181;
	add.s32 	%r901, %r898, %r900;
	mad.lo.s32 	%r902, %r901, -402653184, %r894;
	mul.wide.s32 	%rd177, %r902, 4;
	add.s64 	%rd178, %rd2, %rd177;
	ld.global.v4.u32 	{%r903, %r904, %r905, %r906}, [%rd178];
	or.b32  	%r907, %r37, %r726;
	add.s32 	%r908, %r907, %r141;
	mad.lo.s32 	%r909, %r908, 12288, %r25;
	mul.hi.s32 	%r910, %r909, 715827883;
	shr.u32 	%r911, %r910, 31;
	shr.s32 	%r912, %r910, 26;
	add.s32 	%r913, %r912, %r911;
	setp.lt.s32 	%p182, %r909, 0;
	mul.lo.s32 	%r914, %r913, 402653184;
	setp.ne.s32 	%p183, %r914, %r909;
	and.pred  	%p184, %p182, %p183;
	selp.s32 	%r915, -1, 0, %p184;
	add.s32 	%r916, %r913, %r915;
	mad.lo.s32 	%r917, %r916, -402653184, %r909;
	mul.wide.s32 	%rd179, %r917, 4;
	add.s64 	%rd180, %rd2, %rd179;
	ld.global.v4.u32 	{%r918, %r919, %r920, %r921}, [%rd180];
	or.b32  	%r922, %r38, %r726;
	add.s32 	%r923, %r922, %r141;
	mad.lo.s32 	%r924, %r923, 12288, %r25;
	mul.hi.s32 	%r925, %r924, 715827883;
	shr.u32 	%r926, %r925, 31;
	shr.s32 	%r927, %r925, 26;
	add.s32 	%r928, %r927, %r926;
	setp.lt.s32 	%p185, %r924, 0;
	mul.lo.s32 	%r929, %r928, 402653184;
	setp.ne.s32 	%p186, %r929, %r924;
	and.pred  	%p187, %p185, %p186;
	selp.s32 	%r930, -1, 0, %p187;
	add.s32 	%r931, %r928, %r930;
	mad.lo.s32 	%r932, %r931, -402653184, %r924;
	mul.wide.s32 	%rd181, %r932, 4;
	add.s64 	%rd182, %rd2, %rd181;
	ld.global.v4.u32 	{%r933, %r934, %r935, %r936}, [%rd182];
	or.b32  	%r937, %r39, %r726;
	add.s32 	%r938, %r937, %r141;
	mad.lo.s32 	%r939, %r938, 12288, %r25;
	mul.hi.s32 	%r940, %r939, 715827883;
	shr.u32 	%r941, %r940, 31;
	shr.s32 	%r942, %r940, 26;
	add.s32 	%r943, %r942, %r941;
	setp.lt.s32 	%p188, %r939, 0;
	mul.lo.s32 	%r944, %r943, 402653184;
	setp.ne.s32 	%p189, %r944, %r939;
	and.pred  	%p190, %p188, %p189;
	selp.s32 	%r945, -1, 0, %p190;
	add.s32 	%r946, %r943, %r945;
	mad.lo.s32 	%r947, %r946, -402653184, %r939;
	mul.wide.s32 	%rd183, %r947, 4;
	add.s64 	%rd184, %rd2, %rd183;
	ld.global.v4.u32 	{%r948, %r949, %r950, %r951}, [%rd184];
	or.b32  	%r952, %r40, %r726;
	add.s32 	%r953, %r952, %r141;
	mad.lo.s32 	%r954, %r953, 12288, %r25;
	mul.hi.s32 	%r955, %r954, 715827883;
	shr.u32 	%r956, %r955, 31;
	shr.s32 	%r957, %r955, 26;
	add.s32 	%r958, %r957, %r956;
	setp.lt.s32 	%p191, %r954, 0;
	mul.lo.s32 	%r959, %r958, 402653184;
	setp.ne.s32 	%p192, %r959, %r954;
	and.pred  	%p193, %p191, %p192;
	selp.s32 	%r960, -1, 0, %p193;
	add.s32 	%r961, %r958, %r960;
	mad.lo.s32 	%r962, %r961, -402653184, %r954;
	mul.wide.s32 	%rd185, %r962, 4;
	add.s64 	%rd186, %rd2, %rd185;
	ld.global.v4.u32 	{%r963, %r964, %r965, %r966}, [%rd186];
	selp.b32 	%r967, %r740, %r738, %p145;
	shfl.sync.bfly.b32	%r968, %r967, 8, 31, -1;
	selp.b32 	%r470, %r738, %r968, %p145;
	selp.b32 	%r471, %r968, %r740, %p145;
	selp.b32 	%r969, %r741, %r739, %p145;
	shfl.sync.bfly.b32	%r970, %r969, 8, 31, -1;
	selp.b32 	%r478, %r739, %r970, %p145;
	selp.b32 	%r479, %r970, %r741, %p145;
	selp.b32 	%r971, %r755, %r753, %p145;
	shfl.sync.bfly.b32	%r972, %r971, 8, 31, -1;
	selp.b32 	%r486, %r753, %r972, %p145;
	selp.b32 	%r487, %r972, %r755, %p145;
	selp.b32 	%r973, %r756, %r754, %p145;
	shfl.sync.bfly.b32	%r974, %r973, 8, 31, -1;
	selp.b32 	%r494, %r754, %r974, %p145;
	selp.b32 	%r495, %r974, %r756, %p145;
	selp.b32 	%r975, %r770, %r768, %p145;
	shfl.sync.bfly.b32	%r976, %r975, 8, 31, -1;
	selp.b32 	%r502, %r768, %r976, %p145;
	selp.b32 	%r503, %r976, %r770, %p145;
	selp.b32 	%r977, %r771, %r769, %p145;
	shfl.sync.bfly.b32	%r978, %r977, 8, 31, -1;
	selp.b32 	%r510, %r769, %r978, %p145;
	selp.b32 	%r511, %r978, %r771, %p145;
	selp.b32 	%r979, %r785, %r783, %p145;
	shfl.sync.bfly.b32	%r980, %r979, 8, 31, -1;
	selp.b32 	%r518, %r783, %r980, %p145;
	selp.b32 	%r519, %r980, %r785, %p145;
	selp.b32 	%r981, %r786, %r784, %p145;
	shfl.sync.bfly.b32	%r982, %r981, 8, 31, -1;
	selp.b32 	%r526, %r784, %r982, %p145;
	selp.b32 	%r527, %r982, %r786, %p145;
	selp.b32 	%r983, %r800, %r798, %p145;
	shfl.sync.bfly.b32	%r984, %r983, 8, 31, -1;
	selp.b32 	%r534, %r798, %r984, %p145;
	selp.b32 	%r535, %r984, %r800, %p145;
	selp.b32 	%r985, %r801, %r799, %p145;
	shfl.sync.bfly.b32	%r986, %r985, 8, 31, -1;
	selp.b32 	%r542, %r799, %r986, %p145;
	selp.b32 	%r543, %r986, %r801, %p145;
	selp.b32 	%r987, %r815, %r813, %p145;
	shfl.sync.bfly.b32	%r988, %r987, 8, 31, -1;
	selp.b32 	%r550, %r813, %r988, %p145;
	selp.b32 	%r551, %r988, %r815, %p145;
	selp.b32 	%r989, %r816, %r814, %p145;
	shfl.sync.bfly.b32	%r990, %r989, 8, 31, -1;
	selp.b32 	%r558, %r814, %r990, %p145;
	selp.b32 	%r559, %r990, %r816, %p145;
	selp.b32 	%r991, %r830, %r828, %p145;
	shfl.sync.bfly.b32	%r992, %r991, 8, 31, -1;
	selp.b32 	%r566, %r828, %r992, %p145;
	selp.b32 	%r567, %r992, %r830, %p145;
	selp.b32 	%r993, %r831, %r829, %p145;
	shfl.sync.bfly.b32	%r994, %r993, 8, 31, -1;
	selp.b32 	%r574, %r829, %r994, %p145;
	selp.b32 	%r575, %r994, %r831, %p145;
	selp.b32 	%r995, %r845, %r843, %p145;
	shfl.sync.bfly.b32	%r996, %r995, 8, 31, -1;
	selp.b32 	%r582, %r843, %r996, %p145;
	selp.b32 	%r583, %r996, %r845, %p145;
	selp.b32 	%r997, %r846, %r844, %p145;
	shfl.sync.bfly.b32	%r998, %r997, 8, 31, -1;
	selp.b32 	%r590, %r844, %r998, %p145;
	selp.b32 	%r591, %r998, %r846, %p145;
	selp.b32 	%r999, %r860, %r858, %p145;
	shfl.sync.bfly.b32	%r1000, %r999, 8, 31, -1;
	selp.b32 	%r598, %r858, %r1000, %p145;
	selp.b32 	%r599, %r1000, %r860, %p145;
	selp.b32 	%r1001, %r861, %r859, %p145;
	shfl.sync.bfly.b32	%r1002, %r1001, 8, 31, -1;
	selp.b32 	%r606, %r859, %r1002, %p145;
	selp.b32 	%r607, %r1002, %r861, %p145;
	selp.b32 	%r1003, %r875, %r873, %p145;
	shfl.sync.bfly.b32	%r1004, %r1003, 8, 31, -1;
	selp.b32 	%r614, %r873, %r1004, %p145;
	selp.b32 	%r615, %r1004, %r875, %p145;
	selp.b32 	%r1005, %r876, %r874, %p145;
	shfl.sync.bfly.b32	%r1006, %r1005, 8, 31, -1;
	selp.b32 	%r622, %r874, %r1006, %p145;
	selp.b32 	%r623, %r1006, %r876, %p145;
	selp.b32 	%r1007, %r890, %r888, %p145;
	shfl.sync.bfly.b32	%r1008, %r1007, 8, 31, -1;
	selp.b32 	%r630, %r888, %r1008, %p145;
	selp.b32 	%r631, %r1008, %r890, %p145;
	selp.b32 	%r1009, %r891, %r889, %p145;
	shfl.sync.bfly.b32	%r1010, %r1009, 8, 31, -1;
	selp.b32 	%r638, %r889, %r1010, %p145;
	selp.b32 	%r639, %r1010, %r891, %p145;
	selp.b32 	%r1011, %r905, %r903, %p145;
	shfl.sync.bfly.b32	%r1012, %r1011, 8, 31, -1;
	selp.b32 	%r646, %r903, %r1012, %p145;
	selp.b32 	%r647, %r1012, %r905, %p145;
	selp.b32 	%r1013, %r906, %r904, %p145;
	shfl.sync.bfly.b32	%r1014, %r1013, 8, 31, -1;
	selp.b32 	%r654, %r904, %r1014, %p145;
	selp.b32 	%r655, %r1014, %r906, %p145;
	selp.b32 	%r1015, %r920, %r918, %p145;
	shfl.sync.bfly.b32	%r1016, %r1015, 8, 31, -1;
	selp.b32 	%r662, %r918, %r1016, %p145;
	selp.b32 	%r663, %r1016, %r920, %p145;
	selp.b32 	%r1017, %r921, %r919, %p145;
	shfl.sync.bfly.b32	%r1018, %r1017, 8, 31, -1;
	selp.b32 	%r670, %r919, %r1018, %p145;
	selp.b32 	%r671, %r1018, %r921, %p145;
	selp.b32 	%r1019, %r935, %r933, %p145;
	shfl.sync.bfly.b32	%r1020, %r1019, 8, 31, -1;
	selp.b32 	%r678, %r933, %r1020, %p145;
	selp.b32 	%r679, %r1020, %r935, %p145;
	selp.b32 	%r1021, %r936, %r934, %p145;
	shfl.sync.bfly.b32	%r1022, %r1021, 8, 31, -1;
	selp.b32 	%r686, %r934, %r1022, %p145;
	selp.b32 	%r687, %r1022, %r936, %p145;
	selp.b32 	%r1023, %r950, %r948, %p145;
	shfl.sync.bfly.b32	%r1024, %r1023, 8, 31, -1;
	selp.b32 	%r694, %r948, %r1024, %p145;
	selp.b32 	%r695, %r1024, %r950, %p145;
	selp.b32 	%r1025, %r951, %r949, %p145;
	shfl.sync.bfly.b32	%r1026, %r1025, 8, 31, -1;
	selp.b32 	%r702, %r949, %r1026, %p145;
	selp.b32 	%r703, %r1026, %r951, %p145;
	selp.b32 	%r1027, %r965, %r963, %p145;
	shfl.sync.bfly.b32	%r1028, %r1027, 8, 31, -1;
	selp.b32 	%r710, %r963, %r1028, %p145;
	selp.b32 	%r711, %r1028, %r965, %p145;
	selp.b32 	%r1029, %r966, %r964, %p145;
	shfl.sync.bfly.b32	%r1030, %r1029, 8, 31, -1;
	selp.b32 	%r718, %r964, %r1030, %p145;
	selp.b32 	%r719, %r1030, %r966, %p145;
	mov.u32 	%r720, 21520;
	// begin inline asm
	prmt.b32 %r469, %r470, %r471, %r720;
	// end inline asm
	mov.u32 	%r724, 30258;
	// begin inline asm
	prmt.b32 %r473, %r470, %r471, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r477, %r478, %r479, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r481, %r478, %r479, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r485, %r486, %r487, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r489, %r486, %r487, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r493, %r494, %r495, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r497, %r494, %r495, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r502, %r503, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r505, %r502, %r503, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r510, %r511, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r510, %r511, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r518, %r519, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r518, %r519, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r526, %r527, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r526, %r527, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r534, %r535, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r534, %r535, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r542, %r543, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r542, %r543, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r550, %r551, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r553, %r550, %r551, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r557, %r558, %r559, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r561, %r558, %r559, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r565, %r566, %r567, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r569, %r566, %r567, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r573, %r574, %r575, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r577, %r574, %r575, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r581, %r582, %r583, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r585, %r582, %r583, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r589, %r590, %r591, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r593, %r590, %r591, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r597, %r598, %r599, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r601, %r598, %r599, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r605, %r606, %r607, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r609, %r606, %r607, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r613, %r614, %r615, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r617, %r614, %r615, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r621, %r622, %r623, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r625, %r622, %r623, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r629, %r630, %r631, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r633, %r630, %r631, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r637, %r638, %r639, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r641, %r638, %r639, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r645, %r646, %r647, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r649, %r646, %r647, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r653, %r654, %r655, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r657, %r654, %r655, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r661, %r662, %r663, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r665, %r662, %r663, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r669, %r670, %r671, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r673, %r670, %r671, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r677, %r678, %r679, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r681, %r678, %r679, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r685, %r686, %r687, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r689, %r686, %r687, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r693, %r694, %r695, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r697, %r694, %r695, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r701, %r702, %r703, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r705, %r702, %r703, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r709, %r710, %r711, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r713, %r710, %r711, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r717, %r718, %r719, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r721, %r718, %r719, %r724;
	// end inline asm
	st.shared.u32 	[%rd6], %r469;
	st.shared.u32 	[%rd7+128], %r473;
	st.shared.u32 	[%rd7+4], %r477;
	st.shared.u32 	[%rd7+132], %r481;
	st.shared.u32 	[%rd8], %r485;
	st.shared.u32 	[%rd9+128], %r489;
	st.shared.u32 	[%rd9+4], %r493;
	st.shared.u32 	[%rd9+132], %r497;
	st.shared.u32 	[%rd10], %r501;
	st.shared.u32 	[%rd11+128], %r505;
	st.shared.u32 	[%rd11+4], %r509;
	st.shared.u32 	[%rd11+132], %r513;
	st.shared.u32 	[%rd12], %r517;
	st.shared.u32 	[%rd13+128], %r521;
	st.shared.u32 	[%rd13+4], %r525;
	st.shared.u32 	[%rd13+132], %r529;
	st.shared.u32 	[%rd14], %r533;
	st.shared.u32 	[%rd15+128], %r537;
	st.shared.u32 	[%rd15+4], %r541;
	st.shared.u32 	[%rd15+132], %r545;
	st.shared.u32 	[%rd16], %r549;
	st.shared.u32 	[%rd17+128], %r553;
	st.shared.u32 	[%rd17+4], %r557;
	st.shared.u32 	[%rd17+132], %r561;
	st.shared.u32 	[%rd18], %r565;
	st.shared.u32 	[%rd19+128], %r569;
	st.shared.u32 	[%rd19+4], %r573;
	st.shared.u32 	[%rd19+132], %r577;
	st.shared.u32 	[%rd20], %r581;
	st.shared.u32 	[%rd21+128], %r585;
	st.shared.u32 	[%rd21+4], %r589;
	st.shared.u32 	[%rd21+132], %r593;
	st.shared.u32 	[%rd22], %r597;
	st.shared.u32 	[%rd23+128], %r601;
	st.shared.u32 	[%rd23+4], %r605;
	st.shared.u32 	[%rd23+132], %r609;
	st.shared.u32 	[%rd24], %r613;
	st.shared.u32 	[%rd25+128], %r617;
	st.shared.u32 	[%rd25+4], %r621;
	st.shared.u32 	[%rd25+132], %r625;
	st.shared.u32 	[%rd26], %r629;
	st.shared.u32 	[%rd27+128], %r633;
	st.shared.u32 	[%rd27+4], %r637;
	st.shared.u32 	[%rd27+132], %r641;
	st.shared.u32 	[%rd28], %r645;
	st.shared.u32 	[%rd29+128], %r649;
	st.shared.u32 	[%rd29+4], %r653;
	st.shared.u32 	[%rd29+132], %r657;
	st.shared.u32 	[%rd30], %r661;
	st.shared.u32 	[%rd31+128], %r665;
	st.shared.u32 	[%rd31+4], %r669;
	st.shared.u32 	[%rd31+132], %r673;
	st.shared.u32 	[%rd32], %r677;
	st.shared.u32 	[%rd33+128], %r681;
	st.shared.u32 	[%rd33+4], %r685;
	st.shared.u32 	[%rd33+132], %r689;
	st.shared.u32 	[%rd34], %r693;
	st.shared.u32 	[%rd35+128], %r697;
	st.shared.u32 	[%rd35+4], %r701;
	st.shared.u32 	[%rd35+132], %r705;
	st.shared.u32 	[%rd36], %r709;
	st.shared.u32 	[%rd37+128], %r713;
	st.shared.u32 	[%rd37+4], %r717;
	st.shared.u32 	[%rd37+132], %r721;
	bar.sync 	0;
	mov.u64 	%rd385, 0;
	mov.u32 	%r1863, %r1857;
$L__BB0_30:                             // %pass10768
                                        //   Parent Loop BB0_29 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1857, %r1862;
	mov.u32 	%r1862, %r1861;
	add.s64 	%rd187, %rd55, %rd385;
	ld.shared.u32 	%r1861, [%rd187];
	mov.u16 	%rs22, 25600;
	// begin inline asm
	mov.b32 %r1036, {%rs22, %rs22};
	// end inline asm
	mov.u16 	%rs24, 21504;
	// begin inline asm
	mov.b32 %r1047, {%rs24, %rs24};
	// end inline asm
	xor.b32  	%r1035, %r1861, -2004318072;
	mov.u32 	%r1034, 983055;
	// begin inline asm
	lop3.b32 %r1033, %r1034, %r1035, %r1036, 202;
	// end inline asm
	mov.u16 	%rs26, 18432;
	// begin inline asm
	mov.b32 %r1037, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1038, %r1036, %r1037;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1041, %r1033, %r1038;
	// end inline asm
	mov.u32 	%r1045, 15728880;
	// begin inline asm
	lop3.b32 %r1044, %r1045, %r1035, %r1047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1048, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1049, %r1047, %r1048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1052, %r1044, %r1049;
	// end inline asm
	shr.u32 	%r1057, %r1035, 8;
	// begin inline asm
	lop3.b32 %r1055, %r1034, %r1057, %r1036, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1059, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1060, %r1036, %r1059;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1063, %r1055, %r1060;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1066, %r1045, %r1057, %r1047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1071, %r1047, %r1070;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1074, %r1066, %r1071;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1077, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1079, %r1077, %r1041;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1082, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1084, %r1082, %r1052;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1087, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1089, %r1087, %r1063;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1092, %r280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1094, %r1092, %r1074;
	// end inline asm
	// begin inline asm
	mov.b32 %r1102, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1113, {%rs24, %rs24};
	// end inline asm
	xor.b32  	%r1101, %r1863, -2004318072;
	// begin inline asm
	lop3.b32 %r1099, %r1034, %r1101, %r1102, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1103, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1104, %r1102, %r1103;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1107, %r1099, %r1104;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1110, %r1045, %r1101, %r1113, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1114, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1115, %r1113, %r1114;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1118, %r1110, %r1115;
	// end inline asm
	shr.u32 	%r1123, %r1101, 8;
	// begin inline asm
	lop3.b32 %r1121, %r1034, %r1123, %r1102, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1125, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1126, %r1102, %r1125;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1129, %r1121, %r1126;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1132, %r1045, %r1123, %r1113, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1136, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1137, %r1113, %r1136;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1140, %r1132, %r1137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1143, %r187, %r1107, %r1079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1147, %r187, %r1118, %r1084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1151, %r187, %r1129, %r1089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1155, %r187, %r1140, %r1094;
	// end inline asm
	// begin inline asm
	mov.b32 %r1164, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1175, {%rs24, %rs24};
	// end inline asm
	xor.b32  	%r1163, %r1857, -2004318072;
	// begin inline asm
	lop3.b32 %r1161, %r1034, %r1163, %r1164, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1165, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1166, %r1164, %r1165;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1169, %r1161, %r1166;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1172, %r1045, %r1163, %r1175, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1176, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1177, %r1175, %r1176;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1180, %r1172, %r1177;
	// end inline asm
	shr.u32 	%r1185, %r1163, 8;
	// begin inline asm
	lop3.b32 %r1183, %r1034, %r1185, %r1164, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1187, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1188, %r1164, %r1187;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1191, %r1183, %r1188;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1194, %r1045, %r1185, %r1175, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1198, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1199, %r1175, %r1198;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1202, %r1194, %r1199;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1205, %r218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1207, %r1205, %r1169, %r1143;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1211, %r218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1213, %r1211, %r1180, %r1147;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1217, %r218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1219, %r1217, %r1191, %r1151;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1223, %r218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1225, %r1223, %r1202, %r1155;
	// end inline asm
	// begin inline asm
	mov.b32 %r1234, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1245, {%rs24, %rs24};
	// end inline asm
	xor.b32  	%r1233, %r1862, -2004318072;
	// begin inline asm
	lop3.b32 %r1231, %r1034, %r1233, %r1234, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1235, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1236, %r1234, %r1235;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1239, %r1231, %r1236;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1242, %r1045, %r1233, %r1245, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1246, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1247, %r1245, %r1246;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1250, %r1242, %r1247;
	// end inline asm
	shr.u32 	%r1255, %r1233, 8;
	// begin inline asm
	lop3.b32 %r1253, %r1034, %r1255, %r1234, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1257, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1258, %r1234, %r1257;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1261, %r1253, %r1258;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1264, %r1045, %r1255, %r1245, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1268, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1269, %r1245, %r1268;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1272, %r1264, %r1269;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1298, %r249, %r1239, %r1207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1295, %r249, %r1250, %r1213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1307, %r249, %r1261, %r1219;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1304, %r249, %r1272, %r1225;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1291, %r286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r1291, %r1295;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r283, %r1298, %r1293;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1300, %r286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r1300, %r1304;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r283, %r1307, %r1302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1309, %r286, %r1298;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1312, %r283, %r1295, %r1309;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1316, %r286, %r1307;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1319, %r283, %r1304, %r1316;
	// end inline asm
	mov.u32 	%r1331, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1323, %r1324}, {%r289, %r295, %r292, %r298}, {%r1296, %r1312}, {%r1331, %r1331};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1333, %r1334}, {%r289, %r295, %r292, %r298}, {%r1305, %r1319}, {%r1331, %r1331};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1343, %r1344}, {%r301, %r307, %r304, %r310}, {%r1323, %r1324}, {%r1331, %r1331};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1353, %r1354}, {%r301, %r307, %r304, %r310}, {%r1333, %r1334}, {%r1331, %r1331};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1363, %r49, %r1343;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1366, %r49, %r1344;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1369, %r49, %r1353;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1372, %r49, %r1354;
	// end inline asm
	mov.u16 	%rs70, -14592;
	// begin inline asm
	mov.b32 %r1375, {%rs70, %rs70};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1376, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1377, %r1363, %r1375;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1380, %r1377, %r1376;
	// end inline asm
	// begin inline asm
	mov.b32 %r1383, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1384, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1385, %r1366, %r1383;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1388, %r1385, %r1384;
	// end inline asm
	// begin inline asm
	mov.b32 %r1391, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1392, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1393, %r1369, %r1391;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1396, %r1393, %r1392;
	// end inline asm
	// begin inline asm
	mov.b32 %r1399, {%rs70, %rs70};
	// end inline asm
	// begin inline asm
	mov.b32 %r1400, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1401, %r1372, %r1399;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1404, %r1401, %r1400;
	// end inline asm
	// begin inline asm
	mov.b32 %r1410, {%rs22, %rs22};
	// end inline asm
	// begin inline asm
	mov.b32 %r1408, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1409, %r1410, %r1408;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1412, %r1380, %r1409;
	// end inline asm
	// begin inline asm
	mov.b32 %r1415, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1416, %r1410, %r1415;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1419, %r1388, %r1416;
	// end inline asm
	// begin inline asm
	mov.b32 %r1422, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1423, %r1410, %r1422;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1426, %r1396, %r1423;
	// end inline asm
	// begin inline asm
	mov.b32 %r1429, {%rs26, %rs26};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1430, %r1410, %r1429;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1433, %r1404, %r1430;
	// end inline asm
	mov.u32 	%r1439, 25152;
	// begin inline asm
	prmt.b32 %r1436, %r1412, %r1426, %r1439;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1440, %r1419, %r1433, %r1439;
	// end inline asm
	shl.b32 	%r1447, %r1440, 4;
	mov.u32 	%r1445, 252645135;
	// begin inline asm
	lop3.b32 %r1444, %r1445, %r1436, %r1447, 202;
	// end inline asm
	xor.b32  	%r1448, %r1444, -2004318072;
	add.s64 	%rd188, %rd54, %rd385;
	st.shared.u32 	[%rd188], %r1448;
	add.s64 	%rd385, %rd385, 644;
	cvt.u32.u64 	%r1449, %rd385;
	setp.eq.s32 	%p194, %r1449, 41216;
	mov.u32 	%r1863, %r1857;
	@%p194 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_30;
$L__BB0_31:                             // %guard_exit20519
                                        //   in Loop: Header=BB0_29 Depth=1
	bar.sync 	0;
	or.b32  	%r58, %r46, %r22;
	ld.shared.u32 	%r1455, [%rd38];
	ld.shared.u32 	%r1456, [%rd7+128];
	ld.shared.u32 	%r1463, [%rd7+4];
	ld.shared.u32 	%r1464, [%rd7+132];
	ld.shared.u32 	%r1471, [%rd39];
	ld.shared.u32 	%r1472, [%rd9+128];
	ld.shared.u32 	%r1479, [%rd9+4];
	ld.shared.u32 	%r1480, [%rd9+132];
	ld.shared.u32 	%r1487, [%rd40];
	ld.shared.u32 	%r1488, [%rd11+128];
	ld.shared.u32 	%r1495, [%rd11+4];
	ld.shared.u32 	%r1496, [%rd11+132];
	ld.shared.u32 	%r1503, [%rd41];
	ld.shared.u32 	%r1504, [%rd13+128];
	ld.shared.u32 	%r1511, [%rd13+4];
	ld.shared.u32 	%r1512, [%rd13+132];
	ld.shared.u32 	%r1519, [%rd42];
	ld.shared.u32 	%r1520, [%rd15+128];
	ld.shared.u32 	%r1527, [%rd15+4];
	ld.shared.u32 	%r1528, [%rd15+132];
	ld.shared.u32 	%r1535, [%rd43];
	ld.shared.u32 	%r1536, [%rd17+128];
	ld.shared.u32 	%r1543, [%rd17+4];
	ld.shared.u32 	%r1544, [%rd17+132];
	ld.shared.u32 	%r1551, [%rd44];
	ld.shared.u32 	%r1552, [%rd19+128];
	ld.shared.u32 	%r1559, [%rd19+4];
	ld.shared.u32 	%r1560, [%rd19+132];
	ld.shared.u32 	%r1567, [%rd45];
	ld.shared.u32 	%r1568, [%rd21+128];
	ld.shared.u32 	%r1575, [%rd21+4];
	ld.shared.u32 	%r1576, [%rd21+132];
	ld.shared.u32 	%r1583, [%rd46];
	ld.shared.u32 	%r1584, [%rd23+128];
	ld.shared.u32 	%r1591, [%rd23+4];
	ld.shared.u32 	%r1592, [%rd23+132];
	ld.shared.u32 	%r1599, [%rd47];
	ld.shared.u32 	%r1600, [%rd25+128];
	ld.shared.u32 	%r1607, [%rd25+4];
	ld.shared.u32 	%r1608, [%rd25+132];
	ld.shared.u32 	%r1615, [%rd48];
	ld.shared.u32 	%r1616, [%rd27+128];
	ld.shared.u32 	%r1623, [%rd27+4];
	ld.shared.u32 	%r1624, [%rd27+132];
	ld.shared.u32 	%r1631, [%rd49];
	ld.shared.u32 	%r1632, [%rd29+128];
	ld.shared.u32 	%r1639, [%rd29+4];
	ld.shared.u32 	%r1640, [%rd29+132];
	ld.shared.u32 	%r1647, [%rd50];
	ld.shared.u32 	%r1648, [%rd31+128];
	ld.shared.u32 	%r1655, [%rd31+4];
	ld.shared.u32 	%r1656, [%rd31+132];
	ld.shared.u32 	%r1663, [%rd51];
	ld.shared.u32 	%r1664, [%rd33+128];
	ld.shared.u32 	%r1671, [%rd33+4];
	ld.shared.u32 	%r1672, [%rd33+132];
	ld.shared.u32 	%r1679, [%rd52];
	ld.shared.u32 	%r1680, [%rd35+128];
	ld.shared.u32 	%r1687, [%rd35+4];
	ld.shared.u32 	%r1688, [%rd35+132];
	ld.shared.u32 	%r1695, [%rd53];
	ld.shared.u32 	%r1696, [%rd37+128];
	ld.shared.u32 	%r1703, [%rd37+4];
	ld.shared.u32 	%r1704, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1450, %r1455, %r1456, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1454, %r1455, %r1456, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1458, %r1463, %r1464, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1462, %r1463, %r1464, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1466, %r1471, %r1472, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1470, %r1471, %r1472, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1474, %r1479, %r1480, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1478, %r1479, %r1480, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1482, %r1487, %r1488, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1486, %r1487, %r1488, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1490, %r1495, %r1496, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1494, %r1495, %r1496, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1498, %r1503, %r1504, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1502, %r1503, %r1504, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1506, %r1511, %r1512, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1510, %r1511, %r1512, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1514, %r1519, %r1520, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1518, %r1519, %r1520, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1522, %r1527, %r1528, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1526, %r1527, %r1528, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1530, %r1535, %r1536, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1534, %r1535, %r1536, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1538, %r1543, %r1544, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1542, %r1543, %r1544, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1546, %r1551, %r1552, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1550, %r1551, %r1552, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1554, %r1559, %r1560, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1558, %r1559, %r1560, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1562, %r1567, %r1568, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1566, %r1567, %r1568, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1570, %r1575, %r1576, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1574, %r1575, %r1576, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1578, %r1583, %r1584, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1582, %r1583, %r1584, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1586, %r1591, %r1592, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1590, %r1591, %r1592, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1594, %r1599, %r1600, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1598, %r1599, %r1600, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1602, %r1607, %r1608, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1606, %r1607, %r1608, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1610, %r1615, %r1616, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1614, %r1615, %r1616, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1618, %r1623, %r1624, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1622, %r1623, %r1624, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1626, %r1631, %r1632, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1630, %r1631, %r1632, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1634, %r1639, %r1640, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1638, %r1639, %r1640, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1642, %r1647, %r1648, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1646, %r1647, %r1648, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1650, %r1655, %r1656, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1654, %r1655, %r1656, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1658, %r1663, %r1664, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1662, %r1663, %r1664, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1666, %r1671, %r1672, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1670, %r1671, %r1672, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1674, %r1679, %r1680, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1678, %r1679, %r1680, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1682, %r1687, %r1688, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1686, %r1687, %r1688, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1690, %r1695, %r1696, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1694, %r1695, %r1696, %r724;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1698, %r1703, %r1704, %r720;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1702, %r1703, %r1704, %r724;
	// end inline asm
	selp.b32 	%r1706, %r1454, %r1450, %p145;
	shfl.sync.bfly.b32	%r78, %r1706, 8, 31, -1;
	selp.b32 	%r1707, %r1462, %r1458, %p145;
	shfl.sync.bfly.b32	%r79, %r1707, 8, 31, -1;
	selp.b32 	%r1708, %r1470, %r1466, %p145;
	shfl.sync.bfly.b32	%r1709, %r1708, 8, 31, -1;
	selp.b32 	%r80, %r1466, %r1709, %p145;
	selp.b32 	%r81, %r1709, %r1470, %p145;
	selp.b32 	%r1710, %r1478, %r1474, %p145;
	shfl.sync.bfly.b32	%r1711, %r1710, 8, 31, -1;
	selp.b32 	%r82, %r1474, %r1711, %p145;
	selp.b32 	%r83, %r1711, %r1478, %p145;
	selp.b32 	%r1712, %r1486, %r1482, %p145;
	shfl.sync.bfly.b32	%r1713, %r1712, 8, 31, -1;
	selp.b32 	%r84, %r1482, %r1713, %p145;
	selp.b32 	%r85, %r1713, %r1486, %p145;
	selp.b32 	%r1714, %r1494, %r1490, %p145;
	shfl.sync.bfly.b32	%r1715, %r1714, 8, 31, -1;
	selp.b32 	%r86, %r1490, %r1715, %p145;
	selp.b32 	%r87, %r1715, %r1494, %p145;
	selp.b32 	%r1716, %r1502, %r1498, %p145;
	shfl.sync.bfly.b32	%r1717, %r1716, 8, 31, -1;
	selp.b32 	%r88, %r1498, %r1717, %p145;
	selp.b32 	%r89, %r1717, %r1502, %p145;
	selp.b32 	%r1718, %r1510, %r1506, %p145;
	shfl.sync.bfly.b32	%r1719, %r1718, 8, 31, -1;
	selp.b32 	%r90, %r1506, %r1719, %p145;
	selp.b32 	%r91, %r1719, %r1510, %p145;
	selp.b32 	%r1720, %r1518, %r1514, %p145;
	shfl.sync.bfly.b32	%r1721, %r1720, 8, 31, -1;
	selp.b32 	%r92, %r1514, %r1721, %p145;
	selp.b32 	%r93, %r1721, %r1518, %p145;
	selp.b32 	%r1722, %r1526, %r1522, %p145;
	shfl.sync.bfly.b32	%r1723, %r1722, 8, 31, -1;
	selp.b32 	%r94, %r1522, %r1723, %p145;
	selp.b32 	%r95, %r1723, %r1526, %p145;
	selp.b32 	%r1724, %r1534, %r1530, %p145;
	shfl.sync.bfly.b32	%r1725, %r1724, 8, 31, -1;
	selp.b32 	%r96, %r1530, %r1725, %p145;
	selp.b32 	%r97, %r1725, %r1534, %p145;
	selp.b32 	%r1726, %r1542, %r1538, %p145;
	shfl.sync.bfly.b32	%r1727, %r1726, 8, 31, -1;
	selp.b32 	%r98, %r1538, %r1727, %p145;
	selp.b32 	%r99, %r1727, %r1542, %p145;
	selp.b32 	%r1728, %r1550, %r1546, %p145;
	shfl.sync.bfly.b32	%r1729, %r1728, 8, 31, -1;
	selp.b32 	%r100, %r1546, %r1729, %p145;
	selp.b32 	%r101, %r1729, %r1550, %p145;
	selp.b32 	%r1730, %r1558, %r1554, %p145;
	shfl.sync.bfly.b32	%r1731, %r1730, 8, 31, -1;
	selp.b32 	%r102, %r1554, %r1731, %p145;
	selp.b32 	%r103, %r1731, %r1558, %p145;
	selp.b32 	%r1732, %r1566, %r1562, %p145;
	shfl.sync.bfly.b32	%r1733, %r1732, 8, 31, -1;
	selp.b32 	%r104, %r1562, %r1733, %p145;
	selp.b32 	%r105, %r1733, %r1566, %p145;
	selp.b32 	%r1734, %r1574, %r1570, %p145;
	shfl.sync.bfly.b32	%r1735, %r1734, 8, 31, -1;
	selp.b32 	%r106, %r1570, %r1735, %p145;
	selp.b32 	%r107, %r1735, %r1574, %p145;
	selp.b32 	%r1736, %r1582, %r1578, %p145;
	shfl.sync.bfly.b32	%r1737, %r1736, 8, 31, -1;
	selp.b32 	%r108, %r1578, %r1737, %p145;
	selp.b32 	%r109, %r1737, %r1582, %p145;
	selp.b32 	%r1738, %r1590, %r1586, %p145;
	shfl.sync.bfly.b32	%r1739, %r1738, 8, 31, -1;
	selp.b32 	%r110, %r1586, %r1739, %p145;
	selp.b32 	%r111, %r1739, %r1590, %p145;
	selp.b32 	%r1740, %r1598, %r1594, %p145;
	shfl.sync.bfly.b32	%r1741, %r1740, 8, 31, -1;
	selp.b32 	%r112, %r1594, %r1741, %p145;
	selp.b32 	%r113, %r1741, %r1598, %p145;
	selp.b32 	%r1742, %r1606, %r1602, %p145;
	shfl.sync.bfly.b32	%r1743, %r1742, 8, 31, -1;
	selp.b32 	%r114, %r1602, %r1743, %p145;
	selp.b32 	%r115, %r1743, %r1606, %p145;
	selp.b32 	%r1744, %r1614, %r1610, %p145;
	shfl.sync.bfly.b32	%r1745, %r1744, 8, 31, -1;
	selp.b32 	%r116, %r1610, %r1745, %p145;
	selp.b32 	%r117, %r1745, %r1614, %p145;
	selp.b32 	%r1746, %r1622, %r1618, %p145;
	shfl.sync.bfly.b32	%r1747, %r1746, 8, 31, -1;
	selp.b32 	%r118, %r1618, %r1747, %p145;
	selp.b32 	%r119, %r1747, %r1622, %p145;
	selp.b32 	%r1748, %r1630, %r1626, %p145;
	shfl.sync.bfly.b32	%r1749, %r1748, 8, 31, -1;
	selp.b32 	%r120, %r1626, %r1749, %p145;
	selp.b32 	%r121, %r1749, %r1630, %p145;
	selp.b32 	%r1750, %r1638, %r1634, %p145;
	shfl.sync.bfly.b32	%r1751, %r1750, 8, 31, -1;
	selp.b32 	%r122, %r1634, %r1751, %p145;
	selp.b32 	%r123, %r1751, %r1638, %p145;
	selp.b32 	%r1752, %r1646, %r1642, %p145;
	shfl.sync.bfly.b32	%r1753, %r1752, 8, 31, -1;
	selp.b32 	%r124, %r1642, %r1753, %p145;
	selp.b32 	%r125, %r1753, %r1646, %p145;
	selp.b32 	%r1754, %r1654, %r1650, %p145;
	shfl.sync.bfly.b32	%r1755, %r1754, 8, 31, -1;
	selp.b32 	%r126, %r1650, %r1755, %p145;
	selp.b32 	%r127, %r1755, %r1654, %p145;
	selp.b32 	%r1756, %r1662, %r1658, %p145;
	shfl.sync.bfly.b32	%r1757, %r1756, 8, 31, -1;
	selp.b32 	%r128, %r1658, %r1757, %p145;
	selp.b32 	%r129, %r1757, %r1662, %p145;
	selp.b32 	%r1758, %r1670, %r1666, %p145;
	shfl.sync.bfly.b32	%r1759, %r1758, 8, 31, -1;
	selp.b32 	%r130, %r1666, %r1759, %p145;
	selp.b32 	%r131, %r1759, %r1670, %p145;
	selp.b32 	%r1760, %r1678, %r1674, %p145;
	shfl.sync.bfly.b32	%r1761, %r1760, 8, 31, -1;
	selp.b32 	%r132, %r1674, %r1761, %p145;
	selp.b32 	%r133, %r1761, %r1678, %p145;
	selp.b32 	%r1762, %r1686, %r1682, %p145;
	shfl.sync.bfly.b32	%r1763, %r1762, 8, 31, -1;
	selp.b32 	%r134, %r1682, %r1763, %p145;
	selp.b32 	%r135, %r1763, %r1686, %p145;
	selp.b32 	%r1764, %r1694, %r1690, %p145;
	shfl.sync.bfly.b32	%r1765, %r1764, 8, 31, -1;
	selp.b32 	%r136, %r1690, %r1765, %p145;
	selp.b32 	%r137, %r1765, %r1694, %p145;
	selp.b32 	%r1766, %r1702, %r1698, %p145;
	shfl.sync.bfly.b32	%r1767, %r1766, 8, 31, -1;
	selp.b32 	%r138, %r1698, %r1767, %p145;
	selp.b32 	%r139, %r1767, %r1702, %p145;
	setp.lt.u32 	%p196, %r58, 12;
	@%p196 bra 	$L__BB0_33;
// %bb.32:                              // %pass18623
                                        //   in Loop: Header=BB0_29 Depth=1
	selp.b32 	%r1768, %r79, %r1462, %p145;
	selp.b32 	%r1769, %r1458, %r79, %p145;
	selp.b32 	%r1770, %r78, %r1454, %p145;
	selp.b32 	%r1771, %r1450, %r78, %p145;
	shl.b32 	%r1772, %r58, 12;
	and.b32  	%r1773, %r1772, 133218304;
	or.b32  	%r1774, %r1773, %r23;
	or.b32  	%r1775, %r1774, %r24;
	or.b32  	%r1776, %r1775, %r42;
	cvt.u64.u32 	%rd189, %r1776;
	add.s64 	%rd190, %rd189, %rd5;
	shr.u64 	%rd191, %rd190, 37;
	add.s64 	%rd192, %rd190, %rd191;
	shr.s64 	%rd193, %rd192, 27;
	setp.lt.s64 	%p198, %rd190, 0;
	and.b64  	%rd194, %rd192, -134217728;
	setp.ne.s64 	%p199, %rd194, %rd190;
	and.pred  	%p200, %p198, %p199;
	selp.u64 	%rd195, 1, 0, %p200;
	sub.s64 	%rd196, %rd195, %rd193;
	shl.b64 	%rd197, %rd196, 27;
	add.s64 	%rd198, %rd197, %rd190;
	shl.b64 	%rd199, %rd198, 2;
	add.s64 	%rd200, %rd3, %rd199;
	st.global.v4.u32 	[%rd200], {%r1771, %r1769, %r1770, %r1768};
	bra.uni 	$L__BB0_33;
$L__BB0_34:                             // %L42817
	st.global.u32 	[%rd4], %r1856;
	ret;
$L__BB0_7:                              // %L167
	mov.u32 	%r1855, 2;
	st.global.u32 	[%rd4], %r1855;
	mov.u64 	%rd383, exception4127;
	cvta.global.u64 	%rd384, %rd383;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd384;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r140;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1854, 3;
	st.global.u32 	[%rd4], %r1854;
	mov.u64 	%rd381, exception4127;
	cvta.global.u64 	%rd382, %rd381;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd382;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r140;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd63, exception1;
	cvta.global.u64 	%rd64, %rd63;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd64;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd58;
	st.param.b32 	[param0+8], %r140;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
