
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.32
 Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'ScrDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:28: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:32: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:33: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:38: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:42: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:43: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:47: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:48: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:73: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:10: parameter 'NumWords' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:194: parameter 'HMAC_INTR_STATE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:195: parameter 'HMAC_INTR_ENABLE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:196: parameter 'HMAC_INTR_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:197: parameter 'HMAC_ALERT_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:198: parameter 'HMAC_CFG_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:199: parameter 'HMAC_CMD_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:200: parameter 'HMAC_STATUS_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:201: parameter 'HMAC_ERR_CODE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:202: parameter 'HMAC_WIPE_SECRET_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:203: parameter 'HMAC_KEY_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:204: parameter 'HMAC_KEY_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:205: parameter 'HMAC_KEY_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:206: parameter 'HMAC_KEY_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:207: parameter 'HMAC_KEY_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:208: parameter 'HMAC_KEY_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:209: parameter 'HMAC_KEY_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:210: parameter 'HMAC_KEY_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:211: parameter 'HMAC_DIGEST_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:212: parameter 'HMAC_DIGEST_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:213: parameter 'HMAC_DIGEST_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:214: parameter 'HMAC_DIGEST_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:215: parameter 'HMAC_DIGEST_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:216: parameter 'HMAC_DIGEST_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:217: parameter 'HMAC_DIGEST_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:218: parameter 'HMAC_DIGEST_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:219: parameter 'HMAC_MSG_LENGTH_LOWER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:220: parameter 'HMAC_MSG_LENGTH_UPPER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:223: parameter 'HMAC_INTR_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:224: parameter 'HMAC_INTR_TEST_HMAC_DONE_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:225: parameter 'HMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:226: parameter 'HMAC_INTR_TEST_HMAC_ERR_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:227: parameter 'HMAC_ALERT_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:228: parameter 'HMAC_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:229: parameter 'HMAC_CFG_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:230: parameter 'HMAC_CFG_ENDIAN_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:231: parameter 'HMAC_CFG_DIGEST_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:232: parameter 'HMAC_CMD_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:233: parameter 'HMAC_STATUS_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:234: parameter 'HMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:235: parameter 'HMAC_WIPE_SECRET_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:236: parameter 'HMAC_KEY_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:237: parameter 'HMAC_KEY_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:238: parameter 'HMAC_KEY_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:239: parameter 'HMAC_KEY_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:240: parameter 'HMAC_KEY_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:241: parameter 'HMAC_KEY_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:242: parameter 'HMAC_KEY_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:243: parameter 'HMAC_KEY_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:244: parameter 'HMAC_DIGEST_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:245: parameter 'HMAC_DIGEST_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:246: parameter 'HMAC_DIGEST_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:247: parameter 'HMAC_DIGEST_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:248: parameter 'HMAC_DIGEST_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:249: parameter 'HMAC_DIGEST_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:250: parameter 'HMAC_DIGEST_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:251: parameter 'HMAC_DIGEST_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:254: parameter 'HMAC_MSG_FIFO_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:255: parameter 'HMAC_MSG_FIFO_SIZE' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:289: parameter 'HMAC_PERMIT' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2_pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top hmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.50

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top hmac

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] hmac.sv:9: compiling module 'hmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 7
VERIFIC-INFO [VERI-1018] hmac_core.sv:7: compiling module 'hmac_core'
VERIFIC-INFO [VERI-1018] sha2.sv:8: compiling module 'sha2'
VERIFIC-WARNING [VERI-1209] sha2.sv:138: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] sha2.sv:150: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] sha2_pad.sv:9: compiling module 'sha2_pad'
VERIFIC-INFO [VERI-1018] hmac_reg_top.sv:8: compiling module 'hmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-WARNING [VERI-1330] hmac_reg_top.sv:113: actual bit length 1 differs from formal bit length 2 for port 'dev_select_i'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module hmac.
Importing module hmac_core.
Importing module hmac_reg_top.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_packer.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module sha2.
Importing module sha2_pad.
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw

3.3.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module sha2_pad.
<suppressed ~9 debug messages>
Optimizing module sha2.
<suppressed ~18 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_packer.
<suppressed ~7 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module hmac_reg_top.
<suppressed ~2 debug messages>
Optimizing module hmac_core.
<suppressed ~9 debug messages>
Optimizing module hmac.
<suppressed ~21 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module sha2_pad.
Deleting now unused module sha2.
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_packer.
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module hmac_reg_top.
Deleting now unused module hmac_core.
<suppressed ~86 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~27 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 211 unused cells and 10574 unused wires.
<suppressed ~1166 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module hmac...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~25 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_hmac.$verific$mux_300$hmac_core.sv:129$3706: { 54'000000000000000000000000000000000000000000000000000000 \u_hmac.round_q \u_hmac.round_q 8'00000000 } -> 64'0000000000000000000000000000000000000000000000000000001100000000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_281$hmac_core.sv:121$3693: { $auto$opt_reduce.cc:134:opt_pmux$12936 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$12934 $auto$opt_reduce.cc:134:opt_pmux$12932 $auto$opt_reduce.cc:134:opt_pmux$12930 $auto$opt_reduce.cc:134:opt_pmux$12928 $auto$opt_reduce.cc:134:opt_pmux$12926 $auto$opt_reduce.cc:134:opt_pmux$12924 $auto$opt_reduce.cc:134:opt_pmux$12922 $auto$opt_reduce.cc:134:opt_pmux$12920 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_287$hmac_core.sv:122$3697: { $auto$opt_reduce.cc:134:opt_pmux$12954 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$12952 $auto$opt_reduce.cc:134:opt_pmux$12950 $auto$opt_reduce.cc:134:opt_pmux$12948 $auto$opt_reduce.cc:134:opt_pmux$12946 $auto$opt_reduce.cc:134:opt_pmux$12944 $auto$opt_reduce.cc:134:opt_pmux$12942 $auto$opt_reduce.cc:134:opt_pmux$12940 $auto$opt_reduce.cc:134:opt_pmux$12938 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3361$3928 $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 4 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$secret_key_reg$hmac.sv:133$229 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$msg_allowed_reg$hmac.sv:194$293 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$message_length_reg$hmac.sv:335$801 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$idle_o_reg$hmac.sv:560$3219 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$7576 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_reg_reg$hmac.sv:183$290 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_block_reg$hmac.sv:175$285 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$7668 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$7578 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$7577 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$7579 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$st_q_reg$sha2_pad.sv:140$8963 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$sha_st_q_reg$sha2.sv:241$8699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_done_reg$sha2.sv:158$8683 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$fifo_st_q_reg$sha2.sv:174$8686 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$12159 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_upper.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$flush_st_reg$prim_packer.sv:164$8199 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$st_q_reg$hmac_core.sv:183$3737 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 24 unused cells and 93 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($dff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 1 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($adff) from module hmac.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hmac.u_reg.u_err_code.q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [31:0], Q = \secret_key [31:0]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [63:32], Q = \secret_key [63:32]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [95:64], Q = \secret_key [95:64]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [127:96], Q = \secret_key [127:96]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [159:128], Q = \secret_key [159:128]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [191:160], Q = \secret_key [191:160]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [223:192], Q = \secret_key [223:192]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [255:224], Q = \secret_key [255:224]).
Adding EN signal on $verific$msg_allowed_reg$hmac.sv:194$293 ($adff) from module hmac (D = $verific$n3155$15, Q = \msg_allowed).
Adding EN signal on $verific$message_length_reg$hmac.sv:335$801 ($adff) from module hmac (D = $verific$n4400$188, Q = \message_length).
Adding EN signal on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($adff) from module hmac (D = \u_msg_fifo.gen_normal_fifo.empty, Q = \fifo_empty_q).
Adding EN signal on $verific$cfg_reg_reg$hmac.sv:183$290 ($adff) from module hmac (D = { \tl_i.a_data [0] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [1] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [2] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [3] \reg2hw[cfg][hmac_en][qe] }, Q = { \cfg_reg[hmac_en][q] \cfg_reg[hmac_en][qe] \cfg_reg[sha_en][q] \cfg_reg[sha_en][qe] \cfg_reg[endian_swap][q] \cfg_reg[endian_swap][qe] \cfg_reg[digest_swap][q] \cfg_reg[digest_swap][qe] }).
Adding EN signal on $verific$cfg_block_reg$hmac.sv:175$285 ($adff) from module hmac (D = $verific$n3105$12, Q = \cfg_block).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($dff) from module hmac (D = { \tl_i.a_mask 1'0 }, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n50$9731, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n83$9737, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($dff) from module hmac (D = { \u_tlul_adapter.rdata_tlword 1'1 }, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n50$9640, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n83$9646, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($dff) from module hmac (D = { 1'0 \u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n50$9817, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n83$9823, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = 5'00000, Q = \u_sha2.u_pad.tx_count [4:0]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n628$8939 [63:5], Q = \u_sha2.u_pad.tx_count [63:5]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n16$8900, Q = \u_sha2.u_pad.hash_process_flag).
Adding EN signal on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n6301$8379, Q = { \u_sha2.w[15] \u_sha2.w[14] \u_sha2.w[13] \u_sha2.w[12] \u_sha2.w[11] \u_sha2.w[10] \u_sha2.w[9] \u_sha2.w[8] \u_sha2.w[7] \u_sha2.w[6] \u_sha2.w[5] \u_sha2.w[4] \u_sha2.w[3] \u_sha2.w[2] \u_sha2.w[1] \u_sha2.w[0] }).
Adding EN signal on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14974$8504, Q = \u_sha2.w_index).
Adding EN signal on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14930$8499, Q = \u_sha2.round).
Adding EN signal on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n10734$8448, Q = { \u_sha2.hash[7] \u_sha2.hash[6] \u_sha2.hash[5] \u_sha2.hash[4] \u_sha2.hash[3] \u_sha2.hash[2] \u_sha2.hash[1] \u_sha2.hash[0] }).
Adding EN signal on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14097$8492, Q = { \u_sha2.digest[7] \u_sha2.digest[6] \u_sha2.digest[5] \u_sha2.digest[4] \u_sha2.digest[3] \u_sha2.digest[2] \u_sha2.digest[1] \u_sha2.digest[0] }).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($adff) from module hmac (D = 1'0, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($adff) from module hmac (D = $flatten\u_reg.\u_socket.$verific$n267$10766, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($adff) from module hmac (D = { 1'0 \u_reg.reg_steer }, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($adff) from module hmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($adff) from module hmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($adff) from module hmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$9038, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$9018, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$9020, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac (D = { 29'00000000000000000000000000000 \err_code [2:0] }, Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($adff) from module hmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n99$7696, Q = \u_msg_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n159$7702, Q = \u_msg_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = 5'00000, Q = \u_hmac.txcount [4:0]).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4283$3467 [63:5], Q = \u_hmac.txcount [63:5]).
Adding EN signal on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($adff) from module hmac (D = \u_hmac.round_d, Q = \u_hmac.round_q).
Adding EN signal on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4421$3434, Q = \u_hmac.reg_hash_process_flag).
Adding EN signal on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4455$3472, Q = \u_hmac.fifo_wdata_sel).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13077 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13077 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13077 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13077 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13077 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13031 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13031 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13031 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13031 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13031 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$13073 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13062 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13062 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13061 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13053 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13030 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13029 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13028 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13027 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13026 ($adffe) from module hmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$13025 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13024 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13022 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13014 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13014 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13014 ($adffe) from module hmac.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~32 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 24 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell hmac.$verific$add_407$hmac.sv:323$725 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$verific$add_411$hmac.sv:323$729 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$verific$add_416$hmac.sv:323$734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$verific$add_422$hmac.sv:323$740 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_424$hmac.sv:323$742 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_426$hmac.sv:323$744 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_428$hmac.sv:323$746 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_430$hmac.sv:323$748 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_432$hmac.sv:323$750 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_434$hmac.sv:323$752 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_436$hmac.sv:323$754 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_438$hmac.sv:323$756 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_440$hmac.sv:323$758 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_442$hmac.sv:323$760 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_444$hmac.sv:323$762 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_446$hmac.sv:323$764 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_448$hmac.sv:323$766 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_450$hmac.sv:323$768 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_452$hmac.sv:323$770 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_454$hmac.sv:323$772 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_456$hmac.sv:323$774 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_458$hmac.sv:323$776 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_460$hmac.sv:323$778 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_462$hmac.sv:323$780 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_464$hmac.sv:323$782 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_466$hmac.sv:323$784 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_468$hmac.sv:323$786 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_470$hmac.sv:323$788 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_472$hmac.sv:323$790 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_474$hmac.sv:323$792 ($add).
Removed top 58 bits (of 64) from port B of cell hmac.$verific$add_484$hmac.sv:334$797 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
Removed top 1 bits (of 5) from port A of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13046 ($ne).
Removed top 1 bits (of 13) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$9878 ($mux).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9307 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9307 ($ne).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9297 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9297 ($eq).
Removed top 1 bits (of 7) from port A of cell hmac.$flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_180$prim_packer.sv:105$8185 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_178$prim_packer.sv:104$8183 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_173$prim_packer.sv:100$8179 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_172$prim_packer.sv:100$8178 ($shr).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_169$prim_packer.sv:99$8175 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_168$prim_packer.sv:99$8174 ($shr).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_88$prim_packer.sv:68$8130 ($mux).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_83$prim_packer.sv:66$8126 ($mux).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
Removed top 54 bits (of 55) from port B of cell hmac.$flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_hmac.$verific$equal_283$hmac_core.sv:122$3695 ($eq).
Removed top 1023 bits (of 1024) from port A of cell hmac.$flatten\u_hmac.$verific$Decoder_280$hmac_core.sv:121$3692 ($shl).
Removed top 1 bits (of 10) from port A of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 10) from port B of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$equal_269$hmac_core.sv:116$3684 ($eq).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
Removed top 22 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_137$hmac_pkg.sv:51$8627 ($or).
Removed top 13 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_134$hmac_pkg.sv:51$8624 ($or).
Removed top 2 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_132$hmac_pkg.sv:51$8622 ($or).
Removed top 25 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_118$hmac_pkg.sv:51$8608 ($or).
Removed top 11 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_115$hmac_pkg.sv:51$8605 ($or).
Removed top 6 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_113$hmac_pkg.sv:51$8603 ($or).
Removed top 10 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_77$hmac_pkg.sv:85$8585 ($xor).
Removed top 19 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_52$hmac_pkg.sv:51$8560 ($or).
Removed top 17 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_50$hmac_pkg.sv:51$8558 ($or).
Removed top 3 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_48$hmac_pkg.sv:84$8556 ($xor).
Removed top 18 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_16$hmac_pkg.sv:51$8524 ($or).
Removed top 7 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_14$hmac_pkg.sv:51$8522 ($or).
Removed top 4 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13040 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13043 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$12959 ($ne).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$9048 ($eq).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$12910 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_77$hmac_reg_top.sv:962$7216 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_75$hmac_reg_top.sv:961$7215 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_73$hmac_reg_top.sv:960$7214 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_71$hmac_reg_top.sv:959$7213 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_69$hmac_reg_top.sv:958$7212 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_67$hmac_reg_top.sv:957$7211 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_65$hmac_reg_top.sv:956$7210 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_63$hmac_reg_top.sv:955$7209 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_61$hmac_reg_top.sv:954$7208 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_59$hmac_reg_top.sv:953$7207 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_57$hmac_reg_top.sv:952$7206 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_55$hmac_reg_top.sv:951$7205 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_53$hmac_reg_top.sv:950$7204 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_51$hmac_reg_top.sv:949$7203 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_49$hmac_reg_top.sv:948$7202 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_47$hmac_reg_top.sv:947$7201 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_45$hmac_reg_top.sv:946$7200 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_43$hmac_reg_top.sv:945$7199 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_41$hmac_reg_top.sv:944$7198 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_39$hmac_reg_top.sv:943$7197 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_37$hmac_reg_top.sv:942$7196 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_35$hmac_reg_top.sv:941$7195 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_33$hmac_reg_top.sv:940$7194 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_31$hmac_reg_top.sv:939$7193 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_29$hmac_reg_top.sv:938$7192 ($eq).
Removed top 9 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_27$hmac_reg_top.sv:937$7191 ($eq).
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4501$3474.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4518$3476.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4526$3477.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n508$7983.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n517$7984.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n567$7987.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n576$7988.
Removed top 3 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2328$4009.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2369$4010.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2377$4011.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$verific$n15007$8507.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.\u_pad.$verific$n260$8930.
Removed top 29 bits (of 32) from wire hmac.err_code.
Removed top 2 bits (of 3) from wire hmac.tl_win_d2h[d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 26 unused wires.
<suppressed ~7 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hmac:
  creating $macc model for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
  creating $macc model for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
  creating $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
  creating $macc model for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
  creating $macc model for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
  creating $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589 ($add).
  creating $macc model for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
  creating $macc model for $verific$add_404$hmac.sv:323$722 ($add).
  creating $macc model for $verific$add_407$hmac.sv:323$725 ($add).
  creating $macc model for $verific$add_411$hmac.sv:323$729 ($add).
  creating $macc model for $verific$add_416$hmac.sv:323$734 ($add).
  creating $macc model for $verific$add_422$hmac.sv:323$740 ($add).
  creating $macc model for $verific$add_424$hmac.sv:323$742 ($add).
  creating $macc model for $verific$add_426$hmac.sv:323$744 ($add).
  creating $macc model for $verific$add_428$hmac.sv:323$746 ($add).
  creating $macc model for $verific$add_430$hmac.sv:323$748 ($add).
  creating $macc model for $verific$add_432$hmac.sv:323$750 ($add).
  creating $macc model for $verific$add_434$hmac.sv:323$752 ($add).
  creating $macc model for $verific$add_436$hmac.sv:323$754 ($add).
  creating $macc model for $verific$add_438$hmac.sv:323$756 ($add).
  creating $macc model for $verific$add_440$hmac.sv:323$758 ($add).
  creating $macc model for $verific$add_442$hmac.sv:323$760 ($add).
  creating $macc model for $verific$add_444$hmac.sv:323$762 ($add).
  creating $macc model for $verific$add_446$hmac.sv:323$764 ($add).
  creating $macc model for $verific$add_448$hmac.sv:323$766 ($add).
  creating $macc model for $verific$add_450$hmac.sv:323$768 ($add).
  creating $macc model for $verific$add_452$hmac.sv:323$770 ($add).
  creating $macc model for $verific$add_454$hmac.sv:323$772 ($add).
  creating $macc model for $verific$add_456$hmac.sv:323$774 ($add).
  creating $macc model for $verific$add_458$hmac.sv:323$776 ($add).
  creating $macc model for $verific$add_460$hmac.sv:323$778 ($add).
  creating $macc model for $verific$add_462$hmac.sv:323$780 ($add).
  creating $macc model for $verific$add_464$hmac.sv:323$782 ($add).
  creating $macc model for $verific$add_466$hmac.sv:323$784 ($add).
  creating $macc model for $verific$add_468$hmac.sv:323$786 ($add).
  creating $macc model for $verific$add_470$hmac.sv:323$788 ($add).
  creating $macc model for $verific$add_472$hmac.sv:323$790 ($add).
  creating $macc model for $verific$add_474$hmac.sv:323$792 ($add).
  creating $macc model for $verific$add_484$hmac.sv:334$797 ($add).
  merging $macc model for $verific$add_472$hmac.sv:323$790 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_470$hmac.sv:323$788 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_468$hmac.sv:323$786 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_466$hmac.sv:323$784 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_464$hmac.sv:323$782 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_462$hmac.sv:323$780 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_460$hmac.sv:323$778 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_458$hmac.sv:323$776 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_456$hmac.sv:323$774 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_454$hmac.sv:323$772 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_452$hmac.sv:323$770 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_450$hmac.sv:323$768 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_448$hmac.sv:323$766 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_446$hmac.sv:323$764 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_444$hmac.sv:323$762 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_442$hmac.sv:323$760 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_440$hmac.sv:323$758 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_438$hmac.sv:323$756 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_436$hmac.sv:323$754 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_434$hmac.sv:323$752 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_432$hmac.sv:323$750 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_430$hmac.sv:323$748 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_428$hmac.sv:323$746 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_426$hmac.sv:323$744 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_424$hmac.sv:323$742 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_422$hmac.sv:323$740 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_416$hmac.sv:323$734 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_411$hmac.sv:323$729 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_407$hmac.sv:323$725 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_404$hmac.sv:323$722 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 into $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641.
  merging $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 into $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718.
  merging $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 into $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122.
  merging $macc model for $verific$add_474$hmac.sv:323$792 into $verific$add_484$hmac.sv:334$797.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675.
  creating $alu model for $macc $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734.
  creating $alu model for $macc $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705.
  creating $macc cell for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641: $auto$alumacc.cc:365:replace_macc$14988
  creating $macc cell for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718: $auto$alumacc.cc:365:replace_macc$14989
  creating $macc cell for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589: $auto$alumacc.cc:365:replace_macc$14990
  creating $macc cell for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620: $auto$alumacc.cc:365:replace_macc$14991
  creating $macc cell for $verific$add_484$hmac.sv:334$797: $auto$alumacc.cc:365:replace_macc$14992
  creating $macc cell for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122: $auto$alumacc.cc:365:replace_macc$14993
  creating $alu model for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le): merged with $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206.
  creating $alu model for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808 ($le): new $alu
  creating $alu model for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702 ($lt): new $alu
  creating $alu cell for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702: $auto$alumacc.cc:485:replace_alu$14999
  creating $alu cell for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808: $auto$alumacc.cc:485:replace_alu$15010
  creating $alu cell for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128: $auto$alumacc.cc:485:replace_alu$15023
  creating $alu cell for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206, $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124: $auto$alumacc.cc:485:replace_alu$15036
  creating $alu cell for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742: $auto$alumacc.cc:485:replace_alu$15051
  creating $alu cell for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705: $auto$alumacc.cc:485:replace_alu$15060
  creating $alu cell for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715: $auto$alumacc.cc:485:replace_alu$15063
  creating $alu cell for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730: $auto$alumacc.cc:485:replace_alu$15066
  creating $alu cell for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691: $auto$alumacc.cc:485:replace_alu$15069
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734: $auto$alumacc.cc:485:replace_alu$15072
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742: $auto$alumacc.cc:485:replace_alu$15075
  creating $alu cell for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716: $auto$alumacc.cc:485:replace_alu$15078
  creating $alu cell for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654: $auto$alumacc.cc:485:replace_alu$15081
  creating $alu cell for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655: $auto$alumacc.cc:485:replace_alu$15084
  creating $alu cell for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656: $auto$alumacc.cc:485:replace_alu$15087
  creating $alu cell for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657: $auto$alumacc.cc:485:replace_alu$15090
  creating $alu cell for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653: $auto$alumacc.cc:485:replace_alu$15093
  creating $alu cell for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658: $auto$alumacc.cc:485:replace_alu$15096
  creating $alu cell for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659: $auto$alumacc.cc:485:replace_alu$15099
  creating $alu cell for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125: $auto$alumacc.cc:485:replace_alu$15102
  creating $alu cell for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129: $auto$alumacc.cc:485:replace_alu$15105
  creating $alu cell for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652: $auto$alumacc.cc:485:replace_alu$15108
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138: $auto$alumacc.cc:485:replace_alu$15111
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140: $auto$alumacc.cc:485:replace_alu$15114
  creating $alu cell for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668: $auto$alumacc.cc:485:replace_alu$15117
  creating $alu cell for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993: $auto$alumacc.cc:485:replace_alu$15120
  creating $alu cell for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675: $auto$alumacc.cc:485:replace_alu$15123
  creating $alu cell for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640: $auto$alumacc.cc:485:replace_alu$15126
  created 28 $alu and 6 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~381 debug messages>
Removed a total of 127 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14984: { $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $auto$rtlil.cc:2398:Or$14949 $auto$rtlil.cc:2398:Or$14957 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13222: { $auto$rtlil.cc:2398:Or$13179 $auto$rtlil.cc:2398:Or$13189 $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13214: { $flatten\u_hmac.$verific$n1319$3451 [253:251] $flatten\u_hmac.$verific$n1319$3451 [245:243] $flatten\u_hmac.$verific$n1319$3451 [237:235] $flatten\u_hmac.$verific$n1319$3451 [229:227] $flatten\u_hmac.$verific$n1319$3451 [221:219] $flatten\u_hmac.$verific$n1319$3451 [213:211] $flatten\u_hmac.$verific$n1319$3451 [205:203] $flatten\u_hmac.$verific$n1319$3451 [197:195] $flatten\u_hmac.$verific$n1319$3451 [189:187] $flatten\u_hmac.$verific$n1319$3451 [181:179] $flatten\u_hmac.$verific$n1319$3451 [173:171] $flatten\u_hmac.$verific$n1319$3451 [165:163] $flatten\u_hmac.$verific$n1319$3451 [157:155] $flatten\u_hmac.$verific$n1319$3451 [149:147] $flatten\u_hmac.$verific$n1319$3451 [141:139] $flatten\u_hmac.$verific$n1319$3451 [133:131] $flatten\u_hmac.$verific$n1319$3451 [125:123] $flatten\u_hmac.$verific$n1319$3451 [117:115] $flatten\u_hmac.$verific$n1319$3451 [109:107] $flatten\u_hmac.$verific$n1319$3451 [101:99] $flatten\u_hmac.$verific$n1319$3451 [93:91] $flatten\u_hmac.$verific$n1319$3451 [85:83] $flatten\u_hmac.$verific$n1319$3451 [77:75] $flatten\u_hmac.$verific$n1319$3451 [69:67] $flatten\u_hmac.$verific$n1319$3451 [61:59] $flatten\u_hmac.$verific$n1319$3451 [53:51] $flatten\u_hmac.$verific$n1319$3451 [45:43] $flatten\u_hmac.$verific$n1319$3451 [37:35] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13218: { $flatten\u_hmac.$verific$n1319$3451 [250:248] $flatten\u_hmac.$verific$n1319$3451 [242:240] $flatten\u_hmac.$verific$n1319$3451 [234:232] $flatten\u_hmac.$verific$n1319$3451 [226:224] $flatten\u_hmac.$verific$n1319$3451 [218:216] $flatten\u_hmac.$verific$n1319$3451 [210:208] $flatten\u_hmac.$verific$n1319$3451 [202:200] $flatten\u_hmac.$verific$n1319$3451 [194:192] $flatten\u_hmac.$verific$n1319$3451 [186:184] $flatten\u_hmac.$verific$n1319$3451 [178:176] $flatten\u_hmac.$verific$n1319$3451 [170:168] $flatten\u_hmac.$verific$n1319$3451 [162:160] $flatten\u_hmac.$verific$n1319$3451 [154:152] $flatten\u_hmac.$verific$n1319$3451 [146:144] $flatten\u_hmac.$verific$n1319$3451 [138:136] $flatten\u_hmac.$verific$n1319$3451 [130:128] $flatten\u_hmac.$verific$n1319$3451 [122:120] $flatten\u_hmac.$verific$n1319$3451 [114:112] $flatten\u_hmac.$verific$n1319$3451 [106:104] $flatten\u_hmac.$verific$n1319$3451 [98:96] $flatten\u_hmac.$verific$n1319$3451 [90:88] $flatten\u_hmac.$verific$n1319$3451 [82:80] $flatten\u_hmac.$verific$n1319$3451 [74:72] $flatten\u_hmac.$verific$n1319$3451 [66:64] $flatten\u_hmac.$verific$n1319$3451 [58:56] $flatten\u_hmac.$verific$n1319$3451 [50:48] $flatten\u_hmac.$verific$n1319$3451 [42:40] $flatten\u_hmac.$verific$n1319$3451 [34:32] $auto$rtlil.cc:2398:Or$13203 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13168: { $auto$rtlil.cc:2398:Or$13137 $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13127 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13226: { $auto$rtlil.cc:2398:Or$13137 $auto$rtlil.cc:2398:Or$13161 $auto$rtlil.cc:2398:Or$13151 $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13127 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13340: { $auto$rtlil.cc:2398:Or$13179 $auto$rtlil.cc:2398:Or$13137 $auto$rtlil.cc:2398:Or$13161 $auto$rtlil.cc:2398:Or$13189 $auto$rtlil.cc:2398:Or$13151 $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13127 $auto$rtlil.cc:2398:Or$13203 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13278: { $auto$rtlil.cc:2398:Or$13237 $auto$rtlil.cc:2398:Or$13247 $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13336: { $auto$rtlil.cc:2398:Or$13237 $auto$rtlil.cc:2398:Or$13247 $auto$rtlil.cc:2398:Or$13271 $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $auto$rtlil.cc:2398:Or$13261 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13332: { $auto$rtlil.cc:2398:Or$13289 $auto$rtlil.cc:2398:Or$13299 $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13568: { $auto$rtlil.cc:2398:Or$13237 $auto$rtlil.cc:2398:Or$13247 $auto$rtlil.cc:2398:Or$13271 $auto$rtlil.cc:2398:Or$13179 $auto$rtlil.cc:2398:Or$13137 $auto$rtlil.cc:2398:Or$13161 $auto$rtlil.cc:2398:Or$13289 $auto$rtlil.cc:2398:Or$13299 $auto$rtlil.cc:2398:Or$13313 $auto$rtlil.cc:2398:Or$13189 $auto$rtlil.cc:2398:Or$13151 $flatten\u_hmac.$verific$n1319$3451 [298:290] $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13261 $auto$rtlil.cc:2398:Or$13127 $auto$rtlil.cc:2398:Or$13203 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13446: { $auto$rtlil.cc:2398:Or$13403 $auto$rtlil.cc:2398:Or$13413 $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13392: { $auto$rtlil.cc:2398:Or$13351 $auto$rtlil.cc:2398:Or$13361 $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13450: { $auto$rtlil.cc:2398:Or$13351 $auto$rtlil.cc:2398:Or$13361 $auto$rtlil.cc:2398:Or$13375 $auto$rtlil.cc:2398:Or$13385 $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13564: { $auto$rtlil.cc:2398:Or$13351 $auto$rtlil.cc:2398:Or$13361 $auto$rtlil.cc:2398:Or$13375 $auto$rtlil.cc:2398:Or$13385 $auto$rtlil.cc:2398:Or$13403 $auto$rtlil.cc:2398:Or$13413 $auto$rtlil.cc:2398:Or$13427 $flatten\u_hmac.$verific$n1319$3451 [339:331] $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13502: { $auto$rtlil.cc:2398:Or$13471 $auto$rtlil.cc:2398:Or$13461 $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13560: { $auto$rtlil.cc:2398:Or$13495 $auto$rtlil.cc:2398:Or$13485 $auto$rtlil.cc:2398:Or$13471 $auto$rtlil.cc:2398:Or$13461 $flatten\u_hmac.$verific$n1319$3451 [359:357] $flatten\u_hmac.$verific$n1319$3451 [354:352] $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13556: { $auto$rtlil.cc:2398:Or$13513 $auto$rtlil.cc:2398:Or$13523 $flatten\u_hmac.$verific$n1319$3451 [369:367] $flatten\u_hmac.$verific$n1319$3451 [364:362] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14024: { $auto$rtlil.cc:2398:Or$13351 $auto$rtlil.cc:2398:Or$13361 $auto$rtlil.cc:2398:Or$13375 $auto$rtlil.cc:2398:Or$13385 $auto$rtlil.cc:2398:Or$13403 $auto$rtlil.cc:2398:Or$13413 $auto$rtlil.cc:2398:Or$13427 $auto$rtlil.cc:2398:Or$13237 $auto$rtlil.cc:2398:Or$13247 $auto$rtlil.cc:2398:Or$13271 $auto$rtlil.cc:2398:Or$13179 $auto$rtlil.cc:2398:Or$13137 $auto$rtlil.cc:2398:Or$13495 $auto$rtlil.cc:2398:Or$13485 $auto$rtlil.cc:2398:Or$13471 $auto$rtlil.cc:2398:Or$13461 $auto$rtlil.cc:2398:Or$13513 $auto$rtlil.cc:2398:Or$13523 $auto$rtlil.cc:2398:Or$13537 $auto$rtlil.cc:2398:Or$13161 $auto$rtlil.cc:2398:Or$13289 $auto$rtlil.cc:2398:Or$13299 $auto$rtlil.cc:2398:Or$13313 $auto$rtlil.cc:2398:Or$13189 $auto$rtlil.cc:2398:Or$13151 $flatten\u_hmac.$verific$n1319$3451 [380:372] $flatten\u_hmac.$verific$n1319$3451 [369:367] $flatten\u_hmac.$verific$n1319$3451 [364:362] $flatten\u_hmac.$verific$n1319$3451 [359:357] $flatten\u_hmac.$verific$n1319$3451 [354:352] $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] $flatten\u_hmac.$verific$n1319$3451 [339:331] $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] $flatten\u_hmac.$verific$n1319$3451 [298:290] $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13261 $auto$rtlil.cc:2398:Or$13127 $auto$rtlil.cc:2398:Or$13203 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13620: { $auto$rtlil.cc:2398:Or$13579 $auto$rtlil.cc:2398:Or$13589 $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13678: { $auto$rtlil.cc:2398:Or$13579 $auto$rtlil.cc:2398:Or$13589 $auto$rtlil.cc:2398:Or$13603 $auto$rtlil.cc:2398:Or$13613 $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13674: { $auto$rtlil.cc:2398:Or$13631 $auto$rtlil.cc:2398:Or$13641 $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13792: { $auto$rtlil.cc:2398:Or$13579 $auto$rtlil.cc:2398:Or$13589 $auto$rtlil.cc:2398:Or$13603 $auto$rtlil.cc:2398:Or$13613 $auto$rtlil.cc:2398:Or$13631 $auto$rtlil.cc:2398:Or$13641 $auto$rtlil.cc:2398:Or$13655 $flatten\u_hmac.$verific$n1319$3451 [421:413] $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13730: { $auto$rtlil.cc:2398:Or$13689 $auto$rtlil.cc:2398:Or$13699 $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13788: { $auto$rtlil.cc:2398:Or$13689 $auto$rtlil.cc:2398:Or$13699 $auto$rtlil.cc:2398:Or$13713 $auto$rtlil.cc:2398:Or$13723 $flatten\u_hmac.$verific$n1319$3451 [441:439] $flatten\u_hmac.$verific$n1319$3451 [436:434] $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13784: { $auto$rtlil.cc:2398:Or$13741 $auto$rtlil.cc:2398:Or$13751 $flatten\u_hmac.$verific$n1319$3451 [451:449] $flatten\u_hmac.$verific$n1319$3451 [446:444] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14020: { $auto$rtlil.cc:2398:Or$13579 $auto$rtlil.cc:2398:Or$13589 $auto$rtlil.cc:2398:Or$13603 $auto$rtlil.cc:2398:Or$13613 $auto$rtlil.cc:2398:Or$13631 $auto$rtlil.cc:2398:Or$13641 $auto$rtlil.cc:2398:Or$13655 $auto$rtlil.cc:2398:Or$13689 $auto$rtlil.cc:2398:Or$13699 $auto$rtlil.cc:2398:Or$13713 $auto$rtlil.cc:2398:Or$13723 $auto$rtlil.cc:2398:Or$13741 $auto$rtlil.cc:2398:Or$13751 $auto$rtlil.cc:2398:Or$13765 $flatten\u_hmac.$verific$n1319$3451 [462:454] $flatten\u_hmac.$verific$n1319$3451 [451:449] $flatten\u_hmac.$verific$n1319$3451 [446:444] $flatten\u_hmac.$verific$n1319$3451 [441:439] $flatten\u_hmac.$verific$n1319$3451 [436:434] $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] $flatten\u_hmac.$verific$n1319$3451 [421:413] $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13844: { $auto$rtlil.cc:2398:Or$13803 $auto$rtlil.cc:2398:Or$13813 $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13902: { $auto$rtlil.cc:2398:Or$13803 $auto$rtlil.cc:2398:Or$13813 $auto$rtlil.cc:2398:Or$13827 $auto$rtlil.cc:2398:Or$13837 $flatten\u_hmac.$verific$n1319$3451 [482:480] $flatten\u_hmac.$verific$n1319$3451 [477:475] $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13898: { $auto$rtlil.cc:2398:Or$13855 $auto$rtlil.cc:2398:Or$13865 $flatten\u_hmac.$verific$n1319$3451 [492:490] $flatten\u_hmac.$verific$n1319$3451 [487:485] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14016: { $auto$rtlil.cc:2398:Or$13803 $auto$rtlil.cc:2398:Or$13813 $auto$rtlil.cc:2398:Or$13827 $auto$rtlil.cc:2398:Or$13837 $auto$rtlil.cc:2398:Or$13855 $auto$rtlil.cc:2398:Or$13865 $auto$rtlil.cc:2398:Or$13879 $flatten\u_hmac.$verific$n1319$3451 [503:495] $flatten\u_hmac.$verific$n1319$3451 [492:490] $flatten\u_hmac.$verific$n1319$3451 [487:485] $flatten\u_hmac.$verific$n1319$3451 [482:480] $flatten\u_hmac.$verific$n1319$3451 [477:475] $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13954: { $auto$rtlil.cc:2398:Or$13913 $auto$rtlil.cc:2398:Or$13923 $flatten\u_hmac.$verific$n1319$3451 [513:511] $flatten\u_hmac.$verific$n1319$3451 [508:506] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14012: { $auto$rtlil.cc:2398:Or$13913 $auto$rtlil.cc:2398:Or$13923 $auto$rtlil.cc:2398:Or$13937 $auto$rtlil.cc:2398:Or$13947 $flatten\u_hmac.$verific$n1319$3451 [523:521] $flatten\u_hmac.$verific$n1319$3451 [518:516] $flatten\u_hmac.$verific$n1319$3451 [513:511] $flatten\u_hmac.$verific$n1319$3451 [508:506] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14008: { $auto$rtlil.cc:2398:Or$13965 $auto$rtlil.cc:2398:Or$13975 $flatten\u_hmac.$verific$n1319$3451 [533:531] $flatten\u_hmac.$verific$n1319$3451 [528:526] }
  Optimizing cells in module \hmac.
Performed a total of 34 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 71 unused cells and 217 unused wires.
<suppressed ~74 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== hmac ===

   Number of wires:               3421
   Number of wire bits:          52431
   Number of public wires:        1943
   Number of public wire bits:   18658
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:               1958
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $memrd                          1
     $memwr                          1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           168
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing hmac.u_msg_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': no output FF found.
Checking read port address `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== hmac ===

   Number of wires:               3421
   Number of wire bits:          52431
   Number of public wires:        1943
   Number of public wire bits:   18658
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1957
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $mem_v2                         1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           168
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> stat

3.24. Printing statistics.

=== hmac ===

   Number of wires:               3421
   Number of wire bits:          52431
   Number of public wires:        1943
   Number of public wire bits:   18658
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1957
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $mem_v2                         1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           168
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $bmux.
Using extmapper maccmap for cells of type $macc.
  add { \u_packer.pos [6:3] 3'000 } (7 bits, unsigned)
  add bits { \u_packer.mask_i [1] \u_packer.mask_i [2] \u_packer.mask_i [3] \u_packer.mask_i [4] \u_packer.mask_i [5] \u_packer.mask_i [6] \u_packer.mask_i [7] \u_packer.mask_i [8] \u_packer.mask_i [9] \u_packer.mask_i [10] \u_packer.mask_i [11] \u_packer.mask_i [12] \u_packer.mask_i [13] \u_packer.mask_i [14] \u_packer.mask_i [15] \u_packer.mask_i [16] \u_packer.mask_i [17] \u_packer.mask_i [18] \u_packer.mask_i [19] \u_packer.mask_i [20] \u_packer.mask_i [21] \u_packer.mask_i [22] \u_packer.mask_i [23] \u_packer.mask_i [24] \u_packer.mask_i [25] \u_packer.mask_i [26] \u_packer.mask_i [27] \u_packer.mask_i [28] \u_packer.mask_i [29] \u_packer.mask_i [30] \u_packer.mask_i [31] \u_packer.mask_i [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$9f4898d8264c91aede998c5978e055c0b827a30c\_80_rs_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n3022$8367 (32 bits, unsigned)
  add \u_sha2.w[9] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n2769$8360 (32 bits, unsigned)
Using template $paramod$be80489e44a49c29884f59fd81c31ed03229cfc1\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:28eef3d355bd746cd7ae719e551dda7ef943ba65$paramod$8a82b9b4854d4ac9f64ebfaad7e074df488b7ce0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3a3d25eaa3461896de147c3b54932cd221283163$paramod$31f6c09afad4bb70652b3d2c25bc24144b57ef41\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_90_alu for cells of type $alu.
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_90_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$32ce5ffb851459a5f2775768a2c0303fd89f5fd0\_90_alu for cells of type $alu.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c9fea32168f3bb760e56d32deee177e0c6d65e37\_90_alu for cells of type $alu.
Using template $paramod$constmap:1a2af468f4014baf82cfca303b41da426fd78247$paramod$b53b42b63dc0e1ad1a9759cc5482fdb9c1c499e4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
  add \u_msg_fifo.gen_normal_fifo.fifo_wptr [3:0] (4 bits, unsigned)
  sub \u_msg_fifo.gen_normal_fifo.fifo_rptr [3:0] (4 bits, unsigned)
  add 5'10000 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add { \message_length [63:3] 3'000 } (64 bits, unsigned)
  add bits { \u_tlul_adapter.wmask_int[0] [1] \u_tlul_adapter.wmask_int[0] [2] \u_tlul_adapter.wmask_int[0] [3] \u_tlul_adapter.wmask_int[0] [4] \u_tlul_adapter.wmask_int[0] [5] \u_tlul_adapter.wmask_int[0] [6] \u_tlul_adapter.wmask_int[0] [7] \u_tlul_adapter.wmask_int[0] [8] \u_tlul_adapter.wmask_int[0] [9] \u_tlul_adapter.wmask_int[0] [10] \u_tlul_adapter.wmask_int[0] [11] \u_tlul_adapter.wmask_int[0] [12] \u_tlul_adapter.wmask_int[0] [13] \u_tlul_adapter.wmask_int[0] [14] \u_tlul_adapter.wmask_int[0] [15] \u_tlul_adapter.wmask_int[0] [16] \u_tlul_adapter.wmask_int[0] [17] \u_tlul_adapter.wmask_int[0] [18] \u_tlul_adapter.wmask_int[0] [19] \u_tlul_adapter.wmask_int[0] [20] \u_tlul_adapter.wmask_int[0] [21] \u_tlul_adapter.wmask_int[0] [22] \u_tlul_adapter.wmask_int[0] [23] \u_tlul_adapter.wmask_int[0] [24] \u_tlul_adapter.wmask_int[0] [25] \u_tlul_adapter.wmask_int[0] [26] \u_tlul_adapter.wmask_int[0] [27] \u_tlul_adapter.wmask_int[0] [28] \u_tlul_adapter.wmask_int[0] [29] \u_tlul_adapter.wmask_int[0] [30] \u_tlul_adapter.wmask_int[0] [31] \u_tlul_adapter.wmask_int[0] [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
  add \u_sha2.hash[7] (32 bits, unsigned)
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8372$8398 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8801$8411 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8636$8406 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8970$8416 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9267$8425 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9465$8431 (32 bits, unsigned)
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$cbcb36e96316d2ac7e09e452a9957294e2264d7e\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$3f5816c888d561f8e32a8977eece62cb643241f3\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~28679 debug messages>

yosys> stat

3.26. Printing statistics.

=== hmac ===

   Number of wires:               7121
   Number of wire bits:         132912
   Number of public wires:        1943
   Number of public wire bits:   18658
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              52513
     $_AND_                       3443
     $_DFFE_PN0P_                 1562
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                     48
     $_DFF_PN0_                    223
     $_DFF_PN1_                      8
     $_MUX_                      35980
     $_NOT_                       1209
     $_OR_                        4674
     $_XOR_                       4999
     $mem_v2                         1
     adder_carry                   364


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~30402 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~5256 debug messages>
Removed a total of 1752 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$19323 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [63], Q = \u_packer.stored_mask [63]).
Adding EN signal on $auto$ff.cc:262:slice$19387 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [63], Q = \u_packer.stored_data [63]).
Adding EN signal on $auto$ff.cc:262:slice$80124 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$18458 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [6], Q = \u_packer.pos [6]).
Adding EN signal on $auto$ff.cc:262:slice$18455 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [3], Q = \u_packer.pos [3]).
Adding EN signal on $auto$ff.cc:262:slice$18456 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [4], Q = \u_packer.pos [4]).
Adding EN signal on $auto$ff.cc:262:slice$18457 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [5], Q = \u_packer.pos [5]).
Adding EN signal on $auto$ff.cc:262:slice$19260 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [0], Q = \u_packer.stored_mask [0]).
Adding EN signal on $auto$ff.cc:262:slice$19261 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [1], Q = \u_packer.stored_mask [1]).
Adding EN signal on $auto$ff.cc:262:slice$19262 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [2], Q = \u_packer.stored_mask [2]).
Adding EN signal on $auto$ff.cc:262:slice$19263 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [3], Q = \u_packer.stored_mask [3]).
Adding EN signal on $auto$ff.cc:262:slice$19264 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [4], Q = \u_packer.stored_mask [4]).
Adding EN signal on $auto$ff.cc:262:slice$19265 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [5], Q = \u_packer.stored_mask [5]).
Adding EN signal on $auto$ff.cc:262:slice$19266 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [6], Q = \u_packer.stored_mask [6]).
Adding EN signal on $auto$ff.cc:262:slice$19267 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [7], Q = \u_packer.stored_mask [7]).
Adding EN signal on $auto$ff.cc:262:slice$19268 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [8], Q = \u_packer.stored_mask [8]).
Adding EN signal on $auto$ff.cc:262:slice$19269 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [9], Q = \u_packer.stored_mask [9]).
Adding EN signal on $auto$ff.cc:262:slice$19270 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [10], Q = \u_packer.stored_mask [10]).
Adding EN signal on $auto$ff.cc:262:slice$19271 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [11], Q = \u_packer.stored_mask [11]).
Adding EN signal on $auto$ff.cc:262:slice$19272 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [12], Q = \u_packer.stored_mask [12]).
Adding EN signal on $auto$ff.cc:262:slice$19273 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [13], Q = \u_packer.stored_mask [13]).
Adding EN signal on $auto$ff.cc:262:slice$19274 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [14], Q = \u_packer.stored_mask [14]).
Adding EN signal on $auto$ff.cc:262:slice$19275 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [15], Q = \u_packer.stored_mask [15]).
Adding EN signal on $auto$ff.cc:262:slice$19276 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [16], Q = \u_packer.stored_mask [16]).
Adding EN signal on $auto$ff.cc:262:slice$19277 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [17], Q = \u_packer.stored_mask [17]).
Adding EN signal on $auto$ff.cc:262:slice$19278 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [18], Q = \u_packer.stored_mask [18]).
Adding EN signal on $auto$ff.cc:262:slice$19279 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [19], Q = \u_packer.stored_mask [19]).
Adding EN signal on $auto$ff.cc:262:slice$19280 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [20], Q = \u_packer.stored_mask [20]).
Adding EN signal on $auto$ff.cc:262:slice$19281 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [21], Q = \u_packer.stored_mask [21]).
Adding EN signal on $auto$ff.cc:262:slice$19282 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [22], Q = \u_packer.stored_mask [22]).
Adding EN signal on $auto$ff.cc:262:slice$19283 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [23], Q = \u_packer.stored_mask [23]).
Adding EN signal on $auto$ff.cc:262:slice$19284 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [24], Q = \u_packer.stored_mask [24]).
Adding EN signal on $auto$ff.cc:262:slice$19285 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [25], Q = \u_packer.stored_mask [25]).
Adding EN signal on $auto$ff.cc:262:slice$19286 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [26], Q = \u_packer.stored_mask [26]).
Adding EN signal on $auto$ff.cc:262:slice$19287 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [27], Q = \u_packer.stored_mask [27]).
Adding EN signal on $auto$ff.cc:262:slice$19288 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [28], Q = \u_packer.stored_mask [28]).
Adding EN signal on $auto$ff.cc:262:slice$19289 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [29], Q = \u_packer.stored_mask [29]).
Adding EN signal on $auto$ff.cc:262:slice$19290 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [30], Q = \u_packer.stored_mask [30]).
Adding EN signal on $auto$ff.cc:262:slice$19291 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [31], Q = \u_packer.stored_mask [31]).
Adding EN signal on $auto$ff.cc:262:slice$19292 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [32], Q = \u_packer.stored_mask [32]).
Adding EN signal on $auto$ff.cc:262:slice$19293 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [33], Q = \u_packer.stored_mask [33]).
Adding EN signal on $auto$ff.cc:262:slice$19294 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [34], Q = \u_packer.stored_mask [34]).
Adding EN signal on $auto$ff.cc:262:slice$19295 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [35], Q = \u_packer.stored_mask [35]).
Adding EN signal on $auto$ff.cc:262:slice$19296 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [36], Q = \u_packer.stored_mask [36]).
Adding EN signal on $auto$ff.cc:262:slice$19297 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [37], Q = \u_packer.stored_mask [37]).
Adding EN signal on $auto$ff.cc:262:slice$19298 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [38], Q = \u_packer.stored_mask [38]).
Adding EN signal on $auto$ff.cc:262:slice$19299 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [39], Q = \u_packer.stored_mask [39]).
Adding EN signal on $auto$ff.cc:262:slice$19300 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [40], Q = \u_packer.stored_mask [40]).
Adding EN signal on $auto$ff.cc:262:slice$19301 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [41], Q = \u_packer.stored_mask [41]).
Adding EN signal on $auto$ff.cc:262:slice$19302 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [42], Q = \u_packer.stored_mask [42]).
Adding EN signal on $auto$ff.cc:262:slice$19303 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [43], Q = \u_packer.stored_mask [43]).
Adding EN signal on $auto$ff.cc:262:slice$19304 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [44], Q = \u_packer.stored_mask [44]).
Adding EN signal on $auto$ff.cc:262:slice$19305 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [45], Q = \u_packer.stored_mask [45]).
Adding EN signal on $auto$ff.cc:262:slice$19306 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [46], Q = \u_packer.stored_mask [46]).
Adding EN signal on $auto$ff.cc:262:slice$19307 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [47], Q = \u_packer.stored_mask [47]).
Adding EN signal on $auto$ff.cc:262:slice$19308 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [48], Q = \u_packer.stored_mask [48]).
Adding EN signal on $auto$ff.cc:262:slice$19309 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [49], Q = \u_packer.stored_mask [49]).
Adding EN signal on $auto$ff.cc:262:slice$19310 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [50], Q = \u_packer.stored_mask [50]).
Adding EN signal on $auto$ff.cc:262:slice$19311 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [51], Q = \u_packer.stored_mask [51]).
Adding EN signal on $auto$ff.cc:262:slice$19312 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [52], Q = \u_packer.stored_mask [52]).
Adding EN signal on $auto$ff.cc:262:slice$19313 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [53], Q = \u_packer.stored_mask [53]).
Adding EN signal on $auto$ff.cc:262:slice$19314 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [54], Q = \u_packer.stored_mask [54]).
Adding EN signal on $auto$ff.cc:262:slice$19315 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [55], Q = \u_packer.stored_mask [55]).
Adding EN signal on $auto$ff.cc:262:slice$19316 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [56], Q = \u_packer.stored_mask [56]).
Adding EN signal on $auto$ff.cc:262:slice$19317 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [57], Q = \u_packer.stored_mask [57]).
Adding EN signal on $auto$ff.cc:262:slice$19318 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [58], Q = \u_packer.stored_mask [58]).
Adding EN signal on $auto$ff.cc:262:slice$19319 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [59], Q = \u_packer.stored_mask [59]).
Adding EN signal on $auto$ff.cc:262:slice$19320 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [60], Q = \u_packer.stored_mask [60]).
Adding EN signal on $auto$ff.cc:262:slice$19321 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [61], Q = \u_packer.stored_mask [61]).
Adding EN signal on $auto$ff.cc:262:slice$19322 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [62], Q = \u_packer.stored_mask [62]).
Adding EN signal on $auto$ff.cc:262:slice$19324 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [0], Q = \u_packer.stored_data [0]).
Adding EN signal on $auto$ff.cc:262:slice$19325 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [1], Q = \u_packer.stored_data [1]).
Adding EN signal on $auto$ff.cc:262:slice$19326 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [2], Q = \u_packer.stored_data [2]).
Adding EN signal on $auto$ff.cc:262:slice$19327 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [3], Q = \u_packer.stored_data [3]).
Adding EN signal on $auto$ff.cc:262:slice$19328 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [4], Q = \u_packer.stored_data [4]).
Adding EN signal on $auto$ff.cc:262:slice$19329 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [5], Q = \u_packer.stored_data [5]).
Adding EN signal on $auto$ff.cc:262:slice$19330 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [6], Q = \u_packer.stored_data [6]).
Adding EN signal on $auto$ff.cc:262:slice$19331 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [7], Q = \u_packer.stored_data [7]).
Adding EN signal on $auto$ff.cc:262:slice$19332 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [8], Q = \u_packer.stored_data [8]).
Adding EN signal on $auto$ff.cc:262:slice$19333 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [9], Q = \u_packer.stored_data [9]).
Adding EN signal on $auto$ff.cc:262:slice$19334 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [10], Q = \u_packer.stored_data [10]).
Adding EN signal on $auto$ff.cc:262:slice$19335 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [11], Q = \u_packer.stored_data [11]).
Adding EN signal on $auto$ff.cc:262:slice$19336 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [12], Q = \u_packer.stored_data [12]).
Adding EN signal on $auto$ff.cc:262:slice$19337 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [13], Q = \u_packer.stored_data [13]).
Adding EN signal on $auto$ff.cc:262:slice$19338 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [14], Q = \u_packer.stored_data [14]).
Adding EN signal on $auto$ff.cc:262:slice$19339 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [15], Q = \u_packer.stored_data [15]).
Adding EN signal on $auto$ff.cc:262:slice$19340 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [16], Q = \u_packer.stored_data [16]).
Adding EN signal on $auto$ff.cc:262:slice$19341 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [17], Q = \u_packer.stored_data [17]).
Adding EN signal on $auto$ff.cc:262:slice$19342 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [18], Q = \u_packer.stored_data [18]).
Adding EN signal on $auto$ff.cc:262:slice$19343 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [19], Q = \u_packer.stored_data [19]).
Adding EN signal on $auto$ff.cc:262:slice$19344 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [20], Q = \u_packer.stored_data [20]).
Adding EN signal on $auto$ff.cc:262:slice$19345 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [21], Q = \u_packer.stored_data [21]).
Adding EN signal on $auto$ff.cc:262:slice$19346 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [22], Q = \u_packer.stored_data [22]).
Adding EN signal on $auto$ff.cc:262:slice$19347 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [23], Q = \u_packer.stored_data [23]).
Adding EN signal on $auto$ff.cc:262:slice$19348 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [24], Q = \u_packer.stored_data [24]).
Adding EN signal on $auto$ff.cc:262:slice$19349 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [25], Q = \u_packer.stored_data [25]).
Adding EN signal on $auto$ff.cc:262:slice$19350 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [26], Q = \u_packer.stored_data [26]).
Adding EN signal on $auto$ff.cc:262:slice$19351 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [27], Q = \u_packer.stored_data [27]).
Adding EN signal on $auto$ff.cc:262:slice$19352 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [28], Q = \u_packer.stored_data [28]).
Adding EN signal on $auto$ff.cc:262:slice$19353 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [29], Q = \u_packer.stored_data [29]).
Adding EN signal on $auto$ff.cc:262:slice$19354 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [30], Q = \u_packer.stored_data [30]).
Adding EN signal on $auto$ff.cc:262:slice$19355 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [31], Q = \u_packer.stored_data [31]).
Adding EN signal on $auto$ff.cc:262:slice$19356 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [32], Q = \u_packer.stored_data [32]).
Adding EN signal on $auto$ff.cc:262:slice$19357 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [33], Q = \u_packer.stored_data [33]).
Adding EN signal on $auto$ff.cc:262:slice$19358 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [34], Q = \u_packer.stored_data [34]).
Adding EN signal on $auto$ff.cc:262:slice$19359 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [35], Q = \u_packer.stored_data [35]).
Adding EN signal on $auto$ff.cc:262:slice$19360 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [36], Q = \u_packer.stored_data [36]).
Adding EN signal on $auto$ff.cc:262:slice$19361 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [37], Q = \u_packer.stored_data [37]).
Adding EN signal on $auto$ff.cc:262:slice$19362 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [38], Q = \u_packer.stored_data [38]).
Adding EN signal on $auto$ff.cc:262:slice$19363 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [39], Q = \u_packer.stored_data [39]).
Adding EN signal on $auto$ff.cc:262:slice$19364 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [40], Q = \u_packer.stored_data [40]).
Adding EN signal on $auto$ff.cc:262:slice$19365 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [41], Q = \u_packer.stored_data [41]).
Adding EN signal on $auto$ff.cc:262:slice$19366 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [42], Q = \u_packer.stored_data [42]).
Adding EN signal on $auto$ff.cc:262:slice$19367 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [43], Q = \u_packer.stored_data [43]).
Adding EN signal on $auto$ff.cc:262:slice$19368 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [44], Q = \u_packer.stored_data [44]).
Adding EN signal on $auto$ff.cc:262:slice$19369 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [45], Q = \u_packer.stored_data [45]).
Adding EN signal on $auto$ff.cc:262:slice$19370 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [46], Q = \u_packer.stored_data [46]).
Adding EN signal on $auto$ff.cc:262:slice$19371 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [47], Q = \u_packer.stored_data [47]).
Adding EN signal on $auto$ff.cc:262:slice$19372 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [48], Q = \u_packer.stored_data [48]).
Adding EN signal on $auto$ff.cc:262:slice$19373 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [49], Q = \u_packer.stored_data [49]).
Adding EN signal on $auto$ff.cc:262:slice$19374 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [50], Q = \u_packer.stored_data [50]).
Adding EN signal on $auto$ff.cc:262:slice$19375 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [51], Q = \u_packer.stored_data [51]).
Adding EN signal on $auto$ff.cc:262:slice$19376 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [52], Q = \u_packer.stored_data [52]).
Adding EN signal on $auto$ff.cc:262:slice$19377 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [53], Q = \u_packer.stored_data [53]).
Adding EN signal on $auto$ff.cc:262:slice$19378 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [54], Q = \u_packer.stored_data [54]).
Adding EN signal on $auto$ff.cc:262:slice$19379 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [55], Q = \u_packer.stored_data [55]).
Adding EN signal on $auto$ff.cc:262:slice$19380 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [56], Q = \u_packer.stored_data [56]).
Adding EN signal on $auto$ff.cc:262:slice$19381 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [57], Q = \u_packer.stored_data [57]).
Adding EN signal on $auto$ff.cc:262:slice$19382 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [58], Q = \u_packer.stored_data [58]).
Adding EN signal on $auto$ff.cc:262:slice$19383 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [59], Q = \u_packer.stored_data [59]).
Adding EN signal on $auto$ff.cc:262:slice$19384 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [60], Q = \u_packer.stored_data [60]).
Adding EN signal on $auto$ff.cc:262:slice$19385 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [61], Q = \u_packer.stored_data [61]).
Adding EN signal on $auto$ff.cc:262:slice$19386 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [62], Q = \u_packer.stored_data [62]).
Adding EN signal on $auto$ff.cc:262:slice$80123 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$80122 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 802 unused cells and 3646 unused wires.
<suppressed ~816 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~497 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~1092 debug messages>
Removed a total of 364 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$23289 ($_DFF_PN0_) from module hmac (D = \u_hmac.st_d [0], Q = \u_hmac.st_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$80111 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$80110 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$80057 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$80056 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 488 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~34 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~5074 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 31 unused cells and 44 unused wires.
<suppressed ~32 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_msg_fifo.gen_normal_fifo.storage in module \hmac:
  created 16 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~111 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$17345 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$86421
        $auto$simplemap.cc:86:simplemap_bitop$82092

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$75849 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$83917
        $auto$simplemap.cc:86:simplemap_bitop$84026

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$80095 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$80079
        $auto$simplemap.cc:278:simplemap_mux$80075

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$80100 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$80080
        $auto$simplemap.cc:278:simplemap_mux$80076


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~4 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[9]$92582 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[9]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[8]$92580 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[8]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[7]$92578 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[7]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[6]$92576 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[6]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[5]$92574 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[5]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[4]$92572 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[4]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[3]$92570 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[3]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[2]$92568 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[2]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[1]$92566 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[15]$92594 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[15]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[14]$92592 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[14]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[13]$92590 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[13]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[12]$92588 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[12]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[11]$92586 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[11]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[10]$92584 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[10]).
Adding EN signal on $memory\u_msg_fifo.gen_normal_fifo.storage[0]$92564 ($dff) from module hmac (D = \u_msg_fifo.wdata, Q = \u_msg_fifo.gen_normal_fifo.storage[0]).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 16 unused cells and 18 unused wires.
<suppressed ~17 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~150 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.32.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  110 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760, arst={ }, srst={ }
  37 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$92484, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$92404, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$92361, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$90485, arst=!\rst_ni, srst={ }
  726 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$90582, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$90536, arst=!\rst_ni, srst={ }
  1415 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$90459, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  258 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13067, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  637 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  184 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12974, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  144 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12988, arst=!\rst_ni, srst={ }
  177 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12995, arst=!\rst_ni, srst={ }
  140 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13002, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13009, arst=!\rst_ni, srst={ }
  346 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13033, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13042, arst=!\rst_ni, srst={ }
  2799 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1812 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13048, arst=!\rst_ni, srst={ }
  408 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13045, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13036, arst=!\rst_ni, srst={ }
  2547 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13039, arst=!\rst_ni, srst={ }
  369 cells in clk=\clk_i, en=\u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  110 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13086, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13083, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=\intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  221 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12981, arst=!\rst_ni, srst={ }
  89 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  361 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13079, arst=!\rst_ni, srst={ }
  279 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  204 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12967, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$12960, arst=!\rst_ni, srst={ }
  362 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=!\u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  1901 cells in clk=\clk_i, en=$verific$n3120$13, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13020, arst=!\rst_ni, srst={ }
  452 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13015, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13012, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728
Extracted 110 gates and 219 wires to a netlist network with 109 inputs and 73 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 37 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 38 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722
Extracted 39 gates and 79 wires to a netlist network with 40 inputs and 38 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92484, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92404, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 4 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$92361, asynchronously reset by !\rst_ni
Extracted 31 gates and 51 wires to a netlist network with 19 inputs and 18 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$90485, asynchronously reset by !\rst_ni
Extracted 28 gates and 42 wires to a netlist network with 12 inputs and 17 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$90582, asynchronously reset by !\rst_ni
Extracted 721 gates and 768 wires to a netlist network with 46 inputs and 132 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$90536, asynchronously reset by !\rst_ni
Extracted 36 gates and 56 wires to a netlist network with 18 inputs and 12 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$90459, asynchronously reset by !\rst_ni
Extracted 1413 gates and 1546 wires to a netlist network with 131 inputs and 44 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 51 gates and 63 wires to a netlist network with 12 inputs and 27 outputs.

3.33.25.1. Executing ABC.

3.33.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 92 gates and 95 wires to a netlist network with 3 inputs and 2 outputs.

3.33.26.1. Executing ABC.

3.33.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 258 gates and 348 wires to a netlist network with 89 inputs and 62 outputs.

3.33.27.1. Executing ABC.

3.33.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.33.28.1. Executing ABC.

3.33.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13067, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 7 outputs.

3.33.29.1. Executing ABC.

3.33.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 2 outputs.

3.33.30.1. Executing ABC.

3.33.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97619$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 637 gates and 1024 wires to a netlist network with 385 inputs and 56 outputs.

3.33.31.1. Executing ABC.

3.33.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 14 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.33.32.1. Executing ABC.

3.33.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12974, asynchronously reset by !\rst_ni
Extracted 184 gates and 255 wires to a netlist network with 71 inputs and 95 outputs.

3.33.33.1. Executing ABC.

3.33.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.33.34.1. Executing ABC.

3.33.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12988, asynchronously reset by !\rst_ni
Extracted 144 gates and 211 wires to a netlist network with 67 inputs and 88 outputs.

3.33.35.1. Executing ABC.

3.33.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12995, asynchronously reset by !\rst_ni
Extracted 177 gates and 221 wires to a netlist network with 44 inputs and 85 outputs.

3.33.36.1. Executing ABC.

3.33.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13002, asynchronously reset by !\rst_ni
Extracted 140 gates and 204 wires to a netlist network with 64 inputs and 85 outputs.

3.33.37.1. Executing ABC.

3.33.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13009, asynchronously reset by !\rst_ni
Extracted 156 gates and 218 wires to a netlist network with 62 inputs and 105 outputs.

3.33.38.1. Executing ABC.

3.33.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13033, asynchronously reset by !\rst_ni
Extracted 346 gates and 408 wires to a netlist network with 61 inputs and 63 outputs.

3.33.39.1. Executing ABC.

3.33.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13042, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 5 outputs.

3.33.40.1. Executing ABC.

3.33.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 2639 gates and 3380 wires to a netlist network with 740 inputs and 1034 outputs.

3.33.41.1. Executing ABC.

3.33.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.33.42.1. Executing ABC.

3.33.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13048, asynchronously reset by !\rst_ni
Extracted 1684 gates and 2106 wires to a netlist network with 422 inputs and 575 outputs.

3.33.43.1. Executing ABC.

3.33.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13045, asynchronously reset by !\rst_ni
Extracted 408 gates and 414 wires to a netlist network with 4 inputs and 41 outputs.

3.33.44.1. Executing ABC.

3.33.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13036, asynchronously reset by !\rst_ni
Extracted 73 gates and 142 wires to a netlist network with 68 inputs and 6 outputs.

3.33.45.1. Executing ABC.

3.33.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13039, asynchronously reset by !\rst_ni
Extracted 2547 gates and 2745 wires to a netlist network with 198 inputs and 220 outputs.

3.33.46.1. Executing ABC.

3.33.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 369 gates and 555 wires to a netlist network with 185 inputs and 66 outputs.

3.33.47.1. Executing ABC.

3.33.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13086, asynchronously reset by !\rst_ni
Extracted 110 gates and 242 wires to a netlist network with 131 inputs and 37 outputs.

3.33.48.1. Executing ABC.

3.33.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13083, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.33.49.1. Executing ABC.

3.33.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 45 gates and 73 wires to a netlist network with 28 inputs and 10 outputs.

3.33.50.1. Executing ABC.

3.33.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12981, asynchronously reset by !\rst_ni
Extracted 221 gates and 303 wires to a netlist network with 82 inputs and 123 outputs.

3.33.51.1. Executing ABC.

3.33.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 89 gates and 121 wires to a netlist network with 30 inputs and 23 outputs.

3.33.52.1. Executing ABC.

3.33.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.53.1. Executing ABC.

3.33.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 7 outputs.

3.33.54.1. Executing ABC.

3.33.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.33.55.1. Executing ABC.

3.33.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.56.1. Executing ABC.

3.33.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 7 outputs.

3.33.57.1. Executing ABC.

3.33.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.33.58.1. Executing ABC.

3.33.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.59.1. Executing ABC.

3.33.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13079, asynchronously reset by !\rst_ni
Extracted 361 gates and 365 wires to a netlist network with 3 inputs and 72 outputs.

3.33.60.1. Executing ABC.

3.33.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 279 gates and 569 wires to a netlist network with 290 inputs and 47 outputs.

3.33.61.1. Executing ABC.

3.33.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12967, asynchronously reset by !\rst_ni
Extracted 204 gates and 253 wires to a netlist network with 49 inputs and 90 outputs.

3.33.62.1. Executing ABC.

3.33.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$12960, asynchronously reset by !\rst_ni
Extracted 122 gates and 174 wires to a netlist network with 51 inputs and 67 outputs.

3.33.63.1. Executing ABC.

3.33.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 362 gates and 543 wires to a netlist network with 179 inputs and 138 outputs.

3.33.64.1. Executing ABC.

3.33.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$110157$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.33.65.1. Executing ABC.

3.33.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 1901 gates and 2923 wires to a netlist network with 1020 inputs and 176 outputs.

3.33.66.1. Executing ABC.

3.33.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13020, asynchronously reset by !\rst_ni
Extracted 72 gates and 93 wires to a netlist network with 21 inputs and 25 outputs.

3.33.67.1. Executing ABC.

3.33.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13015, asynchronously reset by !\rst_ni
Extracted 388 gates and 459 wires to a netlist network with 70 inputs and 131 outputs.

3.33.68.1. Executing ABC.

3.33.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13012, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.33.69.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  14 cells in clk=\clk_i, en=$abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$110157$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, arst=!\rst_ni, srst={ }
  395 cells in clk=\clk_i, en=$abc$108297$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  273 cells in clk=\clk_i, en=$abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$97630$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, arst=!\rst_ni, srst={ }
  124 cells in clk=\clk_i, en=$abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$98442$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$97607$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  131 cells in clk=\clk_i, en=$abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, arst=!\rst_ni, srst={ }
  2732 cells in clk=\clk_i, en=$abc$110589$verific$n3120$13, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$97266$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=$abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=$abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=$abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760, arst={ }, srst={ }
  57 cells in clk=\clk_i, en=$abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728, arst={ }, srst={ }
  2229 cells in clk=\clk_i, en=$abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, arst=!\rst_ni, srst={ }
  192 cells in clk=\clk_i, en=$abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, arst=!\rst_ni, srst={ }
  375 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, arst=!\rst_ni, srst={ }
  456 cells in clk=\clk_i, en=$abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$108814$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$98618$u_reg.intg_err, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=$abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=$abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, arst=!\rst_ni, srst={ }
  2905 cells in clk=\clk_i, en=$abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  112 cells in clk=\clk_i, en=$abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, arst=!\rst_ni, srst={ }
  154 cells in clk=\clk_i, en=$abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, arst=!\rst_ni, srst={ }
  91 cells in clk=\clk_i, en=$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  957 cells in clk=\clk_i, en=$abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, arst=!\rst_ni, srst={ }
  360 cells in clk=\clk_i, en=$abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, arst=!\rst_ni, srst={ }
  2480 cells in clk=\clk_i, en=$abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, arst=!\rst_ni, srst={ }
  1031 cells in clk=\clk_i, en=$abc$97619$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684, arst={ }, srst={ }
  42 cells in clk=\clk_i, en=$abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722, arst={ }, srst={ }
  41 cells in clk=\clk_i, en=$abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706, arst={ }, srst={ }
  339 cells in clk=\clk_i, en=$abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, arst=!\rst_ni, srst={ }

3.34.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 5 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 6 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, asynchronously reset by !\rst_ni
Extracted 133 gates and 190 wires to a netlist network with 57 inputs and 85 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$110157$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108297$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 395 gates and 581 wires to a netlist network with 186 inputs and 68 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, asynchronously reset by !\rst_ni
Extracted 267 gates and 337 wires to a netlist network with 70 inputs and 110 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97630$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, asynchronously reset by !\rst_ni
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 17 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, asynchronously reset by !\rst_ni
Extracted 124 gates and 188 wires to a netlist network with 64 inputs and 78 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, asynchronously reset by !\rst_ni
Extracted 108 gates and 163 wires to a netlist network with 55 inputs and 61 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98442$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 6 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 12 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 52 gates and 55 wires to a netlist network with 3 inputs and 2 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97607$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.34.25.1. Executing ABC.

3.34.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, asynchronously reset by !\rst_ni
Extracted 131 gates and 198 wires to a netlist network with 67 inputs and 90 outputs.

3.34.26.1. Executing ABC.

3.34.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$110589$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2732 gates and 4132 wires to a netlist network with 1400 inputs and 576 outputs.

3.34.27.1. Executing ABC.

3.34.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734
Extracted 43 gates and 86 wires to a netlist network with 43 inputs and 42 outputs.

3.34.28.1. Executing ABC.

3.34.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97266$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 106 gates and 167 wires to a netlist network with 61 inputs and 44 outputs.

3.34.29.1. Executing ABC.

3.34.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 38 gates and 49 wires to a netlist network with 11 inputs and 28 outputs.

3.34.30.1. Executing ABC.

3.34.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, asynchronously reset by !\rst_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 3 outputs.

3.34.31.1. Executing ABC.

3.34.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656
Extracted 40 gates and 82 wires to a netlist network with 42 inputs and 39 outputs.

3.34.32.1. Executing ABC.

3.34.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.34.33.1. Executing ABC.

3.34.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700
Extracted 39 gates and 79 wires to a netlist network with 40 inputs and 38 outputs.

3.34.34.1. Executing ABC.

3.34.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676
Extracted 40 gates and 82 wires to a netlist network with 42 inputs and 39 outputs.

3.34.35.1. Executing ABC.

3.34.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666
Extracted 40 gates and 82 wires to a netlist network with 42 inputs and 39 outputs.

3.34.36.1. Executing ABC.

3.34.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766
Extracted 39 gates and 80 wires to a netlist network with 41 inputs and 39 outputs.

3.34.37.1. Executing ABC.

3.34.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760
Extracted 40 gates and 82 wires to a netlist network with 42 inputs and 39 outputs.

3.34.38.1. Executing ABC.

3.34.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728
Extracted 57 gates and 114 wires to a netlist network with 57 inputs and 45 outputs.

3.34.39.1. Executing ABC.

3.34.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, asynchronously reset by !\rst_ni
Extracted 2102 gates and 2634 wires to a netlist network with 532 inputs and 591 outputs.

3.34.40.1. Executing ABC.

3.34.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, asynchronously reset by !\rst_ni
Extracted 192 gates and 195 wires to a netlist network with 3 inputs and 139 outputs.

3.34.41.1. Executing ABC.

3.34.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 375 gates and 600 wires to a netlist network with 225 inputs and 135 outputs.

3.34.42.1. Executing ABC.

3.34.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.34.43.1. Executing ABC.

3.34.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 456 gates and 1039 wires to a netlist network with 583 inputs and 156 outputs.

3.34.44.1. Executing ABC.

3.34.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108814$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 44 gates and 75 wires to a netlist network with 31 inputs and 14 outputs.

3.34.45.1. Executing ABC.

3.34.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98618$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.34.46.1. Executing ABC.

3.34.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, asynchronously reset by !\rst_ni
Extracted 126 gates and 175 wires to a netlist network with 49 inputs and 76 outputs.

3.34.47.1. Executing ABC.

3.34.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, asynchronously reset by !\rst_ni
Extracted 132 gates and 196 wires to a netlist network with 64 inputs and 87 outputs.

3.34.48.1. Executing ABC.

3.34.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, asynchronously reset by !\rst_ni
Extracted 141 gates and 207 wires to a netlist network with 66 inputs and 90 outputs.

3.34.49.1. Executing ABC.

3.34.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, asynchronously reset by !\rst_ni
Extracted 359 gates and 425 wires to a netlist network with 65 inputs and 64 outputs.

3.34.50.1. Executing ABC.

3.34.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, asynchronously reset by !\rst_ni
Extracted 17 gates and 24 wires to a netlist network with 7 inputs and 10 outputs.

3.34.51.1. Executing ABC.

3.34.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 2744 gates and 3412 wires to a netlist network with 668 inputs and 693 outputs.

3.34.52.1. Executing ABC.

3.34.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, asynchronously reset by !\rst_ni
Extracted 112 gates and 276 wires to a netlist network with 164 inputs and 69 outputs.

3.34.53.1. Executing ABC.

3.34.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, asynchronously reset by !\rst_ni
Extracted 154 gates and 234 wires to a netlist network with 80 inputs and 105 outputs.

3.34.54.1. Executing ABC.

3.34.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 91 gates and 119 wires to a netlist network with 28 inputs and 23 outputs.

3.34.55.1. Executing ABC.

3.34.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, asynchronously reset by !\rst_ni
Extracted 956 gates and 1118 wires to a netlist network with 161 inputs and 82 outputs.

3.34.56.1. Executing ABC.

3.34.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, asynchronously reset by !\rst_ni
Extracted 360 gates and 363 wires to a netlist network with 3 inputs and 72 outputs.

3.34.57.1. Executing ABC.

3.34.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, asynchronously reset by !\rst_ni
Extracted 2480 gates and 2814 wires to a netlist network with 334 inputs and 339 outputs.

3.34.58.1. Executing ABC.

3.34.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97619$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 1030 gates and 1456 wires to a netlist network with 426 inputs and 94 outputs.

3.34.59.1. Executing ABC.

3.34.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, asynchronously reset by !\rst_ni
Extracted 43 gates and 57 wires to a netlist network with 14 inputs and 14 outputs.

3.34.60.1. Executing ABC.

3.34.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.34.61.1. Executing ABC.

3.34.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.34.62.1. Executing ABC.

3.34.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.34.63.1. Executing ABC.

3.34.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684
Extracted 39 gates and 80 wires to a netlist network with 41 inputs and 38 outputs.

3.34.64.1. Executing ABC.

3.34.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722
Extracted 42 gates and 86 wires to a netlist network with 44 inputs and 41 outputs.

3.34.65.1. Executing ABC.

3.34.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712
Extracted 41 gates and 83 wires to a netlist network with 42 inputs and 40 outputs.

3.34.66.1. Executing ABC.

3.34.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706
Extracted 39 gates and 80 wires to a netlist network with 41 inputs and 38 outputs.

3.34.67.1. Executing ABC.

3.34.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, asynchronously reset by !\rst_ni
Extracted 275 gates and 350 wires to a netlist network with 75 inputs and 130 outputs.

3.34.68.1. Executing ABC.

3.34.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.34.69.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  14 cells in clk=\clk_i, en=$abc$113213$abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$113239$abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$113413$abc$110157$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$113428$abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$113436$abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$113450$abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, arst=!\rst_ni, srst={ }
  385 cells in clk=\clk_i, en=$abc$113456$abc$108297$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$114113$abc$97630$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$114124$abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$114149$abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$114447$abc$98442$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  15 cells in clk=\clk_i, en=$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$114482$abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$114502$abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, arst=!\rst_ni, srst={ }
  97 cells in clk=\clk_i, en=$abc$132055$abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$114574$abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$114583$abc$97607$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  2478 cells in clk=\clk_i, en=$abc$114761$abc$110589$verific$n3120$13, arst=!\rst_ni, srst={ }
  232 cells in clk=\clk_i, en=$abc$113845$abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, arst=!\rst_ni, srst={ }
  64 cells in clk=\clk_i, en=$abc$117381$abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734, arst={ }, srst={ }
  332 cells in clk=\clk_i, en=$abc$117497$abc$97266$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$117602$abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$117646$abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$117660$abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656, arst={ }, srst={ }
  60 cells in clk=\clk_i, en=$abc$117773$abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694, arst={ }, srst={ }
  54 cells in clk=\clk_i, en=$abc$117884$abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700, arst={ }, srst={ }
  63 cells in clk=\clk_i, en=$abc$117996$abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676, arst={ }, srst={ }
  62 cells in clk=\clk_i, en=$abc$118109$abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$118222$abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766, arst={ }, srst={ }
  45 cells in clk=\clk_i, en=$abc$118334$abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$118447$abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728, arst={ }, srst={ }
  170 cells in clk=\clk_i, en=$abc$120888$abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, arst=!\rst_ni, srst={ }
  316 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$121542$abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$121548$abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$122007$abc$108814$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$122050$abc$98618$u_reg.intg_err, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en=$abc$122276$abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, arst=!\rst_ni, srst={ }
  124 cells in clk=\clk_i, en=$abc$122435$abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, arst=!\rst_ni, srst={ }
  138 cells in clk=\clk_i, en=$abc$122601$abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$123134$abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, arst=!\rst_ni, srst={ }
  417 cells in clk=\clk_i, en=$abc$122775$abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=$abc$126175$abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, arst=!\rst_ni, srst={ }
  148 cells in clk=\clk_i, en=$abc$126289$abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  906 cells in clk=\clk_i, en=$abc$126562$abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=$abc$127485$abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, arst=!\rst_ni, srst={ }
  137 cells in clk=\clk_i, en=$abc$114595$abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, arst=!\rst_ni, srst={ }
  2260 cells in clk=\clk_i, en=$abc$118566$abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, arst=!\rst_ni, srst={ }
  2484 cells in clk=\clk_i, en=$abc$127846$abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$113248$abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$abc$114520$abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  3264 cells in clk=\clk_i, en=$abc$123155$abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$abc$114303$abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, arst=!\rst_ni, srst={ }
  677 cells in clk=\clk_i, en=$abc$130417$abc$97619$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$131340$abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$abc$131381$abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754, arst={ }, srst={ }
  50 cells in clk=\clk_i, en=$abc$131492$abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740, arst={ }, srst={ }
  62 cells in clk=\clk_i, en=$abc$131603$abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748, arst={ }, srst={ }
  53 cells in clk=\clk_i, en=$abc$131714$abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684, arst={ }, srst={ }
  60 cells in clk=\clk_i, en=$abc$131826$abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722, arst={ }, srst={ }
  42 cells in clk=\clk_i, en=$abc$131941$abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712, arst={ }, srst={ }
  333 cells in clk=\clk_i, en=$abc$132167$abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$132501$abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, arst=!\rst_ni, srst={ }

3.35.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113213$abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 5 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113239$abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$113413$abc$110157$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113428$abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113436$abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113450$abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113456$abc$108297$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 385 gates and 569 wires to a netlist network with 184 inputs and 67 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114113$abc$97630$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114124$abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, asynchronously reset by !\rst_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 11 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114149$abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, asynchronously reset by !\rst_ni
Extracted 117 gates and 178 wires to a netlist network with 61 inputs and 75 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114447$abc$98442$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132522$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132551$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 4 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114482$abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, asynchronously reset by !\rst_ni
Extracted 20 gates and 35 wires to a netlist network with 14 inputs and 12 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114502$abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132055$abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706
Extracted 97 gates and 194 wires to a netlist network with 97 inputs and 61 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114574$abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114583$abc$97607$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114761$abc$110589$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2478 gates and 3715 wires to a netlist network with 1237 inputs and 281 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113845$abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, asynchronously reset by !\rst_ni
Extracted 226 gates and 293 wires to a netlist network with 67 inputs and 98 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117381$abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734
Extracted 64 gates and 132 wires to a netlist network with 68 inputs and 38 outputs.

3.35.25.1. Executing ABC.

3.35.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117497$abc$97266$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 332 gates and 403 wires to a netlist network with 71 inputs and 63 outputs.

3.35.26.1. Executing ABC.

3.35.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117602$abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 52 wires to a netlist network with 12 inputs and 28 outputs.

3.35.27.1. Executing ABC.

3.35.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117646$abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.35.28.1. Executing ABC.

3.35.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117660$abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656
Extracted 58 gates and 119 wires to a netlist network with 61 inputs and 40 outputs.

3.35.29.1. Executing ABC.

3.35.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117773$abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694
Extracted 60 gates and 122 wires to a netlist network with 62 inputs and 37 outputs.

3.35.30.1. Executing ABC.

3.35.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117884$abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700
Extracted 54 gates and 110 wires to a netlist network with 56 inputs and 38 outputs.

3.35.31.1. Executing ABC.

3.35.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117996$abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676
Extracted 63 gates and 129 wires to a netlist network with 66 inputs and 39 outputs.

3.35.32.1. Executing ABC.

3.35.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118109$abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666
Extracted 62 gates and 127 wires to a netlist network with 65 inputs and 38 outputs.

3.35.33.1. Executing ABC.

3.35.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118222$abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 39 outputs.

3.35.34.1. Executing ABC.

3.35.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118334$abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760
Extracted 45 gates and 93 wires to a netlist network with 48 inputs and 37 outputs.

3.35.35.1. Executing ABC.

3.35.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118447$abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728
Extracted 100 gates and 200 wires to a netlist network with 100 inputs and 55 outputs.

3.35.36.1. Executing ABC.

3.35.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$120888$abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, asynchronously reset by !\rst_ni
Extracted 170 gates and 171 wires to a netlist network with 1 inputs and 129 outputs.

3.35.37.1. Executing ABC.

3.35.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 316 gates and 482 wires to a netlist network with 166 inputs and 130 outputs.

3.35.38.1. Executing ABC.

3.35.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$121542$abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.35.39.1. Executing ABC.

3.35.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$121548$abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 28 gates and 39 wires to a netlist network with 11 inputs and 15 outputs.

3.35.40.1. Executing ABC.

3.35.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122007$abc$108814$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 40 gates and 71 wires to a netlist network with 31 inputs and 12 outputs.

3.35.41.1. Executing ABC.

3.35.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122050$abc$98618$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.35.42.1. Executing ABC.

3.35.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122276$abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, asynchronously reset by !\rst_ni
Extracted 128 gates and 177 wires to a netlist network with 48 inputs and 78 outputs.

3.35.43.1. Executing ABC.

3.35.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122435$abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, asynchronously reset by !\rst_ni
Extracted 124 gates and 188 wires to a netlist network with 63 inputs and 80 outputs.

3.35.44.1. Executing ABC.

3.35.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122601$abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, asynchronously reset by !\rst_ni
Extracted 138 gates and 204 wires to a netlist network with 65 inputs and 88 outputs.

3.35.45.1. Executing ABC.

3.35.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$123134$abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, asynchronously reset by !\rst_ni
Extracted 17 gates and 24 wires to a netlist network with 7 inputs and 10 outputs.

3.35.46.1. Executing ABC.

3.35.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122775$abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, asynchronously reset by !\rst_ni
Extracted 417 gates and 483 wires to a netlist network with 66 inputs and 7 outputs.

3.35.47.1. Executing ABC.

3.35.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126175$abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, asynchronously reset by !\rst_ni
Extracted 80 gates and 212 wires to a netlist network with 132 inputs and 69 outputs.

3.35.48.1. Executing ABC.

3.35.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126289$abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, asynchronously reset by !\rst_ni
Extracted 148 gates and 228 wires to a netlist network with 79 inputs and 100 outputs.

3.35.49.1. Executing ABC.

3.35.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132576$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 74 gates and 98 wires to a netlist network with 24 inputs and 19 outputs.

3.35.50.1. Executing ABC.

3.35.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126562$abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, asynchronously reset by !\rst_ni
Extracted 905 gates and 1031 wires to a netlist network with 126 inputs and 70 outputs.

3.35.51.1. Executing ABC.

3.35.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127485$abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, asynchronously reset by !\rst_ni
Extracted 359 gates and 362 wires to a netlist network with 3 inputs and 71 outputs.

3.35.52.1. Executing ABC.

3.35.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114595$abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, asynchronously reset by !\rst_ni
Extracted 137 gates and 207 wires to a netlist network with 69 inputs and 92 outputs.

3.35.53.1. Executing ABC.

3.35.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118566$abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, asynchronously reset by !\rst_ni
Extracted 2133 gates and 2702 wires to a netlist network with 569 inputs and 613 outputs.

3.35.54.1. Executing ABC.

3.35.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127846$abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, asynchronously reset by !\rst_ni
Extracted 2484 gates and 2770 wires to a netlist network with 286 inputs and 303 outputs.

3.35.55.1. Executing ABC.

3.35.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113248$abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, asynchronously reset by !\rst_ni
Extracted 126 gates and 178 wires to a netlist network with 52 inputs and 80 outputs.

3.35.56.1. Executing ABC.

3.35.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114520$abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 53 gates and 56 wires to a netlist network with 3 inputs and 2 outputs.

3.35.57.1. Executing ABC.

3.35.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$123155$abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 3103 gates and 3807 wires to a netlist network with 704 inputs and 955 outputs.

3.35.58.1. Executing ABC.

3.35.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114303$abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, asynchronously reset by !\rst_ni
Extracted 107 gates and 164 wires to a netlist network with 56 inputs and 61 outputs.

3.35.59.1. Executing ABC.

3.35.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130417$abc$97619$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 676 gates and 1061 wires to a netlist network with 385 inputs and 51 outputs.

3.35.60.1. Executing ABC.

3.35.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131340$abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, asynchronously reset by !\rst_ni
Extracted 35 gates and 47 wires to a netlist network with 12 inputs and 12 outputs.

3.35.61.1. Executing ABC.

3.35.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131381$abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754
Extracted 51 gates and 105 wires to a netlist network with 54 inputs and 39 outputs.

3.35.62.1. Executing ABC.

3.35.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131492$abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740
Extracted 50 gates and 102 wires to a netlist network with 52 inputs and 37 outputs.

3.35.63.1. Executing ABC.

3.35.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131603$abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748
Extracted 62 gates and 126 wires to a netlist network with 64 inputs and 37 outputs.

3.35.64.1. Executing ABC.

3.35.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131714$abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684
Extracted 53 gates and 109 wires to a netlist network with 56 inputs and 37 outputs.

3.35.65.1. Executing ABC.

3.35.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131826$abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722
Extracted 60 gates and 123 wires to a netlist network with 63 inputs and 38 outputs.

3.35.66.1. Executing ABC.

3.35.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131941$abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712
Extracted 42 gates and 86 wires to a netlist network with 44 inputs and 37 outputs.

3.35.67.1. Executing ABC.

3.35.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132167$abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, asynchronously reset by !\rst_ni
Extracted 269 gates and 344 wires to a netlist network with 75 inputs and 130 outputs.

3.35.68.1. Executing ABC.

3.35.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132501$abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.35.69.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  14 cells in clk=\clk_i, en=$abc$132507$abc$113213$abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$132522$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$132533$abc$113239$abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$132541$abc$113413$abc$110157$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$132551$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$132557$abc$113428$abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$132565$abc$113436$abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$132576$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$132589$abc$113450$abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, arst=!\rst_ni, srst={ }
  389 cells in clk=\clk_i, en=$abc$137699$abc$113456$abc$108297$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$132982$abc$114113$abc$97630$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$137699$abc$114124$abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$133161$abc$114447$abc$98442$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$132522$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  19 cells in clk=\clk_i, en=$abc$133199$abc$114482$abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$132551$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  16 cells in clk=\clk_i, en=$abc$133218$abc$114502$abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$133011$abc$114149$abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$133370$abc$114574$abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$133378$abc$114583$abc$97607$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$150476$abc$131340$abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, arst=!\rst_ni, srst={ }
  2701 cells in clk=\clk_i, en=$abc$133392$abc$114761$abc$110589$verific$n3120$13, arst=!\rst_ni, srst={ }
  233 cells in clk=\clk_i, en=$abc$135900$abc$113845$abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$136127$abc$117381$abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734, arst={ }, srst={ }
  275 cells in clk=\clk_i, en=$abc$136239$abc$117497$abc$97266$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$136555$abc$117602$abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$136599$abc$117646$abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$abc$150624$abc$131492$abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740, arst={ }, srst={ }
  57 cells in clk=\clk_i, en=$abc$150735$abc$131603$abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748, arst={ }, srst={ }
  52 cells in clk=\clk_i, en=$abc$150846$abc$131714$abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$150957$abc$131826$abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722, arst={ }, srst={ }
  54 cells in clk=\clk_i, en=$abc$136612$abc$117660$abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656, arst={ }, srst={ }
  49 cells in clk=\clk_i, en=$abc$136726$abc$117773$abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694, arst={ }, srst={ }
  57 cells in clk=\clk_i, en=$abc$136837$abc$117884$abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$abc$136949$abc$117996$abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676, arst={ }, srst={ }
  58 cells in clk=\clk_i, en=$abc$137062$abc$118109$abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$137174$abc$118222$abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766, arst={ }, srst={ }
  41 cells in clk=\clk_i, en=$abc$137286$abc$118334$abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$137699$abc$120888$abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$138089$abc$121542$abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$138095$abc$121548$abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$138127$abc$122007$abc$108814$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$138168$abc$122050$abc$98618$u_reg.intg_err, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$138398$abc$122276$abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$138557$abc$122435$abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, arst=!\rst_ni, srst={ }
  137 cells in clk=\clk_i, en=$abc$138716$abc$122601$abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$138887$abc$123134$abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, arst=!\rst_ni, srst={ }
  511 cells in clk=\clk_i, en=$abc$138908$abc$122775$abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=$abc$139420$abc$126175$abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, arst=!\rst_ni, srst={ }
  91 cells in clk=\clk_i, en=$abc$151069$abc$131941$abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$abc$139502$abc$126289$abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$132576$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  855 cells in clk=\clk_i, en=$abc$139763$abc$126562$abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, arst=!\rst_ni, srst={ }
  358 cells in clk=\clk_i, en=$abc$140651$abc$127485$abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$137397$abc$118447$abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$141011$abc$114595$abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, arst=!\rst_ni, srst={ }
  336 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$133235$abc$132055$abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706, arst={ }, srst={ }
  2220 cells in clk=\clk_i, en=$abc$141180$abc$118566$abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$146085$abc$113248$abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, arst=!\rst_ni, srst={ }
  2249 cells in clk=\clk_i, en=$abc$143526$abc$127846$abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$146245$abc$114520$abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  3293 cells in clk=\clk_i, en=$abc$146300$abc$123155$abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  104 cells in clk=\clk_i, en=$abc$149581$abc$114303$abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$150511$abc$131381$abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754, arst={ }, srst={ }
  770 cells in clk=\clk_i, en=$abc$149722$abc$130417$abc$97619$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  332 cells in clk=\clk_i, en=$abc$151180$abc$132167$abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$151511$abc$132501$abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132507$abc$113213$abc$112817$auto$opt_dff.cc:194:make_patterns_logic$13020, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 5 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132522$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132533$abc$113239$abc$109197$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$132541$abc$113413$abc$110157$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132551$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132557$abc$113428$abc$103217$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 5 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132565$abc$113436$abc$109168$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132576$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132589$abc$113450$abc$108807$auto$opt_dff.cc:194:make_patterns_logic$13083, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137699$abc$113456$abc$108297$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 389 gates and 578 wires to a netlist network with 189 inputs and 69 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132982$abc$114113$abc$97630$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137699$abc$114124$abc$95884$auto$opt_dff.cc:194:make_patterns_logic$92361, asynchronously reset by !\rst_ni
Extracted 22 gates and 38 wires to a netlist network with 16 inputs and 16 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133161$abc$114447$abc$98442$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151532$abc$132522$abc$113228$abc$109150$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133199$abc$114482$abc$95917$auto$opt_dff.cc:194:make_patterns_logic$90485, asynchronously reset by !\rst_ni
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 13 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132551$abc$114466$abc$109179$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 5 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133218$abc$114502$abc$95864$auto$opt_dff.cc:219:make_patterns_logic$92404, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133011$abc$114149$abc$99160$auto$opt_dff.cc:219:make_patterns_logic$13002, asynchronously reset by !\rst_ni
Extracted 118 gates and 178 wires to a netlist network with 60 inputs and 75 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133370$abc$114574$abc$97619$auto$opt_dff.cc:194:make_patterns_logic$13067, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133378$abc$114583$abc$97607$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150476$abc$131340$abc$96219$auto$opt_dff.cc:219:make_patterns_logic$90536, asynchronously reset by !\rst_ni
Extracted 34 gates and 48 wires to a netlist network with 14 inputs and 13 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133392$abc$114761$abc$110589$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2701 gates and 4132 wires to a netlist network with 1431 inputs and 517 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135900$abc$113845$abc$95939$auto$opt_dff.cc:219:make_patterns_logic$90582, asynchronously reset by !\rst_ni
Extracted 227 gates and 295 wires to a netlist network with 68 inputs and 99 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136127$abc$117381$abc$95740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$92734
Extracted 52 gates and 105 wires to a netlist network with 53 inputs and 38 outputs.

3.36.25.1. Executing ABC.

3.36.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136239$abc$117497$abc$97266$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 275 gates and 364 wires to a netlist network with 89 inputs and 58 outputs.

3.36.26.1. Executing ABC.

3.36.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136555$abc$117602$abc$97165$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 39 gates and 50 wires to a netlist network with 11 inputs and 28 outputs.

3.36.27.1. Executing ABC.

3.36.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136599$abc$117646$abc$95851$auto$opt_dff.cc:219:make_patterns_logic$92484, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.36.28.1. Executing ABC.

3.36.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150624$abc$131492$abc$95518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$92740
Extracted 53 gates and 109 wires to a netlist network with 56 inputs and 38 outputs.

3.36.29.1. Executing ABC.

3.36.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150735$abc$131603$abc$95407$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$92748
Extracted 57 gates and 117 wires to a netlist network with 60 inputs and 40 outputs.

3.36.30.1. Executing ABC.

3.36.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150846$abc$131714$abc$95074$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$92684
Extracted 52 gates and 107 wires to a netlist network with 55 inputs and 39 outputs.

3.36.31.1. Executing ABC.

3.36.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150957$abc$131826$abc$94962$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$92722
Extracted 59 gates and 121 wires to a netlist network with 62 inputs and 37 outputs.

3.36.32.1. Executing ABC.

3.36.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136612$abc$117660$abc$95629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$92656
Extracted 54 gates and 110 wires to a netlist network with 56 inputs and 39 outputs.

3.36.33.1. Executing ABC.

3.36.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136726$abc$117773$abc$95185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$92694
Extracted 49 gates and 100 wires to a netlist network with 51 inputs and 37 outputs.

3.36.34.1. Executing ABC.

3.36.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136837$abc$117884$abc$94629$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$92700
Extracted 57 gates and 116 wires to a netlist network with 59 inputs and 38 outputs.

3.36.35.1. Executing ABC.

3.36.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136949$abc$117996$abc$94518$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$92676
Extracted 64 gates and 130 wires to a netlist network with 66 inputs and 41 outputs.

3.36.36.1. Executing ABC.

3.36.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137062$abc$118109$abc$94406$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$92666
Extracted 58 gates and 119 wires to a netlist network with 61 inputs and 37 outputs.

3.36.37.1. Executing ABC.

3.36.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137174$abc$118222$abc$94296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$92766
Extracted 59 gates and 120 wires to a netlist network with 61 inputs and 37 outputs.

3.36.38.1. Executing ABC.

3.36.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137286$abc$118334$abc$94185$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$92760
Extracted 41 gates and 85 wires to a netlist network with 44 inputs and 38 outputs.

3.36.39.1. Executing ABC.

3.36.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137699$abc$120888$abc$105045$auto$opt_dff.cc:194:make_patterns_logic$13045, asynchronously reset by !\rst_ni
Extracted 163 gates and 164 wires to a netlist network with 1 inputs and 122 outputs.

3.36.40.1. Executing ABC.

3.36.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138089$abc$121542$abc$105649$auto$opt_dff.cc:194:make_patterns_logic$13036, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.36.41.1. Executing ABC.

3.36.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138095$abc$121548$abc$109577$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 304 wires to a netlist network with 188 inputs and 103 outputs.

3.36.42.1. Executing ABC.

3.36.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138127$abc$122007$abc$108814$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 11 outputs.

3.36.43.1. Executing ABC.

3.36.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138168$abc$122050$abc$98618$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.44.1. Executing ABC.

3.36.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138398$abc$122276$abc$99003$auto$opt_dff.cc:219:make_patterns_logic$12995, asynchronously reset by !\rst_ni
Extracted 123 gates and 169 wires to a netlist network with 46 inputs and 76 outputs.

3.36.45.1. Executing ABC.

3.36.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138557$abc$122435$abc$98845$auto$opt_dff.cc:219:make_patterns_logic$12988, asynchronously reset by !\rst_ni
Extracted 123 gates and 187 wires to a netlist network with 64 inputs and 79 outputs.

3.36.46.1. Executing ABC.

3.36.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138716$abc$122601$abc$99313$auto$opt_dff.cc:219:make_patterns_logic$13009, asynchronously reset by !\rst_ni
Extracted 137 gates and 202 wires to a netlist network with 65 inputs and 88 outputs.

3.36.47.1. Executing ABC.

3.36.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138887$abc$123134$abc$99841$auto$opt_dff.cc:194:make_patterns_logic$13042, asynchronously reset by !\rst_ni
Extracted 17 gates and 24 wires to a netlist network with 7 inputs and 10 outputs.

3.36.48.1. Executing ABC.

3.36.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138908$abc$122775$abc$99487$auto$opt_dff.cc:194:make_patterns_logic$13033, asynchronously reset by !\rst_ni
Extracted 511 gates and 577 wires to a netlist network with 66 inputs and 7 outputs.

3.36.49.1. Executing ABC.

3.36.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139420$abc$126175$abc$108694$auto$opt_dff.cc:194:make_patterns_logic$13086, asynchronously reset by !\rst_ni
Extracted 80 gates and 212 wires to a netlist network with 132 inputs and 69 outputs.

3.36.50.1. Executing ABC.

3.36.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151069$abc$131941$abc$94851$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$92712
Extracted 91 gates and 183 wires to a netlist network with 92 inputs and 59 outputs.

3.36.51.1. Executing ABC.

3.36.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139502$abc$126289$abc$108855$auto$opt_dff.cc:219:make_patterns_logic$12981, asynchronously reset by !\rst_ni
Extracted 148 gates and 230 wires to a netlist network with 82 inputs and 99 outputs.

3.36.52.1. Executing ABC.

3.36.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151586$abc$132576$abc$126475$abc$109047$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 77 gates and 108 wires to a netlist network with 31 inputs and 21 outputs.

3.36.53.1. Executing ABC.

3.36.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139763$abc$126562$abc$96258$auto$opt_dff.cc:194:make_patterns_logic$90459, asynchronously reset by !\rst_ni
Extracted 854 gates and 985 wires to a netlist network with 131 inputs and 76 outputs.

3.36.54.1. Executing ABC.

3.36.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140651$abc$127485$abc$109212$auto$opt_dff.cc:194:make_patterns_logic$13079, asynchronously reset by !\rst_ni
Extracted 358 gates and 361 wires to a netlist network with 3 inputs and 70 outputs.

3.36.55.1. Executing ABC.

3.36.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$137397$abc$118447$abc$94038$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$92728
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 51 outputs.

3.36.56.1. Executing ABC.

3.36.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141011$abc$114595$abc$98457$auto$opt_dff.cc:219:make_patterns_logic$12974, asynchronously reset by !\rst_ni
Extracted 134 gates and 200 wires to a netlist network with 66 inputs and 93 outputs.

3.36.57.1. Executing ABC.

3.36.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 336 gates and 538 wires to a netlist network with 202 inputs and 126 outputs.

3.36.58.1. Executing ABC.

3.36.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133235$abc$132055$abc$94740$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$92706
Extracted 70 gates and 141 wires to a netlist network with 71 inputs and 39 outputs.

3.36.59.1. Executing ABC.

3.36.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141180$abc$118566$abc$103224$auto$opt_dff.cc:194:make_patterns_logic$13048, asynchronously reset by !\rst_ni
Extracted 2093 gates and 2627 wires to a netlist network with 534 inputs and 606 outputs.

3.36.60.1. Executing ABC.

3.36.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146085$abc$113248$abc$109854$auto$opt_dff.cc:219:make_patterns_logic$12967, asynchronously reset by !\rst_ni
Extracted 126 gates and 179 wires to a netlist network with 53 inputs and 80 outputs.

3.36.61.1. Executing ABC.

3.36.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$143526$abc$127846$abc$105719$auto$opt_dff.cc:194:make_patterns_logic$13039, asynchronously reset by !\rst_ni
Extracted 2249 gates and 2750 wires to a netlist network with 501 inputs and 523 outputs.

3.36.62.1. Executing ABC.

3.36.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146245$abc$114520$abc$97213$auto$opt_dff.cc:219:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 54 gates and 57 wires to a netlist network with 3 inputs and 2 outputs.

3.36.63.1. Executing ABC.

3.36.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146300$abc$123155$abc$99862$auto$opt_dff.cc:194:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 3132 gates and 3854 wires to a netlist network with 722 inputs and 972 outputs.

3.36.64.1. Executing ABC.

3.36.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$149581$abc$114303$abc$110012$auto$opt_dff.cc:219:make_patterns_logic$12960, asynchronously reset by !\rst_ni
Extracted 104 gates and 158 wires to a netlist network with 54 inputs and 61 outputs.

3.36.65.1. Executing ABC.

3.36.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$150511$abc$131381$abc$95296$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$92754
Extracted 46 gates and 95 wires to a netlist network with 49 inputs and 39 outputs.

3.36.66.1. Executing ABC.

3.36.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$149722$abc$130417$abc$97619$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 769 gates and 1182 wires to a netlist network with 413 inputs and 84 outputs.

3.36.67.1. Executing ABC.

3.36.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151180$abc$132167$abc$112868$auto$opt_dff.cc:194:make_patterns_logic$13015, asynchronously reset by !\rst_ni
Extracted 268 gates and 342 wires to a netlist network with 74 inputs and 129 outputs.

3.36.68.1. Executing ABC.

3.36.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151511$abc$132501$abc$113201$auto$opt_dff.cc:194:make_patterns_logic$13012, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.36.69.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~283 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~723 debug messages>
Removed a total of 241 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 88280 unused wires.
<suppressed ~264 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_Sryp26/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 14733 gates and 17503 wires to a netlist network with 2770 inputs and 1841 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 2770  #Luts =  4421  Max Lvl =  46  Avg Lvl =  15.78  [   1.12 sec. at Pass 0]
DE:   #PIs = 2770  #Luts =  3798  Max Lvl =  32  Avg Lvl =  11.72  [  78.54 sec. at Pass 1]
DE:   #PIs = 2770  #Luts =  3715  Max Lvl =  32  Avg Lvl =  11.62  [  12.36 sec. at Pass 2]
DE:   #PIs = 2770  #Luts =  3695  Max Lvl =  31  Avg Lvl =  11.95  [  20.79 sec. at Pass 3]
DE:   #PIs = 2770  #Luts =  3665  Max Lvl =  32  Avg Lvl =  11.18  [  15.36 sec. at Pass 4]
DE:   #PIs = 2770  #Luts =  3660  Max Lvl =  32  Avg Lvl =  11.57  [  29.85 sec. at Pass 5]
DE:   #PIs = 2770  #Luts =  3644  Max Lvl =  32  Avg Lvl =  11.59  [  18.78 sec. at Pass 6]
DE:   #PIs = 2770  #Luts =  3641  Max Lvl =  32  Avg Lvl =  11.95  [  31.99 sec. at Pass 7]
DE:   #PIs = 2770  #Luts =  3630  Max Lvl =  31  Avg Lvl =  11.63  [  20.77 sec. at Pass 8]
DE:   #PIs = 2770  #Luts =  3630  Max Lvl =  31  Avg Lvl =  11.63  [  31.93 sec. at Pass 9]
DE:   #PIs = 2770  #Luts =  3627  Max Lvl =  30  Avg Lvl =  12.00  [  20.24 sec. at Pass 10]
DE:   #PIs = 2770  #Luts =  3625  Max Lvl =  33  Avg Lvl =  13.41  [  28.30 sec. at Pass 11]
DE:   #PIs = 2770  #Luts =  3620  Max Lvl =  31  Avg Lvl =  12.30  [  20.11 sec. at Pass 12]
DE:   #PIs = 2770  #Luts =  3620  Max Lvl =  31  Avg Lvl =  12.30  [  35.21 sec. at Pass 13]
DE:   #PIs = 2770  #Luts =  3620  Max Lvl =  31  Avg Lvl =  12.30  [   4.45 sec. at Pass 14]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$151532$auto$blifparse.cc:362:parse_blif$151533 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$152067$auto$blifparse.cc:362:parse_blif$152071 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152067$auto$blifparse.cc:362:parse_blif$152070 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152067$auto$blifparse.cc:362:parse_blif$152069 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152067$auto$blifparse.cc:362:parse_blif$152068 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$151574$auto$blifparse.cc:362:parse_blif$151575 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$152032$auto$blifparse.cc:362:parse_blif$152036 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152032$auto$blifparse.cc:362:parse_blif$152035 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152032$auto$blifparse.cc:362:parse_blif$152034 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152032$auto$blifparse.cc:362:parse_blif$152033 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$151561$auto$blifparse.cc:362:parse_blif$151562 ($_DFFE_PN0P_) from module hmac (removing D path).
Removing always-active EN on $abc$158610$auto$blifparse.cc:362:parse_blif$158613 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$158610$auto$blifparse.cc:362:parse_blif$158612 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$158610$auto$blifparse.cc:362:parse_blif$158611 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $abc$151561$auto$blifparse.cc:362:parse_blif$151562 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$151574$auto$blifparse.cc:362:parse_blif$151575 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$151532$auto$blifparse.cc:362:parse_blif$151533 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 7 unused cells and 16609 unused wires.
<suppressed ~97 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.40.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.40.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.40.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.40.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 8 inverters.

yosys> stat

3.42. Printing statistics.

=== hmac ===

   Number of wires:               6662
   Number of wire bits:          22966
   Number of public wires:        1594
   Number of public wire bits:   16759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6282
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                 1630
     $_DFFE_PN1P_                    6
     $_DFFE_PP_                    588
     $_DFF_PN0_                     91
     $_DFF_PN1_                      2
     $lut                         3599
     adder_carry                   364


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== hmac ===

   Number of wires:               6662
   Number of wire bits:          22966
   Number of public wires:        1594
   Number of public wire bits:   16759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6282
     $_DFFE_PN0N_                    2
     $_DFFE_PN0P_                 1630
     $_DFFE_PN1P_                    6
     $_DFFE_PP0P_                  588
     $_DFF_PN0_                     91
     $_DFF_PN1_                      2
     $lut                         3599
     adder_carry                   364


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/meri/Documents/workspace/de-issue/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6644 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~97237 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~46500 debug messages>
Removed a total of 15500 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 20068 unused wires.
<suppressed ~3 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3010 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 667 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_Sryp26/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 16547 gates and 19303 wires to a netlist network with 2754 inputs and 1822 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 2754  #Luts =  3621  Max Lvl =  33  Avg Lvl =  12.42  [   1.80 sec. at Pass 0]
DE:   #PIs = 2754  #Luts =  3621  Max Lvl =  33  Avg Lvl =  12.42  [  77.12 sec. at Pass 1]
DE:   #PIs = 2754  #Luts =  3609  Max Lvl =  31  Avg Lvl =  11.68  [  17.31 sec. at Pass 2]
DE:   #PIs = 2754  #Luts =  3609  Max Lvl =  31  Avg Lvl =  11.68  [  28.34 sec. at Pass 3]
DE:   #PIs = 2754  #Luts =  3585  Max Lvl =  32  Avg Lvl =  12.39  [  17.37 sec. at Pass 4]
DE:   #PIs = 2754  #Luts =  3585  Max Lvl =  32  Avg Lvl =  12.39  [  34.50 sec. at Pass 5]
DE:   #PIs = 2754  #Luts =  3585  Max Lvl =  32  Avg Lvl =  12.39  [  19.56 sec. at Pass 6]
DE:   #PIs = 2754  #Luts =  3585  Max Lvl =  32  Avg Lvl =  12.39  [  24.02 sec. at Pass 7]
DE:   #PIs = 2754  #Luts =  3585  Max Lvl =  32  Avg Lvl =  12.39  [   3.76 sec. at Pass 8]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 14883 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \hmac

3.56.2. Analyzing design hierarchy..
Top module:  \hmac
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== hmac ===

   Number of wires:               6642
   Number of wire bits:          22946
   Number of public wires:        1594
   Number of public wire bits:   16759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6268
     $lut                         3585
     adder_carry                   364
     dffsre                       2319


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1502 unused wires.
<suppressed ~1502 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\hmac'.

Warnings: 783 unique messages, 783 total
End of script. Logfile hash: c875a92948, CPU: user 279.31s system 6.17s, MEM: 310.95 MB peak
Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os)
Time spent: 92% 6x abc (3157 sec), 3% 41x opt_dff (116 sec), ...
real 1103.17
user 3214.10
sys 189.03
