<!-- Profile README lives at: github.com/<your-username>/<your-username> -->

# Hi, Iâ€™m Jinho ğŸ‘‹
**EE @ UofT | FPGA & Embedded | Backend Systems | Product-minded builder**

I design and ship systems end-to-end â€” from **schematics/Verilog** to **validated PCBs**, and from **APIs** to **production metrics**.

---

## ğŸš€ Featured Projects
### Project Name A
> One-liner value prop.  
**Tech:** `Verilog` Â· `Quartus` Â· `ModelSim`  
**Proof:** 100 MHz timing closure Â· <1 ns slack Â· 8% LUT / 3% BRAM  
<img src="assets/projA-diagram.png" alt="Block diagram of Project A" width="420" />

### Project Name B
> One-liner value prop.  
**Tech:** `Node.js` Â· `Express` Â· `MySQL` Â· `SBERT`  
**Impact:** 1.3M MAU analyzed Â· 120 ms P95 latency Â· +34% promo conversion  
<img src="assets/projB-ui.png" alt="ShareSpace UI" width="420" />

---

## ğŸ§° Tech Stack
**Hardware Design:** `Verilog/SystemVerilog`, `Quartus`, `ModelSim`, `LTspice`  
**Embedded/Firmware:** `C/C++`, `STM32`, `FreeRTOS`  
**Backend/Web:** `Node.js`, `Express`, `MySQL`, `Flask`, `Socket.IO`  
**Data/ML:** `Python`, `scikit-learn`, `LightFM`, `SBERT`  
**Tools:** `Git`, `Altium`, `MATLAB`, `Linux`

---

## ğŸ“Š Highlights
- X custom PCBs (RF / analog / digital), fully validated on bench  
- Y FPGA projects (audio DSP, VGA UI, â€¦)  
- Z production services (APIs, messaging, analytics)

---

## ğŸ§­ Leadership & Outreach
- Director of Events, **KESA** â€” led N events for ~M attendees; built L-person team  
- Business Intern, **NAVER Z (ZEPETO)** â€” ran gift card promo (bonus ZEM up to 34%); analyzed US MAU/DAU; partner ops with BHN/Givex/InComm  
- Founder, **ShareSpace** â€” AI roommate matching with SBERT similarity + real-time messaging

---

## ğŸ”— Letâ€™s Connect
[LinkedIn](https://â€¦) Â· [Portfolio](https://â€¦) Â· [Email](mailto:you@domain.com)

> â€œShort, punchy personal motto.â€
