

================================================================
== Vitis HLS Report for 'M2S_addr_ap_uint_8_ap_uint_8_s'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 23 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 12 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 24 [1/1] (1.09ns)   --->   "%offsets_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %offsets" [./dma.h:56->deform.cpp:157]   --->   Operation 24 'read' 'offsets_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [./dma.h:56->deform.cpp:157]   --->   Operation 25 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (1.09ns)   --->   "%deform_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %deform" [./dma.h:56->deform.cpp:157]   --->   Operation 26 'read' 'deform_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (1.09ns)   --->   "%skip3_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3" [./dma.h:56->deform.cpp:157]   --->   Operation 27 'read' 'skip3_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (1.09ns)   --->   "%CONV_D_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %CONV_D_loc"   --->   Operation 28 'read' 'CONV_D_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.52ns)   --->   "%select_ln57 = select i1 %deform_read, i32 %batch_read, i32 0" [./dma.h:57->deform.cpp:157]   --->   Operation 29 'select' 'select_ln57' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 30 [5/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 30 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 31 [4/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 31 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 32 [3/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 32 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 33 [2/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 33 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 34 [1/5] (2.02ns)   --->   "%mul_i_i = mul i32 %CONV_D_loc_read, i32 %CONV_D_loc_read"   --->   Operation 34 'mul' 'mul_i_i' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %select_ln57" [./dma.h:56->deform.cpp:157]   --->   Operation 35 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i32 %mul_i_i" [./dma.h:56->deform.cpp:157]   --->   Operation 36 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [5/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 37 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 38 [4/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 38 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 39 [3/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 39 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 40 [2/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 40 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %deform, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %offsets, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem5, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_11, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/5] (2.02ns)   --->   "%mul_ln56 = mul i64 %zext_ln56, i64 %zext_ln56_1" [./dma.h:56->deform.cpp:157]   --->   Operation 50 'mul' 'mul_ln56' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.48ns)   --->   "%br_ln60 = br void" [./dma.h:60->deform.cpp:157]   --->   Operation 51 'br' 'br_ln60' <Predicate = true> <Delay = 0.48>

State 12 <SV = 11> <Delay = 1.63>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %entry, i64 %add_ln60, void %.split._crit_edge.i.i" [./dma.h:60->deform.cpp:157]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%rep = phi i32 0, void %entry, i32 %add_ln61, void %.split._crit_edge.i.i" [./dma.h:61->deform.cpp:157]   --->   Operation 53 'phi' 'rep' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (1.47ns)   --->   "%add_ln60 = add i64 %indvar_flatten, i64 1" [./dma.h:60->deform.cpp:157]   --->   Operation 54 'add' 'add_ln60' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln56" [./dma.h:60->deform.cpp:157]   --->   Operation 55 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %._crit_edge.loopexit.i.i, void %.exit" [./dma.h:60->deform.cpp:157]   --->   Operation 56 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (1.11ns)   --->   "%icmp_ln61 = icmp_eq  i32 %rep, i32 %mul_i_i" [./dma.h:61->deform.cpp:157]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [1/1] (0.52ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i32 0, i32 %rep" [./dma.h:60->deform.cpp:157]   --->   Operation 58 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %skip3_read, void, void %.split._crit_edge.i.i" [./dma.h:63->deform.cpp:157]   --->   Operation 59 'br' 'br_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_1_VITIS_LOOP_61_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %select_ln60" [./dma.h:61->deform.cpp:157]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:61->deform.cpp:157]   --->   Operation 62 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [./dma.h:61->deform.cpp:157]   --->   Operation 63 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (1.47ns)   --->   "%add_ln64 = add i64 %offsets_read, i64 %zext_ln61" [./dma.h:64->deform.cpp:157]   --->   Operation 64 'add' 'add_ln64' <Predicate = (!icmp_ln60 & !skip3_read)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i8 %gmem5, i64 %add_ln64" [./dma.h:64->deform.cpp:157]   --->   Operation 65 'getelementptr' 'gmem5_addr' <Predicate = (!icmp_ln60 & !skip3_read)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (1.20ns)   --->   "%add_ln61 = add i32 %select_ln60, i32 1" [./dma.h:61->deform.cpp:157]   --->   Operation 66 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.19>
ST_14 : Operation 68 [7/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 68 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 69 [6/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 69 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 70 [5/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 70 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 71 [4/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 71 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.19>
ST_18 : Operation 72 [3/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 72 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.19>
ST_19 : Operation 73 [2/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 73 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 74 [1/7] (2.19ns)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem5_addr, i32 1" [./dma.h:64->deform.cpp:157]   --->   Operation 74 'readreq' 'gmem5_load_req' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.19>
ST_21 : Operation 75 [1/1] (2.19ns)   --->   "%gmem5_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem5_addr" [./dma.h:64->deform.cpp:157]   --->   Operation 75 'read' 'gmem5_addr_read' <Predicate = (!skip3_read)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 76 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %s_mem, i8 %gmem5_addr_read" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'write' 'write_ln174' <Predicate = (!skip3_read)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln65 = br void %.split._crit_edge.i.i" [./dma.h:65->deform.cpp:157]   --->   Operation 77 'br' 'br_ln65' <Predicate = (!skip3_read)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.62ns
The critical path consists of the following:
	fifo read on port 'batch' (./dma.h:56->deform.cpp:157) [16]  (1.1 ns)
	'select' operation ('batch', ./dma.h:57->deform.cpp:157) [22]  (0.525 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_i_i') [23]  (2.02 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_i_i') [23]  (2.02 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_i_i') [23]  (2.02 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_i_i') [23]  (2.02 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_i_i') [23]  (2.02 ns)

 <State 7>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', ./dma.h:56->deform.cpp:157) [26]  (2.02 ns)

 <State 8>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', ./dma.h:56->deform.cpp:157) [26]  (2.02 ns)

 <State 9>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', ./dma.h:56->deform.cpp:157) [26]  (2.02 ns)

 <State 10>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', ./dma.h:56->deform.cpp:157) [26]  (2.02 ns)

 <State 11>: 2.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln56', ./dma.h:56->deform.cpp:157) [26]  (2.02 ns)

 <State 12>: 1.64ns
The critical path consists of the following:
	'phi' operation ('rep', ./dma.h:61->deform.cpp:157) with incoming values : ('add_ln61', ./dma.h:61->deform.cpp:157) [30]  (0 ns)
	'icmp' operation ('icmp_ln61', ./dma.h:61->deform.cpp:157) [36]  (1.11 ns)
	'select' operation ('select_ln60', ./dma.h:60->deform.cpp:157) [37]  (0.525 ns)

 <State 13>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln64', ./dma.h:64->deform.cpp:157) [43]  (1.47 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem5' (./dma.h:64->deform.cpp:157) [45]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	bus read on port 'gmem5' (./dma.h:64->deform.cpp:157) [46]  (2.19 ns)

 <State 22>: 1.1ns
The critical path consists of the following:
	fifo write on port 's_mem' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [47]  (1.1 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
