verilog axi_infrastructure_v1_1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/sc_util_v1_0_vl_rfs.sv" \

sv axi_protocol_checker_v2_0_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5c1/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv axi_vip_v1_1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/8b42/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_2 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_processing_system7_0_0/sim/system_axo_axi_processing_system7_0_0.v" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_bram_ctrl_0_bram_2/sim/system_axo_axi_axi_bram_ctrl_0_bram_2.v" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/sim/bd_470a.v" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/786b/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_10/sim/bd_470a_s00a2s_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/92d2/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_16/sim/bd_470a_m00s2a_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_23/sim/bd_470a_m01s2a_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/fa70/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_29/sim/bd_470a_m01e_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/sc_node_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_24/sim/bd_470a_m01arn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_25/sim/bd_470a_m01rn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_26/sim/bd_470a_m01awn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_27/sim/bd_470a_m01wn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_28/sim/bd_470a_m01bn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_22/sim/bd_470a_m00e_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_17/sim/bd_470a_m00arn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_18/sim/bd_470a_m00rn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_19/sim/bd_470a_m00awn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_20/sim/bd_470a_m00wn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_21/sim/bd_470a_m00bn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_11/sim/bd_470a_sarn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_12/sim/bd_470a_srn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_13/sim/bd_470a_sawn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_14/sim/bd_470a_swn_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_15/sim/bd_470a_sbn_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/8ad6/hdl/sc_mmu_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_7/sim/bd_470a_s00mmu_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/0f5f/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_8/sim/bd_470a_s00tr_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/925a/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_9/sim/bd_470a_s00sic_0.sv" \

sv smartconnect_v1_0 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/1b0c/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_2/sim/bd_470a_arsw_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_3/sim/bd_470a_rsw_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_4/sim/bd_470a_awsw_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_5/sim/bd_470a_wsw_0.sv" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_6/sim/bd_470a_bsw_0.sv" \

verilog xlconstant_v1_1_3 --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/bd_0/ip/ip_0/sim/bd_470a_one_0.v" \
"../../../bd/system_axo_axi/ip/system_axo_axi_axi_smc_1/sim/system_axo_axi_axi_smc_1.v" \
"../../../bd/system_axo_axi/sim/system_axo_axi.v" \
"../../../bd/system_axo_axi/ipshared/f4ed/hdl/ANDXOR_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ipshared/f4ed/src/andxor.sv" \

verilog xil_defaultlib --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/ec67/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/d5d3/hdl/verilog" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/e0a2/hdl" --include "../../../../bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/571c/hdl/verilog" \
"../../../bd/system_axo_axi/ipshared/f4ed/hdl/ANDXOR_v1_0.v" \
"../../../bd/system_axo_axi/ip/system_axo_axi_ANDXOR_0_0/sim/system_axo_axi_ANDXOR_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
