# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pulse_Gen.srcs/sources_1/ip/C_COUNTER_INT/sim/C_COUNTER_INT.vhd" \
"../../../../Pulse_Gen.srcs/sources_1/new/GEN_CORE.vhd" \
"../../../../Pulse_Gen.srcs/sim_1/new/GEN_CORE_TB.vhd" \

# Do not sort compile order
nosort
