
foo.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <vectortable>:
   0:	20001000 	andcs	r1, r0, r0
   4:	000000b1 	strheq	r0, [r0], -r1
	...
  3c:	000000c1 	andeq	r0, r0, r1, asr #1
	...

000000b0 <resethandler>:

    .section .text
    .align 1
    .type resethandler, %function
resethandler:
    ldr r0, =SYST_RVR
  b0:	4820      	ldr	r0, [pc, #128]	@ (134 <main3+0x4>)
    ldr r1, =timeout
  b2:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
    str r1, [r0]
  b6:	6001      	str	r1, [r0, #0]

    ldr r0, =SYST_CSR
  b8:	481f      	ldr	r0, [pc, #124]	@ (138 <main3+0x8>)
    mov r1, #7
  ba:	2107      	movs	r1, #7
    str r1, [r0]
  bc:	6001      	str	r1, [r0, #0]

    b .
  be:	e7fe      	b.n	be <resethandler+0xe>

000000c0 <systickhandler>:

    .section .text
    .align 1
    .type systickhandler, %function
systickhandler:
    push {r4-r7}
  c0:	b4f0      	push	{r4, r5, r6, r7}
    mov r0, r8
  c2:	4640      	mov	r0, r8
    mov r1, r9
  c4:	4649      	mov	r1, r9
    mov r2, r10
  c6:	4652      	mov	r2, sl
    mov r3, r11
  c8:	465b      	mov	r3, fp
    push {r0-r3}
  ca:	b40f      	push	{r0, r1, r2, r3}

000000cc <switch>:

switch:
    ldr r0, =stackaddress + 12
  cc:	481b      	ldr	r0, [pc, #108]	@ (13c <main3+0xc>)
    ldr r1, [r0]
  ce:	6801      	ldr	r1, [r0, #0]

    ldr r2, =stackaddress + 16
  d0:	4a1b      	ldr	r2, [pc, #108]	@ (140 <main3+0x10>)
    ldr r3, [r2]
  d2:	6813      	ldr	r3, [r2, #0]

    mov r4, #4
  d4:	2404      	movs	r4, #4

    mov sp, r1
  d6:	468d      	mov	sp, r1
    add r3, r3, #1
  d8:	3301      	adds	r3, #1
    str r3, [r2]
  da:	6013      	str	r3, [r2, #0]

    ldr r1, =stackaddress
  dc:	4919      	ldr	r1, [pc, #100]	@ (144 <main3+0x14>)
    mul r4, r4, r3
  de:	435c      	muls	r4, r3
    add r1, r1, r4
  e0:	1909      	adds	r1, r1, r4
    ldr r1, [r1]
  e2:	6809      	ldr	r1, [r1, #0]
    str r1, [r0]
  e4:	6001      	str	r1, [r0, #0]

    cmp r3, #3
  e6:	2b03      	cmp	r3, #3
    beq resetnextstack
  e8:	d000      	beq.n	ec <resetnextstack>
    b magic
  ea:	e004      	b.n	f6 <magic>

000000ec <resetnextstack>:

resetnextstack:
    ldr r1, =stackaddress
  ec:	4915      	ldr	r1, [pc, #84]	@ (144 <main3+0x14>)
    ldr r1, [r1]
  ee:	6809      	ldr	r1, [r1, #0]
    str r1, [r0]
  f0:	6001      	str	r1, [r0, #0]

    mov r3, #0
  f2:	2300      	movs	r3, #0
    str r3, [r2]
  f4:	6013      	str	r3, [r2, #0]

000000f6 <magic>:

magic:
    pop {r0-r3}
  f6:	bc0f      	pop	{r0, r1, r2, r3}
    mov r8, r0
  f8:	4680      	mov	r8, r0
    mov r9, r1
  fa:	4689      	mov	r9, r1
    mov r10, r2
  fc:	4692      	mov	sl, r2
    mov r11, r3
  fe:	469b      	mov	fp, r3
    pop {r4-r7}
 100:	bcf0      	pop	{r4, r5, r6, r7}

    bx lr
 102:	4770      	bx	lr
 104:	f3af 8000 	nop.w
 108:	f3af 8000 	nop.w
 10c:	f3af 8000 	nop.w

00000110 <main1>:
    .section .text
    .p2align 4
    .globl main1
    .type main1, %function
main1 :
    add r0, r0, #1
 110:	3001      	adds	r0, #1
    b main1
 112:	e7fd      	b.n	110 <main1>
 114:	f3af 8000 	nop.w
 118:	f3af 8000 	nop.w
 11c:	f3af 8000 	nop.w

00000120 <main2>:
    .section .text
    .p2align 4
    .globl main2
    .type main2, %function
main2 :
    add r1, r1, #1
 120:	3101      	adds	r1, #1
    b main2
 122:	e7fd      	b.n	120 <main2>
 124:	f3af 8000 	nop.w
 128:	f3af 8000 	nop.w
 12c:	f3af 8000 	nop.w

00000130 <main3>:
    .section .text
    .p2align 4
    .globl main3
    .type main3, %function
main3 :
    add r0, r0, #1
 130:	3001      	adds	r0, #1
    b main3
 132:	e7fd      	b.n	130 <main3>
    ldr r0, =SYST_RVR
 134:	e000e014 	and	lr, r0, r4, lsl r0
    ldr r0, =SYST_CSR
 138:	e000e010 	and	lr, r0, r0, lsl r0
    ldr r0, =stackaddress + 12
 13c:	00000360 	andeq	r0, r0, r0, ror #6
    ldr r2, =stackaddress + 16
 140:	00000364 	andeq	r0, r0, r4, ror #6
    ldr r1, =stackaddress
 144:	00000354 	andeq	r0, r0, r4, asr r3

Disassembly of section .data:

00000150 <stack1>:
 150:	00000018 	andeq	r0, r0, r8, lsl r0
 154:	00000019 	andeq	r0, r0, r9, lsl r0
 158:	0000001a 	andeq	r0, r0, sl, lsl r0
 15c:	0000001b 	andeq	r0, r0, fp, lsl r0
 160:	00000014 	andeq	r0, r0, r4, lsl r0
 164:	00000015 	andeq	r0, r0, r5, lsl r0
 168:	00000016 	andeq	r0, r0, r6, lsl r0
 16c:	00000017 	andeq	r0, r0, r7, lsl r0
 170:	00000010 	andeq	r0, r0, r0, lsl r0
 174:	00000011 	andeq	r0, r0, r1, lsl r0
 178:	00000012 	andeq	r0, r0, r2, lsl r0
 17c:	00000013 	andeq	r0, r0, r3, lsl r0
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	00000309 	andeq	r0, r0, r9, lsl #6
 188:	00000111 	andeq	r0, r0, r1, lsl r1
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
	...

00000200 <stack2>:
 200:	00000028 	andeq	r0, r0, r8, lsr #32
 204:	00000029 	andeq	r0, r0, r9, lsr #32
 208:	0000002a 	andeq	r0, r0, sl, lsr #32
 20c:	0000002b 	andeq	r0, r0, fp, lsr #32
 210:	00000024 	andeq	r0, r0, r4, lsr #32
 214:	00000025 	andeq	r0, r0, r5, lsr #32
 218:	00000026 	andeq	r0, r0, r6, lsr #32
 21c:	00000027 	andeq	r0, r0, r7, lsr #32
 220:	00000020 	andeq	r0, r0, r0, lsr #32
 224:	00000021 	andeq	r0, r0, r1, lsr #32
 228:	00000022 	andeq	r0, r0, r2, lsr #32
 22c:	00000023 	andeq	r0, r0, r3, lsr #32
 230:	0000002c 	andeq	r0, r0, ip, lsr #32
 234:	00000309 	andeq	r0, r0, r9, lsl #6
 238:	00000121 	andeq	r0, r0, r1, lsr #2
 23c:	01000000 	mrseq	r0, (UNDEF: 0)
	...

000002b0 <stack3>:
 2b0:	00000038 	andeq	r0, r0, r8, lsr r0
 2b4:	00000039 	andeq	r0, r0, r9, lsr r0
 2b8:	0000003a 	andeq	r0, r0, sl, lsr r0
 2bc:	0000003b 	andeq	r0, r0, fp, lsr r0
 2c0:	00000034 	andeq	r0, r0, r4, lsr r0
 2c4:	00000035 	andeq	r0, r0, r5, lsr r0
 2c8:	00000036 	andeq	r0, r0, r6, lsr r0
 2cc:	00000037 	andeq	r0, r0, r7, lsr r0
 2d0:	00000030 	andeq	r0, r0, r0, lsr r0
 2d4:	00000031 	andeq	r0, r0, r1, lsr r0
 2d8:	00000032 	andeq	r0, r0, r2, lsr r0
 2dc:	00000033 	andeq	r0, r0, r3, lsr r0
 2e0:	0000003c 	andeq	r0, r0, ip, lsr r0
 2e4:	00000309 	andeq	r0, r0, r9, lsl #6
 2e8:	00000131 	andeq	r0, r0, r1, lsr r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
	...

00000354 <stackaddress>:
 354:	00000150 	andeq	r0, r0, r0, asr r1
 358:	00000200 	andeq	r0, r0, r0, lsl #4
 35c:	000002b0 			@ <UNDEFINED> instruction: 0x000002b0
 360:	00000150 	andeq	r0, r0, r0, asr r1
 364:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002041 	andeq	r2, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000016 	andeq	r0, r0, r6, lsl r0
  10:	726f4305 	rsbvc	r4, pc, #335544320	@ 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	@ 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	Address 0x20 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000070 	andeq	r0, r0, r0, ror r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000a0efb 	strdeq	r0, [sl], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73657400 	cmnvc	r5, #0, 8
  1c:	6f665f74 	svcvs	0x00665f74
  20:	00532e6f 	subseq	r2, r3, pc, ror #28
  24:	00000000 	andeq	r0, r0, r0
  28:	b0020500 	andlt	r0, r2, r0, lsl #10
  2c:	03000000 	movweq	r0, #0
  30:	2c1e0110 	ldfcss	f0, [lr], {16}
  34:	1f1e1e1f 	svcne	0x001e1e1f
  38:	1e1e1e23 	cdpne	14, 1, cr1, cr14, cr3, {1}
  3c:	1e201e1e 	mcrne	14, 1, r1, cr0, cr14, {0}
  40:	1f1f1e1f 	svcne	0x001f1e1f
  44:	1e1f1e1e 	mrcne	14, 0, r1, cr15, cr14, {0}
  48:	1f1e1e1e 	svcne	0x001e1e1e
  4c:	1e201e1e 	mcrne	14, 1, r1, cr0, cr14, {0}
  50:	201e1f1e 	andscs	r1, lr, lr, lsl pc
  54:	1e1e1e1e 	mrcne	14, 0, r1, cr14, cr14, {0}
  58:	cf031f1e 	svcgt	0x00031f1e
  5c:	781e7100 	ldmdavc	lr, {r8, ip, sp, lr}
  60:	031e781e 	tsteq	lr, #1966080	@ 0x1e0000
  64:	2f1d7ee4 	svccs	0x001d7ee4
  68:	2e2b1203 	cdpcs	2, 2, cr1, cr11, cr3, {0}
  6c:	022b0903 	eoreq	r0, fp, #49152	@ 0xc000
  70:	01010002 	tsteq	r1, r2

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
  14:	00000148 	andeq	r0, r0, r8, asr #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000b 	andeq	r0, r0, fp
  20:	00000026 	andeq	r0, r0, r6, lsr #32
  24:	Address 0x24 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	@ 0x80000001
   8:	1b0e0301 	blne	380c14 <stackaddress+0x3808c0>
   c:	130e250e 	movwne	r2, #58638	@ 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	000000b0 	strheq	r0, [r0], -r0	@ <UNPREDICTABLE>
  14:	00000098 	muleq	r0, r8, r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74736574 	ldrbtvc	r6, [r3], #-1396	@ 0xfffffa8c
   4:	6f6f665f 	svcvs	0x006f665f
   8:	2f00532e 	svccs	0x0000532e
   c:	6b726f77 	blvs	1c9bdf0 <stackaddress+0x1c9ba9c>
  10:	63617073 	cmnvs	r1, #115	@ 0x73
  14:	612f7365 			@ <UNDEFINED> instruction: 0x612f7365
  18:	6d2d6d72 	stcvs	13, cr6, [sp, #-456]!	@ 0xfffffe38
  1c:	7373612d 	cmnvc	r3, #1073741835	@ 0x4000000b
  20:	6c626d65 	stclvs	13, cr6, [r2], #-404	@ 0xfffffe6c
  24:	4e470079 	mcrmi	0, 2, r0, cr7, cr9, {3}
  28:	53412055 	movtpl	r2, #4181	@ 0x1055
  2c:	342e3220 	strtcc	r3, [lr], #-544	@ 0xfffffde0
  30:	Address 0x30 is out of bounds.

