#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000113a8e0 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
v00000000014f2e90_0 .var "Clk", 0 0;
v00000000014f22b0_0 .var "Start", 0 0;
S_0000000001076280 .scope module, "CPU" "Simple_Single_CPU" 2 28, 3 11 0, S_000000000113a8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_00000000010f6180 .functor AND 1, L_00000000014f25d0, L_00000000014f11d0, C4<1>, C4<1>;
L_00000000010f6570 .functor AND 1, L_000000000154bd40, L_000000000154c2e0, C4<1>, C4<1>;
L_00000000010f6650 .functor NOT 1, L_000000000154b700, C4<0>, C4<0>, C4<0>;
L_00000000010f6f10 .functor AND 1, L_00000000010f6180, L_00000000010f6650, C4<1>, C4<1>;
L_00000000010f6ab0 .functor OR 1, L_00000000010f6f10, L_000000000154b700, C4<0>, C4<0>;
v00000000014ee9d0_0 .net "ALUSrc", 0 0, L_00000000010f6c00;  1 drivers
v00000000014eea70_0 .net "ALU_control", 3 0, v00000000011395a0_0;  1 drivers
v00000000014eeb10_0 .net "ALU_op", 5 0, L_00000000010f61f0;  1 drivers
v00000000014eec50_0 .net "RSdata", 31 0, L_00000000010f65e0;  1 drivers
v00000000014eecf0_0 .net "RTdata", 31 0, L_00000000010f6490;  1 drivers
v00000000014eed90_0 .net "WriteReg1", 4 0, L_00000000014f1a90;  1 drivers
v00000000014eee30_0 .net *"_s1", 5 0, L_00000000014f2850;  1 drivers
L_00000000014f30a0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v00000000014f13b0_0 .net *"_s11", 10 0, L_00000000014f30a0;  1 drivers
L_00000000014f30e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000000014f1810_0 .net/2u *"_s12", 31 0, L_00000000014f30e8;  1 drivers
v00000000014f1db0_0 .net *"_s14", 0 0, L_00000000014f11d0;  1 drivers
L_00000000014f3058 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000000014f1c70_0 .net/2u *"_s2", 5 0, L_00000000014f3058;  1 drivers
v00000000014f2b70_0 .net *"_s37", 3 0, L_0000000001550ee0;  1 drivers
v00000000014f2c10_0 .net *"_s39", 25 0, L_00000000015501c0;  1 drivers
v00000000014f1ef0_0 .net *"_s4", 0 0, L_00000000014f25d0;  1 drivers
L_00000000014f39a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014f23f0_0 .net/2u *"_s40", 1 0, L_00000000014f39a0;  1 drivers
v00000000014f2490_0 .net *"_s46", 0 0, L_00000000010f6650;  1 drivers
v00000000014f1f90_0 .net *"_s48", 0 0, L_00000000010f6f10;  1 drivers
v00000000014f18b0_0 .net *"_s7", 20 0, L_00000000014f1090;  1 drivers
v00000000014f2d50_0 .net *"_s8", 31 0, L_00000000014f1770;  1 drivers
v00000000014f1b30_0 .net "branch", 0 0, L_000000000154bd40;  1 drivers
v00000000014f1590_0 .net "clk_i", 0 0, v00000000014f2e90_0;  1 drivers
v00000000014f20d0_0 .net "extend", 31 0, v00000000014ef790_0;  1 drivers
v00000000014f1450_0 .net "extend2", 31 0, L_0000000001550120;  1 drivers
v00000000014f1d10_0 .net "instr_o", 31 0, v00000000014ecec0_0;  1 drivers
v00000000014f2350_0 .net "jump", 0 0, L_000000000154b700;  1 drivers
v00000000014f2030_0 .net "jumpjr", 0 0, L_00000000010f6180;  1 drivers
v00000000014f1130_0 .net "memread", 0 0, L_000000000154c7e0;  1 drivers
v00000000014f1e50_0 .net "memtoreg", 1 0, L_000000000154cc40;  1 drivers
v00000000014f27b0_0 .net "memwrite", 0 0, L_000000000154c880;  1 drivers
v00000000014f2cb0_0 .net "muxalu", 31 0, L_000000000154ca60;  1 drivers
v00000000014f1bd0_0 .net "pc_back", 31 0, L_000000000154f0e0;  1 drivers
v00000000014f1270_0 .net "pc_cal", 31 0, L_0000000001550e40;  1 drivers
v00000000014f16d0_0 .net "pc_cal2", 31 0, L_0000000001550260;  1 drivers
v00000000014f2710_0 .net "pc_cal3", 31 0, L_00000000015506c0;  1 drivers
v00000000014f2530_0 .net "pc_next", 31 0, L_00000000014f2670;  1 drivers
v00000000014f2ad0_0 .net "pc_out", 31 0, v00000000014efe70_0;  1 drivers
v00000000014f2df0_0 .net "redmonster", 31 0, v000000000113a360_0;  1 drivers
v00000000014f14f0_0 .net "regdst", 1 0, L_000000000154bfc0;  1 drivers
v00000000014f2170_0 .net "regresult", 31 0, L_000000000154f900;  1 drivers
v00000000014f2210_0 .net "regwrite", 0 0, L_000000000154b2a0;  1 drivers
v00000000014f19f0_0 .net "result", 31 0, v0000000001139c80_0;  1 drivers
v00000000014f1630_0 .net "rst_i", 0 0, v00000000014f22b0_0;  1 drivers
v00000000014f2f30_0 .net "zero", 0 0, L_000000000154c2e0;  1 drivers
L_00000000014f2850 .part v00000000014ecec0_0, 26, 6;
L_00000000014f25d0 .cmp/eq 6, L_00000000014f2850, L_00000000014f3058;
L_00000000014f1090 .part v00000000014ecec0_0, 0, 21;
L_00000000014f1770 .concat [ 21 11 0 0], L_00000000014f1090, L_00000000014f30a0;
L_00000000014f11d0 .cmp/eq 32, L_00000000014f1770, L_00000000014f30e8;
L_00000000014f1310 .part v00000000014ecec0_0, 16, 5;
L_00000000014f2a30 .part v00000000014ecec0_0, 11, 5;
L_000000000154c1a0 .part v00000000014ecec0_0, 21, 5;
L_000000000154c9c0 .part v00000000014ecec0_0, 16, 5;
L_000000000154c740 .part v00000000014ecec0_0, 26, 6;
L_000000000154c420 .part v00000000014ecec0_0, 0, 6;
L_000000000154cb00 .part v00000000014ecec0_0, 0, 16;
L_0000000001550ee0 .part L_00000000014f2670, 28, 4;
L_00000000015501c0 .part v00000000014ecec0_0, 0, 26;
L_000000000154f400 .concat [ 2 26 4 0], L_00000000014f39a0, L_00000000015501c0, L_0000000001550ee0;
S_0000000001076410 .scope module, "AC" "ALU_Ctrl" 3 109, 4 12 0, S_0000000001076280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 6 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000011395a0_0 .var "ALUCtrl_o", 3 0;
v0000000001139e60_0 .net "ALUOp_i", 5 0, L_00000000010f61f0;  alias, 1 drivers
v0000000001139be0_0 .net "funct_i", 5 0, L_000000000154c420;  1 drivers
E_0000000001482350 .event edge, v0000000001139e60_0, v0000000001139be0_0;
S_00000000010d2500 .scope module, "ALU" "ALU" 3 127, 5 12 0, S_0000000001076280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_00000000014f3880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001139640_0 .net/2u *"_s0", 31 0, L_00000000014f3880;  1 drivers
v0000000001139960_0 .net *"_s2", 0 0, L_000000000154cba0;  1 drivers
L_00000000014f38c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000113a040_0 .net/2s *"_s4", 1 0, L_00000000014f38c8;  1 drivers
L_00000000014f3910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001139f00_0 .net/2s *"_s6", 1 0, L_00000000014f3910;  1 drivers
v0000000001139000_0 .net *"_s8", 1 0, L_000000000154b840;  1 drivers
v000000000113a5e0_0 .net "ctrl_i", 3 0, v00000000011395a0_0;  alias, 1 drivers
v0000000001139c80_0 .var "result_o", 31 0;
v000000000113a4a0_0 .net "src1_i", 31 0, L_00000000010f65e0;  alias, 1 drivers
v0000000001139820_0 .net "src2_i", 31 0, L_000000000154ca60;  alias, 1 drivers
v0000000001139a00_0 .net "zero_o", 0 0, L_000000000154c2e0;  alias, 1 drivers
E_0000000001482390 .event edge, v00000000011395a0_0, v000000000113a4a0_0, v0000000001139820_0;
L_000000000154cba0 .cmp/eq 32, v0000000001139c80_0, L_00000000014f3880;
L_000000000154b840 .functor MUXZ 2, L_00000000014f3910, L_00000000014f38c8, L_000000000154cba0, C4<>;
L_000000000154c2e0 .part L_000000000154b840, 0, 1;
S_00000000010d2690 .scope module, "Adder1" "Adder" 3 65, 6 12 0, S_0000000001076280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v000000000113a540_0 .net "src1_i", 31 0, v00000000014efe70_0;  alias, 1 drivers
L_00000000014f3130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000011396e0_0 .net "src2_i", 31 0, L_00000000014f3130;  1 drivers
v0000000001139aa0_0 .net "sum_o", 31 0, L_00000000014f2670;  alias, 1 drivers
L_00000000014f2670 .arith/sum 32, v00000000014efe70_0, L_00000000014f3130;
S_00000000010c4ef0 .scope module, "Adder2" "Adder" 3 152, 6 12 0, S_0000000001076280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000000001138f60_0 .net "src1_i", 31 0, L_00000000014f2670;  alias, 1 drivers
v0000000001139780_0 .net "src2_i", 31 0, L_0000000001550120;  alias, 1 drivers
v00000000011398c0_0 .net "sum_o", 31 0, L_0000000001550e40;  alias, 1 drivers
L_0000000001550e40 .arith/sum 32, L_00000000014f2670, L_0000000001550120;
S_00000000010c5080 .scope module, "Data_Memory" "Data_Memory" 3 135, 7 21 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v000000000113a0e0 .array "Mem", 127 0, 7 0;
v000000000113a220_0 .net "MemRead_i", 0 0, L_000000000154c7e0;  alias, 1 drivers
v000000000113a2c0_0 .net "MemWrite_i", 0 0, L_000000000154c880;  alias, 1 drivers
v0000000001139b40_0 .net "addr_i", 31 0, v0000000001139c80_0;  alias, 1 drivers
v00000000011390a0_0 .net "clk_i", 0 0, v00000000014f2e90_0;  alias, 1 drivers
v000000000113a180_0 .net "data_i", 31 0, L_00000000010f6490;  alias, 1 drivers
v000000000113a360_0 .var "data_o", 31 0;
v0000000001139140_0 .var/i "i", 31 0;
v0000000001139460 .array "memory", 31 0;
v0000000001139460_0 .net v0000000001139460 0, 31 0, L_000000000154ce20; 1 drivers
v0000000001139460_1 .net v0000000001139460 1, 31 0, L_000000000154c6a0; 1 drivers
v0000000001139460_2 .net v0000000001139460 2, 31 0, L_000000000154c100; 1 drivers
v0000000001139460_3 .net v0000000001139460 3, 31 0, L_000000000154c4c0; 1 drivers
v0000000001139460_4 .net v0000000001139460 4, 31 0, L_000000000154c560; 1 drivers
v0000000001139460_5 .net v0000000001139460 5, 31 0, L_000000000154cf60; 1 drivers
v0000000001139460_6 .net v0000000001139460 6, 31 0, L_000000000154b0c0; 1 drivers
v0000000001139460_7 .net v0000000001139460 7, 31 0, L_000000000154b340; 1 drivers
v0000000001139460_8 .net v0000000001139460 8, 31 0, L_000000000154b8e0; 1 drivers
v0000000001139460_9 .net v0000000001139460 9, 31 0, L_000000000154b3e0; 1 drivers
v0000000001139460_10 .net v0000000001139460 10, 31 0, L_000000000154b480; 1 drivers
v0000000001139460_11 .net v0000000001139460 11, 31 0, L_000000000154b520; 1 drivers
v0000000001139460_12 .net v0000000001139460 12, 31 0, L_000000000154b5c0; 1 drivers
v0000000001139460_13 .net v0000000001139460 13, 31 0, L_000000000154b660; 1 drivers
v0000000001139460_14 .net v0000000001139460 14, 31 0, L_000000000154b7a0; 1 drivers
v0000000001139460_15 .net v0000000001139460 15, 31 0, L_00000000015503a0; 1 drivers
v0000000001139460_16 .net v0000000001139460 16, 31 0, L_0000000001550940; 1 drivers
v0000000001139460_17 .net v0000000001139460 17, 31 0, L_000000000154ffe0; 1 drivers
v0000000001139460_18 .net v0000000001139460 18, 31 0, L_000000000154fe00; 1 drivers
v0000000001139460_19 .net v0000000001139460 19, 31 0, L_0000000001550080; 1 drivers
v0000000001139460_20 .net v0000000001139460 20, 31 0, L_0000000001550580; 1 drivers
v0000000001139460_21 .net v0000000001139460 21, 31 0, L_0000000001550d00; 1 drivers
v0000000001139460_22 .net v0000000001139460 22, 31 0, L_0000000001550b20; 1 drivers
v0000000001139460_23 .net v0000000001139460 23, 31 0, L_000000000154fea0; 1 drivers
v0000000001139460_24 .net v0000000001139460 24, 31 0, L_000000000154f2c0; 1 drivers
v0000000001139460_25 .net v0000000001139460 25, 31 0, L_000000000154f220; 1 drivers
v0000000001139460_26 .net v0000000001139460 26, 31 0, L_0000000001550f80; 1 drivers
v0000000001139460_27 .net v0000000001139460 27, 31 0, L_0000000001550bc0; 1 drivers
v0000000001139460_28 .net v0000000001139460 28, 31 0, L_0000000001550da0; 1 drivers
v0000000001139460_29 .net v0000000001139460 29, 31 0, L_00000000015509e0; 1 drivers
v0000000001139460_30 .net v0000000001139460 30, 31 0, L_0000000001550a80; 1 drivers
v0000000001139460_31 .net v0000000001139460 31, 31 0, L_0000000001550c60; 1 drivers
E_00000000014824d0 .event edge, v000000000113a220_0, v0000000001139c80_0;
E_0000000001482510 .event posedge, v00000000011390a0_0;
v000000000113a0e0_0 .array/port v000000000113a0e0, 0;
v000000000113a0e0_1 .array/port v000000000113a0e0, 1;
v000000000113a0e0_2 .array/port v000000000113a0e0, 2;
v000000000113a0e0_3 .array/port v000000000113a0e0, 3;
L_000000000154ce20 .concat [ 8 8 8 8], v000000000113a0e0_0, v000000000113a0e0_1, v000000000113a0e0_2, v000000000113a0e0_3;
v000000000113a0e0_4 .array/port v000000000113a0e0, 4;
v000000000113a0e0_5 .array/port v000000000113a0e0, 5;
v000000000113a0e0_6 .array/port v000000000113a0e0, 6;
v000000000113a0e0_7 .array/port v000000000113a0e0, 7;
L_000000000154c6a0 .concat [ 8 8 8 8], v000000000113a0e0_4, v000000000113a0e0_5, v000000000113a0e0_6, v000000000113a0e0_7;
v000000000113a0e0_8 .array/port v000000000113a0e0, 8;
v000000000113a0e0_9 .array/port v000000000113a0e0, 9;
v000000000113a0e0_10 .array/port v000000000113a0e0, 10;
v000000000113a0e0_11 .array/port v000000000113a0e0, 11;
L_000000000154c100 .concat [ 8 8 8 8], v000000000113a0e0_8, v000000000113a0e0_9, v000000000113a0e0_10, v000000000113a0e0_11;
v000000000113a0e0_12 .array/port v000000000113a0e0, 12;
v000000000113a0e0_13 .array/port v000000000113a0e0, 13;
v000000000113a0e0_14 .array/port v000000000113a0e0, 14;
v000000000113a0e0_15 .array/port v000000000113a0e0, 15;
L_000000000154c4c0 .concat [ 8 8 8 8], v000000000113a0e0_12, v000000000113a0e0_13, v000000000113a0e0_14, v000000000113a0e0_15;
v000000000113a0e0_16 .array/port v000000000113a0e0, 16;
v000000000113a0e0_17 .array/port v000000000113a0e0, 17;
v000000000113a0e0_18 .array/port v000000000113a0e0, 18;
v000000000113a0e0_19 .array/port v000000000113a0e0, 19;
L_000000000154c560 .concat [ 8 8 8 8], v000000000113a0e0_16, v000000000113a0e0_17, v000000000113a0e0_18, v000000000113a0e0_19;
v000000000113a0e0_20 .array/port v000000000113a0e0, 20;
v000000000113a0e0_21 .array/port v000000000113a0e0, 21;
v000000000113a0e0_22 .array/port v000000000113a0e0, 22;
v000000000113a0e0_23 .array/port v000000000113a0e0, 23;
L_000000000154cf60 .concat [ 8 8 8 8], v000000000113a0e0_20, v000000000113a0e0_21, v000000000113a0e0_22, v000000000113a0e0_23;
v000000000113a0e0_24 .array/port v000000000113a0e0, 24;
v000000000113a0e0_25 .array/port v000000000113a0e0, 25;
v000000000113a0e0_26 .array/port v000000000113a0e0, 26;
v000000000113a0e0_27 .array/port v000000000113a0e0, 27;
L_000000000154b0c0 .concat [ 8 8 8 8], v000000000113a0e0_24, v000000000113a0e0_25, v000000000113a0e0_26, v000000000113a0e0_27;
v000000000113a0e0_28 .array/port v000000000113a0e0, 28;
v000000000113a0e0_29 .array/port v000000000113a0e0, 29;
v000000000113a0e0_30 .array/port v000000000113a0e0, 30;
v000000000113a0e0_31 .array/port v000000000113a0e0, 31;
L_000000000154b340 .concat [ 8 8 8 8], v000000000113a0e0_28, v000000000113a0e0_29, v000000000113a0e0_30, v000000000113a0e0_31;
v000000000113a0e0_32 .array/port v000000000113a0e0, 32;
v000000000113a0e0_33 .array/port v000000000113a0e0, 33;
v000000000113a0e0_34 .array/port v000000000113a0e0, 34;
v000000000113a0e0_35 .array/port v000000000113a0e0, 35;
L_000000000154b8e0 .concat [ 8 8 8 8], v000000000113a0e0_32, v000000000113a0e0_33, v000000000113a0e0_34, v000000000113a0e0_35;
v000000000113a0e0_36 .array/port v000000000113a0e0, 36;
v000000000113a0e0_37 .array/port v000000000113a0e0, 37;
v000000000113a0e0_38 .array/port v000000000113a0e0, 38;
v000000000113a0e0_39 .array/port v000000000113a0e0, 39;
L_000000000154b3e0 .concat [ 8 8 8 8], v000000000113a0e0_36, v000000000113a0e0_37, v000000000113a0e0_38, v000000000113a0e0_39;
v000000000113a0e0_40 .array/port v000000000113a0e0, 40;
v000000000113a0e0_41 .array/port v000000000113a0e0, 41;
v000000000113a0e0_42 .array/port v000000000113a0e0, 42;
v000000000113a0e0_43 .array/port v000000000113a0e0, 43;
L_000000000154b480 .concat [ 8 8 8 8], v000000000113a0e0_40, v000000000113a0e0_41, v000000000113a0e0_42, v000000000113a0e0_43;
v000000000113a0e0_44 .array/port v000000000113a0e0, 44;
v000000000113a0e0_45 .array/port v000000000113a0e0, 45;
v000000000113a0e0_46 .array/port v000000000113a0e0, 46;
v000000000113a0e0_47 .array/port v000000000113a0e0, 47;
L_000000000154b520 .concat [ 8 8 8 8], v000000000113a0e0_44, v000000000113a0e0_45, v000000000113a0e0_46, v000000000113a0e0_47;
v000000000113a0e0_48 .array/port v000000000113a0e0, 48;
v000000000113a0e0_49 .array/port v000000000113a0e0, 49;
v000000000113a0e0_50 .array/port v000000000113a0e0, 50;
v000000000113a0e0_51 .array/port v000000000113a0e0, 51;
L_000000000154b5c0 .concat [ 8 8 8 8], v000000000113a0e0_48, v000000000113a0e0_49, v000000000113a0e0_50, v000000000113a0e0_51;
v000000000113a0e0_52 .array/port v000000000113a0e0, 52;
v000000000113a0e0_53 .array/port v000000000113a0e0, 53;
v000000000113a0e0_54 .array/port v000000000113a0e0, 54;
v000000000113a0e0_55 .array/port v000000000113a0e0, 55;
L_000000000154b660 .concat [ 8 8 8 8], v000000000113a0e0_52, v000000000113a0e0_53, v000000000113a0e0_54, v000000000113a0e0_55;
v000000000113a0e0_56 .array/port v000000000113a0e0, 56;
v000000000113a0e0_57 .array/port v000000000113a0e0, 57;
v000000000113a0e0_58 .array/port v000000000113a0e0, 58;
v000000000113a0e0_59 .array/port v000000000113a0e0, 59;
L_000000000154b7a0 .concat [ 8 8 8 8], v000000000113a0e0_56, v000000000113a0e0_57, v000000000113a0e0_58, v000000000113a0e0_59;
v000000000113a0e0_60 .array/port v000000000113a0e0, 60;
v000000000113a0e0_61 .array/port v000000000113a0e0, 61;
v000000000113a0e0_62 .array/port v000000000113a0e0, 62;
v000000000113a0e0_63 .array/port v000000000113a0e0, 63;
L_00000000015503a0 .concat [ 8 8 8 8], v000000000113a0e0_60, v000000000113a0e0_61, v000000000113a0e0_62, v000000000113a0e0_63;
v000000000113a0e0_64 .array/port v000000000113a0e0, 64;
v000000000113a0e0_65 .array/port v000000000113a0e0, 65;
v000000000113a0e0_66 .array/port v000000000113a0e0, 66;
v000000000113a0e0_67 .array/port v000000000113a0e0, 67;
L_0000000001550940 .concat [ 8 8 8 8], v000000000113a0e0_64, v000000000113a0e0_65, v000000000113a0e0_66, v000000000113a0e0_67;
v000000000113a0e0_68 .array/port v000000000113a0e0, 68;
v000000000113a0e0_69 .array/port v000000000113a0e0, 69;
v000000000113a0e0_70 .array/port v000000000113a0e0, 70;
v000000000113a0e0_71 .array/port v000000000113a0e0, 71;
L_000000000154ffe0 .concat [ 8 8 8 8], v000000000113a0e0_68, v000000000113a0e0_69, v000000000113a0e0_70, v000000000113a0e0_71;
v000000000113a0e0_72 .array/port v000000000113a0e0, 72;
v000000000113a0e0_73 .array/port v000000000113a0e0, 73;
v000000000113a0e0_74 .array/port v000000000113a0e0, 74;
v000000000113a0e0_75 .array/port v000000000113a0e0, 75;
L_000000000154fe00 .concat [ 8 8 8 8], v000000000113a0e0_72, v000000000113a0e0_73, v000000000113a0e0_74, v000000000113a0e0_75;
v000000000113a0e0_76 .array/port v000000000113a0e0, 76;
v000000000113a0e0_77 .array/port v000000000113a0e0, 77;
v000000000113a0e0_78 .array/port v000000000113a0e0, 78;
v000000000113a0e0_79 .array/port v000000000113a0e0, 79;
L_0000000001550080 .concat [ 8 8 8 8], v000000000113a0e0_76, v000000000113a0e0_77, v000000000113a0e0_78, v000000000113a0e0_79;
v000000000113a0e0_80 .array/port v000000000113a0e0, 80;
v000000000113a0e0_81 .array/port v000000000113a0e0, 81;
v000000000113a0e0_82 .array/port v000000000113a0e0, 82;
v000000000113a0e0_83 .array/port v000000000113a0e0, 83;
L_0000000001550580 .concat [ 8 8 8 8], v000000000113a0e0_80, v000000000113a0e0_81, v000000000113a0e0_82, v000000000113a0e0_83;
v000000000113a0e0_84 .array/port v000000000113a0e0, 84;
v000000000113a0e0_85 .array/port v000000000113a0e0, 85;
v000000000113a0e0_86 .array/port v000000000113a0e0, 86;
v000000000113a0e0_87 .array/port v000000000113a0e0, 87;
L_0000000001550d00 .concat [ 8 8 8 8], v000000000113a0e0_84, v000000000113a0e0_85, v000000000113a0e0_86, v000000000113a0e0_87;
v000000000113a0e0_88 .array/port v000000000113a0e0, 88;
v000000000113a0e0_89 .array/port v000000000113a0e0, 89;
v000000000113a0e0_90 .array/port v000000000113a0e0, 90;
v000000000113a0e0_91 .array/port v000000000113a0e0, 91;
L_0000000001550b20 .concat [ 8 8 8 8], v000000000113a0e0_88, v000000000113a0e0_89, v000000000113a0e0_90, v000000000113a0e0_91;
v000000000113a0e0_92 .array/port v000000000113a0e0, 92;
v000000000113a0e0_93 .array/port v000000000113a0e0, 93;
v000000000113a0e0_94 .array/port v000000000113a0e0, 94;
v000000000113a0e0_95 .array/port v000000000113a0e0, 95;
L_000000000154fea0 .concat [ 8 8 8 8], v000000000113a0e0_92, v000000000113a0e0_93, v000000000113a0e0_94, v000000000113a0e0_95;
v000000000113a0e0_96 .array/port v000000000113a0e0, 96;
v000000000113a0e0_97 .array/port v000000000113a0e0, 97;
v000000000113a0e0_98 .array/port v000000000113a0e0, 98;
v000000000113a0e0_99 .array/port v000000000113a0e0, 99;
L_000000000154f2c0 .concat [ 8 8 8 8], v000000000113a0e0_96, v000000000113a0e0_97, v000000000113a0e0_98, v000000000113a0e0_99;
v000000000113a0e0_100 .array/port v000000000113a0e0, 100;
v000000000113a0e0_101 .array/port v000000000113a0e0, 101;
v000000000113a0e0_102 .array/port v000000000113a0e0, 102;
v000000000113a0e0_103 .array/port v000000000113a0e0, 103;
L_000000000154f220 .concat [ 8 8 8 8], v000000000113a0e0_100, v000000000113a0e0_101, v000000000113a0e0_102, v000000000113a0e0_103;
v000000000113a0e0_104 .array/port v000000000113a0e0, 104;
v000000000113a0e0_105 .array/port v000000000113a0e0, 105;
v000000000113a0e0_106 .array/port v000000000113a0e0, 106;
v000000000113a0e0_107 .array/port v000000000113a0e0, 107;
L_0000000001550f80 .concat [ 8 8 8 8], v000000000113a0e0_104, v000000000113a0e0_105, v000000000113a0e0_106, v000000000113a0e0_107;
v000000000113a0e0_108 .array/port v000000000113a0e0, 108;
v000000000113a0e0_109 .array/port v000000000113a0e0, 109;
v000000000113a0e0_110 .array/port v000000000113a0e0, 110;
v000000000113a0e0_111 .array/port v000000000113a0e0, 111;
L_0000000001550bc0 .concat [ 8 8 8 8], v000000000113a0e0_108, v000000000113a0e0_109, v000000000113a0e0_110, v000000000113a0e0_111;
v000000000113a0e0_112 .array/port v000000000113a0e0, 112;
v000000000113a0e0_113 .array/port v000000000113a0e0, 113;
v000000000113a0e0_114 .array/port v000000000113a0e0, 114;
v000000000113a0e0_115 .array/port v000000000113a0e0, 115;
L_0000000001550da0 .concat [ 8 8 8 8], v000000000113a0e0_112, v000000000113a0e0_113, v000000000113a0e0_114, v000000000113a0e0_115;
v000000000113a0e0_116 .array/port v000000000113a0e0, 116;
v000000000113a0e0_117 .array/port v000000000113a0e0, 117;
v000000000113a0e0_118 .array/port v000000000113a0e0, 118;
v000000000113a0e0_119 .array/port v000000000113a0e0, 119;
L_00000000015509e0 .concat [ 8 8 8 8], v000000000113a0e0_116, v000000000113a0e0_117, v000000000113a0e0_118, v000000000113a0e0_119;
v000000000113a0e0_120 .array/port v000000000113a0e0, 120;
v000000000113a0e0_121 .array/port v000000000113a0e0, 121;
v000000000113a0e0_122 .array/port v000000000113a0e0, 122;
v000000000113a0e0_123 .array/port v000000000113a0e0, 123;
L_0000000001550a80 .concat [ 8 8 8 8], v000000000113a0e0_120, v000000000113a0e0_121, v000000000113a0e0_122, v000000000113a0e0_123;
v000000000113a0e0_124 .array/port v000000000113a0e0, 124;
v000000000113a0e0_125 .array/port v000000000113a0e0, 125;
v000000000113a0e0_126 .array/port v000000000113a0e0, 126;
v000000000113a0e0_127 .array/port v000000000113a0e0, 127;
L_0000000001550c60 .concat [ 8 8 8 8], v000000000113a0e0_124, v000000000113a0e0_125, v000000000113a0e0_126, v000000000113a0e0_127;
S_00000000010b4220 .scope module, "Decoder" "Decoder" 3 96, 8 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 6 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Memread_o";
    .port_info 7 /OUTPUT 1 "Memwrite_o";
    .port_info 8 /OUTPUT 2 "Memtoreg_o";
    .port_info 9 /OUTPUT 1 "jump_o";
L_00000000010f61f0 .functor BUFZ 6, L_000000000154c740, C4<000000>, C4<000000>, C4<000000>;
L_00000000010f6c00 .functor OR 1, L_000000000154c600, L_000000000154ba20, C4<0>, C4<0>;
L_00000000010f6ea0 .functor OR 1, L_000000000154c240, L_000000000154c380, C4<0>, C4<0>;
L_00000000010f66c0 .functor OR 1, L_00000000010f6ea0, L_000000000154bf20, C4<0>, C4<0>;
v0000000001138a60_0 .net "ALUSrc_o", 0 0, L_00000000010f6c00;  alias, 1 drivers
v000000000113a400_0 .net "ALU_op_o", 5 0, L_00000000010f61f0;  alias, 1 drivers
v0000000001138740_0 .net "Branch_o", 0 0, L_000000000154bd40;  alias, 1 drivers
v0000000001138b00_0 .net "Memread_o", 0 0, L_000000000154c7e0;  alias, 1 drivers
v00000000011387e0_0 .net "Memtoreg_o", 1 0, L_000000000154cc40;  alias, 1 drivers
v0000000001138880_0 .net "Memwrite_o", 0 0, L_000000000154c880;  alias, 1 drivers
v0000000001138920_0 .net "RegDst_o", 1 0, L_000000000154bfc0;  alias, 1 drivers
v00000000011389c0_0 .net "RegWrite_o", 0 0, L_000000000154b2a0;  alias, 1 drivers
L_00000000014f3298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001138c40_0 .net/2u *"_s10", 31 0, L_00000000014f3298;  1 drivers
v0000000001138ce0_0 .net *"_s12", 0 0, L_000000000154c600;  1 drivers
L_00000000014f32e0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000000001138d80_0 .net/2u *"_s14", 5 0, L_00000000014f32e0;  1 drivers
v0000000001138e20_0 .net *"_s16", 0 0, L_000000000154ba20;  1 drivers
L_00000000014f3328 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000000001138ec0_0 .net/2u *"_s20", 5 0, L_00000000014f3328;  1 drivers
v00000000011391e0_0 .net *"_s22", 0 0, L_000000000154c240;  1 drivers
L_00000000014f3370 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000000001139320_0 .net/2u *"_s24", 5 0, L_00000000014f3370;  1 drivers
v0000000001139280_0 .net *"_s26", 0 0, L_000000000154c380;  1 drivers
v00000000011393c0_0 .net *"_s28", 0 0, L_00000000010f6ea0;  1 drivers
L_00000000014f33b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000000001139500_0 .net/2u *"_s30", 5 0, L_00000000014f33b8;  1 drivers
v00000000010aaf90_0 .net *"_s32", 0 0, L_000000000154bf20;  1 drivers
v00000000014ec7e0_0 .net *"_s34", 0 0, L_00000000010f66c0;  1 drivers
L_00000000014f3400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000014ec240_0 .net/2u *"_s36", 0 0, L_00000000014f3400;  1 drivers
L_00000000014f3448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014ed1e0_0 .net/2u *"_s38", 0 0, L_00000000014f3448;  1 drivers
L_00000000014f3490 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v00000000014ec060_0 .net/2u *"_s42", 5 0, L_00000000014f3490;  1 drivers
v00000000014edd20_0 .net *"_s44", 0 0, L_000000000154bb60;  1 drivers
L_00000000014f34d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014ed3c0_0 .net/2u *"_s46", 1 0, L_00000000014f34d8;  1 drivers
L_00000000014f3520 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000000014ed320_0 .net/2u *"_s48", 5 0, L_00000000014f3520;  1 drivers
v00000000014eda00_0 .net *"_s5", 0 0, L_000000000154bac0;  1 drivers
v00000000014ec1a0_0 .net *"_s50", 0 0, L_000000000154c920;  1 drivers
L_00000000014f3568 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000000014ed640_0 .net/2u *"_s52", 1 0, L_00000000014f3568;  1 drivers
L_00000000014f35b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ed000_0 .net/2u *"_s54", 1 0, L_00000000014f35b0;  1 drivers
v00000000014ec100_0 .net *"_s56", 1 0, L_000000000154b200;  1 drivers
v00000000014ed820_0 .net *"_s6", 31 0, L_000000000154cd80;  1 drivers
v00000000014ec2e0_0 .net *"_s60", 31 0, L_000000000154bc00;  1 drivers
L_00000000014f35f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014ed460_0 .net *"_s63", 25 0, L_00000000014f35f8;  1 drivers
L_00000000014f3640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014edc80_0 .net/2u *"_s64", 31 0, L_00000000014f3640;  1 drivers
v00000000014ec380_0 .net *"_s66", 0 0, L_000000000154bca0;  1 drivers
L_00000000014f3688 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014ede60_0 .net/2u *"_s68", 1 0, L_00000000014f3688;  1 drivers
L_00000000014f36d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000000014edbe0_0 .net/2u *"_s70", 5 0, L_00000000014f36d0;  1 drivers
v00000000014ece20_0 .net *"_s72", 0 0, L_000000000154bde0;  1 drivers
L_00000000014f3718 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000000014ec420_0 .net/2u *"_s74", 1 0, L_00000000014f3718;  1 drivers
L_00000000014f3760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ed500_0 .net/2u *"_s76", 1 0, L_00000000014f3760;  1 drivers
v00000000014ed0a0_0 .net *"_s78", 1 0, L_000000000154c060;  1 drivers
L_00000000014f37a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v00000000014ecd80_0 .net/2u *"_s82", 5 0, L_00000000014f37a8;  1 drivers
L_00000000014f37f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v00000000014ec4c0_0 .net/2u *"_s86", 5 0, L_00000000014f37f0;  1 drivers
L_00000000014f3250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014ed960_0 .net *"_s9", 30 0, L_00000000014f3250;  1 drivers
v00000000014edf00_0 .net *"_s91", 4 0, L_000000000154be80;  1 drivers
L_00000000014f3838 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v00000000014ec560_0 .net/2u *"_s92", 4 0, L_00000000014f3838;  1 drivers
v00000000014edb40_0 .net "instr_op_i", 5 0, L_000000000154c740;  1 drivers
v00000000014ed6e0_0 .net "jump_o", 0 0, L_000000000154b700;  alias, 1 drivers
L_000000000154bd40 .part L_000000000154c740, 2, 1;
L_000000000154bac0 .part L_000000000154c740, 3, 1;
L_000000000154cd80 .concat [ 1 31 0 0], L_000000000154bac0, L_00000000014f3250;
L_000000000154c600 .cmp/eq 32, L_000000000154cd80, L_00000000014f3298;
L_000000000154ba20 .cmp/eq 6, L_000000000154c740, L_00000000014f32e0;
L_000000000154c240 .cmp/eq 6, L_000000000154c740, L_00000000014f3328;
L_000000000154c380 .cmp/eq 6, L_000000000154c740, L_00000000014f3370;
L_000000000154bf20 .cmp/eq 6, L_000000000154c740, L_00000000014f33b8;
L_000000000154b2a0 .functor MUXZ 1, L_00000000014f3448, L_00000000014f3400, L_00000000010f66c0, C4<>;
L_000000000154bb60 .cmp/eq 6, L_000000000154c740, L_00000000014f3490;
L_000000000154c920 .cmp/eq 6, L_000000000154c740, L_00000000014f3520;
L_000000000154b200 .functor MUXZ 2, L_00000000014f35b0, L_00000000014f3568, L_000000000154c920, C4<>;
L_000000000154cc40 .functor MUXZ 2, L_000000000154b200, L_00000000014f34d8, L_000000000154bb60, C4<>;
L_000000000154bc00 .concat [ 6 26 0 0], L_000000000154c740, L_00000000014f35f8;
L_000000000154bca0 .cmp/eq 32, L_000000000154bc00, L_00000000014f3640;
L_000000000154bde0 .cmp/eq 6, L_000000000154c740, L_00000000014f36d0;
L_000000000154c060 .functor MUXZ 2, L_00000000014f3760, L_00000000014f3718, L_000000000154bde0, C4<>;
L_000000000154bfc0 .functor MUXZ 2, L_000000000154c060, L_00000000014f3688, L_000000000154bca0, C4<>;
L_000000000154c7e0 .cmp/eq 6, L_000000000154c740, L_00000000014f37a8;
L_000000000154c880 .cmp/eq 6, L_000000000154c740, L_00000000014f37f0;
L_000000000154be80 .part L_000000000154c740, 1, 5;
L_000000000154b700 .cmp/eq 5, L_000000000154be80, L_00000000014f3838;
S_00000000010b19e0 .scope module, "IM" "Instr_Memory" 3 71, 9 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v00000000014eddc0 .array "Instr_Mem", 31 0, 31 0;
v00000000014ec600_0 .var/i "i", 31 0;
v00000000014ecec0_0 .var "instr_o", 31 0;
v00000000014ed8c0_0 .net "pc_addr_i", 31 0, v00000000014efe70_0;  alias, 1 drivers
E_0000000001482490 .event edge, v000000000113a540_0;
S_00000000010b1b70 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 120, 10 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014826d0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v00000000014ec6a0_0 .net "data0_i", 31 0, L_00000000010f6490;  alias, 1 drivers
v00000000014ecc40_0 .net "data1_i", 31 0, v00000000014ef790_0;  alias, 1 drivers
v00000000014ec740_0 .net "data_o", 31 0, L_000000000154ca60;  alias, 1 drivers
v00000000014edaa0_0 .net "select_i", 0 0, L_00000000010f6c00;  alias, 1 drivers
L_000000000154ca60 .functor MUXZ 32, L_00000000010f6490, v00000000014ef790_0, L_00000000010f6c00, C4<>;
S_00000000010ad590 .scope module, "Mux_PC_Source" "MUX_2to1" 3 162, 10 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0000000001483dd0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v00000000014ecf60_0 .net "data0_i", 31 0, L_00000000010f65e0;  alias, 1 drivers
v00000000014ec880_0 .net "data1_i", 31 0, L_000000000154f400;  1 drivers
v00000000014ec920_0 .net "data_o", 31 0, L_00000000015506c0;  alias, 1 drivers
v00000000014ec9c0_0 .net "select_i", 0 0, L_000000000154b700;  alias, 1 drivers
L_00000000015506c0 .functor MUXZ 32, L_00000000010f65e0, L_000000000154f400, L_000000000154b700, C4<>;
S_00000000010ad720 .scope module, "Mux_PC_Source2" "MUX_2to1" 3 169, 10 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0000000001483fd0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v00000000014eca60_0 .net "data0_i", 31 0, L_00000000014f2670;  alias, 1 drivers
v00000000014ed5a0_0 .net "data1_i", 31 0, L_0000000001550e40;  alias, 1 drivers
v00000000014ecb00_0 .net "data_o", 31 0, L_0000000001550260;  alias, 1 drivers
v00000000014ecba0_0 .net "select_i", 0 0, L_00000000010f6570;  1 drivers
L_0000000001550260 .functor MUXZ 32, L_00000000014f2670, L_0000000001550e40, L_00000000010f6570, C4<>;
S_00000000010aca50 .scope module, "Mux_PC_Source3" "MUX_2to1" 3 176, 10 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000014837d0 .param/l "size" 0 10 19, +C4<00000000000000000000000000100000>;
v00000000014ecce0_0 .net "data0_i", 31 0, L_0000000001550260;  alias, 1 drivers
v00000000014ed140_0 .net "data1_i", 31 0, L_00000000015506c0;  alias, 1 drivers
v00000000014ed280_0 .net "data_o", 31 0, L_000000000154f0e0;  alias, 1 drivers
v00000000014ed780_0 .net "select_i", 0 0, L_00000000010f6ab0;  1 drivers
L_000000000154f0e0 .functor MUXZ 32, L_0000000001550260, L_00000000015506c0, L_00000000010f6ab0, C4<>;
S_00000000010acbe0 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 76, 11 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_0000000001483d90 .param/l "size" 0 11 20, +C4<00000000000000000000000000000101>;
v00000000014efdd0_0 .net *"_s1", 0 0, L_00000000014f28f0;  1 drivers
v00000000014ef010_0 .net *"_s3", 0 0, L_00000000014f2990;  1 drivers
v00000000014ee1b0_0 .net *"_s4", 4 0, L_00000000014f1950;  1 drivers
v00000000014efb50_0 .net "data0_i", 4 0, L_00000000014f1310;  1 drivers
v00000000014efbf0_0 .net "data1_i", 4 0, L_00000000014f2a30;  1 drivers
L_00000000014f3178 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000000014ef5b0_0 .net "data2_i", 4 0, L_00000000014f3178;  1 drivers
v00000000014efd30_0 .net "data_o", 4 0, L_00000000014f1a90;  alias, 1 drivers
v00000000014eef70_0 .net "select_i", 1 0, L_000000000154bfc0;  alias, 1 drivers
L_00000000014f28f0 .part L_000000000154bfc0, 1, 1;
L_00000000014f2990 .part L_000000000154bfc0, 0, 1;
L_00000000014f1950 .functor MUXZ 5, L_00000000014f1310, L_00000000014f2a30, L_00000000014f2990, C4<>;
L_00000000014f1a90 .functor MUXZ 5, L_00000000014f1950, L_00000000014f3178, L_00000000014f28f0, C4<>;
S_00000000010a69e0 .scope module, "PC" "ProgramCounter" 3 58, 12 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v00000000014ee570_0 .net "clk_i", 0 0, v00000000014f2e90_0;  alias, 1 drivers
v00000000014ee390_0 .net "pc_in_i", 31 0, L_000000000154f0e0;  alias, 1 drivers
v00000000014efe70_0 .var "pc_out_o", 31 0;
v00000000014ef0b0_0 .net "rst_i", 0 0, v00000000014f22b0_0;  alias, 1 drivers
S_00000000010a6b70 .scope module, "Registers" "Reg_File" 3 84, 13 11 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000000010f65e0 .functor BUFZ 32, L_000000000154cce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010f6490 .functor BUFZ 32, L_000000000154b160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000014ef650_0 .net "RDaddr_i", 4 0, L_00000000014f1a90;  alias, 1 drivers
v00000000014eeed0_0 .net "RDdata_i", 31 0, L_000000000154f900;  alias, 1 drivers
v00000000014ef6f0 .array/s "REGISTER_BANK", 31 0, 31 0;
v00000000014ef330_0 .net "RSaddr_i", 4 0, L_000000000154c1a0;  1 drivers
v00000000014efab0_0 .net "RSdata_o", 31 0, L_00000000010f65e0;  alias, 1 drivers
v00000000014ef150_0 .net "RTaddr_i", 4 0, L_000000000154c9c0;  1 drivers
v00000000014ef1f0_0 .net "RTdata_o", 31 0, L_00000000010f6490;  alias, 1 drivers
v00000000014ef290_0 .net "RegWrite_i", 0 0, L_000000000154b2a0;  alias, 1 drivers
v00000000014ee430_0 .net *"_s0", 31 0, L_000000000154cce0;  1 drivers
v00000000014ef8d0_0 .net *"_s10", 6 0, L_000000000154b980;  1 drivers
L_00000000014f3208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ee890_0 .net *"_s13", 1 0, L_00000000014f3208;  1 drivers
v00000000014eff10_0 .net *"_s2", 6 0, L_000000000154cec0;  1 drivers
L_00000000014f31c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ef510_0 .net *"_s5", 1 0, L_00000000014f31c0;  1 drivers
v00000000014ee7f0_0 .net *"_s8", 31 0, L_000000000154b160;  1 drivers
v00000000014ef3d0_0 .net "clk_i", 0 0, v00000000014f2e90_0;  alias, 1 drivers
v00000000014ef470_0 .net "rst_i", 0 0, v00000000014f22b0_0;  alias, 1 drivers
E_0000000001484010 .event posedge, v00000000011390a0_0, v00000000014ef0b0_0;
L_000000000154cce0 .array/port v00000000014ef6f0, L_000000000154cec0;
L_000000000154cec0 .concat [ 5 2 0 0], L_000000000154c1a0, L_00000000014f31c0;
L_000000000154b160 .array/port v00000000014ef6f0, L_000000000154b980;
L_000000000154b980 .concat [ 5 2 0 0], L_000000000154c9c0, L_00000000014f3208;
S_00000000014f0850 .scope module, "SE" "Sign_Extend" 3 115, 14 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014ef970_0 .net "data_i", 15 0, L_000000000154cb00;  1 drivers
v00000000014ef790_0 .var "data_o", 31 0;
E_0000000001483190 .event edge, v00000000014ef970_0;
S_00000000014f0e90 .scope module, "Shifter" "Shift_Left_Two_32" 3 158, 15 8 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014ef830_0 .net *"_s1", 29 0, L_000000000154f860;  1 drivers
L_00000000014f3958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014ee750_0 .net/2u *"_s2", 1 0, L_00000000014f3958;  1 drivers
v00000000014efa10_0 .net "data_i", 31 0, v00000000014ef790_0;  alias, 1 drivers
v00000000014ee070_0 .net "data_o", 31 0, L_0000000001550120;  alias, 1 drivers
L_000000000154f860 .part v00000000014ef790_0, 0, 30;
L_0000000001550120 .concat [ 2 30 0 0], L_00000000014f3958, L_000000000154f860;
S_00000000014f0530 .scope module, "memdatamux" "MUX_3to1" 3 144, 11 12 0, S_0000000001076280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0000000001483d50 .param/l "size" 0 11 20, +C4<00000000000000000000000000100000>;
v00000000014ee110_0 .net *"_s1", 0 0, L_000000000154f9a0;  1 drivers
v00000000014eebb0_0 .net *"_s3", 0 0, L_000000000154f360;  1 drivers
v00000000014ee930_0 .net *"_s4", 31 0, L_000000000154f180;  1 drivers
v00000000014ee250_0 .net "data0_i", 31 0, v0000000001139c80_0;  alias, 1 drivers
v00000000014ee2f0_0 .net "data1_i", 31 0, v000000000113a360_0;  alias, 1 drivers
v00000000014ee4d0_0 .net "data2_i", 31 0, L_00000000014f2670;  alias, 1 drivers
v00000000014ee610_0 .net "data_o", 31 0, L_000000000154f900;  alias, 1 drivers
v00000000014ee6b0_0 .net "select_i", 1 0, L_000000000154cc40;  alias, 1 drivers
L_000000000154f9a0 .part L_000000000154cc40, 1, 1;
L_000000000154f360 .part L_000000000154cc40, 0, 1;
L_000000000154f180 .functor MUXZ 32, v0000000001139c80_0, v000000000113a360_0, L_000000000154f360, C4<>;
L_000000000154f900 .functor MUXZ 32, L_000000000154f180, L_00000000014f2670, L_000000000154f9a0, C4<>;
    .scope S_00000000010a69e0;
T_0 ;
    %wait E_0000000001482510;
    %load/vec4 v00000000014ef0b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014efe70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000014ee390_0;
    %assign/vec4 v00000000014efe70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b19e0;
T_1 ;
    %wait E_0000000001482490;
    %load/vec4 v00000000014ed8c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000014eddc0, 4;
    %store/vec4 v00000000014ecec0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010b19e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014ec600_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000014ec600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014ec600_0;
    %store/vec4a v00000000014eddc0, 4, 0;
    %load/vec4 v00000000014ec600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014ec600_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 9 39 "$readmemb", "CO_P3_test_data1.txt", v00000000014eddc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000010a6b70;
T_3 ;
    %wait E_0000000001484010;
    %load/vec4 v00000000014ef470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000014ef290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000014eeed0_0;
    %load/vec4 v00000000014ef650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000014ef650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000014ef6f0, 4;
    %load/vec4 v00000000014ef650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014ef6f0, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001076410;
T_4 ;
    %wait E_0000000001482350;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000001139be0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000001139be0_0;
    %parti/s 1, 3, 3;
    %or;
    %and;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011395a0_0, 4, 1;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000001139be0_0;
    %parti/s 1, 2, 3;
    %and;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011395a0_0, 4, 1;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000001139be0_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0000000001139e60_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011395a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011395a0_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000014f0850;
T_5 ;
    %wait E_0000000001483190;
    %load/vec4 v00000000014ef970_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v00000000014ef970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014ef790_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000014ef970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014ef790_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000010d2500;
T_6 ;
    %wait E_0000000001482390;
    %load/vec4 v000000000113a5e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000000000113a4a0_0;
    %load/vec4 v0000000001139820_0;
    %add;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000000000113a4a0_0;
    %load/vec4 v0000000001139820_0;
    %sub;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000000000113a4a0_0;
    %load/vec4 v0000000001139820_0;
    %and;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000000000113a4a0_0;
    %load/vec4 v0000000001139820_0;
    %or;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000000000113a4a0_0;
    %load/vec4 v0000000001139820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %assign/vec4 v0000000001139c80_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000010c5080;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001139140_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000001139140_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000001139140_0;
    %store/vec4a v000000000113a0e0, 4, 0;
    %load/vec4 v0000000001139140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001139140_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_00000000010c5080;
T_8 ;
    %wait E_0000000001482510;
    %load/vec4 v000000000113a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000113a180_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000113a0e0, 0, 4;
    %load/vec4 v000000000113a180_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000113a0e0, 0, 4;
    %load/vec4 v000000000113a180_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000113a0e0, 0, 4;
    %load/vec4 v000000000113a180_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000000001139b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000113a0e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010c5080;
T_9 ;
    %wait E_00000000014824d0;
    %load/vec4 v000000000113a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000113a0e0, 4;
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000113a0e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001139b40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000113a0e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000001139b40_0;
    %load/vec4a v000000000113a0e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000113a360_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000113a8e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014f2e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014f22b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014f22b0_0, 0, 1;
    %delay 16000000, 0;
    %vpi_call 2 36 "$stop" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000113a8e0;
T_11 ;
    %wait E_0000000001482510;
    %vpi_call 2 40 "$display", "PC = %d", v00000000014efe70_0 {0 0 0};
    %vpi_call 2 41 "$display", "ALUctrl = %b", v00000000014eea70_0 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0000000001139460_0, v0000000001139460_1, v0000000001139460_2, v0000000001139460_3, v0000000001139460_4, v0000000001139460_5, v0000000001139460_6, v0000000001139460_7 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0000000001139460_8, v0000000001139460_9, v0000000001139460_10, v0000000001139460_11, v0000000001139460_12, v0000000001139460_13, v0000000001139460_14, v0000000001139460_15 {0 0 0};
    %vpi_call 2 44 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0000000001139460_16, v0000000001139460_17, v0000000001139460_18, v0000000001139460_19, v0000000001139460_20, v0000000001139460_21, v0000000001139460_22, v0000000001139460_23 {0 0 0};
    %vpi_call 2 45 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0000000001139460_24, v0000000001139460_25, v0000000001139460_26, v0000000001139460_27, v0000000001139460_28, v0000000001139460_29, v0000000001139460_30, v0000000001139460_31 {0 0 0};
    %vpi_call 2 46 "$display", "Registers" {0 0 0};
    %vpi_call 2 47 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v00000000014ef6f0, 0>, &A<v00000000014ef6f0, 1>, &A<v00000000014ef6f0, 2>, &A<v00000000014ef6f0, 3>, &A<v00000000014ef6f0, 4>, &A<v00000000014ef6f0, 5>, &A<v00000000014ef6f0, 6>, &A<v00000000014ef6f0, 7> {0 0 0};
    %vpi_call 2 48 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v00000000014ef6f0, 8>, &A<v00000000014ef6f0, 9>, &A<v00000000014ef6f0, 10>, &A<v00000000014ef6f0, 11>, &A<v00000000014ef6f0, 12>, &A<v00000000014ef6f0, 13>, &A<v00000000014ef6f0, 14>, &A<v00000000014ef6f0, 15> {0 0 0};
    %vpi_call 2 49 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v00000000014ef6f0, 16>, &A<v00000000014ef6f0, 17>, &A<v00000000014ef6f0, 18>, &A<v00000000014ef6f0, 19>, &A<v00000000014ef6f0, 20>, &A<v00000000014ef6f0, 21>, &A<v00000000014ef6f0, 22>, &A<v00000000014ef6f0, 23> {0 0 0};
    %vpi_call 2 50 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d", &A<v00000000014ef6f0, 24>, &A<v00000000014ef6f0, 25>, &A<v00000000014ef6f0, 26>, &A<v00000000014ef6f0, 27>, &A<v00000000014ef6f0, 28>, &A<v00000000014ef6f0, 29>, &A<v00000000014ef6f0, 30>, &A<v00000000014ef6f0, 31> {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_000000000113a8e0;
T_12 ;
    %delay 25000, 0;
    %load/vec4 v00000000014f2e90_0;
    %inv;
    %store/vec4 v00000000014f2e90_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
