<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p53" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_53{left:782px;top:1124px;}
#t2_53{left:827px;top:1124px;}
#t3_53{left:719px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t4_53{left:345px;top:102px;letter-spacing:-0.3px;word-spacing:0.7px;}
#t5_53{left:430px;top:102px;letter-spacing:-0.2px;word-spacing:0.4px;}
#t6_53{left:70px;top:266px;letter-spacing:-0.1px;}
#t7_53{left:152px;top:266px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t8_53{left:70px;top:293px;word-spacing:-1.9px;}
#t9_53{left:70px;top:310px;word-spacing:-1.9px;}
#ta_53{left:70px;top:362px;}
#tb_53{left:152px;top:362px;letter-spacing:-0.1px;}
#tc_53{left:70px;top:390px;word-spacing:-1.9px;}
#td_53{left:70px;top:442px;}
#te_53{left:152px;top:442px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tf_53{left:70px;top:469px;word-spacing:-2px;}
#tg_53{left:70px;top:486px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#th_53{left:70px;top:538px;}
#ti_53{left:152px;top:538px;letter-spacing:-0.2px;word-spacing:0.3px;}
#tj_53{left:70px;top:565px;word-spacing:-2.6px;}
#tk_53{left:70px;top:582px;word-spacing:-2px;}
#tl_53{left:70px;top:628px;}
#tm_53{left:156px;top:628px;letter-spacing:-0.2px;word-spacing:0.4px;}
#tn_53{left:70px;top:653px;word-spacing:-1.9px;}
#to_53{left:70px;top:668px;}
#tp_53{left:96px;top:676px;word-spacing:-1.9px;}
#tq_53{left:70px;top:691px;}
#tr_53{left:96px;top:699px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ts_53{left:70px;top:720px;word-spacing:-2.8px;}
#tt_53{left:70px;top:737px;word-spacing:-1.9px;}
#tu_53{left:70px;top:754px;word-spacing:-1.9px;}
#tv_53{left:70px;top:771px;word-spacing:-1.9px;}
#tw_53{left:70px;top:788px;}
#tx_53{left:70px;top:809px;word-spacing:-1.9px;}
#ty_53{left:70px;top:826px;letter-spacing:-0.1px;word-spacing:-5.4px;}
#tz_53{left:70px;top:843px;word-spacing:-1.8px;}
#t10_53{left:70px;top:859px;word-spacing:-2px;}
#t11_53{left:70px;top:876px;word-spacing:-1.9px;}
#t12_53{left:70px;top:893px;word-spacing:-1.9px;}
#t13_53{left:70px;top:910px;word-spacing:-2.1px;}
#t14_53{left:70px;top:931px;word-spacing:-1.9px;}
#t15_53{left:70px;top:948px;word-spacing:-1.9px;}
#t16_53{left:70px;top:965px;word-spacing:-1.8px;}
#t17_53{left:70px;top:982px;word-spacing:-1.9px;}
#t18_53{left:70px;top:998px;word-spacing:-3.3px;}
#t19_53{left:70px;top:1015px;word-spacing:-1.9px;}
#t1a_53{left:70px;top:1032px;word-spacing:-5px;}
#t1b_53{left:70px;top:1049px;word-spacing:-3.9px;}
#t1c_53{left:70px;top:1066px;word-spacing:-4.3px;}
#t1d_53{left:177px;top:122px;letter-spacing:-0.1px;}
#t1e_53{left:409px;top:122px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t1f_53{left:173px;top:144px;letter-spacing:-0.1px;}
#t1g_53{left:560px;top:144px;letter-spacing:-0.1px;}
#t1h_53{left:173px;top:165px;letter-spacing:-0.1px;}
#t1i_53{left:567px;top:165px;letter-spacing:0.1px;}
#t1j_53{left:173px;top:186px;letter-spacing:-0.1px;}
#t1k_53{left:568px;top:186px;letter-spacing:-0.3px;}
#t1l_53{left:173px;top:208px;letter-spacing:-0.1px;}
#t1m_53{left:568px;top:208px;letter-spacing:-0.3px;}

.s1_53{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_53{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_53{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_53{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_53{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_53{
	FONT-SIZE: 67.1px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s7_53{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s8_53{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_53{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts53" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg53Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg53" style="-webkit-user-select: none;"><object width="935" height="1210" data="53/53.svg" type="image/svg+xml" id="pdf53" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_53" class="t s1_53">Vol. 2A</div>
<div id="t2_53" class="t s1_53">2-19</div>
<div id="t3_53" class="t s2_53">INSTRUCTION FORMAT</div>
<div id="t4_53" class="t s3_53">Table 2-12. </div>
<div id="t5_53" class="t s3_53">VEX.pp interpretation</div>
<div id="t6_53" class="t s4_53">2.3.7 </div>
<div id="t7_53" class="t s4_53">The Opcode Byte</div>
<div id="t8_53" class="t s5_53">One (and only one) opcode byte follows the 2 or 3 byte VEX. Legal opcodes are specified in Appendix B, in color. </div>
<div id="t9_53" class="t s5_53">Any instruction that uses illegal opcode will #UD.</div>
<div id="ta_53" class="t s4_53">2.3.8 </div>
<div id="tb_53" class="t s4_53">The MODRM, SIB, and Displacement Bytes</div>
<div id="tc_53" class="t s5_53">The encodings are unchanged but the interpretation of reg_field or rm_field differs (see above).</div>
<div id="td_53" class="t s4_53">2.3.9 </div>
<div id="te_53" class="t s4_53">The Third Source Operand (Immediate Byte)</div>
<div id="tf_53" class="t s5_53">VEX-encoded instructions can support instruction with a four operand syntax. VBLENDVPD, VBLENDVPS, and </div>
<div id="tg_53" class="t s5_53">PBLENDVB use imm8[7:4] to encode one of the source registers. </div>
<div id="th_53" class="t s4_53">2.3.10 </div>
<div id="ti_53" class="t s4_53">AVX Instructions and the Upper 128-bits of YMM registers</div>
<div id="tj_53" class="t s5_53">If an instruction with a destination XMM register is encoded with a VEX prefix, the processor zeroes the upper bits </div>
<div id="tk_53" class="t s5_53">(above bit 128) of the equivalent YMM register. Legacy SSE instructions without VEX preserve the upper bits.</div>
<div id="tl_53" class="t s6_53">2.3.10.1 </div>
<div id="tm_53" class="t s6_53">Vector Length Transition and Programming Considerations </div>
<div id="tn_53" class="t s5_53">An instruction encoded with a VEX.128 prefix that loads a YMM register operand operates as follows:</div>
<div id="to_53" class="t s7_53">•</div>
<div id="tp_53" class="t s5_53">Data is loaded into bits 127:0 of the register</div>
<div id="tq_53" class="t s7_53">•</div>
<div id="tr_53" class="t s5_53">Bits above bit 127 in the register are cleared.</div>
<div id="ts_53" class="t s5_53">Thus, such an instruction clears bits 255:128 of a destination YMM register on processors with a maximum vector-</div>
<div id="tt_53" class="t s5_53">register width of 256 bits. In the event that future processors extend the vector registers to greater widths, an </div>
<div id="tu_53" class="t s5_53">instruction encoded with a VEX.128 or VEX.256 prefix will also clear any bits beyond bit 255. (This is in contrast </div>
<div id="tv_53" class="t s5_53">with legacy SSE instructions, which have no VEX prefix; these modify only bits 127:0 of any destination register </div>
<div id="tw_53" class="t s5_53">operand.)</div>
<div id="tx_53" class="t s5_53">Programmers should bear in mind that instructions encoded with VEX.128 and VEX.256 prefixes will clear any </div>
<div id="ty_53" class="t s5_53">future extensions to the vector registers. A calling function that uses such extensions should save their state before </div>
<div id="tz_53" class="t s5_53">calling legacy functions. This is not possible for involuntary calls (e.g., into an interrupt-service routine). It is </div>
<div id="t10_53" class="t s5_53">recommended that software handling involuntary calls accommodate this by not executing instructions encoded </div>
<div id="t11_53" class="t s5_53">with VEX.128 and VEX.256 prefixes. In the event that it is not possible or desirable to restrict these instructions, </div>
<div id="t12_53" class="t s5_53">then software must take special care to avoid actions that would, on future processors, zero the upper bits of </div>
<div id="t13_53" class="t s5_53">vector registers. </div>
<div id="t14_53" class="t s5_53">Processors that support further vector-register extensions (defining bits beyond bit 255) will also extend the </div>
<div id="t15_53" class="t s5_53">XSAVE and XRSTOR instructions to save and restore these extensions. To ensure forward compatibility, software </div>
<div id="t16_53" class="t s5_53">that handles involuntary calls and that uses instructions encoded with VEX.128 and VEX.256 prefixes should first </div>
<div id="t17_53" class="t s5_53">save and then restore the vector registers (with any extensions) using the XSAVE and XRSTOR instructions with </div>
<div id="t18_53" class="t s5_53">save/restore masks that set bits that correspond to all vector-register extensions. Ideally, software should rely on </div>
<div id="t19_53" class="t s5_53">a mechanism that is cognizant of which bits to set. (E.g., an OS mechanism that sets the save/restore mask bits </div>
<div id="t1a_53" class="t s5_53">for all vector-register extensions that are enabled in XCR0.) Saving and restoring state with instructions other than </div>
<div id="t1b_53" class="t s5_53">XSAVE and XRSTOR will, on future processors with wider vector registers, corrupt the extended state of the vector </div>
<div id="t1c_53" class="t s5_53">registers - even if doing so functions correctly on processors supporting 256-bit vector registers. (The same is true </div>
<div id="t1d_53" class="t s8_53">pp</div>
<div id="t1e_53" class="t s8_53">Implies this prefix after other prefixes but before VEX</div>
<div id="t1f_53" class="t s9_53">00B</div>
<div id="t1g_53" class="t s9_53">None</div>
<div id="t1h_53" class="t s9_53">01B</div>
<div id="t1i_53" class="t s9_53">66</div>
<div id="t1j_53" class="t s9_53">10B</div>
<div id="t1k_53" class="t s9_53">F3</div>
<div id="t1l_53" class="t s9_53">11B</div>
<div id="t1m_53" class="t s9_53">F2</div>

<!-- End text definitions -->


</div>
</body>
</html>
