
STM32F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003128  08003128  00013128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031fc  080031fc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080031fc  080031fc  000131fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003204  08003204  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003204  08003204  00013204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003208  08003208  00013208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800320c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000070  0800327c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  0800327c  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f1a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001507  00000000  00000000  00027fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  000294c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  00029ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001615e  00000000  00000000  0002a1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008401  00000000  00000000  0004034e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c38  00000000  00000000  0004874f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf387  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000228c  00000000  00000000  000cf3d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003110 	.word	0x08003110

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003110 	.word	0x08003110

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 10);
 800058c:	1d39      	adds	r1, r7, #4
 800058e:	230a      	movs	r3, #10
 8000590:	2201      	movs	r2, #1
 8000592:	4804      	ldr	r0, [pc, #16]	; (80005a4 <__io_putchar+0x20>)
 8000594:	f001 fa87 	bl	8001aa6 <HAL_UART_Transmit>
  return ch;
 8000598:	687b      	ldr	r3, [r7, #4]
}
 800059a:	4618      	mov	r0, r3
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000090 	.word	0x20000090

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f000 faa1 	bl	8000af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f83b 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b6:	f000 f8cb 	bl	8000750 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005ba:	f000 f89f 	bl	80006fc <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t *memptr = (uint32_t *)0x08000000;
 80005be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80005c2:	607b      	str	r3, [r7, #4]

  for(int i = 0; i < 32; i++)
 80005c4:	2300      	movs	r3, #0
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	e01e      	b.n	8000608 <main+0x60>
  {
	  flashmem_data.data_word = *memptr++;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	1d1a      	adds	r2, r3, #4
 80005ce:	607a      	str	r2, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a13      	ldr	r2, [pc, #76]	; (8000620 <main+0x78>)
 80005d4:	6013      	str	r3, [r2, #0]
	  printf("Data [%02d]: 0x%02x%02x%02x%02x\r\n",
			  i,
			  flashmem_data.data_bytes[3],
 80005d6:	4b12      	ldr	r3, [pc, #72]	; (8000620 <main+0x78>)
 80005d8:	78db      	ldrb	r3, [r3, #3]
	  printf("Data [%02d]: 0x%02x%02x%02x%02x\r\n",
 80005da:	4619      	mov	r1, r3
			  flashmem_data.data_bytes[2],
 80005dc:	4b10      	ldr	r3, [pc, #64]	; (8000620 <main+0x78>)
 80005de:	789b      	ldrb	r3, [r3, #2]
	  printf("Data [%02d]: 0x%02x%02x%02x%02x\r\n",
 80005e0:	4618      	mov	r0, r3
			  flashmem_data.data_bytes[1],
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <main+0x78>)
 80005e4:	785b      	ldrb	r3, [r3, #1]
	  printf("Data [%02d]: 0x%02x%02x%02x%02x\r\n",
 80005e6:	461a      	mov	r2, r3
			  flashmem_data.data_bytes[0]);
 80005e8:	4b0d      	ldr	r3, [pc, #52]	; (8000620 <main+0x78>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
	  printf("Data [%02d]: 0x%02x%02x%02x%02x\r\n",
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	9200      	str	r2, [sp, #0]
 80005f0:	4603      	mov	r3, r0
 80005f2:	460a      	mov	r2, r1
 80005f4:	6839      	ldr	r1, [r7, #0]
 80005f6:	480b      	ldr	r0, [pc, #44]	; (8000624 <main+0x7c>)
 80005f8:	f001 fdfc 	bl	80021f4 <iprintf>

	  HAL_Delay(200);
 80005fc:	20c8      	movs	r0, #200	; 0xc8
 80005fe:	f000 faeb 	bl	8000bd8 <HAL_Delay>
  for(int i = 0; i < 32; i++)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	603b      	str	r3, [r7, #0]
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	2b1f      	cmp	r3, #31
 800060c:	dddd      	ble.n	80005ca <main+0x22>

  while (1)
  {
	  //memptr = (uint32_t *)0x08000000;

	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800060e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <main+0x80>)
 8000614:	f000 fd87 	bl	8001126 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000618:	20c8      	movs	r0, #200	; 0xc8
 800061a:	f000 fadd 	bl	8000bd8 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800061e:	e7f6      	b.n	800060e <main+0x66>
 8000620:	2000008c 	.word	0x2000008c
 8000624:	08003128 	.word	0x08003128
 8000628:	40020800 	.word	0x40020800

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	; 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0320 	add.w	r3, r7, #32
 8000636:	2230      	movs	r2, #48	; 0x30
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f001 fdd2 	bl	80021e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 030c 	add.w	r3, r7, #12
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	4b27      	ldr	r3, [pc, #156]	; (80006f4 <SystemClock_Config+0xc8>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000658:	4a26      	ldr	r2, [pc, #152]	; (80006f4 <SystemClock_Config+0xc8>)
 800065a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065e:	6413      	str	r3, [r2, #64]	; 0x40
 8000660:	4b24      	ldr	r3, [pc, #144]	; (80006f4 <SystemClock_Config+0xc8>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066c:	2300      	movs	r3, #0
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	4b21      	ldr	r3, [pc, #132]	; (80006f8 <SystemClock_Config+0xcc>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a20      	ldr	r2, [pc, #128]	; (80006f8 <SystemClock_Config+0xcc>)
 8000676:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800067a:	6013      	str	r3, [r2, #0]
 800067c:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <SystemClock_Config+0xcc>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000688:	2301      	movs	r3, #1
 800068a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800068c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000690:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000696:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800069a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800069c:	230c      	movs	r3, #12
 800069e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80006a0:	2360      	movs	r3, #96	; 0x60
 80006a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a4:	2302      	movs	r3, #2
 80006a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006a8:	2304      	movs	r3, #4
 80006aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ac:	f107 0320 	add.w	r3, r7, #32
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fd53 	bl	800115c <HAL_RCC_OscConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006bc:	f000 f89a 	bl	80007f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c0:	230f      	movs	r3, #15
 80006c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c4:	2302      	movs	r3, #2
 80006c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	2103      	movs	r1, #3
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 ffb5 	bl	800164c <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006e8:	f000 f884 	bl	80007f4 <Error_Handler>
  }
}
 80006ec:	bf00      	nop
 80006ee:	3750      	adds	r7, #80	; 0x50
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000700:	4b11      	ldr	r3, [pc, #68]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000702:	4a12      	ldr	r2, [pc, #72]	; (800074c <MX_USART1_UART_Init+0x50>)
 8000704:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000708:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800070c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000732:	4805      	ldr	r0, [pc, #20]	; (8000748 <MX_USART1_UART_Init+0x4c>)
 8000734:	f001 f96a 	bl	8001a0c <HAL_UART_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800073e:	f000 f859 	bl	80007f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000090 	.word	0x20000090
 800074c:	40011000 	.word	0x40011000

08000750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000756:	f107 030c 	add.w	r3, r7, #12
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]
 8000764:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b20      	ldr	r3, [pc, #128]	; (80007ec <MX_GPIO_Init+0x9c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a1f      	ldr	r2, [pc, #124]	; (80007ec <MX_GPIO_Init+0x9c>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <MX_GPIO_Init+0x9c>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0304 	and.w	r3, r3, #4
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b19      	ldr	r3, [pc, #100]	; (80007ec <MX_GPIO_Init+0x9c>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a18      	ldr	r2, [pc, #96]	; (80007ec <MX_GPIO_Init+0x9c>)
 800078c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b16      	ldr	r3, [pc, #88]	; (80007ec <MX_GPIO_Init+0x9c>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	4b12      	ldr	r3, [pc, #72]	; (80007ec <MX_GPIO_Init+0x9c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a11      	ldr	r2, [pc, #68]	; (80007ec <MX_GPIO_Init+0x9c>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <MX_GPIO_Init+0x9c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c0:	480b      	ldr	r0, [pc, #44]	; (80007f0 <MX_GPIO_Init+0xa0>)
 80007c2:	f000 fc97 	bl	80010f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80007c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	4619      	mov	r1, r3
 80007de:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_GPIO_Init+0xa0>)
 80007e0:	f000 fb04 	bl	8000dec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007e4:	bf00      	nop
 80007e6:	3720      	adds	r7, #32
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40020800 	.word	0x40020800

080007f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f8:	b672      	cpsid	i
}
 80007fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fc:	e7fe      	b.n	80007fc <Error_Handler+0x8>
	...

08000800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b10      	ldr	r3, [pc, #64]	; (800084c <HAL_MspInit+0x4c>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080e:	4a0f      	ldr	r2, [pc, #60]	; (800084c <HAL_MspInit+0x4c>)
 8000810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000814:	6453      	str	r3, [r2, #68]	; 0x44
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <HAL_MspInit+0x4c>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <HAL_MspInit+0x4c>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	4a08      	ldr	r2, [pc, #32]	; (800084c <HAL_MspInit+0x4c>)
 800082c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000830:	6413      	str	r3, [r2, #64]	; 0x40
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <HAL_MspInit+0x4c>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08a      	sub	sp, #40	; 0x28
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a19      	ldr	r2, [pc, #100]	; (80008d4 <HAL_UART_MspInit+0x84>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d12c      	bne.n	80008cc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b18      	ldr	r3, [pc, #96]	; (80008d8 <HAL_UART_MspInit+0x88>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087a:	4a17      	ldr	r2, [pc, #92]	; (80008d8 <HAL_UART_MspInit+0x88>)
 800087c:	f043 0310 	orr.w	r3, r3, #16
 8000880:	6453      	str	r3, [r2, #68]	; 0x44
 8000882:	4b15      	ldr	r3, [pc, #84]	; (80008d8 <HAL_UART_MspInit+0x88>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	f003 0310 	and.w	r3, r3, #16
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b11      	ldr	r3, [pc, #68]	; (80008d8 <HAL_UART_MspInit+0x88>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a10      	ldr	r2, [pc, #64]	; (80008d8 <HAL_UART_MspInit+0x88>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <HAL_UART_MspInit+0x88>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b8:	2303      	movs	r3, #3
 80008ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008bc:	2307      	movs	r3, #7
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <HAL_UART_MspInit+0x8c>)
 80008c8:	f000 fa90 	bl	8000dec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	; 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40011000 	.word	0x40011000
 80008d8:	40023800 	.word	0x40023800
 80008dc:	40020000 	.word	0x40020000

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <NMI_Handler+0x4>

080008e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <HardFault_Handler+0x4>

080008ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <MemManage_Handler+0x4>

080008f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008f6:	e7fe      	b.n	80008f6 <BusFault_Handler+0x4>

080008f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008fc:	e7fe      	b.n	80008fc <UsageFault_Handler+0x4>

080008fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000902:	bf00      	nop
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092c:	f000 f934 	bl	8000b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}

08000934 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	e00a      	b.n	800095c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000946:	f3af 8000 	nop.w
 800094a:	4601      	mov	r1, r0
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	1c5a      	adds	r2, r3, #1
 8000950:	60ba      	str	r2, [r7, #8]
 8000952:	b2ca      	uxtb	r2, r1
 8000954:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	3301      	adds	r3, #1
 800095a:	617b      	str	r3, [r7, #20]
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	429a      	cmp	r2, r3
 8000962:	dbf0      	blt.n	8000946 <_read+0x12>
  }

  return len;
 8000964:	687b      	ldr	r3, [r7, #4]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b086      	sub	sp, #24
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	e009      	b.n	8000994 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	60ba      	str	r2, [r7, #8]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff fdfb 	bl	8000584 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	3301      	adds	r3, #1
 8000992:	617b      	str	r3, [r7, #20]
 8000994:	697a      	ldr	r2, [r7, #20]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	429a      	cmp	r2, r3
 800099a:	dbf1      	blt.n	8000980 <_write+0x12>
  }
  return len;
 800099c:	687b      	ldr	r3, [r7, #4]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <_close>:

int _close(int file)
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	370c      	adds	r7, #12
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr

080009be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009be:	b480      	push	{r7}
 80009c0:	b083      	sub	sp, #12
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009ce:	605a      	str	r2, [r3, #4]
  return 0;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <_isatty>:

int _isatty(int file)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3714      	adds	r7, #20
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
	...

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	; (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	; (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	; (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f001 fba6 	bl	8002190 <__errno>
 8000a44:	4603      	mov	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a05      	ldr	r2, [pc, #20]	; (8000a74 <_sbrk+0x64>)
 8000a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20020000 	.word	0x20020000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200000d4 	.word	0x200000d4
 8000a78:	200000f0 	.word	0x200000f0

08000a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <SystemInit+0x20>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a86:	4a05      	ldr	r2, [pc, #20]	; (8000a9c <SystemInit+0x20>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000aa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ad8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000aa6:	490e      	ldr	r1, [pc, #56]	; (8000ae0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	; (8000ae4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000abc:	4c0b      	ldr	r4, [pc, #44]	; (8000aec <LoopFillZerobss+0x26>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000aca:	f7ff ffd7 	bl	8000a7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ace:	f001 fb65 	bl	800219c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad2:	f7ff fd69 	bl	80005a8 <main>
  bx  lr    
 8000ad6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ae4:	0800320c 	.word	0x0800320c
  ldr r2, =_sbss
 8000ae8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000aec:	200000ec 	.word	0x200000ec

08000af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC_IRQHandler>
	...

08000af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af8:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <HAL_Init+0x40>)
 8000afe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <HAL_Init+0x40>)
 8000b0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b10:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a07      	ldr	r2, [pc, #28]	; (8000b34 <HAL_Init+0x40>)
 8000b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f000 f931 	bl	8000d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b22:	200f      	movs	r0, #15
 8000b24:	f000 f808 	bl	8000b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b28:	f7ff fe6a 	bl	8000800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40023c00 	.word	0x40023c00

08000b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <HAL_InitTick+0x54>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <HAL_InitTick+0x58>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f93b 	bl	8000dd2 <HAL_SYSTICK_Config>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e00e      	b.n	8000b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d80a      	bhi.n	8000b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f000 f911 	bl	8000d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b78:	4a06      	ldr	r2, [pc, #24]	; (8000b94 <HAL_InitTick+0x5c>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e000      	b.n	8000b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	20000008 	.word	0x20000008
 8000b94:	20000004 	.word	0x20000004

08000b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_IncTick+0x20>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b06      	ldr	r3, [pc, #24]	; (8000bbc <HAL_IncTick+0x24>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <HAL_IncTick+0x24>)
 8000baa:	6013      	str	r3, [r2, #0]
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	200000d8 	.word	0x200000d8

08000bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc4:	4b03      	ldr	r3, [pc, #12]	; (8000bd4 <HAL_GetTick+0x14>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200000d8 	.word	0x200000d8

08000bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be0:	f7ff ffee 	bl	8000bc0 <HAL_GetTick>
 8000be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf0:	d005      	beq.n	8000bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <HAL_Delay+0x44>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bfe:	bf00      	nop
 8000c00:	f7ff ffde 	bl	8000bc0 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d8f7      	bhi.n	8000c00 <HAL_Delay+0x28>
  {
  }
}
 8000c10:	bf00      	nop
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000008 	.word	0x20000008

08000c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c52:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	60d3      	str	r3, [r2, #12]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <__NVIC_GetPriorityGrouping+0x18>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	0a1b      	lsrs	r3, r3, #8
 8000c72:	f003 0307 	and.w	r3, r3, #7
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	6039      	str	r1, [r7, #0]
 8000c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	db0a      	blt.n	8000cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	b2da      	uxtb	r2, r3
 8000c9c:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <__NVIC_SetPriority+0x4c>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	0112      	lsls	r2, r2, #4
 8000ca4:	b2d2      	uxtb	r2, r2
 8000ca6:	440b      	add	r3, r1
 8000ca8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cac:	e00a      	b.n	8000cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4908      	ldr	r1, [pc, #32]	; (8000cd4 <__NVIC_SetPriority+0x50>)
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	f003 030f 	and.w	r3, r3, #15
 8000cba:	3b04      	subs	r3, #4
 8000cbc:	0112      	lsls	r2, r2, #4
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	440b      	add	r3, r1
 8000cc2:	761a      	strb	r2, [r3, #24]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000e100 	.word	0xe000e100
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b089      	sub	sp, #36	; 0x24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	f1c3 0307 	rsb	r3, r3, #7
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	bf28      	it	cs
 8000cf6:	2304      	movcs	r3, #4
 8000cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	2b06      	cmp	r3, #6
 8000d00:	d902      	bls.n	8000d08 <NVIC_EncodePriority+0x30>
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3b03      	subs	r3, #3
 8000d06:	e000      	b.n	8000d0a <NVIC_EncodePriority+0x32>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	43da      	mvns	r2, r3
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	401a      	ands	r2, r3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d20:	f04f 31ff 	mov.w	r1, #4294967295
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2a:	43d9      	mvns	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	4313      	orrs	r3, r2
         );
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3724      	adds	r7, #36	; 0x24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
	...

08000d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d50:	d301      	bcc.n	8000d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d52:	2301      	movs	r3, #1
 8000d54:	e00f      	b.n	8000d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d56:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <SysTick_Config+0x40>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d5e:	210f      	movs	r1, #15
 8000d60:	f04f 30ff 	mov.w	r0, #4294967295
 8000d64:	f7ff ff8e 	bl	8000c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <SysTick_Config+0x40>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d6e:	4b04      	ldr	r3, [pc, #16]	; (8000d80 <SysTick_Config+0x40>)
 8000d70:	2207      	movs	r2, #7
 8000d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	e000e010 	.word	0xe000e010

08000d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ff47 	bl	8000c20 <__NVIC_SetPriorityGrouping>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b086      	sub	sp, #24
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	4603      	mov	r3, r0
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
 8000da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dac:	f7ff ff5c 	bl	8000c68 <__NVIC_GetPriorityGrouping>
 8000db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	68b9      	ldr	r1, [r7, #8]
 8000db6:	6978      	ldr	r0, [r7, #20]
 8000db8:	f7ff ff8e 	bl	8000cd8 <NVIC_EncodePriority>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff5d 	bl	8000c84 <__NVIC_SetPriority>
}
 8000dca:	bf00      	nop
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff ffb0 	bl	8000d40 <SysTick_Config>
 8000de0:	4603      	mov	r3, r0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b089      	sub	sp, #36	; 0x24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
 8000e06:	e159      	b.n	80010bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e08:	2201      	movs	r2, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	697a      	ldr	r2, [r7, #20]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	f040 8148 	bne.w	80010b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f003 0303 	and.w	r3, r3, #3
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d005      	beq.n	8000e3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d130      	bne.n	8000ea0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	2203      	movs	r2, #3
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4013      	ands	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	68da      	ldr	r2, [r3, #12]
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	69ba      	ldr	r2, [r7, #24]
 8000e6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e74:	2201      	movs	r2, #1
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4013      	ands	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	091b      	lsrs	r3, r3, #4
 8000e8a:	f003 0201 	and.w	r2, r3, #1
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0303 	and.w	r3, r3, #3
 8000ea8:	2b03      	cmp	r3, #3
 8000eaa:	d017      	beq.n	8000edc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d123      	bne.n	8000f30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	08da      	lsrs	r2, r3, #3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3208      	adds	r2, #8
 8000ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	f003 0307 	and.w	r3, r3, #7
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	220f      	movs	r2, #15
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	43db      	mvns	r3, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	691a      	ldr	r2, [r3, #16]
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	69ba      	ldr	r2, [r7, #24]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	08da      	lsrs	r2, r3, #3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3208      	adds	r2, #8
 8000f2a:	69b9      	ldr	r1, [r7, #24]
 8000f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0203 	and.w	r2, r3, #3
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	f000 80a2 	beq.w	80010b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <HAL_GPIO_Init+0x2e8>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	4a56      	ldr	r2, [pc, #344]	; (80010d4 <HAL_GPIO_Init+0x2e8>)
 8000f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f80:	6453      	str	r3, [r2, #68]	; 0x44
 8000f82:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <HAL_GPIO_Init+0x2e8>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f8e:	4a52      	ldr	r2, [pc, #328]	; (80010d8 <HAL_GPIO_Init+0x2ec>)
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	089b      	lsrs	r3, r3, #2
 8000f94:	3302      	adds	r3, #2
 8000f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	f003 0303 	and.w	r3, r3, #3
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	220f      	movs	r2, #15
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a49      	ldr	r2, [pc, #292]	; (80010dc <HAL_GPIO_Init+0x2f0>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d019      	beq.n	8000fee <HAL_GPIO_Init+0x202>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a48      	ldr	r2, [pc, #288]	; (80010e0 <HAL_GPIO_Init+0x2f4>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d013      	beq.n	8000fea <HAL_GPIO_Init+0x1fe>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a47      	ldr	r2, [pc, #284]	; (80010e4 <HAL_GPIO_Init+0x2f8>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d00d      	beq.n	8000fe6 <HAL_GPIO_Init+0x1fa>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a46      	ldr	r2, [pc, #280]	; (80010e8 <HAL_GPIO_Init+0x2fc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d007      	beq.n	8000fe2 <HAL_GPIO_Init+0x1f6>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a45      	ldr	r2, [pc, #276]	; (80010ec <HAL_GPIO_Init+0x300>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d101      	bne.n	8000fde <HAL_GPIO_Init+0x1f2>
 8000fda:	2304      	movs	r3, #4
 8000fdc:	e008      	b.n	8000ff0 <HAL_GPIO_Init+0x204>
 8000fde:	2307      	movs	r3, #7
 8000fe0:	e006      	b.n	8000ff0 <HAL_GPIO_Init+0x204>
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e004      	b.n	8000ff0 <HAL_GPIO_Init+0x204>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e002      	b.n	8000ff0 <HAL_GPIO_Init+0x204>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HAL_GPIO_Init+0x204>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	69fa      	ldr	r2, [r7, #28]
 8000ff2:	f002 0203 	and.w	r2, r2, #3
 8000ff6:	0092      	lsls	r2, r2, #2
 8000ff8:	4093      	lsls	r3, r2
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001000:	4935      	ldr	r1, [pc, #212]	; (80010d8 <HAL_GPIO_Init+0x2ec>)
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	089b      	lsrs	r3, r3, #2
 8001006:	3302      	adds	r3, #2
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800100e:	4b38      	ldr	r3, [pc, #224]	; (80010f0 <HAL_GPIO_Init+0x304>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001032:	4a2f      	ldr	r2, [pc, #188]	; (80010f0 <HAL_GPIO_Init+0x304>)
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001038:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <HAL_GPIO_Init+0x304>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800105c:	4a24      	ldr	r2, [pc, #144]	; (80010f0 <HAL_GPIO_Init+0x304>)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001062:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <HAL_GPIO_Init+0x304>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	43db      	mvns	r3, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4013      	ands	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001086:	4a1a      	ldr	r2, [pc, #104]	; (80010f0 <HAL_GPIO_Init+0x304>)
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <HAL_GPIO_Init+0x304>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b0:	4a0f      	ldr	r2, [pc, #60]	; (80010f0 <HAL_GPIO_Init+0x304>)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3301      	adds	r3, #1
 80010ba:	61fb      	str	r3, [r7, #28]
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	2b0f      	cmp	r3, #15
 80010c0:	f67f aea2 	bls.w	8000e08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40013800 	.word	0x40013800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	40020400 	.word	0x40020400
 80010e4:	40020800 	.word	0x40020800
 80010e8:	40020c00 	.word	0x40020c00
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40013c00 	.word	0x40013c00

080010f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001104:	787b      	ldrb	r3, [r7, #1]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800110a:	887a      	ldrh	r2, [r7, #2]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001110:	e003      	b.n	800111a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001112:	887b      	ldrh	r3, [r7, #2]
 8001114:	041a      	lsls	r2, r3, #16
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	619a      	str	r2, [r3, #24]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001126:	b480      	push	{r7}
 8001128:	b085      	sub	sp, #20
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001138:	887a      	ldrh	r2, [r7, #2]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	4013      	ands	r3, r2
 800113e:	041a      	lsls	r2, r3, #16
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43d9      	mvns	r1, r3
 8001144:	887b      	ldrh	r3, [r7, #2]
 8001146:	400b      	ands	r3, r1
 8001148:	431a      	orrs	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	619a      	str	r2, [r3, #24]
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e267      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	2b00      	cmp	r3, #0
 8001178:	d075      	beq.n	8001266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117a:	4b88      	ldr	r3, [pc, #544]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 030c 	and.w	r3, r3, #12
 8001182:	2b04      	cmp	r3, #4
 8001184:	d00c      	beq.n	80011a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001186:	4b85      	ldr	r3, [pc, #532]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800118e:	2b08      	cmp	r3, #8
 8001190:	d112      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001192:	4b82      	ldr	r3, [pc, #520]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800119a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800119e:	d10b      	bne.n	80011b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a0:	4b7e      	ldr	r3, [pc, #504]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d05b      	beq.n	8001264 <HAL_RCC_OscConfig+0x108>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d157      	bne.n	8001264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e242      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011c0:	d106      	bne.n	80011d0 <HAL_RCC_OscConfig+0x74>
 80011c2:	4b76      	ldr	r3, [pc, #472]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a75      	ldr	r2, [pc, #468]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011cc:	6013      	str	r3, [r2, #0]
 80011ce:	e01d      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x98>
 80011da:	4b70      	ldr	r3, [pc, #448]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a6f      	ldr	r2, [pc, #444]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a6c      	ldr	r2, [pc, #432]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	e00b      	b.n	800120c <HAL_RCC_OscConfig+0xb0>
 80011f4:	4b69      	ldr	r3, [pc, #420]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a68      	ldr	r2, [pc, #416]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80011fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b66      	ldr	r3, [pc, #408]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a65      	ldr	r2, [pc, #404]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001206:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800120a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d013      	beq.n	800123c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001214:	f7ff fcd4 	bl	8000bc0 <HAL_GetTick>
 8001218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800121c:	f7ff fcd0 	bl	8000bc0 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b64      	cmp	r3, #100	; 0x64
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e207      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122e:	4b5b      	ldr	r3, [pc, #364]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f0      	beq.n	800121c <HAL_RCC_OscConfig+0xc0>
 800123a:	e014      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fcc0 	bl	8000bc0 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001244:	f7ff fcbc 	bl	8000bc0 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b64      	cmp	r3, #100	; 0x64
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e1f3      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001256:	4b51      	ldr	r3, [pc, #324]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1f0      	bne.n	8001244 <HAL_RCC_OscConfig+0xe8>
 8001262:	e000      	b.n	8001266 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d063      	beq.n	800133a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001272:	4b4a      	ldr	r3, [pc, #296]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00b      	beq.n	8001296 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127e:	4b47      	ldr	r3, [pc, #284]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001286:	2b08      	cmp	r3, #8
 8001288:	d11c      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128a:	4b44      	ldr	r3, [pc, #272]	; (800139c <HAL_RCC_OscConfig+0x240>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d116      	bne.n	80012c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001296:	4b41      	ldr	r3, [pc, #260]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d005      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d001      	beq.n	80012ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e1c7      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ae:	4b3b      	ldr	r3, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4937      	ldr	r1, [pc, #220]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c2:	e03a      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d020      	beq.n	800130e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012cc:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d2:	f7ff fc75 	bl	8000bc0 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fc71 	bl	8000bc0 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e1a8      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f0      	beq.n	80012da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f8:	4b28      	ldr	r3, [pc, #160]	; (800139c <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	4925      	ldr	r1, [pc, #148]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001308:	4313      	orrs	r3, r2
 800130a:	600b      	str	r3, [r1, #0]
 800130c:	e015      	b.n	800133a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130e:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <HAL_RCC_OscConfig+0x244>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001314:	f7ff fc54 	bl	8000bc0 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800131c:	f7ff fc50 	bl	8000bc0 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e187      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0308 	and.w	r3, r3, #8
 8001342:	2b00      	cmp	r3, #0
 8001344:	d036      	beq.n	80013b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	695b      	ldr	r3, [r3, #20]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d016      	beq.n	800137c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 8001350:	2201      	movs	r2, #1
 8001352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001354:	f7ff fc34 	bl	8000bc0 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135c:	f7ff fc30 	bl	8000bc0 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e167      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136e:	4b0b      	ldr	r3, [pc, #44]	; (800139c <HAL_RCC_OscConfig+0x240>)
 8001370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0x200>
 800137a:	e01b      	b.n	80013b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_RCC_OscConfig+0x248>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fc1d 	bl	8000bc0 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001388:	e00e      	b.n	80013a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138a:	f7ff fc19 	bl	8000bc0 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d907      	bls.n	80013a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e150      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 800139c:	40023800 	.word	0x40023800
 80013a0:	42470000 	.word	0x42470000
 80013a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a8:	4b88      	ldr	r3, [pc, #544]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ea      	bne.n	800138a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 8097 	beq.w	80014f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c6:	4b81      	ldr	r3, [pc, #516]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10f      	bne.n	80013f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	4b7d      	ldr	r3, [pc, #500]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	4a7c      	ldr	r2, [pc, #496]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	6413      	str	r3, [r2, #64]	; 0x40
 80013e2:	4b7a      	ldr	r3, [pc, #488]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	60bb      	str	r3, [r7, #8]
 80013ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	4b77      	ldr	r3, [pc, #476]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d118      	bne.n	8001430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013fe:	4b74      	ldr	r3, [pc, #464]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a73      	ldr	r2, [pc, #460]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800140a:	f7ff fbd9 	bl	8000bc0 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001410:	e008      	b.n	8001424 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001412:	f7ff fbd5 	bl	8000bc0 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e10c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b6a      	ldr	r3, [pc, #424]	; (80015d0 <HAL_RCC_OscConfig+0x474>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0f0      	beq.n	8001412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d106      	bne.n	8001446 <HAL_RCC_OscConfig+0x2ea>
 8001438:	4b64      	ldr	r3, [pc, #400]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800143c:	4a63      	ldr	r2, [pc, #396]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6713      	str	r3, [r2, #112]	; 0x70
 8001444:	e01c      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b05      	cmp	r3, #5
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x30c>
 800144e:	4b5f      	ldr	r3, [pc, #380]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001452:	4a5e      	ldr	r2, [pc, #376]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	6713      	str	r3, [r2, #112]	; 0x70
 800145a:	4b5c      	ldr	r3, [pc, #368]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800145c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145e:	4a5b      	ldr	r2, [pc, #364]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6713      	str	r3, [r2, #112]	; 0x70
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0x324>
 8001468:	4b58      	ldr	r3, [pc, #352]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146c:	4a57      	ldr	r2, [pc, #348]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800146e:	f023 0301 	bic.w	r3, r3, #1
 8001472:	6713      	str	r3, [r2, #112]	; 0x70
 8001474:	4b55      	ldr	r3, [pc, #340]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001478:	4a54      	ldr	r2, [pc, #336]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 800147a:	f023 0304 	bic.w	r3, r3, #4
 800147e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d015      	beq.n	80014b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fb9a 	bl	8000bc0 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff fb96 	bl	8000bc0 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	; 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e0cb      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0ee      	beq.n	8001490 <HAL_RCC_OscConfig+0x334>
 80014b2:	e014      	b.n	80014de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b4:	f7ff fb84 	bl	8000bc0 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ba:	e00a      	b.n	80014d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014bc:	f7ff fb80 	bl	8000bc0 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e0b5      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d2:	4b3e      	ldr	r3, [pc, #248]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1ee      	bne.n	80014bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014de:	7dfb      	ldrb	r3, [r7, #23]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d105      	bne.n	80014f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e4:	4b39      	ldr	r3, [pc, #228]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e8:	4a38      	ldr	r2, [pc, #224]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80a1 	beq.w	800163c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014fa:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b08      	cmp	r3, #8
 8001504:	d05c      	beq.n	80015c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2b02      	cmp	r3, #2
 800150c:	d141      	bne.n	8001592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150e:	4b31      	ldr	r3, [pc, #196]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001514:	f7ff fb54 	bl	8000bc0 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff fb50 	bl	8000bc0 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e087      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152e:	4b27      	ldr	r3, [pc, #156]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	69da      	ldr	r2, [r3, #28]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	019b      	lsls	r3, r3, #6
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	3b01      	subs	r3, #1
 8001554:	041b      	lsls	r3, r3, #16
 8001556:	431a      	orrs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155c:	061b      	lsls	r3, r3, #24
 800155e:	491b      	ldr	r1, [pc, #108]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001560:	4313      	orrs	r3, r2
 8001562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156a:	f7ff fb29 	bl	8000bc0 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001572:	f7ff fb25 	bl	8000bc0 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e05c      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x416>
 8001590:	e054      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <HAL_RCC_OscConfig+0x478>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fb12 	bl	8000bc0 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fb0e 	bl	8000bc0 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e045      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_RCC_OscConfig+0x470>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x444>
 80015be:	e03d      	b.n	800163c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d107      	bne.n	80015d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e038      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40007000 	.word	0x40007000
 80015d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_RCC_OscConfig+0x4ec>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d028      	beq.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d121      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	429a      	cmp	r2, r3
 8001600:	d11a      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001608:	4013      	ands	r3, r2
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800160e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001610:	4293      	cmp	r3, r2
 8001612:	d111      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	085b      	lsrs	r3, r3, #1
 8001620:	3b01      	subs	r3, #1
 8001622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d107      	bne.n	8001638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d001      	beq.n	800163c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3718      	adds	r7, #24
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800

0800164c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e0cc      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001660:	4b68      	ldr	r3, [pc, #416]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	d90c      	bls.n	8001688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166e:	4b65      	ldr	r3, [pc, #404]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001676:	4b63      	ldr	r3, [pc, #396]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d001      	beq.n	8001688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e0b8      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d020      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d005      	beq.n	80016ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016a0:	4b59      	ldr	r3, [pc, #356]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	4a58      	ldr	r2, [pc, #352]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b8:	4b53      	ldr	r3, [pc, #332]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4a52      	ldr	r2, [pc, #328]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c4:	4b50      	ldr	r3, [pc, #320]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	494d      	ldr	r1, [pc, #308]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d044      	beq.n	800176c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	4b47      	ldr	r3, [pc, #284]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d119      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e07f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d003      	beq.n	800170a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001706:	2b03      	cmp	r3, #3
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170a:	4b3f      	ldr	r3, [pc, #252]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d109      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e06f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800171a:	4b3b      	ldr	r3, [pc, #236]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e067      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800172a:	4b37      	ldr	r3, [pc, #220]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f023 0203 	bic.w	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4934      	ldr	r1, [pc, #208]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	4313      	orrs	r3, r2
 800173a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800173c:	f7ff fa40 	bl	8000bc0 <HAL_GetTick>
 8001740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001742:	e00a      	b.n	800175a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001744:	f7ff fa3c 	bl	8000bc0 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e04f      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175a:	4b2b      	ldr	r3, [pc, #172]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 020c 	and.w	r2, r3, #12
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	429a      	cmp	r2, r3
 800176a:	d1eb      	bne.n	8001744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d20c      	bcs.n	8001794 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_RCC_ClockConfig+0x1b8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e032      	b.n	80017fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d008      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017a0:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	4916      	ldr	r1, [pc, #88]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d009      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017be:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	490e      	ldr	r1, [pc, #56]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017d2:	f000 f821 	bl	8001818 <HAL_RCC_GetSysClockFreq>
 80017d6:	4602      	mov	r2, r0
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	091b      	lsrs	r3, r3, #4
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	490a      	ldr	r1, [pc, #40]	; (800180c <HAL_RCC_ClockConfig+0x1c0>)
 80017e4:	5ccb      	ldrb	r3, [r1, r3]
 80017e6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ea:	4a09      	ldr	r2, [pc, #36]	; (8001810 <HAL_RCC_ClockConfig+0x1c4>)
 80017ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <HAL_RCC_ClockConfig+0x1c8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f9a0 	bl	8000b38 <HAL_InitTick>

  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023c00 	.word	0x40023c00
 8001808:	40023800 	.word	0x40023800
 800180c:	0800314c 	.word	0x0800314c
 8001810:	20000000 	.word	0x20000000
 8001814:	20000004 	.word	0x20000004

08001818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800181c:	b090      	sub	sp, #64	; 0x40
 800181e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	; 0x34
 8001824:	2300      	movs	r3, #0
 8001826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001828:	2300      	movs	r3, #0
 800182a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800182c:	2300      	movs	r3, #0
 800182e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001830:	4b59      	ldr	r3, [pc, #356]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d00d      	beq.n	8001858 <HAL_RCC_GetSysClockFreq+0x40>
 800183c:	2b08      	cmp	r3, #8
 800183e:	f200 80a1 	bhi.w	8001984 <HAL_RCC_GetSysClockFreq+0x16c>
 8001842:	2b00      	cmp	r3, #0
 8001844:	d002      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0x34>
 8001846:	2b04      	cmp	r3, #4
 8001848:	d003      	beq.n	8001852 <HAL_RCC_GetSysClockFreq+0x3a>
 800184a:	e09b      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800184c:	4b53      	ldr	r3, [pc, #332]	; (800199c <HAL_RCC_GetSysClockFreq+0x184>)
 800184e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001850:	e09b      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001852:	4b53      	ldr	r3, [pc, #332]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001854:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001856:	e098      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001858:	4b4f      	ldr	r3, [pc, #316]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001860:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001862:	4b4d      	ldr	r3, [pc, #308]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d028      	beq.n	80018c0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800186e:	4b4a      	ldr	r3, [pc, #296]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	099b      	lsrs	r3, r3, #6
 8001874:	2200      	movs	r2, #0
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	627a      	str	r2, [r7, #36]	; 0x24
 800187a:	6a3b      	ldr	r3, [r7, #32]
 800187c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001880:	2100      	movs	r1, #0
 8001882:	4b47      	ldr	r3, [pc, #284]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001884:	fb03 f201 	mul.w	r2, r3, r1
 8001888:	2300      	movs	r3, #0
 800188a:	fb00 f303 	mul.w	r3, r0, r3
 800188e:	4413      	add	r3, r2
 8001890:	4a43      	ldr	r2, [pc, #268]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001892:	fba0 1202 	umull	r1, r2, r0, r2
 8001896:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001898:	460a      	mov	r2, r1
 800189a:	62ba      	str	r2, [r7, #40]	; 0x28
 800189c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800189e:	4413      	add	r3, r2
 80018a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a4:	2200      	movs	r2, #0
 80018a6:	61bb      	str	r3, [r7, #24]
 80018a8:	61fa      	str	r2, [r7, #28]
 80018aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018ae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018b2:	f7fe fce5 	bl	8000280 <__aeabi_uldivmod>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4613      	mov	r3, r2
 80018bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018be:	e053      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018c0:	4b35      	ldr	r3, [pc, #212]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	099b      	lsrs	r3, r3, #6
 80018c6:	2200      	movs	r2, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	617a      	str	r2, [r7, #20]
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80018d2:	f04f 0b00 	mov.w	fp, #0
 80018d6:	4652      	mov	r2, sl
 80018d8:	465b      	mov	r3, fp
 80018da:	f04f 0000 	mov.w	r0, #0
 80018de:	f04f 0100 	mov.w	r1, #0
 80018e2:	0159      	lsls	r1, r3, #5
 80018e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018e8:	0150      	lsls	r0, r2, #5
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	ebb2 080a 	subs.w	r8, r2, sl
 80018f2:	eb63 090b 	sbc.w	r9, r3, fp
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	f04f 0300 	mov.w	r3, #0
 80018fe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001902:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001906:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800190a:	ebb2 0408 	subs.w	r4, r2, r8
 800190e:	eb63 0509 	sbc.w	r5, r3, r9
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	00eb      	lsls	r3, r5, #3
 800191c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001920:	00e2      	lsls	r2, r4, #3
 8001922:	4614      	mov	r4, r2
 8001924:	461d      	mov	r5, r3
 8001926:	eb14 030a 	adds.w	r3, r4, sl
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	eb45 030b 	adc.w	r3, r5, fp
 8001930:	607b      	str	r3, [r7, #4]
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800193e:	4629      	mov	r1, r5
 8001940:	028b      	lsls	r3, r1, #10
 8001942:	4621      	mov	r1, r4
 8001944:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001948:	4621      	mov	r1, r4
 800194a:	028a      	lsls	r2, r1, #10
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001952:	2200      	movs	r2, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	60fa      	str	r2, [r7, #12]
 8001958:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800195c:	f7fe fc90 	bl	8000280 <__aeabi_uldivmod>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4613      	mov	r3, r2
 8001966:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_RCC_GetSysClockFreq+0x180>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	0c1b      	lsrs	r3, r3, #16
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	3301      	adds	r3, #1
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001978:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001980:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001982:	e002      	b.n	800198a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <HAL_RCC_GetSysClockFreq+0x184>)
 8001986:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800198a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800198c:	4618      	mov	r0, r3
 800198e:	3740      	adds	r7, #64	; 0x40
 8001990:	46bd      	mov	sp, r7
 8001992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	00f42400 	.word	0x00f42400
 80019a0:	017d7840 	.word	0x017d7840

080019a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000000 	.word	0x20000000

080019bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019c0:	f7ff fff0 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019c4:	4602      	mov	r2, r0
 80019c6:	4b05      	ldr	r3, [pc, #20]	; (80019dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	0a9b      	lsrs	r3, r3, #10
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	4903      	ldr	r1, [pc, #12]	; (80019e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d2:	5ccb      	ldrb	r3, [r1, r3]
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d8:	4618      	mov	r0, r3
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40023800 	.word	0x40023800
 80019e0:	0800315c 	.word	0x0800315c

080019e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019e8:	f7ff ffdc 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019ec:	4602      	mov	r2, r0
 80019ee:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	0b5b      	lsrs	r3, r3, #13
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	4903      	ldr	r1, [pc, #12]	; (8001a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019fa:	5ccb      	ldrb	r3, [r1, r3]
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800
 8001a08:	0800315c 	.word	0x0800315c

08001a0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e03f      	b.n	8001a9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d106      	bne.n	8001a38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7fe ff0c 	bl	8000850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2224      	movs	r2, #36	; 0x24
 8001a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f000 f929 	bl	8001ca8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	691a      	ldr	r2, [r3, #16]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68da      	ldr	r2, [r3, #12]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2220      	movs	r2, #32
 8001a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2220      	movs	r2, #32
 8001a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b08a      	sub	sp, #40	; 0x28
 8001aaa:	af02      	add	r7, sp, #8
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b20      	cmp	r3, #32
 8001ac4:	d17c      	bne.n	8001bc0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <HAL_UART_Transmit+0x2c>
 8001acc:	88fb      	ldrh	r3, [r7, #6]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e075      	b.n	8001bc2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d101      	bne.n	8001ae4 <HAL_UART_Transmit+0x3e>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e06e      	b.n	8001bc2 <HAL_UART_Transmit+0x11c>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2221      	movs	r2, #33	; 0x21
 8001af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001afa:	f7ff f861 	bl	8000bc0 <HAL_GetTick>
 8001afe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	88fa      	ldrh	r2, [r7, #6]
 8001b04:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	88fa      	ldrh	r2, [r7, #6]
 8001b0a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b14:	d108      	bne.n	8001b28 <HAL_UART_Transmit+0x82>
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d104      	bne.n	8001b28 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	61bb      	str	r3, [r7, #24]
 8001b26:	e003      	b.n	8001b30 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001b38:	e02a      	b.n	8001b90 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	2200      	movs	r2, #0
 8001b42:	2180      	movs	r1, #128	; 0x80
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f000 f840 	bl	8001bca <UART_WaitOnFlagUntilTimeout>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e036      	b.n	8001bc2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d10b      	bne.n	8001b72 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	61bb      	str	r3, [r7, #24]
 8001b70:	e007      	b.n	8001b82 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	781a      	ldrb	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1cf      	bne.n	8001b3a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	2140      	movs	r1, #64	; 0x40
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f000 f810 	bl	8001bca <UART_WaitOnFlagUntilTimeout>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e006      	b.n	8001bc2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	e000      	b.n	8001bc2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001bc0:	2302      	movs	r3, #2
  }
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b090      	sub	sp, #64	; 0x40
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bda:	e050      	b.n	8001c7e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be2:	d04c      	beq.n	8001c7e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <UART_WaitOnFlagUntilTimeout+0x30>
 8001bea:	f7fe ffe9 	bl	8000bc0 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d241      	bcs.n	8001c7e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	330c      	adds	r3, #12
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c04:	e853 3f00 	ldrex	r3, [r3]
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	330c      	adds	r3, #12
 8001c18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c1a:	637a      	str	r2, [r7, #52]	; 0x34
 8001c1c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c1e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c22:	e841 2300 	strex	r3, r2, [r1]
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1e5      	bne.n	8001bfa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	3314      	adds	r3, #20
 8001c34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	e853 3f00 	ldrex	r3, [r3]
 8001c3c:	613b      	str	r3, [r7, #16]
   return(result);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	f023 0301 	bic.w	r3, r3, #1
 8001c44:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	3314      	adds	r3, #20
 8001c4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c4e:	623a      	str	r2, [r7, #32]
 8001c50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c52:	69f9      	ldr	r1, [r7, #28]
 8001c54:	6a3a      	ldr	r2, [r7, #32]
 8001c56:	e841 2300 	strex	r3, r2, [r1]
 8001c5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1e5      	bne.n	8001c2e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2220      	movs	r2, #32
 8001c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e00f      	b.n	8001c9e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	4013      	ands	r3, r2
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	bf0c      	ite	eq
 8001c8e:	2301      	moveq	r3, #1
 8001c90:	2300      	movne	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d09f      	beq.n	8001bdc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3740      	adds	r7, #64	; 0x40
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cac:	b0c0      	sub	sp, #256	; 0x100
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cc4:	68d9      	ldr	r1, [r3, #12]
 8001cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	ea40 0301 	orr.w	r3, r0, r1
 8001cd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001d00:	f021 010c 	bic.w	r1, r1, #12
 8001d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001d0e:	430b      	orrs	r3, r1
 8001d10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d22:	6999      	ldr	r1, [r3, #24]
 8001d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	ea40 0301 	orr.w	r3, r0, r1
 8001d2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	4b8f      	ldr	r3, [pc, #572]	; (8001f74 <UART_SetConfig+0x2cc>)
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d005      	beq.n	8001d48 <UART_SetConfig+0xa0>
 8001d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	4b8d      	ldr	r3, [pc, #564]	; (8001f78 <UART_SetConfig+0x2d0>)
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d104      	bne.n	8001d52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d48:	f7ff fe4c 	bl	80019e4 <HAL_RCC_GetPCLK2Freq>
 8001d4c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001d50:	e003      	b.n	8001d5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d52:	f7ff fe33 	bl	80019bc <HAL_RCC_GetPCLK1Freq>
 8001d56:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d64:	f040 810c 	bne.w	8001f80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001d72:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001d76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001d7a:	4622      	mov	r2, r4
 8001d7c:	462b      	mov	r3, r5
 8001d7e:	1891      	adds	r1, r2, r2
 8001d80:	65b9      	str	r1, [r7, #88]	; 0x58
 8001d82:	415b      	adcs	r3, r3
 8001d84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d8a:	4621      	mov	r1, r4
 8001d8c:	eb12 0801 	adds.w	r8, r2, r1
 8001d90:	4629      	mov	r1, r5
 8001d92:	eb43 0901 	adc.w	r9, r3, r1
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001da2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001da6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001daa:	4690      	mov	r8, r2
 8001dac:	4699      	mov	r9, r3
 8001dae:	4623      	mov	r3, r4
 8001db0:	eb18 0303 	adds.w	r3, r8, r3
 8001db4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001db8:	462b      	mov	r3, r5
 8001dba:	eb49 0303 	adc.w	r3, r9, r3
 8001dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001dce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001dd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	18db      	adds	r3, r3, r3
 8001dda:	653b      	str	r3, [r7, #80]	; 0x50
 8001ddc:	4613      	mov	r3, r2
 8001dde:	eb42 0303 	adc.w	r3, r2, r3
 8001de2:	657b      	str	r3, [r7, #84]	; 0x54
 8001de4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001de8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001dec:	f7fe fa48 	bl	8000280 <__aeabi_uldivmod>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4b61      	ldr	r3, [pc, #388]	; (8001f7c <UART_SetConfig+0x2d4>)
 8001df6:	fba3 2302 	umull	r2, r3, r3, r2
 8001dfa:	095b      	lsrs	r3, r3, #5
 8001dfc:	011c      	lsls	r4, r3, #4
 8001dfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e02:	2200      	movs	r2, #0
 8001e04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001e08:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001e0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001e10:	4642      	mov	r2, r8
 8001e12:	464b      	mov	r3, r9
 8001e14:	1891      	adds	r1, r2, r2
 8001e16:	64b9      	str	r1, [r7, #72]	; 0x48
 8001e18:	415b      	adcs	r3, r3
 8001e1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e20:	4641      	mov	r1, r8
 8001e22:	eb12 0a01 	adds.w	sl, r2, r1
 8001e26:	4649      	mov	r1, r9
 8001e28:	eb43 0b01 	adc.w	fp, r3, r1
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e40:	4692      	mov	sl, r2
 8001e42:	469b      	mov	fp, r3
 8001e44:	4643      	mov	r3, r8
 8001e46:	eb1a 0303 	adds.w	r3, sl, r3
 8001e4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e4e:	464b      	mov	r3, r9
 8001e50:	eb4b 0303 	adc.w	r3, fp, r3
 8001e54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001e64:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001e68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	18db      	adds	r3, r3, r3
 8001e70:	643b      	str	r3, [r7, #64]	; 0x40
 8001e72:	4613      	mov	r3, r2
 8001e74:	eb42 0303 	adc.w	r3, r2, r3
 8001e78:	647b      	str	r3, [r7, #68]	; 0x44
 8001e7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001e7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001e82:	f7fe f9fd 	bl	8000280 <__aeabi_uldivmod>
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4b3b      	ldr	r3, [pc, #236]	; (8001f7c <UART_SetConfig+0x2d4>)
 8001e8e:	fba3 2301 	umull	r2, r3, r3, r1
 8001e92:	095b      	lsrs	r3, r3, #5
 8001e94:	2264      	movs	r2, #100	; 0x64
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	1acb      	subs	r3, r1, r3
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001ea2:	4b36      	ldr	r3, [pc, #216]	; (8001f7c <UART_SetConfig+0x2d4>)
 8001ea4:	fba3 2302 	umull	r2, r3, r3, r2
 8001ea8:	095b      	lsrs	r3, r3, #5
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001eb0:	441c      	add	r4, r3
 8001eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ebc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001ec0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001ec4:	4642      	mov	r2, r8
 8001ec6:	464b      	mov	r3, r9
 8001ec8:	1891      	adds	r1, r2, r2
 8001eca:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ecc:	415b      	adcs	r3, r3
 8001ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ed0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ed4:	4641      	mov	r1, r8
 8001ed6:	1851      	adds	r1, r2, r1
 8001ed8:	6339      	str	r1, [r7, #48]	; 0x30
 8001eda:	4649      	mov	r1, r9
 8001edc:	414b      	adcs	r3, r1
 8001ede:	637b      	str	r3, [r7, #52]	; 0x34
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	f04f 0300 	mov.w	r3, #0
 8001ee8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001eec:	4659      	mov	r1, fp
 8001eee:	00cb      	lsls	r3, r1, #3
 8001ef0:	4651      	mov	r1, sl
 8001ef2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ef6:	4651      	mov	r1, sl
 8001ef8:	00ca      	lsls	r2, r1, #3
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	4603      	mov	r3, r0
 8001f00:	4642      	mov	r2, r8
 8001f02:	189b      	adds	r3, r3, r2
 8001f04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f08:	464b      	mov	r3, r9
 8001f0a:	460a      	mov	r2, r1
 8001f0c:	eb42 0303 	adc.w	r3, r2, r3
 8001f10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001f20:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001f24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001f28:	460b      	mov	r3, r1
 8001f2a:	18db      	adds	r3, r3, r3
 8001f2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f2e:	4613      	mov	r3, r2
 8001f30:	eb42 0303 	adc.w	r3, r2, r3
 8001f34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001f3e:	f7fe f99f 	bl	8000280 <__aeabi_uldivmod>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <UART_SetConfig+0x2d4>)
 8001f48:	fba3 1302 	umull	r1, r3, r3, r2
 8001f4c:	095b      	lsrs	r3, r3, #5
 8001f4e:	2164      	movs	r1, #100	; 0x64
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	3332      	adds	r3, #50	; 0x32
 8001f5a:	4a08      	ldr	r2, [pc, #32]	; (8001f7c <UART_SetConfig+0x2d4>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	095b      	lsrs	r3, r3, #5
 8001f62:	f003 0207 	and.w	r2, r3, #7
 8001f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4422      	add	r2, r4
 8001f6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001f70:	e105      	b.n	800217e <UART_SetConfig+0x4d6>
 8001f72:	bf00      	nop
 8001f74:	40011000 	.word	0x40011000
 8001f78:	40011400 	.word	0x40011400
 8001f7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f84:	2200      	movs	r2, #0
 8001f86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001f8a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001f8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001f92:	4642      	mov	r2, r8
 8001f94:	464b      	mov	r3, r9
 8001f96:	1891      	adds	r1, r2, r2
 8001f98:	6239      	str	r1, [r7, #32]
 8001f9a:	415b      	adcs	r3, r3
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fa2:	4641      	mov	r1, r8
 8001fa4:	1854      	adds	r4, r2, r1
 8001fa6:	4649      	mov	r1, r9
 8001fa8:	eb43 0501 	adc.w	r5, r3, r1
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	f04f 0300 	mov.w	r3, #0
 8001fb4:	00eb      	lsls	r3, r5, #3
 8001fb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fba:	00e2      	lsls	r2, r4, #3
 8001fbc:	4614      	mov	r4, r2
 8001fbe:	461d      	mov	r5, r3
 8001fc0:	4643      	mov	r3, r8
 8001fc2:	18e3      	adds	r3, r4, r3
 8001fc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001fc8:	464b      	mov	r3, r9
 8001fca:	eb45 0303 	adc.w	r3, r5, r3
 8001fce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001fde:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	f04f 0300 	mov.w	r3, #0
 8001fea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001fee:	4629      	mov	r1, r5
 8001ff0:	008b      	lsls	r3, r1, #2
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	008a      	lsls	r2, r1, #2
 8001ffc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002000:	f7fe f93e 	bl	8000280 <__aeabi_uldivmod>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4b60      	ldr	r3, [pc, #384]	; (800218c <UART_SetConfig+0x4e4>)
 800200a:	fba3 2302 	umull	r2, r3, r3, r2
 800200e:	095b      	lsrs	r3, r3, #5
 8002010:	011c      	lsls	r4, r3, #4
 8002012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002016:	2200      	movs	r2, #0
 8002018:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800201c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002020:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002024:	4642      	mov	r2, r8
 8002026:	464b      	mov	r3, r9
 8002028:	1891      	adds	r1, r2, r2
 800202a:	61b9      	str	r1, [r7, #24]
 800202c:	415b      	adcs	r3, r3
 800202e:	61fb      	str	r3, [r7, #28]
 8002030:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002034:	4641      	mov	r1, r8
 8002036:	1851      	adds	r1, r2, r1
 8002038:	6139      	str	r1, [r7, #16]
 800203a:	4649      	mov	r1, r9
 800203c:	414b      	adcs	r3, r1
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	f04f 0300 	mov.w	r3, #0
 8002048:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800204c:	4659      	mov	r1, fp
 800204e:	00cb      	lsls	r3, r1, #3
 8002050:	4651      	mov	r1, sl
 8002052:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002056:	4651      	mov	r1, sl
 8002058:	00ca      	lsls	r2, r1, #3
 800205a:	4610      	mov	r0, r2
 800205c:	4619      	mov	r1, r3
 800205e:	4603      	mov	r3, r0
 8002060:	4642      	mov	r2, r8
 8002062:	189b      	adds	r3, r3, r2
 8002064:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002068:	464b      	mov	r3, r9
 800206a:	460a      	mov	r2, r1
 800206c:	eb42 0303 	adc.w	r3, r2, r3
 8002070:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	67bb      	str	r3, [r7, #120]	; 0x78
 800207e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	f04f 0300 	mov.w	r3, #0
 8002088:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800208c:	4649      	mov	r1, r9
 800208e:	008b      	lsls	r3, r1, #2
 8002090:	4641      	mov	r1, r8
 8002092:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002096:	4641      	mov	r1, r8
 8002098:	008a      	lsls	r2, r1, #2
 800209a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800209e:	f7fe f8ef 	bl	8000280 <__aeabi_uldivmod>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4b39      	ldr	r3, [pc, #228]	; (800218c <UART_SetConfig+0x4e4>)
 80020a8:	fba3 1302 	umull	r1, r3, r3, r2
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	2164      	movs	r1, #100	; 0x64
 80020b0:	fb01 f303 	mul.w	r3, r1, r3
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	3332      	adds	r3, #50	; 0x32
 80020ba:	4a34      	ldr	r2, [pc, #208]	; (800218c <UART_SetConfig+0x4e4>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	095b      	lsrs	r3, r3, #5
 80020c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020c6:	441c      	add	r4, r3
 80020c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020cc:	2200      	movs	r2, #0
 80020ce:	673b      	str	r3, [r7, #112]	; 0x70
 80020d0:	677a      	str	r2, [r7, #116]	; 0x74
 80020d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80020d6:	4642      	mov	r2, r8
 80020d8:	464b      	mov	r3, r9
 80020da:	1891      	adds	r1, r2, r2
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	415b      	adcs	r3, r3
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80020e6:	4641      	mov	r1, r8
 80020e8:	1851      	adds	r1, r2, r1
 80020ea:	6039      	str	r1, [r7, #0]
 80020ec:	4649      	mov	r1, r9
 80020ee:	414b      	adcs	r3, r1
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80020fe:	4659      	mov	r1, fp
 8002100:	00cb      	lsls	r3, r1, #3
 8002102:	4651      	mov	r1, sl
 8002104:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002108:	4651      	mov	r1, sl
 800210a:	00ca      	lsls	r2, r1, #3
 800210c:	4610      	mov	r0, r2
 800210e:	4619      	mov	r1, r3
 8002110:	4603      	mov	r3, r0
 8002112:	4642      	mov	r2, r8
 8002114:	189b      	adds	r3, r3, r2
 8002116:	66bb      	str	r3, [r7, #104]	; 0x68
 8002118:	464b      	mov	r3, r9
 800211a:	460a      	mov	r2, r1
 800211c:	eb42 0303 	adc.w	r3, r2, r3
 8002120:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	663b      	str	r3, [r7, #96]	; 0x60
 800212c:	667a      	str	r2, [r7, #100]	; 0x64
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800213a:	4649      	mov	r1, r9
 800213c:	008b      	lsls	r3, r1, #2
 800213e:	4641      	mov	r1, r8
 8002140:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002144:	4641      	mov	r1, r8
 8002146:	008a      	lsls	r2, r1, #2
 8002148:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800214c:	f7fe f898 	bl	8000280 <__aeabi_uldivmod>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4b0d      	ldr	r3, [pc, #52]	; (800218c <UART_SetConfig+0x4e4>)
 8002156:	fba3 1302 	umull	r1, r3, r3, r2
 800215a:	095b      	lsrs	r3, r3, #5
 800215c:	2164      	movs	r1, #100	; 0x64
 800215e:	fb01 f303 	mul.w	r3, r1, r3
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	011b      	lsls	r3, r3, #4
 8002166:	3332      	adds	r3, #50	; 0x32
 8002168:	4a08      	ldr	r2, [pc, #32]	; (800218c <UART_SetConfig+0x4e4>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	095b      	lsrs	r3, r3, #5
 8002170:	f003 020f 	and.w	r2, r3, #15
 8002174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4422      	add	r2, r4
 800217c:	609a      	str	r2, [r3, #8]
}
 800217e:	bf00      	nop
 8002180:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002184:	46bd      	mov	sp, r7
 8002186:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800218a:	bf00      	nop
 800218c:	51eb851f 	.word	0x51eb851f

08002190 <__errno>:
 8002190:	4b01      	ldr	r3, [pc, #4]	; (8002198 <__errno+0x8>)
 8002192:	6818      	ldr	r0, [r3, #0]
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	2000000c 	.word	0x2000000c

0800219c <__libc_init_array>:
 800219c:	b570      	push	{r4, r5, r6, lr}
 800219e:	4d0d      	ldr	r5, [pc, #52]	; (80021d4 <__libc_init_array+0x38>)
 80021a0:	4c0d      	ldr	r4, [pc, #52]	; (80021d8 <__libc_init_array+0x3c>)
 80021a2:	1b64      	subs	r4, r4, r5
 80021a4:	10a4      	asrs	r4, r4, #2
 80021a6:	2600      	movs	r6, #0
 80021a8:	42a6      	cmp	r6, r4
 80021aa:	d109      	bne.n	80021c0 <__libc_init_array+0x24>
 80021ac:	4d0b      	ldr	r5, [pc, #44]	; (80021dc <__libc_init_array+0x40>)
 80021ae:	4c0c      	ldr	r4, [pc, #48]	; (80021e0 <__libc_init_array+0x44>)
 80021b0:	f000 ffae 	bl	8003110 <_init>
 80021b4:	1b64      	subs	r4, r4, r5
 80021b6:	10a4      	asrs	r4, r4, #2
 80021b8:	2600      	movs	r6, #0
 80021ba:	42a6      	cmp	r6, r4
 80021bc:	d105      	bne.n	80021ca <__libc_init_array+0x2e>
 80021be:	bd70      	pop	{r4, r5, r6, pc}
 80021c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021c4:	4798      	blx	r3
 80021c6:	3601      	adds	r6, #1
 80021c8:	e7ee      	b.n	80021a8 <__libc_init_array+0xc>
 80021ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ce:	4798      	blx	r3
 80021d0:	3601      	adds	r6, #1
 80021d2:	e7f2      	b.n	80021ba <__libc_init_array+0x1e>
 80021d4:	08003204 	.word	0x08003204
 80021d8:	08003204 	.word	0x08003204
 80021dc:	08003204 	.word	0x08003204
 80021e0:	08003208 	.word	0x08003208

080021e4 <memset>:
 80021e4:	4402      	add	r2, r0
 80021e6:	4603      	mov	r3, r0
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d100      	bne.n	80021ee <memset+0xa>
 80021ec:	4770      	bx	lr
 80021ee:	f803 1b01 	strb.w	r1, [r3], #1
 80021f2:	e7f9      	b.n	80021e8 <memset+0x4>

080021f4 <iprintf>:
 80021f4:	b40f      	push	{r0, r1, r2, r3}
 80021f6:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <iprintf+0x2c>)
 80021f8:	b513      	push	{r0, r1, r4, lr}
 80021fa:	681c      	ldr	r4, [r3, #0]
 80021fc:	b124      	cbz	r4, 8002208 <iprintf+0x14>
 80021fe:	69a3      	ldr	r3, [r4, #24]
 8002200:	b913      	cbnz	r3, 8002208 <iprintf+0x14>
 8002202:	4620      	mov	r0, r4
 8002204:	f000 f866 	bl	80022d4 <__sinit>
 8002208:	ab05      	add	r3, sp, #20
 800220a:	9a04      	ldr	r2, [sp, #16]
 800220c:	68a1      	ldr	r1, [r4, #8]
 800220e:	9301      	str	r3, [sp, #4]
 8002210:	4620      	mov	r0, r4
 8002212:	f000 f9bd 	bl	8002590 <_vfiprintf_r>
 8002216:	b002      	add	sp, #8
 8002218:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800221c:	b004      	add	sp, #16
 800221e:	4770      	bx	lr
 8002220:	2000000c 	.word	0x2000000c

08002224 <std>:
 8002224:	2300      	movs	r3, #0
 8002226:	b510      	push	{r4, lr}
 8002228:	4604      	mov	r4, r0
 800222a:	e9c0 3300 	strd	r3, r3, [r0]
 800222e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002232:	6083      	str	r3, [r0, #8]
 8002234:	8181      	strh	r1, [r0, #12]
 8002236:	6643      	str	r3, [r0, #100]	; 0x64
 8002238:	81c2      	strh	r2, [r0, #14]
 800223a:	6183      	str	r3, [r0, #24]
 800223c:	4619      	mov	r1, r3
 800223e:	2208      	movs	r2, #8
 8002240:	305c      	adds	r0, #92	; 0x5c
 8002242:	f7ff ffcf 	bl	80021e4 <memset>
 8002246:	4b05      	ldr	r3, [pc, #20]	; (800225c <std+0x38>)
 8002248:	6263      	str	r3, [r4, #36]	; 0x24
 800224a:	4b05      	ldr	r3, [pc, #20]	; (8002260 <std+0x3c>)
 800224c:	62a3      	str	r3, [r4, #40]	; 0x28
 800224e:	4b05      	ldr	r3, [pc, #20]	; (8002264 <std+0x40>)
 8002250:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002252:	4b05      	ldr	r3, [pc, #20]	; (8002268 <std+0x44>)
 8002254:	6224      	str	r4, [r4, #32]
 8002256:	6323      	str	r3, [r4, #48]	; 0x30
 8002258:	bd10      	pop	{r4, pc}
 800225a:	bf00      	nop
 800225c:	08002b39 	.word	0x08002b39
 8002260:	08002b5b 	.word	0x08002b5b
 8002264:	08002b93 	.word	0x08002b93
 8002268:	08002bb7 	.word	0x08002bb7

0800226c <_cleanup_r>:
 800226c:	4901      	ldr	r1, [pc, #4]	; (8002274 <_cleanup_r+0x8>)
 800226e:	f000 b8af 	b.w	80023d0 <_fwalk_reent>
 8002272:	bf00      	nop
 8002274:	08002e91 	.word	0x08002e91

08002278 <__sfmoreglue>:
 8002278:	b570      	push	{r4, r5, r6, lr}
 800227a:	2268      	movs	r2, #104	; 0x68
 800227c:	1e4d      	subs	r5, r1, #1
 800227e:	4355      	muls	r5, r2
 8002280:	460e      	mov	r6, r1
 8002282:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002286:	f000 f8e5 	bl	8002454 <_malloc_r>
 800228a:	4604      	mov	r4, r0
 800228c:	b140      	cbz	r0, 80022a0 <__sfmoreglue+0x28>
 800228e:	2100      	movs	r1, #0
 8002290:	e9c0 1600 	strd	r1, r6, [r0]
 8002294:	300c      	adds	r0, #12
 8002296:	60a0      	str	r0, [r4, #8]
 8002298:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800229c:	f7ff ffa2 	bl	80021e4 <memset>
 80022a0:	4620      	mov	r0, r4
 80022a2:	bd70      	pop	{r4, r5, r6, pc}

080022a4 <__sfp_lock_acquire>:
 80022a4:	4801      	ldr	r0, [pc, #4]	; (80022ac <__sfp_lock_acquire+0x8>)
 80022a6:	f000 b8b3 	b.w	8002410 <__retarget_lock_acquire_recursive>
 80022aa:	bf00      	nop
 80022ac:	200000dd 	.word	0x200000dd

080022b0 <__sfp_lock_release>:
 80022b0:	4801      	ldr	r0, [pc, #4]	; (80022b8 <__sfp_lock_release+0x8>)
 80022b2:	f000 b8ae 	b.w	8002412 <__retarget_lock_release_recursive>
 80022b6:	bf00      	nop
 80022b8:	200000dd 	.word	0x200000dd

080022bc <__sinit_lock_acquire>:
 80022bc:	4801      	ldr	r0, [pc, #4]	; (80022c4 <__sinit_lock_acquire+0x8>)
 80022be:	f000 b8a7 	b.w	8002410 <__retarget_lock_acquire_recursive>
 80022c2:	bf00      	nop
 80022c4:	200000de 	.word	0x200000de

080022c8 <__sinit_lock_release>:
 80022c8:	4801      	ldr	r0, [pc, #4]	; (80022d0 <__sinit_lock_release+0x8>)
 80022ca:	f000 b8a2 	b.w	8002412 <__retarget_lock_release_recursive>
 80022ce:	bf00      	nop
 80022d0:	200000de 	.word	0x200000de

080022d4 <__sinit>:
 80022d4:	b510      	push	{r4, lr}
 80022d6:	4604      	mov	r4, r0
 80022d8:	f7ff fff0 	bl	80022bc <__sinit_lock_acquire>
 80022dc:	69a3      	ldr	r3, [r4, #24]
 80022de:	b11b      	cbz	r3, 80022e8 <__sinit+0x14>
 80022e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022e4:	f7ff bff0 	b.w	80022c8 <__sinit_lock_release>
 80022e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80022ec:	6523      	str	r3, [r4, #80]	; 0x50
 80022ee:	4b13      	ldr	r3, [pc, #76]	; (800233c <__sinit+0x68>)
 80022f0:	4a13      	ldr	r2, [pc, #76]	; (8002340 <__sinit+0x6c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80022f6:	42a3      	cmp	r3, r4
 80022f8:	bf04      	itt	eq
 80022fa:	2301      	moveq	r3, #1
 80022fc:	61a3      	streq	r3, [r4, #24]
 80022fe:	4620      	mov	r0, r4
 8002300:	f000 f820 	bl	8002344 <__sfp>
 8002304:	6060      	str	r0, [r4, #4]
 8002306:	4620      	mov	r0, r4
 8002308:	f000 f81c 	bl	8002344 <__sfp>
 800230c:	60a0      	str	r0, [r4, #8]
 800230e:	4620      	mov	r0, r4
 8002310:	f000 f818 	bl	8002344 <__sfp>
 8002314:	2200      	movs	r2, #0
 8002316:	60e0      	str	r0, [r4, #12]
 8002318:	2104      	movs	r1, #4
 800231a:	6860      	ldr	r0, [r4, #4]
 800231c:	f7ff ff82 	bl	8002224 <std>
 8002320:	68a0      	ldr	r0, [r4, #8]
 8002322:	2201      	movs	r2, #1
 8002324:	2109      	movs	r1, #9
 8002326:	f7ff ff7d 	bl	8002224 <std>
 800232a:	68e0      	ldr	r0, [r4, #12]
 800232c:	2202      	movs	r2, #2
 800232e:	2112      	movs	r1, #18
 8002330:	f7ff ff78 	bl	8002224 <std>
 8002334:	2301      	movs	r3, #1
 8002336:	61a3      	str	r3, [r4, #24]
 8002338:	e7d2      	b.n	80022e0 <__sinit+0xc>
 800233a:	bf00      	nop
 800233c:	08003164 	.word	0x08003164
 8002340:	0800226d 	.word	0x0800226d

08002344 <__sfp>:
 8002344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002346:	4607      	mov	r7, r0
 8002348:	f7ff ffac 	bl	80022a4 <__sfp_lock_acquire>
 800234c:	4b1e      	ldr	r3, [pc, #120]	; (80023c8 <__sfp+0x84>)
 800234e:	681e      	ldr	r6, [r3, #0]
 8002350:	69b3      	ldr	r3, [r6, #24]
 8002352:	b913      	cbnz	r3, 800235a <__sfp+0x16>
 8002354:	4630      	mov	r0, r6
 8002356:	f7ff ffbd 	bl	80022d4 <__sinit>
 800235a:	3648      	adds	r6, #72	; 0x48
 800235c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002360:	3b01      	subs	r3, #1
 8002362:	d503      	bpl.n	800236c <__sfp+0x28>
 8002364:	6833      	ldr	r3, [r6, #0]
 8002366:	b30b      	cbz	r3, 80023ac <__sfp+0x68>
 8002368:	6836      	ldr	r6, [r6, #0]
 800236a:	e7f7      	b.n	800235c <__sfp+0x18>
 800236c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002370:	b9d5      	cbnz	r5, 80023a8 <__sfp+0x64>
 8002372:	4b16      	ldr	r3, [pc, #88]	; (80023cc <__sfp+0x88>)
 8002374:	60e3      	str	r3, [r4, #12]
 8002376:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800237a:	6665      	str	r5, [r4, #100]	; 0x64
 800237c:	f000 f847 	bl	800240e <__retarget_lock_init_recursive>
 8002380:	f7ff ff96 	bl	80022b0 <__sfp_lock_release>
 8002384:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002388:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800238c:	6025      	str	r5, [r4, #0]
 800238e:	61a5      	str	r5, [r4, #24]
 8002390:	2208      	movs	r2, #8
 8002392:	4629      	mov	r1, r5
 8002394:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002398:	f7ff ff24 	bl	80021e4 <memset>
 800239c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80023a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80023a4:	4620      	mov	r0, r4
 80023a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023a8:	3468      	adds	r4, #104	; 0x68
 80023aa:	e7d9      	b.n	8002360 <__sfp+0x1c>
 80023ac:	2104      	movs	r1, #4
 80023ae:	4638      	mov	r0, r7
 80023b0:	f7ff ff62 	bl	8002278 <__sfmoreglue>
 80023b4:	4604      	mov	r4, r0
 80023b6:	6030      	str	r0, [r6, #0]
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d1d5      	bne.n	8002368 <__sfp+0x24>
 80023bc:	f7ff ff78 	bl	80022b0 <__sfp_lock_release>
 80023c0:	230c      	movs	r3, #12
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	e7ee      	b.n	80023a4 <__sfp+0x60>
 80023c6:	bf00      	nop
 80023c8:	08003164 	.word	0x08003164
 80023cc:	ffff0001 	.word	0xffff0001

080023d0 <_fwalk_reent>:
 80023d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023d4:	4606      	mov	r6, r0
 80023d6:	4688      	mov	r8, r1
 80023d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80023dc:	2700      	movs	r7, #0
 80023de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023e2:	f1b9 0901 	subs.w	r9, r9, #1
 80023e6:	d505      	bpl.n	80023f4 <_fwalk_reent+0x24>
 80023e8:	6824      	ldr	r4, [r4, #0]
 80023ea:	2c00      	cmp	r4, #0
 80023ec:	d1f7      	bne.n	80023de <_fwalk_reent+0xe>
 80023ee:	4638      	mov	r0, r7
 80023f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023f4:	89ab      	ldrh	r3, [r5, #12]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d907      	bls.n	800240a <_fwalk_reent+0x3a>
 80023fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023fe:	3301      	adds	r3, #1
 8002400:	d003      	beq.n	800240a <_fwalk_reent+0x3a>
 8002402:	4629      	mov	r1, r5
 8002404:	4630      	mov	r0, r6
 8002406:	47c0      	blx	r8
 8002408:	4307      	orrs	r7, r0
 800240a:	3568      	adds	r5, #104	; 0x68
 800240c:	e7e9      	b.n	80023e2 <_fwalk_reent+0x12>

0800240e <__retarget_lock_init_recursive>:
 800240e:	4770      	bx	lr

08002410 <__retarget_lock_acquire_recursive>:
 8002410:	4770      	bx	lr

08002412 <__retarget_lock_release_recursive>:
 8002412:	4770      	bx	lr

08002414 <sbrk_aligned>:
 8002414:	b570      	push	{r4, r5, r6, lr}
 8002416:	4e0e      	ldr	r6, [pc, #56]	; (8002450 <sbrk_aligned+0x3c>)
 8002418:	460c      	mov	r4, r1
 800241a:	6831      	ldr	r1, [r6, #0]
 800241c:	4605      	mov	r5, r0
 800241e:	b911      	cbnz	r1, 8002426 <sbrk_aligned+0x12>
 8002420:	f000 fb7a 	bl	8002b18 <_sbrk_r>
 8002424:	6030      	str	r0, [r6, #0]
 8002426:	4621      	mov	r1, r4
 8002428:	4628      	mov	r0, r5
 800242a:	f000 fb75 	bl	8002b18 <_sbrk_r>
 800242e:	1c43      	adds	r3, r0, #1
 8002430:	d00a      	beq.n	8002448 <sbrk_aligned+0x34>
 8002432:	1cc4      	adds	r4, r0, #3
 8002434:	f024 0403 	bic.w	r4, r4, #3
 8002438:	42a0      	cmp	r0, r4
 800243a:	d007      	beq.n	800244c <sbrk_aligned+0x38>
 800243c:	1a21      	subs	r1, r4, r0
 800243e:	4628      	mov	r0, r5
 8002440:	f000 fb6a 	bl	8002b18 <_sbrk_r>
 8002444:	3001      	adds	r0, #1
 8002446:	d101      	bne.n	800244c <sbrk_aligned+0x38>
 8002448:	f04f 34ff 	mov.w	r4, #4294967295
 800244c:	4620      	mov	r0, r4
 800244e:	bd70      	pop	{r4, r5, r6, pc}
 8002450:	200000e4 	.word	0x200000e4

08002454 <_malloc_r>:
 8002454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002458:	1ccd      	adds	r5, r1, #3
 800245a:	f025 0503 	bic.w	r5, r5, #3
 800245e:	3508      	adds	r5, #8
 8002460:	2d0c      	cmp	r5, #12
 8002462:	bf38      	it	cc
 8002464:	250c      	movcc	r5, #12
 8002466:	2d00      	cmp	r5, #0
 8002468:	4607      	mov	r7, r0
 800246a:	db01      	blt.n	8002470 <_malloc_r+0x1c>
 800246c:	42a9      	cmp	r1, r5
 800246e:	d905      	bls.n	800247c <_malloc_r+0x28>
 8002470:	230c      	movs	r3, #12
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	2600      	movs	r6, #0
 8002476:	4630      	mov	r0, r6
 8002478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800247c:	4e2e      	ldr	r6, [pc, #184]	; (8002538 <_malloc_r+0xe4>)
 800247e:	f000 fdbb 	bl	8002ff8 <__malloc_lock>
 8002482:	6833      	ldr	r3, [r6, #0]
 8002484:	461c      	mov	r4, r3
 8002486:	bb34      	cbnz	r4, 80024d6 <_malloc_r+0x82>
 8002488:	4629      	mov	r1, r5
 800248a:	4638      	mov	r0, r7
 800248c:	f7ff ffc2 	bl	8002414 <sbrk_aligned>
 8002490:	1c43      	adds	r3, r0, #1
 8002492:	4604      	mov	r4, r0
 8002494:	d14d      	bne.n	8002532 <_malloc_r+0xde>
 8002496:	6834      	ldr	r4, [r6, #0]
 8002498:	4626      	mov	r6, r4
 800249a:	2e00      	cmp	r6, #0
 800249c:	d140      	bne.n	8002520 <_malloc_r+0xcc>
 800249e:	6823      	ldr	r3, [r4, #0]
 80024a0:	4631      	mov	r1, r6
 80024a2:	4638      	mov	r0, r7
 80024a4:	eb04 0803 	add.w	r8, r4, r3
 80024a8:	f000 fb36 	bl	8002b18 <_sbrk_r>
 80024ac:	4580      	cmp	r8, r0
 80024ae:	d13a      	bne.n	8002526 <_malloc_r+0xd2>
 80024b0:	6821      	ldr	r1, [r4, #0]
 80024b2:	3503      	adds	r5, #3
 80024b4:	1a6d      	subs	r5, r5, r1
 80024b6:	f025 0503 	bic.w	r5, r5, #3
 80024ba:	3508      	adds	r5, #8
 80024bc:	2d0c      	cmp	r5, #12
 80024be:	bf38      	it	cc
 80024c0:	250c      	movcc	r5, #12
 80024c2:	4629      	mov	r1, r5
 80024c4:	4638      	mov	r0, r7
 80024c6:	f7ff ffa5 	bl	8002414 <sbrk_aligned>
 80024ca:	3001      	adds	r0, #1
 80024cc:	d02b      	beq.n	8002526 <_malloc_r+0xd2>
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	442b      	add	r3, r5
 80024d2:	6023      	str	r3, [r4, #0]
 80024d4:	e00e      	b.n	80024f4 <_malloc_r+0xa0>
 80024d6:	6822      	ldr	r2, [r4, #0]
 80024d8:	1b52      	subs	r2, r2, r5
 80024da:	d41e      	bmi.n	800251a <_malloc_r+0xc6>
 80024dc:	2a0b      	cmp	r2, #11
 80024de:	d916      	bls.n	800250e <_malloc_r+0xba>
 80024e0:	1961      	adds	r1, r4, r5
 80024e2:	42a3      	cmp	r3, r4
 80024e4:	6025      	str	r5, [r4, #0]
 80024e6:	bf18      	it	ne
 80024e8:	6059      	strne	r1, [r3, #4]
 80024ea:	6863      	ldr	r3, [r4, #4]
 80024ec:	bf08      	it	eq
 80024ee:	6031      	streq	r1, [r6, #0]
 80024f0:	5162      	str	r2, [r4, r5]
 80024f2:	604b      	str	r3, [r1, #4]
 80024f4:	4638      	mov	r0, r7
 80024f6:	f104 060b 	add.w	r6, r4, #11
 80024fa:	f000 fd83 	bl	8003004 <__malloc_unlock>
 80024fe:	f026 0607 	bic.w	r6, r6, #7
 8002502:	1d23      	adds	r3, r4, #4
 8002504:	1af2      	subs	r2, r6, r3
 8002506:	d0b6      	beq.n	8002476 <_malloc_r+0x22>
 8002508:	1b9b      	subs	r3, r3, r6
 800250a:	50a3      	str	r3, [r4, r2]
 800250c:	e7b3      	b.n	8002476 <_malloc_r+0x22>
 800250e:	6862      	ldr	r2, [r4, #4]
 8002510:	42a3      	cmp	r3, r4
 8002512:	bf0c      	ite	eq
 8002514:	6032      	streq	r2, [r6, #0]
 8002516:	605a      	strne	r2, [r3, #4]
 8002518:	e7ec      	b.n	80024f4 <_malloc_r+0xa0>
 800251a:	4623      	mov	r3, r4
 800251c:	6864      	ldr	r4, [r4, #4]
 800251e:	e7b2      	b.n	8002486 <_malloc_r+0x32>
 8002520:	4634      	mov	r4, r6
 8002522:	6876      	ldr	r6, [r6, #4]
 8002524:	e7b9      	b.n	800249a <_malloc_r+0x46>
 8002526:	230c      	movs	r3, #12
 8002528:	603b      	str	r3, [r7, #0]
 800252a:	4638      	mov	r0, r7
 800252c:	f000 fd6a 	bl	8003004 <__malloc_unlock>
 8002530:	e7a1      	b.n	8002476 <_malloc_r+0x22>
 8002532:	6025      	str	r5, [r4, #0]
 8002534:	e7de      	b.n	80024f4 <_malloc_r+0xa0>
 8002536:	bf00      	nop
 8002538:	200000e0 	.word	0x200000e0

0800253c <__sfputc_r>:
 800253c:	6893      	ldr	r3, [r2, #8]
 800253e:	3b01      	subs	r3, #1
 8002540:	2b00      	cmp	r3, #0
 8002542:	b410      	push	{r4}
 8002544:	6093      	str	r3, [r2, #8]
 8002546:	da08      	bge.n	800255a <__sfputc_r+0x1e>
 8002548:	6994      	ldr	r4, [r2, #24]
 800254a:	42a3      	cmp	r3, r4
 800254c:	db01      	blt.n	8002552 <__sfputc_r+0x16>
 800254e:	290a      	cmp	r1, #10
 8002550:	d103      	bne.n	800255a <__sfputc_r+0x1e>
 8002552:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002556:	f000 bb33 	b.w	8002bc0 <__swbuf_r>
 800255a:	6813      	ldr	r3, [r2, #0]
 800255c:	1c58      	adds	r0, r3, #1
 800255e:	6010      	str	r0, [r2, #0]
 8002560:	7019      	strb	r1, [r3, #0]
 8002562:	4608      	mov	r0, r1
 8002564:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002568:	4770      	bx	lr

0800256a <__sfputs_r>:
 800256a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800256c:	4606      	mov	r6, r0
 800256e:	460f      	mov	r7, r1
 8002570:	4614      	mov	r4, r2
 8002572:	18d5      	adds	r5, r2, r3
 8002574:	42ac      	cmp	r4, r5
 8002576:	d101      	bne.n	800257c <__sfputs_r+0x12>
 8002578:	2000      	movs	r0, #0
 800257a:	e007      	b.n	800258c <__sfputs_r+0x22>
 800257c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002580:	463a      	mov	r2, r7
 8002582:	4630      	mov	r0, r6
 8002584:	f7ff ffda 	bl	800253c <__sfputc_r>
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	d1f3      	bne.n	8002574 <__sfputs_r+0xa>
 800258c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002590 <_vfiprintf_r>:
 8002590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002594:	460d      	mov	r5, r1
 8002596:	b09d      	sub	sp, #116	; 0x74
 8002598:	4614      	mov	r4, r2
 800259a:	4698      	mov	r8, r3
 800259c:	4606      	mov	r6, r0
 800259e:	b118      	cbz	r0, 80025a8 <_vfiprintf_r+0x18>
 80025a0:	6983      	ldr	r3, [r0, #24]
 80025a2:	b90b      	cbnz	r3, 80025a8 <_vfiprintf_r+0x18>
 80025a4:	f7ff fe96 	bl	80022d4 <__sinit>
 80025a8:	4b89      	ldr	r3, [pc, #548]	; (80027d0 <_vfiprintf_r+0x240>)
 80025aa:	429d      	cmp	r5, r3
 80025ac:	d11b      	bne.n	80025e6 <_vfiprintf_r+0x56>
 80025ae:	6875      	ldr	r5, [r6, #4]
 80025b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025b2:	07d9      	lsls	r1, r3, #31
 80025b4:	d405      	bmi.n	80025c2 <_vfiprintf_r+0x32>
 80025b6:	89ab      	ldrh	r3, [r5, #12]
 80025b8:	059a      	lsls	r2, r3, #22
 80025ba:	d402      	bmi.n	80025c2 <_vfiprintf_r+0x32>
 80025bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80025be:	f7ff ff27 	bl	8002410 <__retarget_lock_acquire_recursive>
 80025c2:	89ab      	ldrh	r3, [r5, #12]
 80025c4:	071b      	lsls	r3, r3, #28
 80025c6:	d501      	bpl.n	80025cc <_vfiprintf_r+0x3c>
 80025c8:	692b      	ldr	r3, [r5, #16]
 80025ca:	b9eb      	cbnz	r3, 8002608 <_vfiprintf_r+0x78>
 80025cc:	4629      	mov	r1, r5
 80025ce:	4630      	mov	r0, r6
 80025d0:	f000 fb5a 	bl	8002c88 <__swsetup_r>
 80025d4:	b1c0      	cbz	r0, 8002608 <_vfiprintf_r+0x78>
 80025d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025d8:	07dc      	lsls	r4, r3, #31
 80025da:	d50e      	bpl.n	80025fa <_vfiprintf_r+0x6a>
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	b01d      	add	sp, #116	; 0x74
 80025e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025e6:	4b7b      	ldr	r3, [pc, #492]	; (80027d4 <_vfiprintf_r+0x244>)
 80025e8:	429d      	cmp	r5, r3
 80025ea:	d101      	bne.n	80025f0 <_vfiprintf_r+0x60>
 80025ec:	68b5      	ldr	r5, [r6, #8]
 80025ee:	e7df      	b.n	80025b0 <_vfiprintf_r+0x20>
 80025f0:	4b79      	ldr	r3, [pc, #484]	; (80027d8 <_vfiprintf_r+0x248>)
 80025f2:	429d      	cmp	r5, r3
 80025f4:	bf08      	it	eq
 80025f6:	68f5      	ldreq	r5, [r6, #12]
 80025f8:	e7da      	b.n	80025b0 <_vfiprintf_r+0x20>
 80025fa:	89ab      	ldrh	r3, [r5, #12]
 80025fc:	0598      	lsls	r0, r3, #22
 80025fe:	d4ed      	bmi.n	80025dc <_vfiprintf_r+0x4c>
 8002600:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002602:	f7ff ff06 	bl	8002412 <__retarget_lock_release_recursive>
 8002606:	e7e9      	b.n	80025dc <_vfiprintf_r+0x4c>
 8002608:	2300      	movs	r3, #0
 800260a:	9309      	str	r3, [sp, #36]	; 0x24
 800260c:	2320      	movs	r3, #32
 800260e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002612:	f8cd 800c 	str.w	r8, [sp, #12]
 8002616:	2330      	movs	r3, #48	; 0x30
 8002618:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80027dc <_vfiprintf_r+0x24c>
 800261c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002620:	f04f 0901 	mov.w	r9, #1
 8002624:	4623      	mov	r3, r4
 8002626:	469a      	mov	sl, r3
 8002628:	f813 2b01 	ldrb.w	r2, [r3], #1
 800262c:	b10a      	cbz	r2, 8002632 <_vfiprintf_r+0xa2>
 800262e:	2a25      	cmp	r2, #37	; 0x25
 8002630:	d1f9      	bne.n	8002626 <_vfiprintf_r+0x96>
 8002632:	ebba 0b04 	subs.w	fp, sl, r4
 8002636:	d00b      	beq.n	8002650 <_vfiprintf_r+0xc0>
 8002638:	465b      	mov	r3, fp
 800263a:	4622      	mov	r2, r4
 800263c:	4629      	mov	r1, r5
 800263e:	4630      	mov	r0, r6
 8002640:	f7ff ff93 	bl	800256a <__sfputs_r>
 8002644:	3001      	adds	r0, #1
 8002646:	f000 80aa 	beq.w	800279e <_vfiprintf_r+0x20e>
 800264a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800264c:	445a      	add	r2, fp
 800264e:	9209      	str	r2, [sp, #36]	; 0x24
 8002650:	f89a 3000 	ldrb.w	r3, [sl]
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 80a2 	beq.w	800279e <_vfiprintf_r+0x20e>
 800265a:	2300      	movs	r3, #0
 800265c:	f04f 32ff 	mov.w	r2, #4294967295
 8002660:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002664:	f10a 0a01 	add.w	sl, sl, #1
 8002668:	9304      	str	r3, [sp, #16]
 800266a:	9307      	str	r3, [sp, #28]
 800266c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002670:	931a      	str	r3, [sp, #104]	; 0x68
 8002672:	4654      	mov	r4, sl
 8002674:	2205      	movs	r2, #5
 8002676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800267a:	4858      	ldr	r0, [pc, #352]	; (80027dc <_vfiprintf_r+0x24c>)
 800267c:	f7fd fdb0 	bl	80001e0 <memchr>
 8002680:	9a04      	ldr	r2, [sp, #16]
 8002682:	b9d8      	cbnz	r0, 80026bc <_vfiprintf_r+0x12c>
 8002684:	06d1      	lsls	r1, r2, #27
 8002686:	bf44      	itt	mi
 8002688:	2320      	movmi	r3, #32
 800268a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800268e:	0713      	lsls	r3, r2, #28
 8002690:	bf44      	itt	mi
 8002692:	232b      	movmi	r3, #43	; 0x2b
 8002694:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002698:	f89a 3000 	ldrb.w	r3, [sl]
 800269c:	2b2a      	cmp	r3, #42	; 0x2a
 800269e:	d015      	beq.n	80026cc <_vfiprintf_r+0x13c>
 80026a0:	9a07      	ldr	r2, [sp, #28]
 80026a2:	4654      	mov	r4, sl
 80026a4:	2000      	movs	r0, #0
 80026a6:	f04f 0c0a 	mov.w	ip, #10
 80026aa:	4621      	mov	r1, r4
 80026ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026b0:	3b30      	subs	r3, #48	; 0x30
 80026b2:	2b09      	cmp	r3, #9
 80026b4:	d94e      	bls.n	8002754 <_vfiprintf_r+0x1c4>
 80026b6:	b1b0      	cbz	r0, 80026e6 <_vfiprintf_r+0x156>
 80026b8:	9207      	str	r2, [sp, #28]
 80026ba:	e014      	b.n	80026e6 <_vfiprintf_r+0x156>
 80026bc:	eba0 0308 	sub.w	r3, r0, r8
 80026c0:	fa09 f303 	lsl.w	r3, r9, r3
 80026c4:	4313      	orrs	r3, r2
 80026c6:	9304      	str	r3, [sp, #16]
 80026c8:	46a2      	mov	sl, r4
 80026ca:	e7d2      	b.n	8002672 <_vfiprintf_r+0xe2>
 80026cc:	9b03      	ldr	r3, [sp, #12]
 80026ce:	1d19      	adds	r1, r3, #4
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	9103      	str	r1, [sp, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	bfbb      	ittet	lt
 80026d8:	425b      	neglt	r3, r3
 80026da:	f042 0202 	orrlt.w	r2, r2, #2
 80026de:	9307      	strge	r3, [sp, #28]
 80026e0:	9307      	strlt	r3, [sp, #28]
 80026e2:	bfb8      	it	lt
 80026e4:	9204      	strlt	r2, [sp, #16]
 80026e6:	7823      	ldrb	r3, [r4, #0]
 80026e8:	2b2e      	cmp	r3, #46	; 0x2e
 80026ea:	d10c      	bne.n	8002706 <_vfiprintf_r+0x176>
 80026ec:	7863      	ldrb	r3, [r4, #1]
 80026ee:	2b2a      	cmp	r3, #42	; 0x2a
 80026f0:	d135      	bne.n	800275e <_vfiprintf_r+0x1ce>
 80026f2:	9b03      	ldr	r3, [sp, #12]
 80026f4:	1d1a      	adds	r2, r3, #4
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	9203      	str	r2, [sp, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	bfb8      	it	lt
 80026fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8002702:	3402      	adds	r4, #2
 8002704:	9305      	str	r3, [sp, #20]
 8002706:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80027ec <_vfiprintf_r+0x25c>
 800270a:	7821      	ldrb	r1, [r4, #0]
 800270c:	2203      	movs	r2, #3
 800270e:	4650      	mov	r0, sl
 8002710:	f7fd fd66 	bl	80001e0 <memchr>
 8002714:	b140      	cbz	r0, 8002728 <_vfiprintf_r+0x198>
 8002716:	2340      	movs	r3, #64	; 0x40
 8002718:	eba0 000a 	sub.w	r0, r0, sl
 800271c:	fa03 f000 	lsl.w	r0, r3, r0
 8002720:	9b04      	ldr	r3, [sp, #16]
 8002722:	4303      	orrs	r3, r0
 8002724:	3401      	adds	r4, #1
 8002726:	9304      	str	r3, [sp, #16]
 8002728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800272c:	482c      	ldr	r0, [pc, #176]	; (80027e0 <_vfiprintf_r+0x250>)
 800272e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002732:	2206      	movs	r2, #6
 8002734:	f7fd fd54 	bl	80001e0 <memchr>
 8002738:	2800      	cmp	r0, #0
 800273a:	d03f      	beq.n	80027bc <_vfiprintf_r+0x22c>
 800273c:	4b29      	ldr	r3, [pc, #164]	; (80027e4 <_vfiprintf_r+0x254>)
 800273e:	bb1b      	cbnz	r3, 8002788 <_vfiprintf_r+0x1f8>
 8002740:	9b03      	ldr	r3, [sp, #12]
 8002742:	3307      	adds	r3, #7
 8002744:	f023 0307 	bic.w	r3, r3, #7
 8002748:	3308      	adds	r3, #8
 800274a:	9303      	str	r3, [sp, #12]
 800274c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800274e:	443b      	add	r3, r7
 8002750:	9309      	str	r3, [sp, #36]	; 0x24
 8002752:	e767      	b.n	8002624 <_vfiprintf_r+0x94>
 8002754:	fb0c 3202 	mla	r2, ip, r2, r3
 8002758:	460c      	mov	r4, r1
 800275a:	2001      	movs	r0, #1
 800275c:	e7a5      	b.n	80026aa <_vfiprintf_r+0x11a>
 800275e:	2300      	movs	r3, #0
 8002760:	3401      	adds	r4, #1
 8002762:	9305      	str	r3, [sp, #20]
 8002764:	4619      	mov	r1, r3
 8002766:	f04f 0c0a 	mov.w	ip, #10
 800276a:	4620      	mov	r0, r4
 800276c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002770:	3a30      	subs	r2, #48	; 0x30
 8002772:	2a09      	cmp	r2, #9
 8002774:	d903      	bls.n	800277e <_vfiprintf_r+0x1ee>
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0c5      	beq.n	8002706 <_vfiprintf_r+0x176>
 800277a:	9105      	str	r1, [sp, #20]
 800277c:	e7c3      	b.n	8002706 <_vfiprintf_r+0x176>
 800277e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002782:	4604      	mov	r4, r0
 8002784:	2301      	movs	r3, #1
 8002786:	e7f0      	b.n	800276a <_vfiprintf_r+0x1da>
 8002788:	ab03      	add	r3, sp, #12
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	462a      	mov	r2, r5
 800278e:	4b16      	ldr	r3, [pc, #88]	; (80027e8 <_vfiprintf_r+0x258>)
 8002790:	a904      	add	r1, sp, #16
 8002792:	4630      	mov	r0, r6
 8002794:	f3af 8000 	nop.w
 8002798:	4607      	mov	r7, r0
 800279a:	1c78      	adds	r0, r7, #1
 800279c:	d1d6      	bne.n	800274c <_vfiprintf_r+0x1bc>
 800279e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027a0:	07d9      	lsls	r1, r3, #31
 80027a2:	d405      	bmi.n	80027b0 <_vfiprintf_r+0x220>
 80027a4:	89ab      	ldrh	r3, [r5, #12]
 80027a6:	059a      	lsls	r2, r3, #22
 80027a8:	d402      	bmi.n	80027b0 <_vfiprintf_r+0x220>
 80027aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027ac:	f7ff fe31 	bl	8002412 <__retarget_lock_release_recursive>
 80027b0:	89ab      	ldrh	r3, [r5, #12]
 80027b2:	065b      	lsls	r3, r3, #25
 80027b4:	f53f af12 	bmi.w	80025dc <_vfiprintf_r+0x4c>
 80027b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027ba:	e711      	b.n	80025e0 <_vfiprintf_r+0x50>
 80027bc:	ab03      	add	r3, sp, #12
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	462a      	mov	r2, r5
 80027c2:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <_vfiprintf_r+0x258>)
 80027c4:	a904      	add	r1, sp, #16
 80027c6:	4630      	mov	r0, r6
 80027c8:	f000 f880 	bl	80028cc <_printf_i>
 80027cc:	e7e4      	b.n	8002798 <_vfiprintf_r+0x208>
 80027ce:	bf00      	nop
 80027d0:	08003188 	.word	0x08003188
 80027d4:	080031a8 	.word	0x080031a8
 80027d8:	08003168 	.word	0x08003168
 80027dc:	080031c8 	.word	0x080031c8
 80027e0:	080031d2 	.word	0x080031d2
 80027e4:	00000000 	.word	0x00000000
 80027e8:	0800256b 	.word	0x0800256b
 80027ec:	080031ce 	.word	0x080031ce

080027f0 <_printf_common>:
 80027f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f4:	4616      	mov	r6, r2
 80027f6:	4699      	mov	r9, r3
 80027f8:	688a      	ldr	r2, [r1, #8]
 80027fa:	690b      	ldr	r3, [r1, #16]
 80027fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002800:	4293      	cmp	r3, r2
 8002802:	bfb8      	it	lt
 8002804:	4613      	movlt	r3, r2
 8002806:	6033      	str	r3, [r6, #0]
 8002808:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800280c:	4607      	mov	r7, r0
 800280e:	460c      	mov	r4, r1
 8002810:	b10a      	cbz	r2, 8002816 <_printf_common+0x26>
 8002812:	3301      	adds	r3, #1
 8002814:	6033      	str	r3, [r6, #0]
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	0699      	lsls	r1, r3, #26
 800281a:	bf42      	ittt	mi
 800281c:	6833      	ldrmi	r3, [r6, #0]
 800281e:	3302      	addmi	r3, #2
 8002820:	6033      	strmi	r3, [r6, #0]
 8002822:	6825      	ldr	r5, [r4, #0]
 8002824:	f015 0506 	ands.w	r5, r5, #6
 8002828:	d106      	bne.n	8002838 <_printf_common+0x48>
 800282a:	f104 0a19 	add.w	sl, r4, #25
 800282e:	68e3      	ldr	r3, [r4, #12]
 8002830:	6832      	ldr	r2, [r6, #0]
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	42ab      	cmp	r3, r5
 8002836:	dc26      	bgt.n	8002886 <_printf_common+0x96>
 8002838:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800283c:	1e13      	subs	r3, r2, #0
 800283e:	6822      	ldr	r2, [r4, #0]
 8002840:	bf18      	it	ne
 8002842:	2301      	movne	r3, #1
 8002844:	0692      	lsls	r2, r2, #26
 8002846:	d42b      	bmi.n	80028a0 <_printf_common+0xb0>
 8002848:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800284c:	4649      	mov	r1, r9
 800284e:	4638      	mov	r0, r7
 8002850:	47c0      	blx	r8
 8002852:	3001      	adds	r0, #1
 8002854:	d01e      	beq.n	8002894 <_printf_common+0xa4>
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	68e5      	ldr	r5, [r4, #12]
 800285a:	6832      	ldr	r2, [r6, #0]
 800285c:	f003 0306 	and.w	r3, r3, #6
 8002860:	2b04      	cmp	r3, #4
 8002862:	bf08      	it	eq
 8002864:	1aad      	subeq	r5, r5, r2
 8002866:	68a3      	ldr	r3, [r4, #8]
 8002868:	6922      	ldr	r2, [r4, #16]
 800286a:	bf0c      	ite	eq
 800286c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002870:	2500      	movne	r5, #0
 8002872:	4293      	cmp	r3, r2
 8002874:	bfc4      	itt	gt
 8002876:	1a9b      	subgt	r3, r3, r2
 8002878:	18ed      	addgt	r5, r5, r3
 800287a:	2600      	movs	r6, #0
 800287c:	341a      	adds	r4, #26
 800287e:	42b5      	cmp	r5, r6
 8002880:	d11a      	bne.n	80028b8 <_printf_common+0xc8>
 8002882:	2000      	movs	r0, #0
 8002884:	e008      	b.n	8002898 <_printf_common+0xa8>
 8002886:	2301      	movs	r3, #1
 8002888:	4652      	mov	r2, sl
 800288a:	4649      	mov	r1, r9
 800288c:	4638      	mov	r0, r7
 800288e:	47c0      	blx	r8
 8002890:	3001      	adds	r0, #1
 8002892:	d103      	bne.n	800289c <_printf_common+0xac>
 8002894:	f04f 30ff 	mov.w	r0, #4294967295
 8002898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800289c:	3501      	adds	r5, #1
 800289e:	e7c6      	b.n	800282e <_printf_common+0x3e>
 80028a0:	18e1      	adds	r1, r4, r3
 80028a2:	1c5a      	adds	r2, r3, #1
 80028a4:	2030      	movs	r0, #48	; 0x30
 80028a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028aa:	4422      	add	r2, r4
 80028ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028b4:	3302      	adds	r3, #2
 80028b6:	e7c7      	b.n	8002848 <_printf_common+0x58>
 80028b8:	2301      	movs	r3, #1
 80028ba:	4622      	mov	r2, r4
 80028bc:	4649      	mov	r1, r9
 80028be:	4638      	mov	r0, r7
 80028c0:	47c0      	blx	r8
 80028c2:	3001      	adds	r0, #1
 80028c4:	d0e6      	beq.n	8002894 <_printf_common+0xa4>
 80028c6:	3601      	adds	r6, #1
 80028c8:	e7d9      	b.n	800287e <_printf_common+0x8e>
	...

080028cc <_printf_i>:
 80028cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028d0:	7e0f      	ldrb	r7, [r1, #24]
 80028d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80028d4:	2f78      	cmp	r7, #120	; 0x78
 80028d6:	4691      	mov	r9, r2
 80028d8:	4680      	mov	r8, r0
 80028da:	460c      	mov	r4, r1
 80028dc:	469a      	mov	sl, r3
 80028de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80028e2:	d807      	bhi.n	80028f4 <_printf_i+0x28>
 80028e4:	2f62      	cmp	r7, #98	; 0x62
 80028e6:	d80a      	bhi.n	80028fe <_printf_i+0x32>
 80028e8:	2f00      	cmp	r7, #0
 80028ea:	f000 80d8 	beq.w	8002a9e <_printf_i+0x1d2>
 80028ee:	2f58      	cmp	r7, #88	; 0x58
 80028f0:	f000 80a3 	beq.w	8002a3a <_printf_i+0x16e>
 80028f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80028f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80028fc:	e03a      	b.n	8002974 <_printf_i+0xa8>
 80028fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002902:	2b15      	cmp	r3, #21
 8002904:	d8f6      	bhi.n	80028f4 <_printf_i+0x28>
 8002906:	a101      	add	r1, pc, #4	; (adr r1, 800290c <_printf_i+0x40>)
 8002908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800290c:	08002965 	.word	0x08002965
 8002910:	08002979 	.word	0x08002979
 8002914:	080028f5 	.word	0x080028f5
 8002918:	080028f5 	.word	0x080028f5
 800291c:	080028f5 	.word	0x080028f5
 8002920:	080028f5 	.word	0x080028f5
 8002924:	08002979 	.word	0x08002979
 8002928:	080028f5 	.word	0x080028f5
 800292c:	080028f5 	.word	0x080028f5
 8002930:	080028f5 	.word	0x080028f5
 8002934:	080028f5 	.word	0x080028f5
 8002938:	08002a85 	.word	0x08002a85
 800293c:	080029a9 	.word	0x080029a9
 8002940:	08002a67 	.word	0x08002a67
 8002944:	080028f5 	.word	0x080028f5
 8002948:	080028f5 	.word	0x080028f5
 800294c:	08002aa7 	.word	0x08002aa7
 8002950:	080028f5 	.word	0x080028f5
 8002954:	080029a9 	.word	0x080029a9
 8002958:	080028f5 	.word	0x080028f5
 800295c:	080028f5 	.word	0x080028f5
 8002960:	08002a6f 	.word	0x08002a6f
 8002964:	682b      	ldr	r3, [r5, #0]
 8002966:	1d1a      	adds	r2, r3, #4
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	602a      	str	r2, [r5, #0]
 800296c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002970:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002974:	2301      	movs	r3, #1
 8002976:	e0a3      	b.n	8002ac0 <_printf_i+0x1f4>
 8002978:	6820      	ldr	r0, [r4, #0]
 800297a:	6829      	ldr	r1, [r5, #0]
 800297c:	0606      	lsls	r6, r0, #24
 800297e:	f101 0304 	add.w	r3, r1, #4
 8002982:	d50a      	bpl.n	800299a <_printf_i+0xce>
 8002984:	680e      	ldr	r6, [r1, #0]
 8002986:	602b      	str	r3, [r5, #0]
 8002988:	2e00      	cmp	r6, #0
 800298a:	da03      	bge.n	8002994 <_printf_i+0xc8>
 800298c:	232d      	movs	r3, #45	; 0x2d
 800298e:	4276      	negs	r6, r6
 8002990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002994:	485e      	ldr	r0, [pc, #376]	; (8002b10 <_printf_i+0x244>)
 8002996:	230a      	movs	r3, #10
 8002998:	e019      	b.n	80029ce <_printf_i+0x102>
 800299a:	680e      	ldr	r6, [r1, #0]
 800299c:	602b      	str	r3, [r5, #0]
 800299e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029a2:	bf18      	it	ne
 80029a4:	b236      	sxthne	r6, r6
 80029a6:	e7ef      	b.n	8002988 <_printf_i+0xbc>
 80029a8:	682b      	ldr	r3, [r5, #0]
 80029aa:	6820      	ldr	r0, [r4, #0]
 80029ac:	1d19      	adds	r1, r3, #4
 80029ae:	6029      	str	r1, [r5, #0]
 80029b0:	0601      	lsls	r1, r0, #24
 80029b2:	d501      	bpl.n	80029b8 <_printf_i+0xec>
 80029b4:	681e      	ldr	r6, [r3, #0]
 80029b6:	e002      	b.n	80029be <_printf_i+0xf2>
 80029b8:	0646      	lsls	r6, r0, #25
 80029ba:	d5fb      	bpl.n	80029b4 <_printf_i+0xe8>
 80029bc:	881e      	ldrh	r6, [r3, #0]
 80029be:	4854      	ldr	r0, [pc, #336]	; (8002b10 <_printf_i+0x244>)
 80029c0:	2f6f      	cmp	r7, #111	; 0x6f
 80029c2:	bf0c      	ite	eq
 80029c4:	2308      	moveq	r3, #8
 80029c6:	230a      	movne	r3, #10
 80029c8:	2100      	movs	r1, #0
 80029ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80029ce:	6865      	ldr	r5, [r4, #4]
 80029d0:	60a5      	str	r5, [r4, #8]
 80029d2:	2d00      	cmp	r5, #0
 80029d4:	bfa2      	ittt	ge
 80029d6:	6821      	ldrge	r1, [r4, #0]
 80029d8:	f021 0104 	bicge.w	r1, r1, #4
 80029dc:	6021      	strge	r1, [r4, #0]
 80029de:	b90e      	cbnz	r6, 80029e4 <_printf_i+0x118>
 80029e0:	2d00      	cmp	r5, #0
 80029e2:	d04d      	beq.n	8002a80 <_printf_i+0x1b4>
 80029e4:	4615      	mov	r5, r2
 80029e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80029ea:	fb03 6711 	mls	r7, r3, r1, r6
 80029ee:	5dc7      	ldrb	r7, [r0, r7]
 80029f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80029f4:	4637      	mov	r7, r6
 80029f6:	42bb      	cmp	r3, r7
 80029f8:	460e      	mov	r6, r1
 80029fa:	d9f4      	bls.n	80029e6 <_printf_i+0x11a>
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d10b      	bne.n	8002a18 <_printf_i+0x14c>
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	07de      	lsls	r6, r3, #31
 8002a04:	d508      	bpl.n	8002a18 <_printf_i+0x14c>
 8002a06:	6923      	ldr	r3, [r4, #16]
 8002a08:	6861      	ldr	r1, [r4, #4]
 8002a0a:	4299      	cmp	r1, r3
 8002a0c:	bfde      	ittt	le
 8002a0e:	2330      	movle	r3, #48	; 0x30
 8002a10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a18:	1b52      	subs	r2, r2, r5
 8002a1a:	6122      	str	r2, [r4, #16]
 8002a1c:	f8cd a000 	str.w	sl, [sp]
 8002a20:	464b      	mov	r3, r9
 8002a22:	aa03      	add	r2, sp, #12
 8002a24:	4621      	mov	r1, r4
 8002a26:	4640      	mov	r0, r8
 8002a28:	f7ff fee2 	bl	80027f0 <_printf_common>
 8002a2c:	3001      	adds	r0, #1
 8002a2e:	d14c      	bne.n	8002aca <_printf_i+0x1fe>
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295
 8002a34:	b004      	add	sp, #16
 8002a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a3a:	4835      	ldr	r0, [pc, #212]	; (8002b10 <_printf_i+0x244>)
 8002a3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002a40:	6829      	ldr	r1, [r5, #0]
 8002a42:	6823      	ldr	r3, [r4, #0]
 8002a44:	f851 6b04 	ldr.w	r6, [r1], #4
 8002a48:	6029      	str	r1, [r5, #0]
 8002a4a:	061d      	lsls	r5, r3, #24
 8002a4c:	d514      	bpl.n	8002a78 <_printf_i+0x1ac>
 8002a4e:	07df      	lsls	r7, r3, #31
 8002a50:	bf44      	itt	mi
 8002a52:	f043 0320 	orrmi.w	r3, r3, #32
 8002a56:	6023      	strmi	r3, [r4, #0]
 8002a58:	b91e      	cbnz	r6, 8002a62 <_printf_i+0x196>
 8002a5a:	6823      	ldr	r3, [r4, #0]
 8002a5c:	f023 0320 	bic.w	r3, r3, #32
 8002a60:	6023      	str	r3, [r4, #0]
 8002a62:	2310      	movs	r3, #16
 8002a64:	e7b0      	b.n	80029c8 <_printf_i+0xfc>
 8002a66:	6823      	ldr	r3, [r4, #0]
 8002a68:	f043 0320 	orr.w	r3, r3, #32
 8002a6c:	6023      	str	r3, [r4, #0]
 8002a6e:	2378      	movs	r3, #120	; 0x78
 8002a70:	4828      	ldr	r0, [pc, #160]	; (8002b14 <_printf_i+0x248>)
 8002a72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a76:	e7e3      	b.n	8002a40 <_printf_i+0x174>
 8002a78:	0659      	lsls	r1, r3, #25
 8002a7a:	bf48      	it	mi
 8002a7c:	b2b6      	uxthmi	r6, r6
 8002a7e:	e7e6      	b.n	8002a4e <_printf_i+0x182>
 8002a80:	4615      	mov	r5, r2
 8002a82:	e7bb      	b.n	80029fc <_printf_i+0x130>
 8002a84:	682b      	ldr	r3, [r5, #0]
 8002a86:	6826      	ldr	r6, [r4, #0]
 8002a88:	6961      	ldr	r1, [r4, #20]
 8002a8a:	1d18      	adds	r0, r3, #4
 8002a8c:	6028      	str	r0, [r5, #0]
 8002a8e:	0635      	lsls	r5, r6, #24
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	d501      	bpl.n	8002a98 <_printf_i+0x1cc>
 8002a94:	6019      	str	r1, [r3, #0]
 8002a96:	e002      	b.n	8002a9e <_printf_i+0x1d2>
 8002a98:	0670      	lsls	r0, r6, #25
 8002a9a:	d5fb      	bpl.n	8002a94 <_printf_i+0x1c8>
 8002a9c:	8019      	strh	r1, [r3, #0]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	6123      	str	r3, [r4, #16]
 8002aa2:	4615      	mov	r5, r2
 8002aa4:	e7ba      	b.n	8002a1c <_printf_i+0x150>
 8002aa6:	682b      	ldr	r3, [r5, #0]
 8002aa8:	1d1a      	adds	r2, r3, #4
 8002aaa:	602a      	str	r2, [r5, #0]
 8002aac:	681d      	ldr	r5, [r3, #0]
 8002aae:	6862      	ldr	r2, [r4, #4]
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4628      	mov	r0, r5
 8002ab4:	f7fd fb94 	bl	80001e0 <memchr>
 8002ab8:	b108      	cbz	r0, 8002abe <_printf_i+0x1f2>
 8002aba:	1b40      	subs	r0, r0, r5
 8002abc:	6060      	str	r0, [r4, #4]
 8002abe:	6863      	ldr	r3, [r4, #4]
 8002ac0:	6123      	str	r3, [r4, #16]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ac8:	e7a8      	b.n	8002a1c <_printf_i+0x150>
 8002aca:	6923      	ldr	r3, [r4, #16]
 8002acc:	462a      	mov	r2, r5
 8002ace:	4649      	mov	r1, r9
 8002ad0:	4640      	mov	r0, r8
 8002ad2:	47d0      	blx	sl
 8002ad4:	3001      	adds	r0, #1
 8002ad6:	d0ab      	beq.n	8002a30 <_printf_i+0x164>
 8002ad8:	6823      	ldr	r3, [r4, #0]
 8002ada:	079b      	lsls	r3, r3, #30
 8002adc:	d413      	bmi.n	8002b06 <_printf_i+0x23a>
 8002ade:	68e0      	ldr	r0, [r4, #12]
 8002ae0:	9b03      	ldr	r3, [sp, #12]
 8002ae2:	4298      	cmp	r0, r3
 8002ae4:	bfb8      	it	lt
 8002ae6:	4618      	movlt	r0, r3
 8002ae8:	e7a4      	b.n	8002a34 <_printf_i+0x168>
 8002aea:	2301      	movs	r3, #1
 8002aec:	4632      	mov	r2, r6
 8002aee:	4649      	mov	r1, r9
 8002af0:	4640      	mov	r0, r8
 8002af2:	47d0      	blx	sl
 8002af4:	3001      	adds	r0, #1
 8002af6:	d09b      	beq.n	8002a30 <_printf_i+0x164>
 8002af8:	3501      	adds	r5, #1
 8002afa:	68e3      	ldr	r3, [r4, #12]
 8002afc:	9903      	ldr	r1, [sp, #12]
 8002afe:	1a5b      	subs	r3, r3, r1
 8002b00:	42ab      	cmp	r3, r5
 8002b02:	dcf2      	bgt.n	8002aea <_printf_i+0x21e>
 8002b04:	e7eb      	b.n	8002ade <_printf_i+0x212>
 8002b06:	2500      	movs	r5, #0
 8002b08:	f104 0619 	add.w	r6, r4, #25
 8002b0c:	e7f5      	b.n	8002afa <_printf_i+0x22e>
 8002b0e:	bf00      	nop
 8002b10:	080031d9 	.word	0x080031d9
 8002b14:	080031ea 	.word	0x080031ea

08002b18 <_sbrk_r>:
 8002b18:	b538      	push	{r3, r4, r5, lr}
 8002b1a:	4d06      	ldr	r5, [pc, #24]	; (8002b34 <_sbrk_r+0x1c>)
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4608      	mov	r0, r1
 8002b22:	602b      	str	r3, [r5, #0]
 8002b24:	f7fd ff74 	bl	8000a10 <_sbrk>
 8002b28:	1c43      	adds	r3, r0, #1
 8002b2a:	d102      	bne.n	8002b32 <_sbrk_r+0x1a>
 8002b2c:	682b      	ldr	r3, [r5, #0]
 8002b2e:	b103      	cbz	r3, 8002b32 <_sbrk_r+0x1a>
 8002b30:	6023      	str	r3, [r4, #0]
 8002b32:	bd38      	pop	{r3, r4, r5, pc}
 8002b34:	200000e8 	.word	0x200000e8

08002b38 <__sread>:
 8002b38:	b510      	push	{r4, lr}
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b40:	f000 fab2 	bl	80030a8 <_read_r>
 8002b44:	2800      	cmp	r0, #0
 8002b46:	bfab      	itete	ge
 8002b48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b4a:	89a3      	ldrhlt	r3, [r4, #12]
 8002b4c:	181b      	addge	r3, r3, r0
 8002b4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b52:	bfac      	ite	ge
 8002b54:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b56:	81a3      	strhlt	r3, [r4, #12]
 8002b58:	bd10      	pop	{r4, pc}

08002b5a <__swrite>:
 8002b5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b5e:	461f      	mov	r7, r3
 8002b60:	898b      	ldrh	r3, [r1, #12]
 8002b62:	05db      	lsls	r3, r3, #23
 8002b64:	4605      	mov	r5, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	4616      	mov	r6, r2
 8002b6a:	d505      	bpl.n	8002b78 <__swrite+0x1e>
 8002b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b70:	2302      	movs	r3, #2
 8002b72:	2200      	movs	r2, #0
 8002b74:	f000 f9c8 	bl	8002f08 <_lseek_r>
 8002b78:	89a3      	ldrh	r3, [r4, #12]
 8002b7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b82:	81a3      	strh	r3, [r4, #12]
 8002b84:	4632      	mov	r2, r6
 8002b86:	463b      	mov	r3, r7
 8002b88:	4628      	mov	r0, r5
 8002b8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b8e:	f000 b869 	b.w	8002c64 <_write_r>

08002b92 <__sseek>:
 8002b92:	b510      	push	{r4, lr}
 8002b94:	460c      	mov	r4, r1
 8002b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b9a:	f000 f9b5 	bl	8002f08 <_lseek_r>
 8002b9e:	1c43      	adds	r3, r0, #1
 8002ba0:	89a3      	ldrh	r3, [r4, #12]
 8002ba2:	bf15      	itete	ne
 8002ba4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002ba6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002baa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002bae:	81a3      	strheq	r3, [r4, #12]
 8002bb0:	bf18      	it	ne
 8002bb2:	81a3      	strhne	r3, [r4, #12]
 8002bb4:	bd10      	pop	{r4, pc}

08002bb6 <__sclose>:
 8002bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bba:	f000 b8d3 	b.w	8002d64 <_close_r>
	...

08002bc0 <__swbuf_r>:
 8002bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bc2:	460e      	mov	r6, r1
 8002bc4:	4614      	mov	r4, r2
 8002bc6:	4605      	mov	r5, r0
 8002bc8:	b118      	cbz	r0, 8002bd2 <__swbuf_r+0x12>
 8002bca:	6983      	ldr	r3, [r0, #24]
 8002bcc:	b90b      	cbnz	r3, 8002bd2 <__swbuf_r+0x12>
 8002bce:	f7ff fb81 	bl	80022d4 <__sinit>
 8002bd2:	4b21      	ldr	r3, [pc, #132]	; (8002c58 <__swbuf_r+0x98>)
 8002bd4:	429c      	cmp	r4, r3
 8002bd6:	d12b      	bne.n	8002c30 <__swbuf_r+0x70>
 8002bd8:	686c      	ldr	r4, [r5, #4]
 8002bda:	69a3      	ldr	r3, [r4, #24]
 8002bdc:	60a3      	str	r3, [r4, #8]
 8002bde:	89a3      	ldrh	r3, [r4, #12]
 8002be0:	071a      	lsls	r2, r3, #28
 8002be2:	d52f      	bpl.n	8002c44 <__swbuf_r+0x84>
 8002be4:	6923      	ldr	r3, [r4, #16]
 8002be6:	b36b      	cbz	r3, 8002c44 <__swbuf_r+0x84>
 8002be8:	6923      	ldr	r3, [r4, #16]
 8002bea:	6820      	ldr	r0, [r4, #0]
 8002bec:	1ac0      	subs	r0, r0, r3
 8002bee:	6963      	ldr	r3, [r4, #20]
 8002bf0:	b2f6      	uxtb	r6, r6
 8002bf2:	4283      	cmp	r3, r0
 8002bf4:	4637      	mov	r7, r6
 8002bf6:	dc04      	bgt.n	8002c02 <__swbuf_r+0x42>
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	4628      	mov	r0, r5
 8002bfc:	f000 f948 	bl	8002e90 <_fflush_r>
 8002c00:	bb30      	cbnz	r0, 8002c50 <__swbuf_r+0x90>
 8002c02:	68a3      	ldr	r3, [r4, #8]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	60a3      	str	r3, [r4, #8]
 8002c08:	6823      	ldr	r3, [r4, #0]
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	6022      	str	r2, [r4, #0]
 8002c0e:	701e      	strb	r6, [r3, #0]
 8002c10:	6963      	ldr	r3, [r4, #20]
 8002c12:	3001      	adds	r0, #1
 8002c14:	4283      	cmp	r3, r0
 8002c16:	d004      	beq.n	8002c22 <__swbuf_r+0x62>
 8002c18:	89a3      	ldrh	r3, [r4, #12]
 8002c1a:	07db      	lsls	r3, r3, #31
 8002c1c:	d506      	bpl.n	8002c2c <__swbuf_r+0x6c>
 8002c1e:	2e0a      	cmp	r6, #10
 8002c20:	d104      	bne.n	8002c2c <__swbuf_r+0x6c>
 8002c22:	4621      	mov	r1, r4
 8002c24:	4628      	mov	r0, r5
 8002c26:	f000 f933 	bl	8002e90 <_fflush_r>
 8002c2a:	b988      	cbnz	r0, 8002c50 <__swbuf_r+0x90>
 8002c2c:	4638      	mov	r0, r7
 8002c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c30:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <__swbuf_r+0x9c>)
 8002c32:	429c      	cmp	r4, r3
 8002c34:	d101      	bne.n	8002c3a <__swbuf_r+0x7a>
 8002c36:	68ac      	ldr	r4, [r5, #8]
 8002c38:	e7cf      	b.n	8002bda <__swbuf_r+0x1a>
 8002c3a:	4b09      	ldr	r3, [pc, #36]	; (8002c60 <__swbuf_r+0xa0>)
 8002c3c:	429c      	cmp	r4, r3
 8002c3e:	bf08      	it	eq
 8002c40:	68ec      	ldreq	r4, [r5, #12]
 8002c42:	e7ca      	b.n	8002bda <__swbuf_r+0x1a>
 8002c44:	4621      	mov	r1, r4
 8002c46:	4628      	mov	r0, r5
 8002c48:	f000 f81e 	bl	8002c88 <__swsetup_r>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d0cb      	beq.n	8002be8 <__swbuf_r+0x28>
 8002c50:	f04f 37ff 	mov.w	r7, #4294967295
 8002c54:	e7ea      	b.n	8002c2c <__swbuf_r+0x6c>
 8002c56:	bf00      	nop
 8002c58:	08003188 	.word	0x08003188
 8002c5c:	080031a8 	.word	0x080031a8
 8002c60:	08003168 	.word	0x08003168

08002c64 <_write_r>:
 8002c64:	b538      	push	{r3, r4, r5, lr}
 8002c66:	4d07      	ldr	r5, [pc, #28]	; (8002c84 <_write_r+0x20>)
 8002c68:	4604      	mov	r4, r0
 8002c6a:	4608      	mov	r0, r1
 8002c6c:	4611      	mov	r1, r2
 8002c6e:	2200      	movs	r2, #0
 8002c70:	602a      	str	r2, [r5, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	f7fd fe7b 	bl	800096e <_write>
 8002c78:	1c43      	adds	r3, r0, #1
 8002c7a:	d102      	bne.n	8002c82 <_write_r+0x1e>
 8002c7c:	682b      	ldr	r3, [r5, #0]
 8002c7e:	b103      	cbz	r3, 8002c82 <_write_r+0x1e>
 8002c80:	6023      	str	r3, [r4, #0]
 8002c82:	bd38      	pop	{r3, r4, r5, pc}
 8002c84:	200000e8 	.word	0x200000e8

08002c88 <__swsetup_r>:
 8002c88:	4b32      	ldr	r3, [pc, #200]	; (8002d54 <__swsetup_r+0xcc>)
 8002c8a:	b570      	push	{r4, r5, r6, lr}
 8002c8c:	681d      	ldr	r5, [r3, #0]
 8002c8e:	4606      	mov	r6, r0
 8002c90:	460c      	mov	r4, r1
 8002c92:	b125      	cbz	r5, 8002c9e <__swsetup_r+0x16>
 8002c94:	69ab      	ldr	r3, [r5, #24]
 8002c96:	b913      	cbnz	r3, 8002c9e <__swsetup_r+0x16>
 8002c98:	4628      	mov	r0, r5
 8002c9a:	f7ff fb1b 	bl	80022d4 <__sinit>
 8002c9e:	4b2e      	ldr	r3, [pc, #184]	; (8002d58 <__swsetup_r+0xd0>)
 8002ca0:	429c      	cmp	r4, r3
 8002ca2:	d10f      	bne.n	8002cc4 <__swsetup_r+0x3c>
 8002ca4:	686c      	ldr	r4, [r5, #4]
 8002ca6:	89a3      	ldrh	r3, [r4, #12]
 8002ca8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002cac:	0719      	lsls	r1, r3, #28
 8002cae:	d42c      	bmi.n	8002d0a <__swsetup_r+0x82>
 8002cb0:	06dd      	lsls	r5, r3, #27
 8002cb2:	d411      	bmi.n	8002cd8 <__swsetup_r+0x50>
 8002cb4:	2309      	movs	r3, #9
 8002cb6:	6033      	str	r3, [r6, #0]
 8002cb8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002cbc:	81a3      	strh	r3, [r4, #12]
 8002cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc2:	e03e      	b.n	8002d42 <__swsetup_r+0xba>
 8002cc4:	4b25      	ldr	r3, [pc, #148]	; (8002d5c <__swsetup_r+0xd4>)
 8002cc6:	429c      	cmp	r4, r3
 8002cc8:	d101      	bne.n	8002cce <__swsetup_r+0x46>
 8002cca:	68ac      	ldr	r4, [r5, #8]
 8002ccc:	e7eb      	b.n	8002ca6 <__swsetup_r+0x1e>
 8002cce:	4b24      	ldr	r3, [pc, #144]	; (8002d60 <__swsetup_r+0xd8>)
 8002cd0:	429c      	cmp	r4, r3
 8002cd2:	bf08      	it	eq
 8002cd4:	68ec      	ldreq	r4, [r5, #12]
 8002cd6:	e7e6      	b.n	8002ca6 <__swsetup_r+0x1e>
 8002cd8:	0758      	lsls	r0, r3, #29
 8002cda:	d512      	bpl.n	8002d02 <__swsetup_r+0x7a>
 8002cdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002cde:	b141      	cbz	r1, 8002cf2 <__swsetup_r+0x6a>
 8002ce0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002ce4:	4299      	cmp	r1, r3
 8002ce6:	d002      	beq.n	8002cee <__swsetup_r+0x66>
 8002ce8:	4630      	mov	r0, r6
 8002cea:	f000 f991 	bl	8003010 <_free_r>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	6363      	str	r3, [r4, #52]	; 0x34
 8002cf2:	89a3      	ldrh	r3, [r4, #12]
 8002cf4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002cf8:	81a3      	strh	r3, [r4, #12]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	6063      	str	r3, [r4, #4]
 8002cfe:	6923      	ldr	r3, [r4, #16]
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	89a3      	ldrh	r3, [r4, #12]
 8002d04:	f043 0308 	orr.w	r3, r3, #8
 8002d08:	81a3      	strh	r3, [r4, #12]
 8002d0a:	6923      	ldr	r3, [r4, #16]
 8002d0c:	b94b      	cbnz	r3, 8002d22 <__swsetup_r+0x9a>
 8002d0e:	89a3      	ldrh	r3, [r4, #12]
 8002d10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002d14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d18:	d003      	beq.n	8002d22 <__swsetup_r+0x9a>
 8002d1a:	4621      	mov	r1, r4
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	f000 f92b 	bl	8002f78 <__smakebuf_r>
 8002d22:	89a0      	ldrh	r0, [r4, #12]
 8002d24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002d28:	f010 0301 	ands.w	r3, r0, #1
 8002d2c:	d00a      	beq.n	8002d44 <__swsetup_r+0xbc>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60a3      	str	r3, [r4, #8]
 8002d32:	6963      	ldr	r3, [r4, #20]
 8002d34:	425b      	negs	r3, r3
 8002d36:	61a3      	str	r3, [r4, #24]
 8002d38:	6923      	ldr	r3, [r4, #16]
 8002d3a:	b943      	cbnz	r3, 8002d4e <__swsetup_r+0xc6>
 8002d3c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002d40:	d1ba      	bne.n	8002cb8 <__swsetup_r+0x30>
 8002d42:	bd70      	pop	{r4, r5, r6, pc}
 8002d44:	0781      	lsls	r1, r0, #30
 8002d46:	bf58      	it	pl
 8002d48:	6963      	ldrpl	r3, [r4, #20]
 8002d4a:	60a3      	str	r3, [r4, #8]
 8002d4c:	e7f4      	b.n	8002d38 <__swsetup_r+0xb0>
 8002d4e:	2000      	movs	r0, #0
 8002d50:	e7f7      	b.n	8002d42 <__swsetup_r+0xba>
 8002d52:	bf00      	nop
 8002d54:	2000000c 	.word	0x2000000c
 8002d58:	08003188 	.word	0x08003188
 8002d5c:	080031a8 	.word	0x080031a8
 8002d60:	08003168 	.word	0x08003168

08002d64 <_close_r>:
 8002d64:	b538      	push	{r3, r4, r5, lr}
 8002d66:	4d06      	ldr	r5, [pc, #24]	; (8002d80 <_close_r+0x1c>)
 8002d68:	2300      	movs	r3, #0
 8002d6a:	4604      	mov	r4, r0
 8002d6c:	4608      	mov	r0, r1
 8002d6e:	602b      	str	r3, [r5, #0]
 8002d70:	f7fd fe19 	bl	80009a6 <_close>
 8002d74:	1c43      	adds	r3, r0, #1
 8002d76:	d102      	bne.n	8002d7e <_close_r+0x1a>
 8002d78:	682b      	ldr	r3, [r5, #0]
 8002d7a:	b103      	cbz	r3, 8002d7e <_close_r+0x1a>
 8002d7c:	6023      	str	r3, [r4, #0]
 8002d7e:	bd38      	pop	{r3, r4, r5, pc}
 8002d80:	200000e8 	.word	0x200000e8

08002d84 <__sflush_r>:
 8002d84:	898a      	ldrh	r2, [r1, #12]
 8002d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d8a:	4605      	mov	r5, r0
 8002d8c:	0710      	lsls	r0, r2, #28
 8002d8e:	460c      	mov	r4, r1
 8002d90:	d458      	bmi.n	8002e44 <__sflush_r+0xc0>
 8002d92:	684b      	ldr	r3, [r1, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	dc05      	bgt.n	8002da4 <__sflush_r+0x20>
 8002d98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	dc02      	bgt.n	8002da4 <__sflush_r+0x20>
 8002d9e:	2000      	movs	r0, #0
 8002da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002da4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002da6:	2e00      	cmp	r6, #0
 8002da8:	d0f9      	beq.n	8002d9e <__sflush_r+0x1a>
 8002daa:	2300      	movs	r3, #0
 8002dac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002db0:	682f      	ldr	r7, [r5, #0]
 8002db2:	602b      	str	r3, [r5, #0]
 8002db4:	d032      	beq.n	8002e1c <__sflush_r+0x98>
 8002db6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002db8:	89a3      	ldrh	r3, [r4, #12]
 8002dba:	075a      	lsls	r2, r3, #29
 8002dbc:	d505      	bpl.n	8002dca <__sflush_r+0x46>
 8002dbe:	6863      	ldr	r3, [r4, #4]
 8002dc0:	1ac0      	subs	r0, r0, r3
 8002dc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002dc4:	b10b      	cbz	r3, 8002dca <__sflush_r+0x46>
 8002dc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002dc8:	1ac0      	subs	r0, r0, r3
 8002dca:	2300      	movs	r3, #0
 8002dcc:	4602      	mov	r2, r0
 8002dce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002dd0:	6a21      	ldr	r1, [r4, #32]
 8002dd2:	4628      	mov	r0, r5
 8002dd4:	47b0      	blx	r6
 8002dd6:	1c43      	adds	r3, r0, #1
 8002dd8:	89a3      	ldrh	r3, [r4, #12]
 8002dda:	d106      	bne.n	8002dea <__sflush_r+0x66>
 8002ddc:	6829      	ldr	r1, [r5, #0]
 8002dde:	291d      	cmp	r1, #29
 8002de0:	d82c      	bhi.n	8002e3c <__sflush_r+0xb8>
 8002de2:	4a2a      	ldr	r2, [pc, #168]	; (8002e8c <__sflush_r+0x108>)
 8002de4:	40ca      	lsrs	r2, r1
 8002de6:	07d6      	lsls	r6, r2, #31
 8002de8:	d528      	bpl.n	8002e3c <__sflush_r+0xb8>
 8002dea:	2200      	movs	r2, #0
 8002dec:	6062      	str	r2, [r4, #4]
 8002dee:	04d9      	lsls	r1, r3, #19
 8002df0:	6922      	ldr	r2, [r4, #16]
 8002df2:	6022      	str	r2, [r4, #0]
 8002df4:	d504      	bpl.n	8002e00 <__sflush_r+0x7c>
 8002df6:	1c42      	adds	r2, r0, #1
 8002df8:	d101      	bne.n	8002dfe <__sflush_r+0x7a>
 8002dfa:	682b      	ldr	r3, [r5, #0]
 8002dfc:	b903      	cbnz	r3, 8002e00 <__sflush_r+0x7c>
 8002dfe:	6560      	str	r0, [r4, #84]	; 0x54
 8002e00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e02:	602f      	str	r7, [r5, #0]
 8002e04:	2900      	cmp	r1, #0
 8002e06:	d0ca      	beq.n	8002d9e <__sflush_r+0x1a>
 8002e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e0c:	4299      	cmp	r1, r3
 8002e0e:	d002      	beq.n	8002e16 <__sflush_r+0x92>
 8002e10:	4628      	mov	r0, r5
 8002e12:	f000 f8fd 	bl	8003010 <_free_r>
 8002e16:	2000      	movs	r0, #0
 8002e18:	6360      	str	r0, [r4, #52]	; 0x34
 8002e1a:	e7c1      	b.n	8002da0 <__sflush_r+0x1c>
 8002e1c:	6a21      	ldr	r1, [r4, #32]
 8002e1e:	2301      	movs	r3, #1
 8002e20:	4628      	mov	r0, r5
 8002e22:	47b0      	blx	r6
 8002e24:	1c41      	adds	r1, r0, #1
 8002e26:	d1c7      	bne.n	8002db8 <__sflush_r+0x34>
 8002e28:	682b      	ldr	r3, [r5, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0c4      	beq.n	8002db8 <__sflush_r+0x34>
 8002e2e:	2b1d      	cmp	r3, #29
 8002e30:	d001      	beq.n	8002e36 <__sflush_r+0xb2>
 8002e32:	2b16      	cmp	r3, #22
 8002e34:	d101      	bne.n	8002e3a <__sflush_r+0xb6>
 8002e36:	602f      	str	r7, [r5, #0]
 8002e38:	e7b1      	b.n	8002d9e <__sflush_r+0x1a>
 8002e3a:	89a3      	ldrh	r3, [r4, #12]
 8002e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e40:	81a3      	strh	r3, [r4, #12]
 8002e42:	e7ad      	b.n	8002da0 <__sflush_r+0x1c>
 8002e44:	690f      	ldr	r7, [r1, #16]
 8002e46:	2f00      	cmp	r7, #0
 8002e48:	d0a9      	beq.n	8002d9e <__sflush_r+0x1a>
 8002e4a:	0793      	lsls	r3, r2, #30
 8002e4c:	680e      	ldr	r6, [r1, #0]
 8002e4e:	bf08      	it	eq
 8002e50:	694b      	ldreq	r3, [r1, #20]
 8002e52:	600f      	str	r7, [r1, #0]
 8002e54:	bf18      	it	ne
 8002e56:	2300      	movne	r3, #0
 8002e58:	eba6 0807 	sub.w	r8, r6, r7
 8002e5c:	608b      	str	r3, [r1, #8]
 8002e5e:	f1b8 0f00 	cmp.w	r8, #0
 8002e62:	dd9c      	ble.n	8002d9e <__sflush_r+0x1a>
 8002e64:	6a21      	ldr	r1, [r4, #32]
 8002e66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e68:	4643      	mov	r3, r8
 8002e6a:	463a      	mov	r2, r7
 8002e6c:	4628      	mov	r0, r5
 8002e6e:	47b0      	blx	r6
 8002e70:	2800      	cmp	r0, #0
 8002e72:	dc06      	bgt.n	8002e82 <__sflush_r+0xfe>
 8002e74:	89a3      	ldrh	r3, [r4, #12]
 8002e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e7a:	81a3      	strh	r3, [r4, #12]
 8002e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e80:	e78e      	b.n	8002da0 <__sflush_r+0x1c>
 8002e82:	4407      	add	r7, r0
 8002e84:	eba8 0800 	sub.w	r8, r8, r0
 8002e88:	e7e9      	b.n	8002e5e <__sflush_r+0xda>
 8002e8a:	bf00      	nop
 8002e8c:	20400001 	.word	0x20400001

08002e90 <_fflush_r>:
 8002e90:	b538      	push	{r3, r4, r5, lr}
 8002e92:	690b      	ldr	r3, [r1, #16]
 8002e94:	4605      	mov	r5, r0
 8002e96:	460c      	mov	r4, r1
 8002e98:	b913      	cbnz	r3, 8002ea0 <_fflush_r+0x10>
 8002e9a:	2500      	movs	r5, #0
 8002e9c:	4628      	mov	r0, r5
 8002e9e:	bd38      	pop	{r3, r4, r5, pc}
 8002ea0:	b118      	cbz	r0, 8002eaa <_fflush_r+0x1a>
 8002ea2:	6983      	ldr	r3, [r0, #24]
 8002ea4:	b90b      	cbnz	r3, 8002eaa <_fflush_r+0x1a>
 8002ea6:	f7ff fa15 	bl	80022d4 <__sinit>
 8002eaa:	4b14      	ldr	r3, [pc, #80]	; (8002efc <_fflush_r+0x6c>)
 8002eac:	429c      	cmp	r4, r3
 8002eae:	d11b      	bne.n	8002ee8 <_fflush_r+0x58>
 8002eb0:	686c      	ldr	r4, [r5, #4]
 8002eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d0ef      	beq.n	8002e9a <_fflush_r+0xa>
 8002eba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ebc:	07d0      	lsls	r0, r2, #31
 8002ebe:	d404      	bmi.n	8002eca <_fflush_r+0x3a>
 8002ec0:	0599      	lsls	r1, r3, #22
 8002ec2:	d402      	bmi.n	8002eca <_fflush_r+0x3a>
 8002ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ec6:	f7ff faa3 	bl	8002410 <__retarget_lock_acquire_recursive>
 8002eca:	4628      	mov	r0, r5
 8002ecc:	4621      	mov	r1, r4
 8002ece:	f7ff ff59 	bl	8002d84 <__sflush_r>
 8002ed2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ed4:	07da      	lsls	r2, r3, #31
 8002ed6:	4605      	mov	r5, r0
 8002ed8:	d4e0      	bmi.n	8002e9c <_fflush_r+0xc>
 8002eda:	89a3      	ldrh	r3, [r4, #12]
 8002edc:	059b      	lsls	r3, r3, #22
 8002ede:	d4dd      	bmi.n	8002e9c <_fflush_r+0xc>
 8002ee0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ee2:	f7ff fa96 	bl	8002412 <__retarget_lock_release_recursive>
 8002ee6:	e7d9      	b.n	8002e9c <_fflush_r+0xc>
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <_fflush_r+0x70>)
 8002eea:	429c      	cmp	r4, r3
 8002eec:	d101      	bne.n	8002ef2 <_fflush_r+0x62>
 8002eee:	68ac      	ldr	r4, [r5, #8]
 8002ef0:	e7df      	b.n	8002eb2 <_fflush_r+0x22>
 8002ef2:	4b04      	ldr	r3, [pc, #16]	; (8002f04 <_fflush_r+0x74>)
 8002ef4:	429c      	cmp	r4, r3
 8002ef6:	bf08      	it	eq
 8002ef8:	68ec      	ldreq	r4, [r5, #12]
 8002efa:	e7da      	b.n	8002eb2 <_fflush_r+0x22>
 8002efc:	08003188 	.word	0x08003188
 8002f00:	080031a8 	.word	0x080031a8
 8002f04:	08003168 	.word	0x08003168

08002f08 <_lseek_r>:
 8002f08:	b538      	push	{r3, r4, r5, lr}
 8002f0a:	4d07      	ldr	r5, [pc, #28]	; (8002f28 <_lseek_r+0x20>)
 8002f0c:	4604      	mov	r4, r0
 8002f0e:	4608      	mov	r0, r1
 8002f10:	4611      	mov	r1, r2
 8002f12:	2200      	movs	r2, #0
 8002f14:	602a      	str	r2, [r5, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	f7fd fd6c 	bl	80009f4 <_lseek>
 8002f1c:	1c43      	adds	r3, r0, #1
 8002f1e:	d102      	bne.n	8002f26 <_lseek_r+0x1e>
 8002f20:	682b      	ldr	r3, [r5, #0]
 8002f22:	b103      	cbz	r3, 8002f26 <_lseek_r+0x1e>
 8002f24:	6023      	str	r3, [r4, #0]
 8002f26:	bd38      	pop	{r3, r4, r5, pc}
 8002f28:	200000e8 	.word	0x200000e8

08002f2c <__swhatbuf_r>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	460e      	mov	r6, r1
 8002f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f34:	2900      	cmp	r1, #0
 8002f36:	b096      	sub	sp, #88	; 0x58
 8002f38:	4614      	mov	r4, r2
 8002f3a:	461d      	mov	r5, r3
 8002f3c:	da08      	bge.n	8002f50 <__swhatbuf_r+0x24>
 8002f3e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	602a      	str	r2, [r5, #0]
 8002f46:	061a      	lsls	r2, r3, #24
 8002f48:	d410      	bmi.n	8002f6c <__swhatbuf_r+0x40>
 8002f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f4e:	e00e      	b.n	8002f6e <__swhatbuf_r+0x42>
 8002f50:	466a      	mov	r2, sp
 8002f52:	f000 f8bb 	bl	80030cc <_fstat_r>
 8002f56:	2800      	cmp	r0, #0
 8002f58:	dbf1      	blt.n	8002f3e <__swhatbuf_r+0x12>
 8002f5a:	9a01      	ldr	r2, [sp, #4]
 8002f5c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002f60:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002f64:	425a      	negs	r2, r3
 8002f66:	415a      	adcs	r2, r3
 8002f68:	602a      	str	r2, [r5, #0]
 8002f6a:	e7ee      	b.n	8002f4a <__swhatbuf_r+0x1e>
 8002f6c:	2340      	movs	r3, #64	; 0x40
 8002f6e:	2000      	movs	r0, #0
 8002f70:	6023      	str	r3, [r4, #0]
 8002f72:	b016      	add	sp, #88	; 0x58
 8002f74:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f78 <__smakebuf_r>:
 8002f78:	898b      	ldrh	r3, [r1, #12]
 8002f7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f7c:	079d      	lsls	r5, r3, #30
 8002f7e:	4606      	mov	r6, r0
 8002f80:	460c      	mov	r4, r1
 8002f82:	d507      	bpl.n	8002f94 <__smakebuf_r+0x1c>
 8002f84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002f88:	6023      	str	r3, [r4, #0]
 8002f8a:	6123      	str	r3, [r4, #16]
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	6163      	str	r3, [r4, #20]
 8002f90:	b002      	add	sp, #8
 8002f92:	bd70      	pop	{r4, r5, r6, pc}
 8002f94:	ab01      	add	r3, sp, #4
 8002f96:	466a      	mov	r2, sp
 8002f98:	f7ff ffc8 	bl	8002f2c <__swhatbuf_r>
 8002f9c:	9900      	ldr	r1, [sp, #0]
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	f7ff fa57 	bl	8002454 <_malloc_r>
 8002fa6:	b948      	cbnz	r0, 8002fbc <__smakebuf_r+0x44>
 8002fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fac:	059a      	lsls	r2, r3, #22
 8002fae:	d4ef      	bmi.n	8002f90 <__smakebuf_r+0x18>
 8002fb0:	f023 0303 	bic.w	r3, r3, #3
 8002fb4:	f043 0302 	orr.w	r3, r3, #2
 8002fb8:	81a3      	strh	r3, [r4, #12]
 8002fba:	e7e3      	b.n	8002f84 <__smakebuf_r+0xc>
 8002fbc:	4b0d      	ldr	r3, [pc, #52]	; (8002ff4 <__smakebuf_r+0x7c>)
 8002fbe:	62b3      	str	r3, [r6, #40]	; 0x28
 8002fc0:	89a3      	ldrh	r3, [r4, #12]
 8002fc2:	6020      	str	r0, [r4, #0]
 8002fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fc8:	81a3      	strh	r3, [r4, #12]
 8002fca:	9b00      	ldr	r3, [sp, #0]
 8002fcc:	6163      	str	r3, [r4, #20]
 8002fce:	9b01      	ldr	r3, [sp, #4]
 8002fd0:	6120      	str	r0, [r4, #16]
 8002fd2:	b15b      	cbz	r3, 8002fec <__smakebuf_r+0x74>
 8002fd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fd8:	4630      	mov	r0, r6
 8002fda:	f000 f889 	bl	80030f0 <_isatty_r>
 8002fde:	b128      	cbz	r0, 8002fec <__smakebuf_r+0x74>
 8002fe0:	89a3      	ldrh	r3, [r4, #12]
 8002fe2:	f023 0303 	bic.w	r3, r3, #3
 8002fe6:	f043 0301 	orr.w	r3, r3, #1
 8002fea:	81a3      	strh	r3, [r4, #12]
 8002fec:	89a0      	ldrh	r0, [r4, #12]
 8002fee:	4305      	orrs	r5, r0
 8002ff0:	81a5      	strh	r5, [r4, #12]
 8002ff2:	e7cd      	b.n	8002f90 <__smakebuf_r+0x18>
 8002ff4:	0800226d 	.word	0x0800226d

08002ff8 <__malloc_lock>:
 8002ff8:	4801      	ldr	r0, [pc, #4]	; (8003000 <__malloc_lock+0x8>)
 8002ffa:	f7ff ba09 	b.w	8002410 <__retarget_lock_acquire_recursive>
 8002ffe:	bf00      	nop
 8003000:	200000dc 	.word	0x200000dc

08003004 <__malloc_unlock>:
 8003004:	4801      	ldr	r0, [pc, #4]	; (800300c <__malloc_unlock+0x8>)
 8003006:	f7ff ba04 	b.w	8002412 <__retarget_lock_release_recursive>
 800300a:	bf00      	nop
 800300c:	200000dc 	.word	0x200000dc

08003010 <_free_r>:
 8003010:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003012:	2900      	cmp	r1, #0
 8003014:	d044      	beq.n	80030a0 <_free_r+0x90>
 8003016:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800301a:	9001      	str	r0, [sp, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	f1a1 0404 	sub.w	r4, r1, #4
 8003022:	bfb8      	it	lt
 8003024:	18e4      	addlt	r4, r4, r3
 8003026:	f7ff ffe7 	bl	8002ff8 <__malloc_lock>
 800302a:	4a1e      	ldr	r2, [pc, #120]	; (80030a4 <_free_r+0x94>)
 800302c:	9801      	ldr	r0, [sp, #4]
 800302e:	6813      	ldr	r3, [r2, #0]
 8003030:	b933      	cbnz	r3, 8003040 <_free_r+0x30>
 8003032:	6063      	str	r3, [r4, #4]
 8003034:	6014      	str	r4, [r2, #0]
 8003036:	b003      	add	sp, #12
 8003038:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800303c:	f7ff bfe2 	b.w	8003004 <__malloc_unlock>
 8003040:	42a3      	cmp	r3, r4
 8003042:	d908      	bls.n	8003056 <_free_r+0x46>
 8003044:	6825      	ldr	r5, [r4, #0]
 8003046:	1961      	adds	r1, r4, r5
 8003048:	428b      	cmp	r3, r1
 800304a:	bf01      	itttt	eq
 800304c:	6819      	ldreq	r1, [r3, #0]
 800304e:	685b      	ldreq	r3, [r3, #4]
 8003050:	1949      	addeq	r1, r1, r5
 8003052:	6021      	streq	r1, [r4, #0]
 8003054:	e7ed      	b.n	8003032 <_free_r+0x22>
 8003056:	461a      	mov	r2, r3
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	b10b      	cbz	r3, 8003060 <_free_r+0x50>
 800305c:	42a3      	cmp	r3, r4
 800305e:	d9fa      	bls.n	8003056 <_free_r+0x46>
 8003060:	6811      	ldr	r1, [r2, #0]
 8003062:	1855      	adds	r5, r2, r1
 8003064:	42a5      	cmp	r5, r4
 8003066:	d10b      	bne.n	8003080 <_free_r+0x70>
 8003068:	6824      	ldr	r4, [r4, #0]
 800306a:	4421      	add	r1, r4
 800306c:	1854      	adds	r4, r2, r1
 800306e:	42a3      	cmp	r3, r4
 8003070:	6011      	str	r1, [r2, #0]
 8003072:	d1e0      	bne.n	8003036 <_free_r+0x26>
 8003074:	681c      	ldr	r4, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	6053      	str	r3, [r2, #4]
 800307a:	4421      	add	r1, r4
 800307c:	6011      	str	r1, [r2, #0]
 800307e:	e7da      	b.n	8003036 <_free_r+0x26>
 8003080:	d902      	bls.n	8003088 <_free_r+0x78>
 8003082:	230c      	movs	r3, #12
 8003084:	6003      	str	r3, [r0, #0]
 8003086:	e7d6      	b.n	8003036 <_free_r+0x26>
 8003088:	6825      	ldr	r5, [r4, #0]
 800308a:	1961      	adds	r1, r4, r5
 800308c:	428b      	cmp	r3, r1
 800308e:	bf04      	itt	eq
 8003090:	6819      	ldreq	r1, [r3, #0]
 8003092:	685b      	ldreq	r3, [r3, #4]
 8003094:	6063      	str	r3, [r4, #4]
 8003096:	bf04      	itt	eq
 8003098:	1949      	addeq	r1, r1, r5
 800309a:	6021      	streq	r1, [r4, #0]
 800309c:	6054      	str	r4, [r2, #4]
 800309e:	e7ca      	b.n	8003036 <_free_r+0x26>
 80030a0:	b003      	add	sp, #12
 80030a2:	bd30      	pop	{r4, r5, pc}
 80030a4:	200000e0 	.word	0x200000e0

080030a8 <_read_r>:
 80030a8:	b538      	push	{r3, r4, r5, lr}
 80030aa:	4d07      	ldr	r5, [pc, #28]	; (80030c8 <_read_r+0x20>)
 80030ac:	4604      	mov	r4, r0
 80030ae:	4608      	mov	r0, r1
 80030b0:	4611      	mov	r1, r2
 80030b2:	2200      	movs	r2, #0
 80030b4:	602a      	str	r2, [r5, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	f7fd fc3c 	bl	8000934 <_read>
 80030bc:	1c43      	adds	r3, r0, #1
 80030be:	d102      	bne.n	80030c6 <_read_r+0x1e>
 80030c0:	682b      	ldr	r3, [r5, #0]
 80030c2:	b103      	cbz	r3, 80030c6 <_read_r+0x1e>
 80030c4:	6023      	str	r3, [r4, #0]
 80030c6:	bd38      	pop	{r3, r4, r5, pc}
 80030c8:	200000e8 	.word	0x200000e8

080030cc <_fstat_r>:
 80030cc:	b538      	push	{r3, r4, r5, lr}
 80030ce:	4d07      	ldr	r5, [pc, #28]	; (80030ec <_fstat_r+0x20>)
 80030d0:	2300      	movs	r3, #0
 80030d2:	4604      	mov	r4, r0
 80030d4:	4608      	mov	r0, r1
 80030d6:	4611      	mov	r1, r2
 80030d8:	602b      	str	r3, [r5, #0]
 80030da:	f7fd fc70 	bl	80009be <_fstat>
 80030de:	1c43      	adds	r3, r0, #1
 80030e0:	d102      	bne.n	80030e8 <_fstat_r+0x1c>
 80030e2:	682b      	ldr	r3, [r5, #0]
 80030e4:	b103      	cbz	r3, 80030e8 <_fstat_r+0x1c>
 80030e6:	6023      	str	r3, [r4, #0]
 80030e8:	bd38      	pop	{r3, r4, r5, pc}
 80030ea:	bf00      	nop
 80030ec:	200000e8 	.word	0x200000e8

080030f0 <_isatty_r>:
 80030f0:	b538      	push	{r3, r4, r5, lr}
 80030f2:	4d06      	ldr	r5, [pc, #24]	; (800310c <_isatty_r+0x1c>)
 80030f4:	2300      	movs	r3, #0
 80030f6:	4604      	mov	r4, r0
 80030f8:	4608      	mov	r0, r1
 80030fa:	602b      	str	r3, [r5, #0]
 80030fc:	f7fd fc6f 	bl	80009de <_isatty>
 8003100:	1c43      	adds	r3, r0, #1
 8003102:	d102      	bne.n	800310a <_isatty_r+0x1a>
 8003104:	682b      	ldr	r3, [r5, #0]
 8003106:	b103      	cbz	r3, 800310a <_isatty_r+0x1a>
 8003108:	6023      	str	r3, [r4, #0]
 800310a:	bd38      	pop	{r3, r4, r5, pc}
 800310c:	200000e8 	.word	0x200000e8

08003110 <_init>:
 8003110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003112:	bf00      	nop
 8003114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003116:	bc08      	pop	{r3}
 8003118:	469e      	mov	lr, r3
 800311a:	4770      	bx	lr

0800311c <_fini>:
 800311c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800311e:	bf00      	nop
 8003120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003122:	bc08      	pop	{r3}
 8003124:	469e      	mov	lr, r3
 8003126:	4770      	bx	lr
