Mnemonic,{cheri_base32_ext_name},{cheri_base64_ext_name},{rvyi_ext_name},{rvyi_mod_ext_name},{rvyc_ext_name},{rvyc_mod_ext_name},{rvyi_default_ext_name},{rvyba_ext_name},Zabhlrsc,{rvyalrsc_ext_name},{rvyaamo_ext_name},{rvycbom_ext_name},{rvycboz_ext_name},{rvycbop_ext_name},Zcmp,Zcmt,{rvyh_ext_name},XLEN dependent encoding,funct3,major opcode,Format,{cheri_int_mode_name} mnemonic RV32,{cheri_int_mode_name} mnemonic RV64,Function,illegal insn if (1),OR illegal insn if (2),OR illegal insn if (3),illegal insn if (4),illegal insn if (5),illegal insn if (6),illegal insn if (7),illegal insn if (8)
LOAD_CAP,✔,✔,✔,,,,,,,,,,,,,,,,3,MISC_MEM,I-type,,,{LOAD_CAP_DESC},,,,,,,,
STORE_CAP,✔,✔,✔,,,,,,,,,,,,,,,,,STORE,S-type,,,{STORE_CAP_DESC},,,,,,,,
C_LOAD_CAP_SP,✔,✔,,,✔,,,,,,,,,,,,,✔,,C2,,C.FLWSP,C.FLDSP,{C_LOAD_CAP_SP_NAME_DESC},,,,,,,,
C_STORE_CAP_SP,✔,✔,,,✔,,,,,,,,,,,,,✔,,C2,,C.FSWSP,C.FSDSP,{C_STORE_CAP_SP_NAME_DESC} ,,,,,,,,
C_LOAD_CAP,✔,✔,,,✔,,,,,,,,,,,,,✔,,C0,,C.FLW,C.FLD,{C_LOAD_CAP_NAME_DESC},,,,,,,,
C_STORE_CAP,✔,✔,,,✔,,,,,,,,,,,,,✔,,C0,,C.FSW,C.FSD,{C_STORE_CAP_NAME_DESC} ,,,,,,,,
AUIPC_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,AUIPC,,,,{AUIPC_CHERI_DESC},,,,,,,,
{CADD},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{CADD_DESC},,,,,,,,
{CADDI},✔,✔,✔,,,,,,,,,,,,,,,,,OP,I-type,,,{CADDI_DESC},,,,,,,,
{SCADDR},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCADDR_DESC},,,,,,,,
{GCTAG},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCTAG_DESC},,,,,,,,
{GCPERM},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCPERM_DESC},,,,,,,,
{CMV},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{CMV_DESC},,,,,,,,
{CLRPERM},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{CLRPERM_DESC},,,,,,,,
{GCHI},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCHI_DESC},,,,,,,,
{SCHI},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCHI_DESC},,,,,,,,
{SCEQ},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCEQ_DESC},,,,,,,,
{SENTRY},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SENTRY_DESC},,,,,,,,
{SCSS},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCSS_DESC},,,,,,,,
{CBLD},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{CBLD_DESC},,,,,,,,
{SCBNDS},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCBNDS_DESC},,,,,,,,
{SCBNDSI},✔,✔,✔,,,,,,,,,,,,,,,,,OP,I-type,,,{SCBNDSI_DESC},,,,,,,,
{SCBNDSR},✔,✔,✔,,,,,,,,,,,,,,,,,OP,R-type,,,{SCBNDSR_DESC},,,,,,,,
{CRAM},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{CRAM_DESC},,,,,,,,
{GCBASE},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCBASE_DESC},,,,,,,,
{GCLEN},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCLEN_DESC},,,,,,,,
{GCTYPE},✔,✔,✔,,,,,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCTYPE_DESC},,,,,,,,
{SCMODE},✔,✔,,,,,✔,,,,,,,,,,,,,OP,1-src 1-dst,,,{SCMODE_DESC},,,,,,,,
{GCMODE},✔,✔,,,,,✔,,,,,,,,,,,,,OP,1-src 1-dst,,,{GCMODE_DESC},,,,,,,,
{MODESW_CAP},✔,✔,,,,,✔,,,,,,,,,,,,,OP,no operands,,,{MODESW_CAP_DESC},,,,,,,,
{MODESW_INT},✔,✔,,,,,✔,,,,,,,,,,,,,OP,no operands,,,{MODESW_INT_DESC},,,,,,,,
{C_ADDI16SP_CAP},✔,✔,,,,✔,,,,,,,,,,,,,,C0,,,,{C_ADDI16SP_CAP_DESC} ,,,,,,,,
{C_ADDI4SPN_CAP},✔,✔,,,,✔,,,,,,,,,,,,,,C0,,,,{C_ADDI4SPN_CAP_DESC},,,,,,,,
{C_MV_CAP},✔,✔,,,,✔,,,,,,,,,,,,,,C2,,,,{C_MV_CAP_DESC},,,,,,,,
C_JALR,✔,,,,,✔,,,,,,,,,,,,,,C2,,,,{C_JAL_CHERI_DESC},MODE==D (optional),,,,,,,
JAL_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,JAL,,,,{JAL_CHERI_DESC},MODE==D (optional),,,,,,,
JALR_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,JALR,,,,{JALR_CHERI_DESC},MODE==D (optional),,,,,,,
C_JALR,✔,✔,,,,✔,,,,,,,,,,,,,,C2,,,,{C_JALR_CHERI_DESC},MODE==D (optional),,,,,,,
C_JR,✔,✔,,,,✔,,,,,,,,,,,,,,C2,,,,{C_JR_CHERI_DESC},MODE==D (optional),,,,,,,
DRET_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,"Return from debug mode, sets <<ddc>> from <<dddc>> and <<pcc>> from <<dpc_y>>",MODE<D,,,,,,,
MRET_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,"Return from machine mode handler, sets <<pcc>> from <<mtvec_y>> , needs <<asr_perm>>",MODE<M,{pcc}.ASR==0,,,,,,
SRET_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,"Return from supervisor mode handler, sets <<pcc>> from <<stvec_y>>, needs <<asr_perm>>",MODE<S,{pcc}.ASR==0,mstatus.TSR==1 AND MODE==S,,,,,
CSRRW_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR write - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CSRRS_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR set - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CSRRC_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR clear - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CSRRWI_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR write - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CSRRSI_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR set - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CSRRCI_CHERI,✔,✔,,✔,,,,,,,,,,,,,,,,SYSTEM,,,,CSR clear - can also read/write a full capability through an address alias,CSR permission fault,,,,,,,
CBO_INVAL_CHERI,✔,✔,,,,,,,,,,✔,,,,,,,2,MISC-MEM,,,,Cache block invalidate (implemented as clean),MODE<M AND menvcfg.CBIE[0]==0,MODE<S AND senvcfg.CBIE[0]==0,{pcc}.ASR==0,,,,,
CBO_CLEAN_CHERI,✔,✔,,,,,,,,,,✔,,,,,,,2,MISC-MEM,,,,Cache block clean,MODE<M AND menvcfg.CBIE[0]==0,MODE<S AND senvcfg.CBIE[0]==0,,,,,,
CBO_FLUSH_CHERI,✔,✔,,,,,,,,,,✔,,,,,,,2,MISC-MEM,,,,Cache block flush,MODE<M AND menvcfg.CBIE[0]==0,MODE<S AND senvcfg.CBIE[0]==0,,,,,,
CBO_ZERO_CHERI,✔,✔,,,,,,,,,,,✔,,,,,,2,MISC-MEM,,,,Cache block zero,MODE<M AND menvcfg.CBIE[0]==0,MODE<S AND senvcfg.CBIE[0]==0,,,,,,
PREFETCH_R_CHERI,✔,✔,,,,,,,,,,,,✔,,,,,,OP-IMM,,,,"Prefetch instruction cache line, always valid",,,,,,,,
PREFETCH_W_CHERI,✔,✔,,,,,,,,,,,,✔,,,,,,OP-IMM,,,,Prefetch read-only data cache line,,,,,,,,
PREFETCH_I_CHERI,✔,✔,,,,,,,,,,,,✔,,,,,,OP-IMM,,,,Prefetch writeable data cache line,,,,,,,,
LOAD_RES_CAP,✔,✔,,,,,,,,✔,,,,,,,,,,AMO,,,,{LOAD_RES_CAP_DESC},,,,,,,,
STORE_COND_CAP,✔,✔,,,,,,,,✔,,,,,,,,,,AMO,,,,{STORE_COND_CAP_DESC},,,,,,,,
AMOSWAP_CAP,✔,✔,,,,,,,,,✔,,,,,,,,,AMO,,,,{AMOSWAP_CAP_DESC},,,,,,,,
CM_PUSH_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Push integer stack frame,,,,,,,,
CM_POP_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Pop integer stack frame,,,,,,,,
CM_POPRET_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Pop integer stack frame and return,,,,,,,,
CM_POPRETZ_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Pop integer stack frame and return zero,,,,,,,,
CM_MVSA01_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Move two integer registers,,,,,,,,
CM_MVA01S_CHERI,✔,✔,,,,,,,,,,,,,✔,,,,,C2,,,,Move two integer registers,,,,,,,,
CM_JALT_CHERI,✔,✔,,,,,,,,,,,,,,✔,,,,C2,,,,Table jump and link,,,,,,,,
CM_JT_CHERI,✔,✔,,,,,,,,,,,,,,✔,,,,C2,,,,Table jump,,,,,,,,
SH1ADD_CHERI,✔,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add, representability check ",,,,,,,,
SH2ADD_CHERI,✔,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add, representability check ",,,,,,,,
SH3ADD_CHERI,✔,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add, representability check ",,,,,,,,
SH4ADD_CHERI,,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add, representability check ",,,,,,,,
SH1ADD_UW_CHERI,,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,
SH2ADD_UW_CHERI,,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,
SH3ADD_UW_CHERI,,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,
SH4ADD_UW_CHERI,,✔,,,,,,✔,,,,,,,,,,,,OP,,,,"shift and add unsigned word, representability check ",,,,,,,,
HLV_CAP,✔,✔,,,,,,,,,,,,,,,✔,,,SYSTEM,,,,Hypervisor virtual machine load capability,V=1,MODE==U AND hstatus.HU=0,,,,,,
HSV_CAP,✔,✔,,,,,,,,,,,,,,,✔,,,SYSTEM,,,,Hypervisor virtual machine store capability,V=1,MODE==U AND hstatus.HU=0,,,,,,
LR_H,✔,✔,,,,,,,✔,,,,,,,,,,,AMO,,,,Load reserved half,,,,,,,,
LR_B,✔,✔,,,,,,,✔,,,,,,,,,,,AMO,,,,Load reserved byte,,,,,,,,
SC_H,✔,✔,,,,,,,✔,,,,,,,,,,,AMO,,,,Store conditional half,,,,,,,,
SC_B,✔,✔,,,,,,,✔,,,,,,,,,,,AMO,,,,Store conditional byte,,,,,,,,
