// Seed: 1327152899
module module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2;
  assign module_1.id_8 = 0;
  assign id_2 = id_2;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10
    , id_12
);
  wire id_13, id_14;
  always_ff $display(1'b0);
  wire id_15;
  always id_1 <= 1;
  module_0 modCall_1 (id_14);
endmodule
