{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715174495727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715174495727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 21:21:35 2024 " "Processing started: Wed May 08 21:21:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715174495727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715174495727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16bit -c CPU16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715174495727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715174495913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16bit " "Found entity 1: CPU16bit" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/testtop.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/testtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 testtop " "Found entity 1: testtop" {  } { { "sim/testtop.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/sim/testtop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "a1_8trs.v(20) " "Verilog HDL information at a1_8trs.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/a1_8trs.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715174495943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1_8trs.v 1 1 " "Found 1 design units, including 1 entities, in source file a1_8trs.v" { { "Info" "ISGN_ENTITY_NAME" "1 a1_8trs " "Found entity 1: a1_8trs" {  } { { "a1_8trs.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/a1_8trs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led.v(29) " "Verilog HDL information at led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/led.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/key.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_v.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_V " "Found entity 1: CMP_V" {  } { { "CMP_V.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CMP_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrReg " "Found entity 1: instrReg" {  } { { "instrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/instrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workreg.v 1 1 " "Found 1 design units, including 1 entities, in source file workreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 workReg " "Found entity 1: workReg" {  } { { "workReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/workReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/shiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ar7.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Found entity 1: REG_AR7" {  } { { "REG_AR7.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/REG_AR7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programreg.v 1 1 " "Found 1 design units, including 1 entities, in source file programreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 programReg " "Found entity 1: programReg" {  } { { "programReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/programReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file addrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrReg " "Found entity 1: addrReg" {  } { { "addrReg.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/addrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contrlblock.v(83) " "Verilog HDL information at Contrlblock.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715174495963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrlblock.v 1 1 " "Found 1 design units, including 1 entities, in source file contrlblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contrlblock " "Found entity 1: Contrlblock" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkstep.v 1 1 " "Found 1 design units, including 1 entities, in source file clkstep.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkstep " "Found entity 1: clkstep" {  } { { "clkstep.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkstep.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connection.v 1 1 " "Found 1 design units, including 1 entities, in source file connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 connection " "Found entity 1: connection" {  } { { "connection.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/connection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174495973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174495973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU16bit " "Elaborating entity \"CPU16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb tb:inst4 " "Elaborating entity \"tb\" for hierarchy \"tb:inst4\"" {  } { { "CPU16bit.bdf" "inst4" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { -32 1576 1768 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BP1 tb.v(15) " "Output port \"BP1\" at tb.v(15) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715174496031 "|CPU16bit|tb:b2v_inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DS_DP tb.v(21) " "Output port \"DS_DP\" at tb.v(21) has no driver" {  } { { "tb.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715174496031 "|CPU16bit|tb:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module tb:inst4\|led_module:led_ct " "Elaborating entity \"led_module\" for hierarchy \"tb:inst4\|led_module:led_ct\"" {  } { { "tb.v" "led_ct" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/tb.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:inst11 " "Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:inst11\"" {  } { { "CPU16bit.bdf" "inst11" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 584 928 1112 696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkstep clkstep:inst3 " "Elaborating entity \"clkstep\" for hierarchy \"clkstep:inst3\"" {  } { { "CPU16bit.bdf" "inst3" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 952 1352 1488 1032 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "CPU16bit.bdf" "inst1" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 1088 952 1088 1168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connection connection:inst19 " "Elaborating entity \"connection\" for hierarchy \"connection:inst19\"" {  } { { "CPU16bit.bdf" "inst19" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 936 416 552 1016 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contrlblock Contrlblock:inst " "Elaborating entity \"Contrlblock\" for hierarchy \"Contrlblock:inst\"" {  } { { "CPU16bit.bdf" "inst" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 1360 1568 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSel Contrlblock.v(83) " "Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable \"aluSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftSel Contrlblock.v(83) " "Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable \"shiftSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSel Contrlblock.v(83) " "Verilog HDL Always Construct warning at Contrlblock.v(83): inferring latch(es) for variable \"regSel\", which holds its previous value in one or more paths through the always construct" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[0\] Contrlblock.v(83) " "Inferred latch for \"regSel\[0\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[1\] Contrlblock.v(83) " "Inferred latch for \"regSel\[1\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSel\[2\] Contrlblock.v(83) " "Inferred latch for \"regSel\[2\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[0\] Contrlblock.v(83) " "Inferred latch for \"shiftSel\[0\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[1\] Contrlblock.v(83) " "Inferred latch for \"shiftSel\[1\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftSel\[2\] Contrlblock.v(83) " "Inferred latch for \"shiftSel\[2\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[0\] Contrlblock.v(83) " "Inferred latch for \"aluSel\[0\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[1\] Contrlblock.v(83) " "Inferred latch for \"aluSel\[1\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[2\] Contrlblock.v(83) " "Inferred latch for \"aluSel\[2\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSel\[3\] Contrlblock.v(83) " "Inferred latch for \"aluSel\[3\]\" at Contrlblock.v(83)" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715174496041 "|CPU16bit|Contrlblock:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrReg instrReg:inst2 " "Elaborating entity \"instrReg\" for hierarchy \"instrReg:inst2\"" {  } { { "CPU16bit.bdf" "inst2" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 320 1384 1568 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:buffer " "Elaborating entity \"buffer\" for hierarchy \"buffer:buffer\"" {  } { { "CPU16bit.bdf" "buffer" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 608 664 824 720 "buffer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg shiftReg:inst8 " "Elaborating entity \"shiftReg\" for hierarchy \"shiftReg:inst8\"" {  } { { "CPU16bit.bdf" "inst8" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 488 600 760 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst7\"" {  } { { "CPU16bit.bdf" "inst7" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 336 568 784 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "workReg workReg:inst6 " "Elaborating entity \"workReg\" for hierarchy \"workReg:inst6\"" {  } { { "CPU16bit.bdf" "inst6" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 328 928 1088 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programReg programReg:programReg " "Elaborating entity \"programReg\" for hierarchy \"programReg:programReg\"" {  } { { "CPU16bit.bdf" "programReg" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 712 880 1040 824 "programReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram memory_ram:inst18 " "Elaborating entity \"memory_ram\" for hierarchy \"memory_ram:inst18\"" {  } { { "CPU16bit.bdf" "inst18" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 944 1016 1200 1056 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ram:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ram:inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "altsyncram_component" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ram:inst18\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ram:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA7X16.mif " "Parameter \"init_file\" = \"DATA7X16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496071 ""}  } { { "memory_ram.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/memory_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715174496071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62j1 " "Found entity 1: altsyncram_62j1" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174496111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174496111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62j1 memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated " "Elaborating entity \"altsyncram_62j1\" for hierarchy \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quatusii/install/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va92 " "Found entity 1: altsyncram_va92" {  } { { "db/altsyncram_va92.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_va92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715174496151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715174496151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_va92 memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1 " "Elaborating entity \"altsyncram_va92\" for hierarchy \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|altsyncram_va92:altsyncram1\"" {  } { { "db/altsyncram_62j1.tdf" "altsyncram1" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "mgl_prim2" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496441 ""}  } { { "db/altsyncram_62j1.tdf" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/db/altsyncram_62j1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715174496441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_ram:inst18\|altsyncram:altsyncram_component\|altsyncram_62j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quatusii/install/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrReg addrReg:addrReg " "Elaborating entity \"addrReg\" for hierarchy \"addrReg:addrReg\"" {  } { { "CPU16bit.bdf" "addrReg" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 928 672 848 1040 "addrReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715174496461 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1715174496767 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1715174496767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715174497061 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[15\] instrReg:inst2\|instrout\[15\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[15\]\" to the node \"instrReg:inst2\|instrout\[15\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[14\] instrReg:inst2\|instrout\[14\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[14\]\" to the node \"instrReg:inst2\|instrout\[14\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[13\] instrReg:inst2\|instrout\[13\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[13\]\" to the node \"instrReg:inst2\|instrout\[13\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[12\] instrReg:inst2\|instrout\[12\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[12\]\" to the node \"instrReg:inst2\|instrout\[12\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[11\] instrReg:inst2\|instrout\[11\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[11\]\" to the node \"instrReg:inst2\|instrout\[11\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[10\] ALU:inst7\|aluout " "Converted the fan-out from the tri-state buffer \"AR7_tri\[10\]\" to the node \"ALU:inst7\|aluout\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[9\] ALU:inst7\|aluout " "Converted the fan-out from the tri-state buffer \"AR7_tri\[9\]\" to the node \"ALU:inst7\|aluout\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[8\] instrReg:inst2\|instrout\[8\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[8\]\" to the node \"instrReg:inst2\|instrout\[8\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[7\] instrReg:inst2\|instrout\[7\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[7\]\" to the node \"instrReg:inst2\|instrout\[7\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[6\] instrReg:inst2\|instrout\[6\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[6\]\" to the node \"instrReg:inst2\|instrout\[6\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[5\] instrReg:inst2\|instrout\[5\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[5\]\" to the node \"instrReg:inst2\|instrout\[5\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[4\] instrReg:inst2\|instrout\[4\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[4\]\" to the node \"instrReg:inst2\|instrout\[4\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[3\] instrReg:inst2\|instrout\[3\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[3\]\" to the node \"instrReg:inst2\|instrout\[3\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[2\] instrReg:inst2\|instrout\[2\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[2\]\" to the node \"instrReg:inst2\|instrout\[2\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[1\] instrReg:inst2\|instrout\[1\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[1\]\" to the node \"instrReg:inst2\|instrout\[1\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AR7_tri\[0\] instrReg:inst2\|instrout\[0\] " "Converted the fan-out from the tri-state buffer \"AR7_tri\[0\]\" to the node \"instrReg:inst2\|instrout\[0\]\" into an OR gate" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 600 872 920 632 "AR7_tri" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|regSel\[2\] " "Latch Contrlblock:inst\|regSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.adds3 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.adds3" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|regSel\[1\] " "Latch Contrlblock:inst\|regSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.adds3 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.adds3" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|regSel\[0\] " "Latch Contrlblock:inst\|regSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.adds3 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.adds3" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|aluSel\[1\] " "Latch Contrlblock:inst\|aluSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|aluSel\[2\] " "Latch Contrlblock:inst\|aluSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Contrlblock:inst\|aluSel\[3\] " "Latch Contrlblock:inst\|aluSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Contrlblock:inst\|current_state.incPC1 " "Ports D and ENA on the latch are fed by the same signal Contrlblock:inst\|current_state.incPC1" {  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1715174497099 ""}  } { { "Contrlblock.v" "" { Text "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/Contrlblock.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1715174497099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { 184 1848 2024 200 "DS_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715174497259 "|CPU16bit|DS_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "BP1 GND " "Pin \"BP1\" is stuck at GND" {  } { { "CPU16bit.bdf" "" { Schematic "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/CPU16bit.bdf" { { -8 1848 2024 8 "BP1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715174497259 "|CPU16bit|BP1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715174497259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715174497340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715174498172 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top " "Ignored assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1715174498182 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1715174498182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.map.smsg " "Generated suppressed messages file D:/WORK_SPCAE/QuatusII_Project/CPU16bit/output_files/CPU16bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715174498212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715174498383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715174498383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "869 " "Implemented 869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715174498477 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715174498477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "801 " "Implemented 801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715174498477 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715174498477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715174498477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715174498500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 21:21:38 2024 " "Processing ended: Wed May 08 21:21:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715174498500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715174498500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715174498500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715174498500 ""}
