{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636930959632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 17:02:39 2021 " "Processing started: Sun Nov 14 17:02:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636930959634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930959634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930959635 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/longz/Desktop/Cpre381/project-1/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/longz/Desktop/Cpre381/project-1/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1636930959880 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930959911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636930960246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636930960246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/ALU_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/ALU_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit-structural " "Found design unit 1: ALU_32bit-structural" {  } { { "../../src/ALU_32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/ALU_32bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969368 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "../../src/ALU_32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/ALU_32bit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-bsh " "Found design unit 1: barrel_shifter-bsh" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/BarrelShifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969370 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/BarrelShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/Fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/Fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder-pizza " "Found design unit 1: Fulladder-pizza" {  } { { "../../src/Fulladder.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Fulladder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "../../src/Fulladder.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Fulladder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/Fulladder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/Fulladder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_N-pizza_N " "Found design unit 1: Fulladder_N-pizza_N" {  } { { "../../src/Fulladder_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Fulladder_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_N " "Found entity 1: Fulladder_N" {  } { { "../../src/Fulladder_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Fulladder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/Reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/Reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-abc " "Found design unit 1: Reg_N-abc" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Reg_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Reg_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-structural " "Found design unit 1: Register_File-structural" {  } { { "../../src/Register_File.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Register_File.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../../src/Register_File.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/Register_File.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-behavior " "Found design unit 1: addsub-behavior" {  } { { "../../src/addsub.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/addsub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969376 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../src/addsub.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/addsub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969377 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/bitxtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/bitxtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_N-behavior " "Found design unit 1: extender_N-behavior" {  } { { "../../src/bitxtend.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/bitxtend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969378 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_N " "Found entity 1: extender_N" {  } { { "../../src/bitxtend.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/bitxtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavioral " "Found design unit 1: controlUnit-behavioral" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/controlUnit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969380 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/controlUnit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/controlUnit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/controlUnit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit_tb-behavior " "Found design unit 1: controlUnit_tb-behavior" {  } { { "../../src/controlUnit_tb.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/controlUnit_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969381 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "../../src/controlUnit_tb.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/controlUnit_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/decoder5t32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969382 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/decoder5t32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969383 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavorial " "Found design unit 1: fetch-behavorial" {  } { { "../../src/fetch.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969384 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../src/fetch.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/fetch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/mux32t1_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/mux32t1_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_array-dataflow " "Found design unit 1: mux32t1_array-dataflow" {  } { { "../../src/mux32t1_array.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux32t1_array.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_array " "Found entity 1: mux32t1_array" {  } { { "../../src/mux32t1_array.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux32t1_array.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/mux8to1_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/mux8to1_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1_32bit_data-dataflow " "Found design unit 1: mux8to1_32bit_data-dataflow" {  } { { "../../src/mux8to1_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux8to1_32bit_data.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969387 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_32bit_data " "Found entity 1: mux8to1_32bit_data" {  } { { "../../src/mux8to1_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux8to1_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/mux_32bit_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/mux_32bit_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32bit_dataflow-dataflow " "Found design unit 1: mux_32bit_dataflow-dataflow" {  } { { "../../src/mux_32bit_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux_32bit_dataflow.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit_dataflow " "Found entity 1: mux_32bit_dataflow" {  } { { "../../src/mux_32bit_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/mux_32bit_dataflow.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/nand_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/nand_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_32bit_data-dataflow " "Found design unit 1: nand_32bit_data-dataflow" {  } { { "../../src/nand_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/nand_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969394 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_32bit_data " "Found entity 1: nand_32bit_data" {  } { { "../../src/nand_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/nand_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/nor_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/nor_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bit_data-dataflow " "Found design unit 1: nor_32bit_data-dataflow" {  } { { "../../src/nor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/nor_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969395 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit_data " "Found entity 1: nor_32bit_data" {  } { { "../../src/nor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/nor_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/or_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/or_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit_data-dataflow " "Found design unit 1: or_32bit_data-dataflow" {  } { { "../../src/or_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/or_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969396 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit_data " "Found entity 1: or_32bit_data" {  } { { "../../src/or_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/or_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969397 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-behavorial " "Found design unit 1: programCounter-behavorial" {  } { { "../../src/programCounter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969398 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../src/programCounter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/programCounterAdd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/programCounterAdd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounterAdd-mixed " "Found design unit 1: programCounterAdd-mixed" {  } { { "../../src/programCounterAdd.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounterAdd.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969399 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounterAdd " "Found entity 1: programCounterAdd" {  } { { "../../src/programCounterAdd.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounterAdd.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/programCounterEnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/programCounterEnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounterEnd-mixed " "Found design unit 1: programCounterEnd-mixed" {  } { { "../../src/programCounterEnd.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounterEnd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969400 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounterEnd " "Found entity 1: programCounterEnd" {  } { { "../../src/programCounterEnd.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/programCounterEnd.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/reg_array_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/reg_array_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_array_type " "Found design unit 1: reg_array_type" {  } { { "../../src/reg_array_type.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/reg_array_type.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/xor_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/xor_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32bit_data-dataflow " "Found design unit 1: xor_32bit_data-dataflow" {  } { { "../../src/xor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/xor_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969402 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit_data " "Found entity 1: xor_32bit_data" {  } { { "../../src/xor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/xor_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-1/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-1/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969403 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636930969403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636930969558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_bne MIPS_Processor.vhd(74) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(74): object \"s_bne\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_beq MIPS_Processor.vhd(75) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(75): object \"s_beq\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_Signed MIPS_Processor.vhd(82) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(82): used implicit default value for signal \"s_Signed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_no MIPS_Processor.vhd(83) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(83): used implicit default value for signal \"s_no\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_jal MIPS_Processor.vhd(86) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(86): used implicit default value for signal \"s_jal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sv MIPS_Processor.vhd(87) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(87): object \"s_sv\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ui MIPS_Processor.vhd(88) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(88): object \"s_ui\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sltu MIPS_Processor.vhd(90) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(90): object \"s_sltu\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_branch MIPS_Processor.vhd(91) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(91): used implicit default value for signal \"s_branch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636930969560 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Zero MIPS_Processor.vhd(93) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(93): object \"s_Zero\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636930969561 "|MIPS_Processor"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "5 32 MIPS_Processor.vhd(315) " "VHDL expression error at MIPS_Processor.vhd(315): expression has 5 elements, but must have 32 elements" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 315 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1636930969567 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"11111\" 5 32 MIPS_Processor.vhd(316) " "VHDL Expression error at MIPS_Processor.vhd(316): expression \"\"11111\"\" has 5 elements ; expected 32 elements." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 316 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1636930969567 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_D0 MIPS_Processor.vhd(314) " "VHDL error at MIPS_Processor.vhd(314): formal port or parameter \"i_D0\" must have actual or default value" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 314 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1636930969567 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_D1 MIPS_Processor.vhd(314) " "VHDL error at MIPS_Processor.vhd(314): formal port or parameter \"i_D1\" must have actual or default value" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-1/src/MIPS_Processor.vhd" 314 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1636930969567 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636930969568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636930969821 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 14 17:02:49 2021 " "Processing ended: Sun Nov 14 17:02:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636930969821 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636930969821 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636930969821 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636930969821 ""}
