// Seed: 2655625069
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40
);
  assign id_1 = 1;
  assign id_1 = 1'h0;
  assign id_1[|id_1] = id_1;
  logic _id_2;
  type_4(
      id_1 & id_1, id_3, 1
  );
  assign id_3[id_2] = id_1;
  type_5(
      {1 | id_2{id_1}}, 1, 1 - 1, id_2 & id_1[1]
  );
endmodule
