// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_90 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_304_p2;
reg   [0:0] icmp_ln86_reg_1045;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1045_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1045_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1045_pp0_iter3_reg;
wire   [0:0] icmp_ln86_249_fu_310_p2;
reg   [0:0] icmp_ln86_249_reg_1055;
wire   [0:0] icmp_ln86_250_fu_316_p2;
reg   [0:0] icmp_ln86_250_reg_1060;
wire   [0:0] icmp_ln86_251_fu_322_p2;
reg   [0:0] icmp_ln86_251_reg_1066;
reg   [0:0] icmp_ln86_251_reg_1066_pp0_iter1_reg;
wire   [0:0] icmp_ln86_252_fu_328_p2;
reg   [0:0] icmp_ln86_252_reg_1072;
reg   [0:0] icmp_ln86_252_reg_1072_pp0_iter1_reg;
reg   [0:0] icmp_ln86_252_reg_1072_pp0_iter2_reg;
wire   [0:0] icmp_ln86_253_fu_334_p2;
reg   [0:0] icmp_ln86_253_reg_1078;
wire   [0:0] icmp_ln86_254_fu_340_p2;
reg   [0:0] icmp_ln86_254_reg_1084;
reg   [0:0] icmp_ln86_254_reg_1084_pp0_iter1_reg;
wire   [0:0] icmp_ln86_255_fu_346_p2;
reg   [0:0] icmp_ln86_255_reg_1090;
reg   [0:0] icmp_ln86_255_reg_1090_pp0_iter1_reg;
reg   [0:0] icmp_ln86_255_reg_1090_pp0_iter2_reg;
wire   [0:0] icmp_ln86_256_fu_352_p2;
reg   [0:0] icmp_ln86_256_reg_1096;
reg   [0:0] icmp_ln86_256_reg_1096_pp0_iter1_reg;
reg   [0:0] icmp_ln86_256_reg_1096_pp0_iter2_reg;
reg   [0:0] icmp_ln86_256_reg_1096_pp0_iter3_reg;
wire   [0:0] icmp_ln86_257_fu_358_p2;
reg   [0:0] icmp_ln86_257_reg_1102;
reg   [0:0] icmp_ln86_257_reg_1102_pp0_iter1_reg;
reg   [0:0] icmp_ln86_257_reg_1102_pp0_iter2_reg;
reg   [0:0] icmp_ln86_257_reg_1102_pp0_iter3_reg;
wire   [0:0] icmp_ln86_258_fu_364_p2;
reg   [0:0] icmp_ln86_258_reg_1108;
reg   [0:0] icmp_ln86_258_reg_1108_pp0_iter1_reg;
reg   [0:0] icmp_ln86_258_reg_1108_pp0_iter2_reg;
reg   [0:0] icmp_ln86_258_reg_1108_pp0_iter3_reg;
reg   [0:0] icmp_ln86_258_reg_1108_pp0_iter4_reg;
reg   [0:0] icmp_ln86_258_reg_1108_pp0_iter5_reg;
wire   [0:0] icmp_ln86_259_fu_370_p2;
reg   [0:0] icmp_ln86_259_reg_1114;
reg   [0:0] icmp_ln86_259_reg_1114_pp0_iter1_reg;
wire   [0:0] icmp_ln86_260_fu_376_p2;
reg   [0:0] icmp_ln86_260_reg_1119;
wire   [0:0] icmp_ln86_261_fu_382_p2;
reg   [0:0] icmp_ln86_261_reg_1124;
reg   [0:0] icmp_ln86_261_reg_1124_pp0_iter1_reg;
wire   [0:0] icmp_ln86_262_fu_388_p2;
reg   [0:0] icmp_ln86_262_reg_1129;
reg   [0:0] icmp_ln86_262_reg_1129_pp0_iter1_reg;
wire   [0:0] icmp_ln86_263_fu_394_p2;
reg   [0:0] icmp_ln86_263_reg_1134;
reg   [0:0] icmp_ln86_263_reg_1134_pp0_iter1_reg;
reg   [0:0] icmp_ln86_263_reg_1134_pp0_iter2_reg;
wire   [0:0] icmp_ln86_264_fu_400_p2;
reg   [0:0] icmp_ln86_264_reg_1139;
reg   [0:0] icmp_ln86_264_reg_1139_pp0_iter1_reg;
reg   [0:0] icmp_ln86_264_reg_1139_pp0_iter2_reg;
wire   [0:0] icmp_ln86_265_fu_406_p2;
reg   [0:0] icmp_ln86_265_reg_1144;
reg   [0:0] icmp_ln86_265_reg_1144_pp0_iter1_reg;
reg   [0:0] icmp_ln86_265_reg_1144_pp0_iter2_reg;
wire   [0:0] icmp_ln86_266_fu_412_p2;
reg   [0:0] icmp_ln86_266_reg_1149;
reg   [0:0] icmp_ln86_266_reg_1149_pp0_iter1_reg;
reg   [0:0] icmp_ln86_266_reg_1149_pp0_iter2_reg;
reg   [0:0] icmp_ln86_266_reg_1149_pp0_iter3_reg;
wire   [0:0] icmp_ln86_267_fu_418_p2;
reg   [0:0] icmp_ln86_267_reg_1154;
reg   [0:0] icmp_ln86_267_reg_1154_pp0_iter1_reg;
reg   [0:0] icmp_ln86_267_reg_1154_pp0_iter2_reg;
reg   [0:0] icmp_ln86_267_reg_1154_pp0_iter3_reg;
wire   [0:0] icmp_ln86_268_fu_434_p2;
reg   [0:0] icmp_ln86_268_reg_1159;
reg   [0:0] icmp_ln86_268_reg_1159_pp0_iter1_reg;
reg   [0:0] icmp_ln86_268_reg_1159_pp0_iter2_reg;
reg   [0:0] icmp_ln86_268_reg_1159_pp0_iter3_reg;
wire   [0:0] icmp_ln86_269_fu_440_p2;
reg   [0:0] icmp_ln86_269_reg_1164;
reg   [0:0] icmp_ln86_269_reg_1164_pp0_iter1_reg;
reg   [0:0] icmp_ln86_269_reg_1164_pp0_iter2_reg;
reg   [0:0] icmp_ln86_269_reg_1164_pp0_iter3_reg;
reg   [0:0] icmp_ln86_269_reg_1164_pp0_iter4_reg;
wire   [0:0] icmp_ln86_270_fu_446_p2;
reg   [0:0] icmp_ln86_270_reg_1169;
reg   [0:0] icmp_ln86_270_reg_1169_pp0_iter1_reg;
reg   [0:0] icmp_ln86_270_reg_1169_pp0_iter2_reg;
reg   [0:0] icmp_ln86_270_reg_1169_pp0_iter3_reg;
reg   [0:0] icmp_ln86_270_reg_1169_pp0_iter4_reg;
reg   [0:0] icmp_ln86_270_reg_1169_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_452_p2;
reg   [0:0] and_ln102_reg_1174;
reg   [0:0] and_ln102_reg_1174_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1174_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_463_p2;
reg   [0:0] and_ln104_reg_1184;
wire   [0:0] and_ln102_305_fu_468_p2;
reg   [0:0] and_ln102_305_reg_1190;
wire   [0:0] and_ln104_46_fu_477_p2;
reg   [0:0] and_ln104_46_reg_1197;
wire   [0:0] and_ln102_308_fu_482_p2;
reg   [0:0] and_ln102_308_reg_1202;
wire   [0:0] and_ln102_309_fu_492_p2;
reg   [0:0] and_ln102_309_reg_1208;
wire   [0:0] or_ln117_fu_508_p2;
reg   [0:0] or_ln117_reg_1214;
wire   [0:0] and_ln102_306_fu_514_p2;
reg   [0:0] and_ln102_306_reg_1219;
wire   [0:0] and_ln104_47_fu_523_p2;
reg   [0:0] and_ln104_47_reg_1225;
reg   [0:0] and_ln104_47_reg_1225_pp0_iter3_reg;
wire   [0:0] and_ln102_310_fu_533_p2;
reg   [0:0] and_ln102_310_reg_1231;
wire   [3:0] select_ln117_247_fu_634_p3;
reg   [3:0] select_ln117_247_reg_1236;
wire   [0:0] or_ln117_227_fu_641_p2;
reg   [0:0] or_ln117_227_reg_1241;
wire   [0:0] and_ln102_307_fu_651_p2;
reg   [0:0] and_ln102_307_reg_1247;
wire   [0:0] and_ln104_48_fu_661_p2;
reg   [0:0] and_ln104_48_reg_1253;
reg   [0:0] and_ln104_48_reg_1253_pp0_iter4_reg;
reg   [0:0] and_ln104_48_reg_1253_pp0_iter5_reg;
wire   [0:0] and_ln102_312_fu_676_p2;
reg   [0:0] and_ln102_312_reg_1259;
wire   [0:0] or_ln117_231_fu_750_p2;
reg   [0:0] or_ln117_231_reg_1265;
wire   [3:0] select_ln117_253_fu_764_p3;
reg   [3:0] select_ln117_253_reg_1270;
wire   [0:0] or_ln117_236_fu_860_p2;
reg   [0:0] or_ln117_236_reg_1275;
wire   [4:0] select_ln117_259_fu_872_p3;
reg   [4:0] select_ln117_259_reg_1281;
wire   [0:0] or_ln117_238_fu_894_p2;
reg   [0:0] or_ln117_238_reg_1286;
wire   [4:0] select_ln117_261_fu_906_p3;
reg   [4:0] select_ln117_261_reg_1291;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_294_p4;
wire   [14:0] tmp_4_fu_424_p4;
wire   [0:0] xor_ln104_118_fu_458_p2;
wire   [0:0] xor_ln104_119_fu_472_p2;
wire   [0:0] xor_ln104_122_fu_487_p2;
wire   [0:0] and_ln102_315_fu_497_p2;
wire   [0:0] and_ln102_316_fu_502_p2;
wire   [0:0] xor_ln104_120_fu_518_p2;
wire   [0:0] xor_ln104_123_fu_528_p2;
wire   [0:0] and_ln102_318_fu_546_p2;
wire   [0:0] and_ln102_314_fu_538_p2;
wire   [0:0] xor_ln117_fu_556_p2;
wire   [1:0] zext_ln117_fu_562_p1;
wire   [1:0] select_ln117_fu_566_p3;
wire   [1:0] select_ln117_242_fu_573_p3;
wire   [0:0] and_ln102_317_fu_542_p2;
wire   [2:0] zext_ln117_28_fu_580_p1;
wire   [0:0] or_ln117_223_fu_584_p2;
wire   [2:0] select_ln117_243_fu_589_p3;
wire   [0:0] or_ln117_224_fu_596_p2;
wire   [0:0] and_ln102_319_fu_551_p2;
wire   [2:0] select_ln117_244_fu_600_p3;
wire   [0:0] or_ln117_225_fu_608_p2;
wire   [2:0] select_ln117_245_fu_614_p3;
wire   [2:0] select_ln117_246_fu_622_p3;
wire   [3:0] zext_ln117_29_fu_630_p1;
wire   [0:0] xor_ln104_fu_646_p2;
wire   [0:0] xor_ln104_121_fu_656_p2;
wire   [0:0] xor_ln104_124_fu_667_p2;
wire   [0:0] and_ln102_321_fu_685_p2;
wire   [0:0] and_ln102_311_fu_672_p2;
wire   [0:0] and_ln102_320_fu_681_p2;
wire   [0:0] or_ln117_226_fu_700_p2;
wire   [0:0] and_ln102_322_fu_690_p2;
wire   [3:0] select_ln117_248_fu_705_p3;
wire   [0:0] or_ln117_228_fu_712_p2;
wire   [3:0] select_ln117_249_fu_717_p3;
wire   [0:0] or_ln117_229_fu_724_p2;
wire   [0:0] and_ln102_323_fu_695_p2;
wire   [3:0] select_ln117_250_fu_728_p3;
wire   [0:0] or_ln117_230_fu_736_p2;
wire   [3:0] select_ln117_251_fu_742_p3;
wire   [3:0] select_ln117_252_fu_756_p3;
wire   [0:0] xor_ln104_125_fu_772_p2;
wire   [0:0] and_ln102_324_fu_782_p2;
wire   [0:0] xor_ln104_126_fu_777_p2;
wire   [0:0] and_ln102_327_fu_796_p2;
wire   [0:0] and_ln102_325_fu_787_p2;
wire   [0:0] or_ln117_232_fu_806_p2;
wire   [3:0] select_ln117_254_fu_811_p3;
wire   [0:0] and_ln102_326_fu_792_p2;
wire   [4:0] zext_ln117_30_fu_818_p1;
wire   [0:0] or_ln117_233_fu_822_p2;
wire   [4:0] select_ln117_255_fu_827_p3;
wire   [0:0] or_ln117_234_fu_834_p2;
wire   [0:0] and_ln102_328_fu_801_p2;
wire   [4:0] select_ln117_256_fu_838_p3;
wire   [0:0] or_ln117_235_fu_846_p2;
wire   [4:0] select_ln117_257_fu_852_p3;
wire   [4:0] select_ln117_258_fu_864_p3;
wire   [0:0] and_ln102_313_fu_880_p2;
wire   [0:0] and_ln102_329_fu_884_p2;
wire   [0:0] or_ln117_237_fu_889_p2;
wire   [4:0] select_ln117_260_fu_899_p3;
wire   [0:0] xor_ln104_127_fu_914_p2;
wire   [0:0] and_ln102_330_fu_919_p2;
wire   [0:0] and_ln102_331_fu_924_p2;
wire   [0:0] or_ln117_239_fu_929_p2;
wire   [11:0] agg_result_fu_941_p49;
wire   [4:0] agg_result_fu_941_p50;
wire   [11:0] agg_result_fu_941_p51;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_941_p1;
wire   [4:0] agg_result_fu_941_p3;
wire   [4:0] agg_result_fu_941_p5;
wire   [4:0] agg_result_fu_941_p7;
wire   [4:0] agg_result_fu_941_p9;
wire   [4:0] agg_result_fu_941_p11;
wire   [4:0] agg_result_fu_941_p13;
wire   [4:0] agg_result_fu_941_p15;
wire   [4:0] agg_result_fu_941_p17;
wire   [4:0] agg_result_fu_941_p19;
wire   [4:0] agg_result_fu_941_p21;
wire   [4:0] agg_result_fu_941_p23;
wire   [4:0] agg_result_fu_941_p25;
wire   [4:0] agg_result_fu_941_p27;
wire   [4:0] agg_result_fu_941_p29;
wire   [4:0] agg_result_fu_941_p31;
wire  signed [4:0] agg_result_fu_941_p33;
wire  signed [4:0] agg_result_fu_941_p35;
wire  signed [4:0] agg_result_fu_941_p37;
wire  signed [4:0] agg_result_fu_941_p39;
wire  signed [4:0] agg_result_fu_941_p41;
wire  signed [4:0] agg_result_fu_941_p43;
wire  signed [4:0] agg_result_fu_941_p45;
wire  signed [4:0] agg_result_fu_941_p47;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_49_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h18 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h19 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h1A ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h1B ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h1C ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h1D ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h1E ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h1F ),
    .din23_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_49_5_12_1_1_U484(
    .din0(12'd4085),
    .din1(12'd130),
    .din2(12'd3987),
    .din3(12'd3643),
    .din4(12'd135),
    .din5(12'd354),
    .din6(12'd320),
    .din7(12'd3913),
    .din8(12'd3574),
    .din9(12'd3957),
    .din10(12'd3955),
    .din11(12'd3752),
    .din12(12'd3883),
    .din13(12'd343),
    .din14(12'd4074),
    .din15(12'd3836),
    .din16(12'd792),
    .din17(12'd3706),
    .din18(12'd410),
    .din19(12'd3588),
    .din20(12'd1042),
    .din21(12'd3922),
    .din22(12'd3668),
    .din23(12'd4020),
    .def(agg_result_fu_941_p49),
    .sel(agg_result_fu_941_p50),
    .dout(agg_result_fu_941_p51)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_305_reg_1190 <= and_ln102_305_fu_468_p2;
        and_ln102_306_reg_1219 <= and_ln102_306_fu_514_p2;
        and_ln102_307_reg_1247 <= and_ln102_307_fu_651_p2;
        and_ln102_308_reg_1202 <= and_ln102_308_fu_482_p2;
        and_ln102_309_reg_1208 <= and_ln102_309_fu_492_p2;
        and_ln102_310_reg_1231 <= and_ln102_310_fu_533_p2;
        and_ln102_312_reg_1259 <= and_ln102_312_fu_676_p2;
        and_ln102_reg_1174 <= and_ln102_fu_452_p2;
        and_ln102_reg_1174_pp0_iter1_reg <= and_ln102_reg_1174;
        and_ln102_reg_1174_pp0_iter2_reg <= and_ln102_reg_1174_pp0_iter1_reg;
        and_ln104_46_reg_1197 <= and_ln104_46_fu_477_p2;
        and_ln104_47_reg_1225 <= and_ln104_47_fu_523_p2;
        and_ln104_47_reg_1225_pp0_iter3_reg <= and_ln104_47_reg_1225;
        and_ln104_48_reg_1253 <= and_ln104_48_fu_661_p2;
        and_ln104_48_reg_1253_pp0_iter4_reg <= and_ln104_48_reg_1253;
        and_ln104_48_reg_1253_pp0_iter5_reg <= and_ln104_48_reg_1253_pp0_iter4_reg;
        and_ln104_reg_1184 <= and_ln104_fu_463_p2;
        icmp_ln86_249_reg_1055 <= icmp_ln86_249_fu_310_p2;
        icmp_ln86_250_reg_1060 <= icmp_ln86_250_fu_316_p2;
        icmp_ln86_251_reg_1066 <= icmp_ln86_251_fu_322_p2;
        icmp_ln86_251_reg_1066_pp0_iter1_reg <= icmp_ln86_251_reg_1066;
        icmp_ln86_252_reg_1072 <= icmp_ln86_252_fu_328_p2;
        icmp_ln86_252_reg_1072_pp0_iter1_reg <= icmp_ln86_252_reg_1072;
        icmp_ln86_252_reg_1072_pp0_iter2_reg <= icmp_ln86_252_reg_1072_pp0_iter1_reg;
        icmp_ln86_253_reg_1078 <= icmp_ln86_253_fu_334_p2;
        icmp_ln86_254_reg_1084 <= icmp_ln86_254_fu_340_p2;
        icmp_ln86_254_reg_1084_pp0_iter1_reg <= icmp_ln86_254_reg_1084;
        icmp_ln86_255_reg_1090 <= icmp_ln86_255_fu_346_p2;
        icmp_ln86_255_reg_1090_pp0_iter1_reg <= icmp_ln86_255_reg_1090;
        icmp_ln86_255_reg_1090_pp0_iter2_reg <= icmp_ln86_255_reg_1090_pp0_iter1_reg;
        icmp_ln86_256_reg_1096 <= icmp_ln86_256_fu_352_p2;
        icmp_ln86_256_reg_1096_pp0_iter1_reg <= icmp_ln86_256_reg_1096;
        icmp_ln86_256_reg_1096_pp0_iter2_reg <= icmp_ln86_256_reg_1096_pp0_iter1_reg;
        icmp_ln86_256_reg_1096_pp0_iter3_reg <= icmp_ln86_256_reg_1096_pp0_iter2_reg;
        icmp_ln86_257_reg_1102 <= icmp_ln86_257_fu_358_p2;
        icmp_ln86_257_reg_1102_pp0_iter1_reg <= icmp_ln86_257_reg_1102;
        icmp_ln86_257_reg_1102_pp0_iter2_reg <= icmp_ln86_257_reg_1102_pp0_iter1_reg;
        icmp_ln86_257_reg_1102_pp0_iter3_reg <= icmp_ln86_257_reg_1102_pp0_iter2_reg;
        icmp_ln86_258_reg_1108 <= icmp_ln86_258_fu_364_p2;
        icmp_ln86_258_reg_1108_pp0_iter1_reg <= icmp_ln86_258_reg_1108;
        icmp_ln86_258_reg_1108_pp0_iter2_reg <= icmp_ln86_258_reg_1108_pp0_iter1_reg;
        icmp_ln86_258_reg_1108_pp0_iter3_reg <= icmp_ln86_258_reg_1108_pp0_iter2_reg;
        icmp_ln86_258_reg_1108_pp0_iter4_reg <= icmp_ln86_258_reg_1108_pp0_iter3_reg;
        icmp_ln86_258_reg_1108_pp0_iter5_reg <= icmp_ln86_258_reg_1108_pp0_iter4_reg;
        icmp_ln86_259_reg_1114 <= icmp_ln86_259_fu_370_p2;
        icmp_ln86_259_reg_1114_pp0_iter1_reg <= icmp_ln86_259_reg_1114;
        icmp_ln86_260_reg_1119 <= icmp_ln86_260_fu_376_p2;
        icmp_ln86_261_reg_1124 <= icmp_ln86_261_fu_382_p2;
        icmp_ln86_261_reg_1124_pp0_iter1_reg <= icmp_ln86_261_reg_1124;
        icmp_ln86_262_reg_1129 <= icmp_ln86_262_fu_388_p2;
        icmp_ln86_262_reg_1129_pp0_iter1_reg <= icmp_ln86_262_reg_1129;
        icmp_ln86_263_reg_1134 <= icmp_ln86_263_fu_394_p2;
        icmp_ln86_263_reg_1134_pp0_iter1_reg <= icmp_ln86_263_reg_1134;
        icmp_ln86_263_reg_1134_pp0_iter2_reg <= icmp_ln86_263_reg_1134_pp0_iter1_reg;
        icmp_ln86_264_reg_1139 <= icmp_ln86_264_fu_400_p2;
        icmp_ln86_264_reg_1139_pp0_iter1_reg <= icmp_ln86_264_reg_1139;
        icmp_ln86_264_reg_1139_pp0_iter2_reg <= icmp_ln86_264_reg_1139_pp0_iter1_reg;
        icmp_ln86_265_reg_1144 <= icmp_ln86_265_fu_406_p2;
        icmp_ln86_265_reg_1144_pp0_iter1_reg <= icmp_ln86_265_reg_1144;
        icmp_ln86_265_reg_1144_pp0_iter2_reg <= icmp_ln86_265_reg_1144_pp0_iter1_reg;
        icmp_ln86_266_reg_1149 <= icmp_ln86_266_fu_412_p2;
        icmp_ln86_266_reg_1149_pp0_iter1_reg <= icmp_ln86_266_reg_1149;
        icmp_ln86_266_reg_1149_pp0_iter2_reg <= icmp_ln86_266_reg_1149_pp0_iter1_reg;
        icmp_ln86_266_reg_1149_pp0_iter3_reg <= icmp_ln86_266_reg_1149_pp0_iter2_reg;
        icmp_ln86_267_reg_1154 <= icmp_ln86_267_fu_418_p2;
        icmp_ln86_267_reg_1154_pp0_iter1_reg <= icmp_ln86_267_reg_1154;
        icmp_ln86_267_reg_1154_pp0_iter2_reg <= icmp_ln86_267_reg_1154_pp0_iter1_reg;
        icmp_ln86_267_reg_1154_pp0_iter3_reg <= icmp_ln86_267_reg_1154_pp0_iter2_reg;
        icmp_ln86_268_reg_1159 <= icmp_ln86_268_fu_434_p2;
        icmp_ln86_268_reg_1159_pp0_iter1_reg <= icmp_ln86_268_reg_1159;
        icmp_ln86_268_reg_1159_pp0_iter2_reg <= icmp_ln86_268_reg_1159_pp0_iter1_reg;
        icmp_ln86_268_reg_1159_pp0_iter3_reg <= icmp_ln86_268_reg_1159_pp0_iter2_reg;
        icmp_ln86_269_reg_1164 <= icmp_ln86_269_fu_440_p2;
        icmp_ln86_269_reg_1164_pp0_iter1_reg <= icmp_ln86_269_reg_1164;
        icmp_ln86_269_reg_1164_pp0_iter2_reg <= icmp_ln86_269_reg_1164_pp0_iter1_reg;
        icmp_ln86_269_reg_1164_pp0_iter3_reg <= icmp_ln86_269_reg_1164_pp0_iter2_reg;
        icmp_ln86_269_reg_1164_pp0_iter4_reg <= icmp_ln86_269_reg_1164_pp0_iter3_reg;
        icmp_ln86_270_reg_1169 <= icmp_ln86_270_fu_446_p2;
        icmp_ln86_270_reg_1169_pp0_iter1_reg <= icmp_ln86_270_reg_1169;
        icmp_ln86_270_reg_1169_pp0_iter2_reg <= icmp_ln86_270_reg_1169_pp0_iter1_reg;
        icmp_ln86_270_reg_1169_pp0_iter3_reg <= icmp_ln86_270_reg_1169_pp0_iter2_reg;
        icmp_ln86_270_reg_1169_pp0_iter4_reg <= icmp_ln86_270_reg_1169_pp0_iter3_reg;
        icmp_ln86_270_reg_1169_pp0_iter5_reg <= icmp_ln86_270_reg_1169_pp0_iter4_reg;
        icmp_ln86_reg_1045 <= icmp_ln86_fu_304_p2;
        icmp_ln86_reg_1045_pp0_iter1_reg <= icmp_ln86_reg_1045;
        icmp_ln86_reg_1045_pp0_iter2_reg <= icmp_ln86_reg_1045_pp0_iter1_reg;
        icmp_ln86_reg_1045_pp0_iter3_reg <= icmp_ln86_reg_1045_pp0_iter2_reg;
        or_ln117_227_reg_1241 <= or_ln117_227_fu_641_p2;
        or_ln117_231_reg_1265 <= or_ln117_231_fu_750_p2;
        or_ln117_236_reg_1275 <= or_ln117_236_fu_860_p2;
        or_ln117_238_reg_1286 <= or_ln117_238_fu_894_p2;
        or_ln117_reg_1214 <= or_ln117_fu_508_p2;
        select_ln117_247_reg_1236 <= select_ln117_247_fu_634_p3;
        select_ln117_253_reg_1270 <= select_ln117_253_fu_764_p3;
        select_ln117_259_reg_1281 <= select_ln117_259_fu_872_p3;
        select_ln117_261_reg_1291 <= select_ln117_261_fu_906_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_941_p49 = 'bx;

assign agg_result_fu_941_p50 = ((or_ln117_239_fu_929_p2[0:0] == 1'b1) ? select_ln117_261_reg_1291 : 5'd31);

assign and_ln102_305_fu_468_p2 = (icmp_ln86_250_reg_1060 & and_ln102_reg_1174);

assign and_ln102_306_fu_514_p2 = (icmp_ln86_251_reg_1066_pp0_iter1_reg & and_ln104_reg_1184);

assign and_ln102_307_fu_651_p2 = (xor_ln104_fu_646_p2 & icmp_ln86_252_reg_1072_pp0_iter2_reg);

assign and_ln102_308_fu_482_p2 = (icmp_ln86_253_reg_1078 & and_ln102_305_fu_468_p2);

assign and_ln102_309_fu_492_p2 = (icmp_ln86_254_reg_1084 & and_ln104_46_fu_477_p2);

assign and_ln102_310_fu_533_p2 = (icmp_ln86_255_reg_1090_pp0_iter1_reg & and_ln102_306_fu_514_p2);

assign and_ln102_311_fu_672_p2 = (icmp_ln86_256_reg_1096_pp0_iter2_reg & and_ln104_47_reg_1225);

assign and_ln102_312_fu_676_p2 = (icmp_ln86_257_reg_1102_pp0_iter2_reg & and_ln102_307_fu_651_p2);

assign and_ln102_313_fu_880_p2 = (icmp_ln86_258_reg_1108_pp0_iter4_reg & and_ln104_48_reg_1253_pp0_iter4_reg);

assign and_ln102_314_fu_538_p2 = (icmp_ln86_259_reg_1114_pp0_iter1_reg & and_ln102_308_reg_1202);

assign and_ln102_315_fu_497_p2 = (xor_ln104_122_fu_487_p2 & icmp_ln86_260_reg_1119);

assign and_ln102_316_fu_502_p2 = (and_ln102_315_fu_497_p2 & and_ln102_305_fu_468_p2);

assign and_ln102_317_fu_542_p2 = (icmp_ln86_261_reg_1124_pp0_iter1_reg & and_ln102_309_reg_1208);

assign and_ln102_318_fu_546_p2 = (xor_ln104_123_fu_528_p2 & icmp_ln86_262_reg_1129_pp0_iter1_reg);

assign and_ln102_319_fu_551_p2 = (and_ln104_46_reg_1197 & and_ln102_318_fu_546_p2);

assign and_ln102_320_fu_681_p2 = (icmp_ln86_263_reg_1134_pp0_iter2_reg & and_ln102_310_reg_1231);

assign and_ln102_321_fu_685_p2 = (xor_ln104_124_fu_667_p2 & icmp_ln86_264_reg_1139_pp0_iter2_reg);

assign and_ln102_322_fu_690_p2 = (and_ln102_321_fu_685_p2 & and_ln102_306_reg_1219);

assign and_ln102_323_fu_695_p2 = (icmp_ln86_265_reg_1144_pp0_iter2_reg & and_ln102_311_fu_672_p2);

assign and_ln102_324_fu_782_p2 = (xor_ln104_125_fu_772_p2 & icmp_ln86_266_reg_1149_pp0_iter3_reg);

assign and_ln102_325_fu_787_p2 = (and_ln104_47_reg_1225_pp0_iter3_reg & and_ln102_324_fu_782_p2);

assign and_ln102_326_fu_792_p2 = (icmp_ln86_267_reg_1154_pp0_iter3_reg & and_ln102_312_reg_1259);

assign and_ln102_327_fu_796_p2 = (xor_ln104_126_fu_777_p2 & icmp_ln86_268_reg_1159_pp0_iter3_reg);

assign and_ln102_328_fu_801_p2 = (and_ln102_327_fu_796_p2 & and_ln102_307_reg_1247);

assign and_ln102_329_fu_884_p2 = (icmp_ln86_269_reg_1164_pp0_iter4_reg & and_ln102_313_fu_880_p2);

assign and_ln102_330_fu_919_p2 = (xor_ln104_127_fu_914_p2 & icmp_ln86_270_reg_1169_pp0_iter5_reg);

assign and_ln102_331_fu_924_p2 = (and_ln104_48_reg_1253_pp0_iter5_reg & and_ln102_330_fu_919_p2);

assign and_ln102_fu_452_p2 = (icmp_ln86_fu_304_p2 & icmp_ln86_249_fu_310_p2);

assign and_ln104_46_fu_477_p2 = (xor_ln104_119_fu_472_p2 & and_ln102_reg_1174);

assign and_ln104_47_fu_523_p2 = (xor_ln104_120_fu_518_p2 & and_ln104_reg_1184);

assign and_ln104_48_fu_661_p2 = (xor_ln104_fu_646_p2 & xor_ln104_121_fu_656_p2);

assign and_ln104_fu_463_p2 = (xor_ln104_118_fu_458_p2 & icmp_ln86_reg_1045);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_941_p51;

assign icmp_ln86_249_fu_310_p2 = (($signed(p_read13_int_reg) < $signed(18'd48641)) ? 1'b1 : 1'b0);

assign icmp_ln86_250_fu_316_p2 = (($signed(p_read10_int_reg) < $signed(18'd80755)) ? 1'b1 : 1'b0);

assign icmp_ln86_251_fu_322_p2 = (($signed(p_read12_int_reg) < $signed(18'd77173)) ? 1'b1 : 1'b0);

assign icmp_ln86_252_fu_328_p2 = (($signed(p_read1_int_reg) < $signed(18'd19155)) ? 1'b1 : 1'b0);

assign icmp_ln86_253_fu_334_p2 = (($signed(p_read5_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_254_fu_340_p2 = (($signed(p_read1_int_reg) < $signed(18'd76027)) ? 1'b1 : 1'b0);

assign icmp_ln86_255_fu_346_p2 = (($signed(p_read1_int_reg) < $signed(18'd196958)) ? 1'b1 : 1'b0);

assign icmp_ln86_256_fu_352_p2 = (($signed(p_read2_int_reg) < $signed(18'd84335)) ? 1'b1 : 1'b0);

assign icmp_ln86_257_fu_358_p2 = (($signed(p_read11_int_reg) < $signed(18'd86786)) ? 1'b1 : 1'b0);

assign icmp_ln86_258_fu_364_p2 = (($signed(p_read7_int_reg) < $signed(18'd364)) ? 1'b1 : 1'b0);

assign icmp_ln86_259_fu_370_p2 = (($signed(p_read3_int_reg) < $signed(18'd3162)) ? 1'b1 : 1'b0);

assign icmp_ln86_260_fu_376_p2 = (($signed(p_read6_int_reg) < $signed(18'd3652)) ? 1'b1 : 1'b0);

assign icmp_ln86_261_fu_382_p2 = (($signed(p_read1_int_reg) < $signed(18'd241749)) ? 1'b1 : 1'b0);

assign icmp_ln86_262_fu_388_p2 = (($signed(p_read9_int_reg) < $signed(18'd84764)) ? 1'b1 : 1'b0);

assign icmp_ln86_263_fu_394_p2 = (($signed(p_read11_int_reg) < $signed(18'd71071)) ? 1'b1 : 1'b0);

assign icmp_ln86_264_fu_400_p2 = (($signed(p_read1_int_reg) < $signed(18'd12593)) ? 1'b1 : 1'b0);

assign icmp_ln86_265_fu_406_p2 = (($signed(p_read1_int_reg) < $signed(18'd233136)) ? 1'b1 : 1'b0);

assign icmp_ln86_266_fu_412_p2 = (($signed(p_read12_int_reg) < $signed(18'd83362)) ? 1'b1 : 1'b0);

assign icmp_ln86_267_fu_418_p2 = (($signed(p_read7_int_reg) < $signed(18'd186)) ? 1'b1 : 1'b0);

assign icmp_ln86_268_fu_434_p2 = (($signed(tmp_4_fu_424_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_269_fu_440_p2 = (($signed(p_read4_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_270_fu_446_p2 = (($signed(p_read11_int_reg) < $signed(18'd239860)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_304_p2 = (($signed(tmp_fu_294_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign or_ln117_223_fu_584_p2 = (and_ln102_317_fu_542_p2 | and_ln102_305_reg_1190);

assign or_ln117_224_fu_596_p2 = (and_ln102_309_reg_1208 | and_ln102_305_reg_1190);

assign or_ln117_225_fu_608_p2 = (or_ln117_224_fu_596_p2 | and_ln102_319_fu_551_p2);

assign or_ln117_226_fu_700_p2 = (and_ln102_reg_1174_pp0_iter2_reg | and_ln102_320_fu_681_p2);

assign or_ln117_227_fu_641_p2 = (and_ln102_reg_1174_pp0_iter1_reg | and_ln102_310_fu_533_p2);

assign or_ln117_228_fu_712_p2 = (or_ln117_227_reg_1241 | and_ln102_322_fu_690_p2);

assign or_ln117_229_fu_724_p2 = (and_ln102_reg_1174_pp0_iter2_reg | and_ln102_306_reg_1219);

assign or_ln117_230_fu_736_p2 = (or_ln117_229_fu_724_p2 | and_ln102_323_fu_695_p2);

assign or_ln117_231_fu_750_p2 = (or_ln117_229_fu_724_p2 | and_ln102_311_fu_672_p2);

assign or_ln117_232_fu_806_p2 = (or_ln117_231_reg_1265 | and_ln102_325_fu_787_p2);

assign or_ln117_233_fu_822_p2 = (icmp_ln86_reg_1045_pp0_iter3_reg | and_ln102_326_fu_792_p2);

assign or_ln117_234_fu_834_p2 = (icmp_ln86_reg_1045_pp0_iter3_reg | and_ln102_312_reg_1259);

assign or_ln117_235_fu_846_p2 = (or_ln117_234_fu_834_p2 | and_ln102_328_fu_801_p2);

assign or_ln117_236_fu_860_p2 = (icmp_ln86_reg_1045_pp0_iter3_reg | and_ln102_307_reg_1247);

assign or_ln117_237_fu_889_p2 = (or_ln117_236_reg_1275 | and_ln102_329_fu_884_p2);

assign or_ln117_238_fu_894_p2 = (or_ln117_236_reg_1275 | and_ln102_313_fu_880_p2);

assign or_ln117_239_fu_929_p2 = (or_ln117_238_reg_1286 | and_ln102_331_fu_924_p2);

assign or_ln117_fu_508_p2 = (and_ln102_316_fu_502_p2 | and_ln102_308_fu_482_p2);

assign select_ln117_242_fu_573_p3 = ((or_ln117_reg_1214[0:0] == 1'b1) ? select_ln117_fu_566_p3 : 2'd3);

assign select_ln117_243_fu_589_p3 = ((and_ln102_305_reg_1190[0:0] == 1'b1) ? zext_ln117_28_fu_580_p1 : 3'd4);

assign select_ln117_244_fu_600_p3 = ((or_ln117_223_fu_584_p2[0:0] == 1'b1) ? select_ln117_243_fu_589_p3 : 3'd5);

assign select_ln117_245_fu_614_p3 = ((or_ln117_224_fu_596_p2[0:0] == 1'b1) ? select_ln117_244_fu_600_p3 : 3'd6);

assign select_ln117_246_fu_622_p3 = ((or_ln117_225_fu_608_p2[0:0] == 1'b1) ? select_ln117_245_fu_614_p3 : 3'd7);

assign select_ln117_247_fu_634_p3 = ((and_ln102_reg_1174_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_29_fu_630_p1 : 4'd8);

assign select_ln117_248_fu_705_p3 = ((or_ln117_226_fu_700_p2[0:0] == 1'b1) ? select_ln117_247_reg_1236 : 4'd9);

assign select_ln117_249_fu_717_p3 = ((or_ln117_227_reg_1241[0:0] == 1'b1) ? select_ln117_248_fu_705_p3 : 4'd10);

assign select_ln117_250_fu_728_p3 = ((or_ln117_228_fu_712_p2[0:0] == 1'b1) ? select_ln117_249_fu_717_p3 : 4'd11);

assign select_ln117_251_fu_742_p3 = ((or_ln117_229_fu_724_p2[0:0] == 1'b1) ? select_ln117_250_fu_728_p3 : 4'd12);

assign select_ln117_252_fu_756_p3 = ((or_ln117_230_fu_736_p2[0:0] == 1'b1) ? select_ln117_251_fu_742_p3 : 4'd13);

assign select_ln117_253_fu_764_p3 = ((or_ln117_231_fu_750_p2[0:0] == 1'b1) ? select_ln117_252_fu_756_p3 : 4'd14);

assign select_ln117_254_fu_811_p3 = ((or_ln117_232_fu_806_p2[0:0] == 1'b1) ? select_ln117_253_reg_1270 : 4'd15);

assign select_ln117_255_fu_827_p3 = ((icmp_ln86_reg_1045_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_30_fu_818_p1 : 5'd24);

assign select_ln117_256_fu_838_p3 = ((or_ln117_233_fu_822_p2[0:0] == 1'b1) ? select_ln117_255_fu_827_p3 : 5'd25);

assign select_ln117_257_fu_852_p3 = ((or_ln117_234_fu_834_p2[0:0] == 1'b1) ? select_ln117_256_fu_838_p3 : 5'd26);

assign select_ln117_258_fu_864_p3 = ((or_ln117_235_fu_846_p2[0:0] == 1'b1) ? select_ln117_257_fu_852_p3 : 5'd27);

assign select_ln117_259_fu_872_p3 = ((or_ln117_236_fu_860_p2[0:0] == 1'b1) ? select_ln117_258_fu_864_p3 : 5'd28);

assign select_ln117_260_fu_899_p3 = ((or_ln117_237_fu_889_p2[0:0] == 1'b1) ? select_ln117_259_reg_1281 : 5'd29);

assign select_ln117_261_fu_906_p3 = ((or_ln117_238_fu_894_p2[0:0] == 1'b1) ? select_ln117_260_fu_899_p3 : 5'd30);

assign select_ln117_fu_566_p3 = ((and_ln102_308_reg_1202[0:0] == 1'b1) ? zext_ln117_fu_562_p1 : 2'd2);

assign tmp_4_fu_424_p4 = {{p_read5_int_reg[17:3]}};

assign tmp_fu_294_p4 = {{p_read8_int_reg[17:3]}};

assign xor_ln104_118_fu_458_p2 = (icmp_ln86_249_reg_1055 ^ 1'd1);

assign xor_ln104_119_fu_472_p2 = (icmp_ln86_250_reg_1060 ^ 1'd1);

assign xor_ln104_120_fu_518_p2 = (icmp_ln86_251_reg_1066_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_121_fu_656_p2 = (icmp_ln86_252_reg_1072_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_122_fu_487_p2 = (icmp_ln86_253_reg_1078 ^ 1'd1);

assign xor_ln104_123_fu_528_p2 = (icmp_ln86_254_reg_1084_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_124_fu_667_p2 = (icmp_ln86_255_reg_1090_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_125_fu_772_p2 = (icmp_ln86_256_reg_1096_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_126_fu_777_p2 = (icmp_ln86_257_reg_1102_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_127_fu_914_p2 = (icmp_ln86_258_reg_1108_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_646_p2 = (icmp_ln86_reg_1045_pp0_iter2_reg ^ 1'd1);

assign xor_ln117_fu_556_p2 = (1'd1 ^ and_ln102_314_fu_538_p2);

assign zext_ln117_28_fu_580_p1 = select_ln117_242_fu_573_p3;

assign zext_ln117_29_fu_630_p1 = select_ln117_246_fu_622_p3;

assign zext_ln117_30_fu_818_p1 = select_ln117_254_fu_811_p3;

assign zext_ln117_fu_562_p1 = xor_ln117_fu_556_p2;

endmodule //conifer_jettag_accelerator_decision_function_90
