Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 20 02:36:16 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys_a7_prime_7seg_timing_summary_routed.rpt -pb top_nexys_a7_prime_7seg_timing_summary_routed.pb -rpx top_nexys_a7_prime_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys_a7_prime_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description      Violations  
--------  --------  ---------------  ----------  
SYNTH-10  Warning   Wide multiplier  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.962        0.000                      0                 1123        0.109        0.000                      0                 1123        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100mhz      {0.000 5.000}      10.000          100.000         
  clk_pix_raw  {0.000 19.841}     39.683          25.200          
  clkfb        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                        3.000        0.000                       0                     1  
  clk_pix_raw       23.962        0.000                      0                 1123        0.109        0.000                      0                 1123       19.341        0.000                       0                   385  
  clkfb                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pix_raw                 
(none)        clkfb                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_raw
  To Clock:  clk_pix_raw

Setup :            0  Failing Endpoints,  Worst Slack       23.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[17]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[17]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[18]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[18]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[5]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[5]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[6]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[6]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[7]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[7]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             23.962ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/prime_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.058ns  (logic 8.970ns (59.570%)  route 6.088ns (40.430%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.175 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.339    12.941 r  pf/prime[26]_i_1/O
                         net (fo=28, routed)          1.210    14.151    pf/prime[26]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.513    38.175    pf/clk_pix
    SLICE_X12Y79         FDRE                                         r  pf/prime_reg[8]/C
                         clock pessimism              0.559    38.735    
                         clock uncertainty           -0.221    38.514    
    SLICE_X12Y79         FDRE (Setup_fdre_C_CE)      -0.400    38.114    pf/prime_reg[8]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 23.962    

Slack (MET) :             24.066ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/div_n_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 8.944ns (58.893%)  route 6.243ns (41.107%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.177 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 f  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.915 r  pf/bitcnt[4]_i_1/O
                         net (fo=59, routed)          1.365    14.280    pf/div_n
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.515    38.177    pf/clk_pix
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[10]/C
                         clock pessimism              0.559    38.737    
                         clock uncertainty           -0.221    38.516    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.169    38.347    pf/div_n_reg[10]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 24.066    

Slack (MET) :             24.066ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/div_n_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 8.944ns (58.893%)  route 6.243ns (41.107%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.177 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 f  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.915 r  pf/bitcnt[4]_i_1/O
                         net (fo=59, routed)          1.365    14.280    pf/div_n
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.515    38.177    pf/clk_pix
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[5]/C
                         clock pessimism              0.559    38.737    
                         clock uncertainty           -0.221    38.516    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.169    38.347    pf/div_n_reg[5]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 24.066    

Slack (MET) :             24.066ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/div_n_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 8.944ns (58.893%)  route 6.243ns (41.107%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.177 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 f  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.915 r  pf/bitcnt[4]_i_1/O
                         net (fo=59, routed)          1.365    14.280    pf/div_n
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.515    38.177    pf/clk_pix
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[6]/C
                         clock pessimism              0.559    38.737    
                         clock uncertainty           -0.221    38.516    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.169    38.347    pf/div_n_reg[6]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 24.066    

Slack (MET) :             24.066ns  (required time - arrival time)
  Source:                 pf/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            pf/div_n_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_raw rise@39.683ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 8.944ns (58.893%)  route 6.243ns (41.107%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.177 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.633    -0.907    pf/clk_pix
    SLICE_X9Y79          FDRE                                         r  pf/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  pf/d_reg[4]/Q
                         net (fo=8, routed)           1.549     1.061    pf/d_reg_n_0_[4]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      4.026     5.087 r  pf/d_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.089    pf/d_sq__1_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.607 r  pf/d_sq__2/P[0]
                         net (fo=2, routed)           1.361     7.968    pf/p_1_in[17]
    SLICE_X12Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.092 r  pf/d_sq_carry_i_3/O
                         net (fo=1, routed)           0.000     8.092    pf/d_sq_carry_i_3_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.625 r  pf/d_sq_carry/CO[3]
                         net (fo=1, routed)           0.000     8.625    pf/d_sq_carry_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.742 r  pf/d_sq_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.742    pf/d_sq_carry__0_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.859 r  pf/d_sq_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.859    pf/d_sq_carry__1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.976 r  pf/d_sq_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.976    pf/d_sq_carry__2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.093 r  pf/d_sq_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.093    pf/d_sq_carry__3_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.210 r  pf/d_sq_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.210    pf/d_sq_carry__4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  pf/d_sq_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.327    pf/d_sq_carry__5_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.444 r  pf/d_sq_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.444    pf/d_sq_carry__6_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.759 f  pf/d_sq_carry__7/O[3]
                         net (fo=2, routed)           0.803    10.562    pf/d_sq__3[51]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.307    10.869 r  pf/d_sq_gt_n_carry__5_i_5/O
                         net (fo=1, routed)           0.000    10.869    pf/d_sq_gt_n_carry__5_i_5_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 f  pf/d_sq_gt_n_carry__5/CO[2]
                         net (fo=3, routed)           1.164    12.602    pf/d_sq_gt_n
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.313    12.915 r  pf/bitcnt[4]_i_1/O
                         net (fo=59, routed)          1.365    14.280    pf/div_n
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                     39.683    39.683 r  
    E3                                                0.000    39.683 r  clk100mhz (IN)
                         net (fo=0)                   0.000    39.683    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.094 r  ibuf_clk/O
                         net (fo=1, routed)           1.162    42.256    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.932 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.639    36.571    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.662 r  bufg_pix/O
                         net (fo=386, routed)         1.515    38.177    pf/clk_pix
    SLICE_X10Y78         FDRE                                         r  pf/div_n_reg[7]/C
                         clock pessimism              0.559    38.737    
                         clock uncertainty           -0.221    38.516    
    SLICE_X10Y78         FDRE (Setup_fdre_C_CE)      -0.169    38.347    pf/div_n_reg[7]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 24.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 b2d/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            b2d/shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.566    -0.598    b2d/clk_pix
    SLICE_X15Y79         FDRE                                         r  b2d/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  b2d/shift_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.401    b2d/shift[12]
    SLICE_X14Y79         LUT4 (Prop_lut4_I3_O)        0.045    -0.356 r  b2d/shift[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    b2d/p_1_in[13]
    SLICE_X14Y79         FDRE                                         r  b2d/shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.835    -0.838    b2d/clk_pix
    SLICE_X14Y79         FDRE                                         r  b2d/shift_reg[13]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.465    b2d/shift_reg[13]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tim/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            tim/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.245ns (50.090%)  route 0.244ns (49.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    tim/clk_pix
    SLICE_X6Y99          FDRE                                         r  tim/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  tim/x_reg[1]/Q
                         net (fo=12, routed)          0.244    -0.168    tim/x[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.097    -0.071 r  tim/x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    tim/x[4]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.868    -0.804    tim/clk_pix
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[4]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.107    -0.188    tim/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tim/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            tim/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.664%)  route 0.231ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    tim/clk_pix
    SLICE_X6Y99          FDRE                                         r  tim/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  tim/x_reg[1]/Q
                         net (fo=12, routed)          0.231    -0.181    tim/x[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I2_O)        0.099    -0.082 r  tim/x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    tim/x[7]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.868    -0.804    tim/clk_pix
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[7]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.092    -0.203    tim/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tim/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            tim/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.293%)  route 0.244ns (49.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    tim/clk_pix
    SLICE_X6Y99          FDRE                                         r  tim/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  tim/x_reg[1]/Q
                         net (fo=12, routed)          0.244    -0.168    tim/x[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.099    -0.069 r  tim/x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    tim/x[3]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.868    -0.804    tim/clk_pix
    SLICE_X5Y100         FDRE                                         r  tim/x_reg[3]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.092    -0.203    tim/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tim/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            tim/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.271ns (50.686%)  route 0.264ns (49.314%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.599    -0.565    tim/clk_pix
    SLICE_X3Y100         FDRE                                         r  tim/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  tim/y_reg[7]/Q
                         net (fo=6, routed)           0.129    -0.308    tim/y[7]
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.098    -0.210 r  tim/y[2]_i_3/O
                         net (fo=3, routed)           0.135    -0.076    tim/y[2]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.031 r  tim/y[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    tim/y[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  tim/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.878    -0.795    tim/clk_pix
    SLICE_X2Y98          FDRE                                         r  tim/y_reg[0]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121    -0.165    tim/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pf/prime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            latest_prime_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.595    -0.569    pf/clk_pix
    SLICE_X1Y79          FDRE                                         r  pf/prime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  pf/prime_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.326    prime_bin[0]
    SLICE_X2Y79          FDRE                                         r  latest_prime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.866    -0.807    clk_pix
    SLICE_X2Y79          FDRE                                         r  latest_prime_reg[0]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.075    -0.480    latest_prime_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 b2d/bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            bcd_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.603    -0.561    b2d/clk_pix
    SLICE_X4Y94          FDRE                                         r  b2d/bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  b2d/bcd_reg[5]/Q
                         net (fo=5, routed)           0.140    -0.280    bcd_digits[5]
    SLICE_X3Y94          FDRE                                         r  bcd_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.877    -0.796    clk_pix
    SLICE_X3Y94          FDRE                                         r  bcd_hold_reg[5]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.066    -0.455    bcd_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tim/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            tim/hs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.993%)  route 0.378ns (67.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    tim/clk_pix
    SLICE_X5Y99          FDRE                                         r  tim/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  tim/x_reg[6]/Q
                         net (fo=19, routed)          0.378    -0.042    tim/x[6]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.045     0.003 r  tim/hs_i_1/O
                         net (fo=1, routed)           0.000     0.003    tim/p_0_in
    SLICE_X2Y100         FDSE                                         r  tim/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.872    -0.801    tim/clk_pix
    SLICE_X2Y100         FDSE                                         r  tim/hs_reg/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDSE (Hold_fdse_C_D)         0.120    -0.172    tim/hs_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 latest_prime_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            shown_prime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.595    -0.569    clk_pix
    SLICE_X2Y79          FDRE                                         r  latest_prime_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  latest_prime_reg[20]/Q
                         net (fo=1, routed)           0.110    -0.295    latest_prime[20]
    SLICE_X2Y80          FDRE                                         r  shown_prime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.867    -0.806    clk_pix
    SLICE_X2Y80          FDRE                                         r  shown_prime_reg[20]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.076    -0.478    shown_prime_reg[20]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 b2d/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            bcd_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_raw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_raw rise@0.000ns - clk_pix_raw rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.603    -0.561    b2d/clk_pix
    SLICE_X4Y94          FDRE                                         r  b2d/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  b2d/bcd_reg[1]/Q
                         net (fo=5, routed)           0.142    -0.278    bcd_digits[1]
    SLICE_X2Y94          FDRE                                         r  bcd_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ibuf_clk/O
                         net (fo=1, routed)           0.480     0.918    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  bufg_pix/O
                         net (fo=386, routed)         0.877    -0.796    clk_pix
    SLICE_X2Y94          FDRE                                         r  bcd_hold_reg[1]/C
                         clock pessimism              0.275    -0.521    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.059    -0.462    bcd_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_raw
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { u_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   bufg_pix/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y2  u_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X5Y95      bcd_hold_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y93      bcd_hold_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y93      bcd_hold_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y95      bcd_hold_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y95      bcd_hold_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y94      bcd_hold_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X6Y94      bcd_hold_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X5Y93      bcd_hold_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y2  u_mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y95      bcd_hold_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y95      bcd_hold_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y95      bcd_hold_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X5Y95      bcd_hold_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X3Y93      bcd_hold_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y95      bcd_hold_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   bufg_fb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_mmcm/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pix_raw
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tim/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 4.242ns (36.172%)  route 7.486ns (63.828%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.710    -0.830    tim/clk_pix
    SLICE_X3Y100         FDRE                                         r  tim/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  tim/y_reg[8]/Q
                         net (fo=5, routed)           1.077     0.703    tim/y[8]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.827 f  tim/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.624     1.450    tim/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     1.574 r  tim/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.785     7.360    vga_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.898 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.898    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 4.250ns (37.112%)  route 7.203ns (62.889%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.710    -0.830    tim/clk_pix
    SLICE_X3Y100         FDRE                                         r  tim/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  tim/y_reg[8]/Q
                         net (fo=5, routed)           1.077     0.703    tim/y[8]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.827 f  tim/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.624     1.450    tim/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     1.574 r  tim/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.502     7.076    vga_g_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.623 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.623    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 4.249ns (37.599%)  route 7.051ns (62.401%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.710    -0.830    tim/clk_pix
    SLICE_X3Y100         FDRE                                         r  tim/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  tim/y_reg[8]/Q
                         net (fo=5, routed)           1.077     0.703    tim/y[8]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.827 f  tim/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.624     1.450    tim/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     1.574 r  tim/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.351     6.925    vga_g_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.470 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.470    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 4.250ns (38.092%)  route 6.908ns (61.908%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.710    -0.830    tim/clk_pix
    SLICE_X3Y100         FDRE                                         r  tim/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  tim/y_reg[8]/Q
                         net (fo=5, routed)           1.077     0.703    tim/y[8]
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.124     0.827 f  tim/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.624     1.450    tim/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124     1.574 r  tim/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.207     6.782    vga_g_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    10.328 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.328    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.112ns (47.802%)  route 4.490ns (52.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.725    -0.815    s7/clk_pix
    SLICE_X0Y94          FDSE                                         r  s7/an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.419    -0.396 r  s7/an_reg[6]/Q
                         net (fo=1, routed)           4.490     4.094    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693     7.786 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.786    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.208ns (57.420%)  route 3.121ns (42.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.724    -0.816    s7/clk_pix
    SLICE_X2Y92          FDSE                                         r  s7/an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDSE (Prop_fdse_C_Q)         0.478    -0.338 r  s7/an_reg[7]/Q
                         net (fo=1, routed)           3.121     2.783    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.730     6.513 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.513    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.223ns (58.703%)  route 2.971ns (41.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.724    -0.816    s7/clk_pix
    SLICE_X2Y92          FDSE                                         r  s7/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDSE (Prop_fdse_C_Q)         0.478    -0.338 r  s7/an_reg[2]/Q
                         net (fo=1, routed)           2.971     2.633    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.745     6.379 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.379    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/vs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.083ns (56.871%)  route 3.097ns (43.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.726    -0.814    tim/clk_pix
    SLICE_X2Y99          FDSE                                         r  tim/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDSE (Prop_fdse_C_Q)         0.518    -0.296 r  tim/vs_reg/Q
                         net (fo=1, routed)           3.097     2.801    vga_vs_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     6.366 r  vga_vs_OBUF_inst/O
                         net (fo=0)                   0.000     6.366    vga_vs
    B12                                                               r  vga_vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/seg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.033ns (56.276%)  route 3.134ns (43.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.725    -0.815    s7/clk_pix
    SLICE_X0Y94          FDSE                                         r  s7/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.456    -0.359 r  s7/seg_reg[0]/Q
                         net (fo=1, routed)           3.134     2.775    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.352 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.352    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/seg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.011ns (56.245%)  route 3.121ns (43.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ibuf_clk/O
                         net (fo=1, routed)           1.233     2.715    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  bufg_pix/O
                         net (fo=386, routed)         1.725    -0.815    s7/clk_pix
    SLICE_X0Y94          FDSE                                         r  s7/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.456    -0.359 r  s7/seg_reg[1]/Q
                         net (fo=1, routed)           3.121     2.762    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.317 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.317    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s7/seg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.335ns (79.063%)  route 0.354ns (20.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y95          FDSE                                         r  s7/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  s7/seg_reg[2]/Q
                         net (fo=1, routed)           0.354    -0.066    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.129 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.129    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.377ns (75.549%)  route 0.446ns (24.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y95          FDSE                                         r  s7/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  s7/an_reg[0]/Q
                         net (fo=1, routed)           0.446     0.027    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.263 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.263    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/seg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.419ns (76.832%)  route 0.428ns (23.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y95          FDSE                                         r  s7/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  s7/seg_reg[6]/Q
                         net (fo=1, routed)           0.428    -0.004    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     1.287 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.287    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.415ns (76.045%)  route 0.446ns (23.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.603    -0.561    s7/clk_pix
    SLICE_X2Y92          FDSE                                         r  s7/an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.397 r  s7/an_reg[4]/Q
                         net (fo=1, routed)           0.446     0.048    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.299 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.299    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.400ns (74.469%)  route 0.480ns (25.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.603    -0.561    s7/clk_pix
    SLICE_X2Y92          FDSE                                         r  s7/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.397 r  s7/an_reg[1]/Q
                         net (fo=1, routed)           0.480     0.083    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.319 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.319    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.435ns (72.898%)  route 0.533ns (27.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y95          FDSE                                         r  s7/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  s7/an_reg[3]/Q
                         net (fo=1, routed)           0.533     0.101    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     1.408 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.408    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/seg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.392ns (67.505%)  route 0.670ns (32.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y95          FDSE                                         r  s7/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  s7/seg_reg[3]/Q
                         net (fo=1, routed)           0.670     0.251    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.502 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.502    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/an_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.393ns (66.414%)  route 0.705ns (33.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y94          FDSE                                         r  s7/an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.141    -0.419 r  s7/an_reg[5]/Q
                         net (fo=1, routed)           0.705     0.285    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.538 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.538    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s7/seg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.415ns (65.041%)  route 0.761ns (34.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.604    -0.560    s7/clk_pix
    SLICE_X0Y94          FDSE                                         r  s7/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDSE (Prop_fdse_C_Q)         0.128    -0.432 r  s7/seg_reg[4]/Q
                         net (fo=1, routed)           0.761     0.328    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.287     1.616 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.616    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tim/hs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pix_raw  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.429ns (63.438%)  route 0.824ns (36.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.567ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.437ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_raw rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ibuf_clk/O
                         net (fo=1, routed)           0.440     0.690    clk_in_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_mmcm/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_pix_raw
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  bufg_pix/O
                         net (fo=386, routed)         0.599    -0.565    tim/clk_pix
    SLICE_X2Y100         FDSE                                         r  tim/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDSE (Prop_fdse_C_Q)         0.164    -0.401 r  tim/hs_reg/Q
                         net (fo=1, routed)           0.824     0.422    vga_hs_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.688 r  vga_hs_OBUF_inst/O
                         net (fo=0)                   0.000     1.688    vga_hs
    B11                                                               r  vga_hs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmcm/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk100mhz (IN)
                         net (fo=0)                   0.000    25.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  ibuf_clk/O
                         net (fo=1, routed)           0.480    25.918    clk_in_buf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  u_mmcm/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clkfb
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  bufg_fb/O
                         net (fo=1, routed)           0.824    24.151    clkfb_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_mmcm/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_mmcm/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ibuf_clk/O
                         net (fo=1, routed)           1.162     2.573    clk_in_buf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_mmcm/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clkfb
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  bufg_fb/O
                         net (fo=1, routed)           1.506    -1.515    clkfb_buf
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_mmcm/CLKFBIN
  -------------------------------------------------------------------    -------------------





