-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rsa_multi_stage_mul_x0_update_m_t_a is
port (
    ap_ready : OUT STD_LOGIC;
    m_V_write : IN STD_LOGIC_VECTOR (128 downto 0);
    t_V_read : IN STD_LOGIC_VECTOR (127 downto 0);
    a_V_read : IN STD_LOGIC_VECTOR (128 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (128 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (128 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (128 downto 0) );
end;


architecture behav of rsa_multi_stage_mul_x0_update_m_t_a is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal r_V_fu_40_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal r_V_1_fu_54_p3 : STD_LOGIC_VECTOR (128 downto 0);
    signal sext_ln1669_fu_50_p1 : STD_LOGIC_VECTOR (128 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= m_V_write;
    ap_return_1 <= r_V_1_fu_54_p3;
    ap_return_2 <= sext_ln1669_fu_50_p1;
    r_V_1_fu_54_p3 <= (t_V_read & ap_const_lv1_0);
    r_V_fu_40_p4 <= a_V_read(128 downto 1);
        sext_ln1669_fu_50_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_40_p4),129));

end behav;
