static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_4 ) ;\r\n}\r\nSTATIC void\r\nF_3 (\r\nT_1 * V_5 ,\r\nT_2 V_6 ,\r\nT_2 V_7 )\r\n{\r\nT_2 V_8 ;\r\nT_2 V_9 ;\r\nT_2 V_10 ;\r\nT_2 V_11 ;\r\nT_2 V_12 ;\r\nT_2 V_13 ;\r\nT_2 V_14 ;\r\nT_2 * V_15 ;\r\nASSERT ( V_5 -> V_16 != NULL ) ;\r\nV_9 = V_6 ;\r\nV_10 = V_7 - V_6 + 1 ;\r\nF_4 ( V_5 -> V_16 , V_6 , V_10 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_10 ; V_8 ++ ) {\r\nV_11 = V_9 >> V_17 ;\r\nV_12 = V_11 >> V_18 ;\r\nV_13 = V_11 & ( V_19 - 1 ) ;\r\nV_15 = & ( V_5 -> V_20 . V_21 [ V_12 ] ) ;\r\nV_14 = * V_15 & ( 1 << V_13 ) ;\r\nASSERT ( V_14 ) ;\r\nV_9 ++ ;\r\n}\r\n}\r\nvoid\r\nF_5 (\r\nT_3 * V_22 ,\r\nT_2 V_6 ,\r\nT_2 V_7 )\r\n{\r\nT_1 * V_5 = V_22 -> V_23 ;\r\nT_2 V_10 ;\r\nif ( V_5 == NULL || ( V_5 -> V_4 . V_24 != V_25 ) )\r\nreturn;\r\nASSERT ( V_5 -> V_16 != NULL ) ;\r\nV_10 = V_7 - V_6 + 1 ;\r\nF_4 ( V_5 -> V_16 , V_6 , V_10 ) ;\r\n}\r\nSTATIC void\r\nF_6 (\r\nT_1 * V_5 )\r\n{\r\nchar * V_26 ;\r\nchar * V_27 ;\r\nint V_8 ;\r\nT_3 * V_22 ;\r\nASSERT ( V_5 -> V_28 != NULL ) ;\r\nASSERT ( V_5 -> V_16 != NULL ) ;\r\nV_22 = V_5 -> V_29 ;\r\nASSERT ( F_7 ( V_22 ) > 0 ) ;\r\nASSERT ( V_22 -> V_30 != NULL ) ;\r\nV_26 = V_5 -> V_28 ;\r\nV_27 = V_22 -> V_30 ;\r\nfor ( V_8 = 0 ; V_8 < F_7 ( V_22 ) ; V_8 ++ ) {\r\nif ( V_26 [ V_8 ] != V_27 [ V_8 ] && ! F_8 ( V_5 -> V_16 , V_8 ) ) {\r\nF_9 ( V_22 -> V_31 ,\r\nL_1 ,\r\nV_32 , V_5 , V_22 , V_26 , V_8 ) ;\r\nASSERT ( 0 ) ;\r\n}\r\n}\r\n}\r\nSTATIC T_2\r\nF_10 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nT_2 V_34 ;\r\nint V_35 ;\r\nint V_36 ;\r\nASSERT ( F_11 ( & V_5 -> V_37 ) > 0 ) ;\r\nif ( V_5 -> V_38 & V_39 ) {\r\nF_12 ( V_5 ) ;\r\nASSERT ( V_5 -> V_20 . V_40 & V_41 ) ;\r\nreturn 1 ;\r\n}\r\nASSERT ( V_5 -> V_38 & V_42 ) ;\r\nV_34 = 1 ;\r\nV_36 = F_13 ( V_5 -> V_20 . V_21 ,\r\nV_5 -> V_20 . V_43 , 0 ) ;\r\nASSERT ( V_36 != - 1 ) ;\r\nV_34 ++ ;\r\nwhile ( V_36 != - 1 ) {\r\nV_35 = F_13 ( V_5 -> V_20 . V_21 ,\r\nV_5 -> V_20 . V_43 ,\r\nV_36 + 1 ) ;\r\nif ( V_35 == - 1 ) {\r\nV_36 = - 1 ;\r\n} else if ( V_35 != V_36 + 1 ) {\r\nV_36 = V_35 ;\r\nV_34 ++ ;\r\n} else if ( F_14 ( V_22 , V_35 * V_44 ) !=\r\n( F_14 ( V_22 , V_36 * V_44 ) +\r\nV_44 ) ) {\r\nV_36 = V_35 ;\r\nV_34 ++ ;\r\n} else {\r\nV_36 ++ ;\r\n}\r\n}\r\nF_15 ( V_5 ) ;\r\nreturn V_34 ;\r\n}\r\nSTATIC void\r\nF_16 (\r\nstruct V_2 * V_3 ,\r\nstruct V_45 * V_46 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nT_2 V_47 ;\r\nT_2 V_34 ;\r\nint V_48 ;\r\nint V_36 ;\r\nint V_35 ;\r\nT_2 V_49 ;\r\nT_2 V_50 ;\r\nASSERT ( F_11 ( & V_5 -> V_37 ) > 0 ) ;\r\nASSERT ( ( V_5 -> V_38 & V_42 ) ||\r\n( V_5 -> V_38 & V_39 ) ) ;\r\nV_47 =\r\n( T_2 ) ( sizeof( V_51 ) +\r\n( ( V_5 -> V_20 . V_43 - 1 ) * sizeof( T_2 ) ) ) ;\r\nV_46 -> V_52 = & V_5 -> V_20 ;\r\nV_46 -> V_53 = V_47 ;\r\nV_46 -> V_54 = V_55 ;\r\nV_46 ++ ;\r\nV_34 = 1 ;\r\nif ( V_5 -> V_38 & V_56 ) {\r\nif ( ! ( ( V_5 -> V_38 & V_57 ) &&\r\nF_17 ( V_3 ) ) )\r\nV_5 -> V_20 . V_40 |= V_58 ;\r\nV_5 -> V_38 &= ~ V_56 ;\r\n}\r\nif ( V_5 -> V_38 & V_39 ) {\r\nF_18 ( V_5 ) ;\r\nASSERT ( V_5 -> V_20 . V_40 & V_41 ) ;\r\nV_5 -> V_20 . V_59 = V_34 ;\r\nreturn;\r\n}\r\nV_48 = F_13 ( V_5 -> V_20 . V_21 ,\r\nV_5 -> V_20 . V_43 , 0 ) ;\r\nASSERT ( V_48 != - 1 ) ;\r\nV_36 = V_48 ;\r\nV_49 = 1 ;\r\nfor (; ; ) {\r\nV_35 = F_13 ( V_5 -> V_20 . V_21 ,\r\nV_5 -> V_20 . V_43 ,\r\n( T_2 ) V_36 + 1 ) ;\r\nif ( V_35 == - 1 ) {\r\nV_50 = V_48 * V_44 ;\r\nV_46 -> V_52 = F_14 ( V_22 , V_50 ) ;\r\nV_46 -> V_53 = V_49 * V_44 ;\r\nV_46 -> V_54 = V_60 ;\r\nV_34 ++ ;\r\nbreak;\r\n} else if ( V_35 != V_36 + 1 ) {\r\nV_50 = V_48 * V_44 ;\r\nV_46 -> V_52 = F_14 ( V_22 , V_50 ) ;\r\nV_46 -> V_53 = V_49 * V_44 ;\r\nV_46 -> V_54 = V_60 ;\r\nV_34 ++ ;\r\nV_46 ++ ;\r\nV_48 = V_35 ;\r\nV_36 = V_35 ;\r\nV_49 = 1 ;\r\n} else if ( F_14 ( V_22 , V_35 << V_17 ) !=\r\n( F_14 ( V_22 , V_36 << V_17 ) +\r\nV_44 ) ) {\r\nV_50 = V_48 * V_44 ;\r\nV_46 -> V_52 = F_14 ( V_22 , V_50 ) ;\r\nV_46 -> V_53 = V_49 * V_44 ;\r\nV_46 -> V_54 = V_60 ;\r\nV_46 ++ ;\r\nV_48 = V_35 ;\r\nV_36 = V_35 ;\r\nV_49 = 1 ;\r\n} else {\r\nV_36 ++ ;\r\nV_49 ++ ;\r\n}\r\n}\r\nV_5 -> V_20 . V_59 = V_34 ;\r\nF_19 ( V_5 ) ;\r\nF_6 ( V_5 ) ;\r\n}\r\nSTATIC void\r\nF_20 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nASSERT ( F_11 ( & V_5 -> V_37 ) > 0 ) ;\r\nASSERT ( ( V_5 -> V_38 & V_42 ) ||\r\n( V_5 -> V_38 & V_39 ) ) ;\r\nF_21 ( V_5 ) ;\r\nF_22 ( & V_5 -> V_37 ) ;\r\nF_22 ( & V_5 -> V_29 -> V_61 ) ;\r\n}\r\nSTATIC void\r\nF_23 (\r\nstruct V_2 * V_3 ,\r\nint remove )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nT_3 * V_22 = V_5 -> V_29 ;\r\nstruct V_62 * V_63 = V_3 -> V_64 ;\r\nint V_65 = V_5 -> V_38 & V_39 ;\r\nint V_66 ;\r\nASSERT ( V_22 -> V_23 == V_5 ) ;\r\nASSERT ( F_11 ( & V_5 -> V_37 ) > 0 ) ;\r\nF_24 ( V_5 ) ;\r\nV_66 = F_25 ( & V_5 -> V_37 ) ;\r\nif ( F_25 ( & V_22 -> V_61 ) )\r\nF_26 ( & V_22 -> V_67 ) ;\r\nif ( V_66 && V_65 ) {\r\nASSERT ( V_5 -> V_38 & V_39 ) ;\r\nASSERT ( F_27 ( V_22 ) ) ;\r\nASSERT ( ! ( F_28 ( V_22 ) ) ) ;\r\nASSERT ( F_29 ( V_22 ) ) ;\r\nASSERT ( V_5 -> V_20 . V_40 & V_41 ) ;\r\nF_30 ( V_5 ) ;\r\nif ( remove ) {\r\nif ( V_3 -> V_68 )\r\nF_31 ( V_3 ) ;\r\nV_22 -> V_69 = NULL ;\r\n}\r\nif ( V_5 -> V_38 & V_70 ) {\r\nF_32 ( V_22 ) ;\r\nV_22 -> V_23 = NULL ;\r\nV_22 -> V_71 = NULL ;\r\n} else {\r\nF_33 ( & V_63 -> V_72 ) ;\r\nF_34 ( V_63 , ( V_73 * ) V_5 ) ;\r\nF_35 ( V_22 ) ;\r\nASSERT ( V_22 -> V_23 == NULL ) ;\r\n}\r\nF_36 ( V_22 ) ;\r\n}\r\n}\r\nSTATIC T_2\r\nF_37 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nif ( F_38 ( V_22 ) )\r\nreturn V_74 ;\r\nif ( ! F_39 ( V_22 ) )\r\nreturn V_75 ;\r\nF_40 ( V_22 ) ;\r\nASSERT ( ! ( V_5 -> V_38 & V_39 ) ) ;\r\nF_41 ( V_5 ) ;\r\nif ( F_28 ( V_22 ) )\r\nreturn V_76 ;\r\nreturn V_77 ;\r\n}\r\nSTATIC void\r\nF_42 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nint V_78 ;\r\nT_2 V_79 ;\r\nV_22 -> V_69 = NULL ;\r\nV_78 = ( V_3 -> V_80 & V_81 ) != 0 ;\r\nV_79 = V_5 -> V_38 & V_82 ;\r\nV_5 -> V_38 &= ~ ( V_42 | V_82 ) ;\r\nif ( V_5 -> V_38 & V_39 ) {\r\nF_43 ( V_5 ) ;\r\nASSERT ( V_5 -> V_20 . V_40 & V_41 ) ;\r\nif ( ! V_78 ) {\r\nF_44 ( & V_5 -> V_37 ) ;\r\nreturn;\r\n}\r\n}\r\nF_45 ( V_5 ) ;\r\nif ( F_46 ( V_5 -> V_20 . V_21 ,\r\nV_5 -> V_20 . V_43 ) )\r\nF_35 ( V_22 ) ;\r\nelse\r\nF_44 ( & V_5 -> V_37 ) ;\r\nif ( ! V_79 )\r\nF_36 ( V_22 ) ;\r\n}\r\nSTATIC T_4\r\nF_47 (\r\nstruct V_2 * V_3 ,\r\nT_4 V_83 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nF_48 ( V_5 ) ;\r\nif ( ( V_5 -> V_38 & V_57 ) && V_3 -> V_84 != 0 )\r\nreturn V_3 -> V_84 ;\r\nreturn V_83 ;\r\n}\r\nSTATIC void\r\nF_49 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nASSERT ( ! ( V_5 -> V_38 & V_39 ) ) ;\r\nASSERT ( ! F_28 ( V_22 ) ) ;\r\nF_50 ( V_5 ) ;\r\nF_36 ( V_22 ) ;\r\n}\r\nSTATIC bool\r\nF_51 (\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_33 * V_22 = V_5 -> V_29 ;\r\nASSERT ( ! ( V_5 -> V_38 & V_39 ) ) ;\r\nASSERT ( F_28 ( V_22 ) ) ;\r\nF_52 ( V_5 ) ;\r\nF_53 ( V_22 ) ;\r\nF_36 ( V_22 ) ;\r\nreturn true ;\r\n}\r\nSTATIC void\r\nF_54 (\r\nstruct V_2 * V_3 ,\r\nT_4 V_85 )\r\n{\r\n}\r\nvoid\r\nF_55 (\r\nT_3 * V_22 ,\r\nT_5 * V_86 )\r\n{\r\nV_73 * V_3 = V_22 -> V_23 ;\r\nT_1 * V_5 ;\r\nint V_87 ;\r\nint V_88 ;\r\nASSERT ( V_22 -> V_89 -> V_90 == V_86 ) ;\r\nif ( V_3 != NULL && V_3 -> V_24 == V_25 )\r\nreturn;\r\nV_87 = ( int ) ( ( F_7 ( V_22 ) + ( V_44 - 1 ) ) >> V_17 ) ;\r\nV_88 = ( int ) ( ( V_87 + V_19 ) >> V_18 ) ;\r\nV_5 = ( T_1 * ) F_56 ( V_91 ,\r\nV_92 ) ;\r\nF_57 ( V_86 , & V_5 -> V_4 , V_25 , & V_93 ) ;\r\nV_5 -> V_29 = V_22 ;\r\nF_40 ( V_22 ) ;\r\nV_5 -> V_20 . V_94 = V_25 ;\r\nV_5 -> V_20 . V_95 = ( V_96 ) F_58 ( V_22 ) ;\r\nV_5 -> V_20 . V_97 = ( V_98 ) F_59 ( F_7 ( V_22 ) ) ;\r\nV_5 -> V_20 . V_43 = V_88 ;\r\n#ifdef F_60\r\nV_5 -> V_28 = ( char * ) F_61 ( F_7 ( V_22 ) , V_92 ) ;\r\nmemcpy ( V_5 -> V_28 , V_22 -> V_30 , F_7 ( V_22 ) ) ;\r\nV_5 -> V_16 = ( char * ) F_62 ( F_7 ( V_22 ) / V_99 , V_92 ) ;\r\n#endif\r\nif ( V_22 -> V_23 )\r\nV_5 -> V_4 . V_100 = V_22 -> V_23 ;\r\nV_22 -> V_23 = V_5 ;\r\n}\r\nvoid\r\nF_63 (\r\nT_1 * V_5 ,\r\nT_2 V_6 ,\r\nT_2 V_7 )\r\n{\r\nT_2 V_48 ;\r\nT_2 V_36 ;\r\nT_2 V_101 ;\r\nT_2 V_102 ;\r\nT_2 V_12 ;\r\nT_2 * V_15 ;\r\nT_2 V_103 ;\r\nT_2 V_104 ;\r\nT_2 V_105 ;\r\nV_5 -> V_38 |= V_106 ;\r\nV_48 = V_6 >> V_17 ;\r\nV_36 = V_7 >> V_17 ;\r\nV_101 = V_36 - V_48 + 1 ;\r\nV_12 = V_48 >> V_18 ;\r\nV_15 = & ( V_5 -> V_20 . V_21 [ V_12 ] ) ;\r\nV_103 = V_48 & ( T_2 ) ( V_19 - 1 ) ;\r\nif ( V_103 ) {\r\nV_104 = F_64 ( V_103 + V_101 , ( T_2 ) V_19 ) ;\r\nV_105 = ( ( 1 << ( V_104 - V_103 ) ) - 1 ) << V_103 ;\r\n* V_15 |= V_105 ;\r\nV_15 ++ ;\r\nV_102 = V_104 - V_103 ;\r\n} else {\r\nV_102 = 0 ;\r\n}\r\nwhile ( ( V_101 - V_102 ) >= V_19 ) {\r\n* V_15 |= 0xffffffff ;\r\nV_102 += V_19 ;\r\nV_15 ++ ;\r\n}\r\nV_104 = V_101 - V_102 ;\r\nif ( V_104 ) {\r\nV_105 = ( 1 << V_104 ) - 1 ;\r\n* V_15 |= V_105 ;\r\n}\r\nF_3 ( V_5 , V_6 , V_7 ) ;\r\n}\r\nT_2\r\nF_65 (\r\nT_1 * V_5 )\r\n{\r\nreturn ( V_5 -> V_38 & V_106 ) ;\r\n}\r\nSTATIC void\r\nF_66 (\r\nT_1 * V_5 )\r\n{\r\n#ifdef F_60\r\nF_67 ( V_5 -> V_28 ) ;\r\nF_67 ( V_5 -> V_16 ) ;\r\n#endif\r\nF_68 ( V_91 , V_5 ) ;\r\n}\r\nvoid\r\nF_35 (\r\nT_3 * V_22 )\r\n{\r\nT_1 * V_5 ;\r\nF_69 ( V_22 , V_107 ) ;\r\nV_5 = V_22 -> V_23 ;\r\nV_22 -> V_23 = V_5 -> V_4 . V_100 ;\r\nif ( V_22 -> V_23 == NULL )\r\nV_22 -> V_71 = NULL ;\r\nF_70 ( V_22 ) ;\r\nF_66 ( V_5 ) ;\r\n}\r\nvoid\r\nF_71 (\r\nT_3 * V_22 ,\r\nvoid (* F_72)( T_3 * , V_73 * ) ,\r\nV_73 * V_3 )\r\n{\r\nV_73 * V_108 ;\r\nASSERT ( F_27 ( V_22 ) ) ;\r\nV_3 -> V_109 = F_72 ;\r\nV_108 = V_22 -> V_23 ;\r\nif ( V_108 ) {\r\nV_3 -> V_100 = V_108 -> V_100 ;\r\nV_108 -> V_100 = V_3 ;\r\n} else {\r\nV_22 -> V_23 = V_3 ;\r\n}\r\nASSERT ( V_22 -> V_71 == NULL ||\r\nV_22 -> V_71 == V_110 ) ;\r\nV_22 -> V_71 = V_110 ;\r\n}\r\nSTATIC void\r\nF_32 (\r\nstruct V_33 * V_22 )\r\n{\r\nstruct V_2 * V_3 ;\r\nwhile ( ( V_3 = V_22 -> V_23 ) != NULL ) {\r\nV_22 -> V_23 = V_3 -> V_100 ;\r\nASSERT ( V_3 -> V_109 != NULL ) ;\r\nV_3 -> V_100 = NULL ;\r\nV_3 -> V_109 ( V_22 , V_3 ) ;\r\n}\r\n}\r\nvoid\r\nV_110 (\r\nstruct V_33 * V_22 )\r\n{\r\nstruct V_2 * V_3 = V_22 -> V_23 ;\r\nstruct V_111 * V_86 = V_3 -> V_112 ;\r\nstatic T_6 V_113 ;\r\nstatic T_7 * V_114 ;\r\nif ( F_73 ( ! F_74 ( V_22 ) ) )\r\ngoto V_115;\r\nif ( F_75 ( V_86 ) ) {\r\nF_76 ( V_22 ) ;\r\nF_77 ( V_22 ) ;\r\nF_78 ( V_22 , V_107 ) ;\r\ngoto V_115;\r\n}\r\nif ( V_22 -> V_89 != V_114 ||\r\nF_79 ( V_116 , ( V_113 + 5 * V_117 ) ) ) {\r\nV_113 = V_116 ;\r\nF_80 ( V_22 , V_32 ) ;\r\n}\r\nV_114 = V_22 -> V_89 ;\r\nif ( F_81 ( V_22 ) ) {\r\nF_82 ( V_22 , 0 ) ;\r\nif ( ! F_29 ( V_22 ) ) {\r\nF_83 ( V_22 ) ;\r\nF_77 ( V_22 ) ;\r\n}\r\nASSERT ( V_22 -> V_71 != NULL ) ;\r\nF_84 ( V_22 , V_107 ) ;\r\nF_36 ( V_22 ) ;\r\nreturn;\r\n}\r\nF_76 ( V_22 ) ;\r\nF_77 ( V_22 ) ;\r\nF_85 ( V_22 , V_107 ) ;\r\nV_115:\r\nF_32 ( V_22 ) ;\r\nV_22 -> V_23 = NULL ;\r\nV_22 -> V_71 = NULL ;\r\nF_86 ( V_22 , 0 ) ;\r\n}\r\nvoid\r\nF_87 (\r\nstruct V_33 * V_22 ,\r\nstruct V_2 * V_3 )\r\n{\r\nstruct V_62 * V_63 = V_3 -> V_64 ;\r\nASSERT ( F_1 ( V_3 ) -> V_29 == V_22 ) ;\r\nF_70 ( V_22 ) ;\r\nF_33 ( & V_63 -> V_72 ) ;\r\nF_34 ( V_63 , V_3 ) ;\r\nF_66 ( F_1 ( V_3 ) ) ;\r\n}
