# inst_vdd vdd_drop gnd_bounce ideal_vdd pwr_net location inst_name
0.8814 0.01284 0.005775 0.9 VDD 229.382,61.198 core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_bank_i
0.886 0.007554 0.006454 0.9 VDD 61.152,61.198 core_region_i/data_mem/sp_ram_bank_i
0.8468 0.04933 0.003905 0.9 VDD 249.133,181.968 FE_PHC44_uart_cts
0.847 0.0493 0.003724 0.9 VDD 249.403,181.968 FE_PHC43_uart_dsr
0.8469 0.04915 0.003905 0.9 VDD 249.133,182.544 FE_PHC42_uart_rx
0.8504 0.04512 0.004441 0.9 VDD 132.268,109.968 FE_OFC131_n1
0.854 0.04212 0.003914 0.9 VDD 130.198,100.752 FE_OFC130_n1
0.8523 0.04588 0.001822 0.9 VDD 149.413,121.488 FE_OFC125_n1
0.8505 0.04516 0.0043 0.9 VDD 153.688,114.576 FE_OFC124_n1
0.8517 0.04413 0.004205 0.9 VDD 152.158,106.512 FE_OFC123_n1
0.8567 0.03948 0.003796 0.9 VDD 151.258,97.296 FE_OFC122_n1
0.8624 0.03273 0.004865 0.9 VDD 179.068,73.680 FE_OFC120_n1
0.8615 0.0333 0.005174 0.9 VDD 179.293,75.984 FE_OFC119_n1
0.8413 0.05521 0.003436 0.9 VDD 154.093,158.928 FE_OFC110_n1
0.8426 0.05451 0.002915 0.9 VDD 128.488,149.136 FE_OFC106_n1
0.8441 0.05241 0.003454 0.9 VDD 118.048,158.352 FE_OFC105_n1
0.8413 0.05418 0.004549 0.9 VDD 130.423,162.384 FE_OFC103_n1
0.8424 0.05429 0.00335 0.9 VDD 130.333,148.560 FE_OFC102_n1
0.8407 0.05511 0.004187 0.9 VDD 130.333,149.712 FE_OFC99_n1
0.8484 0.05075 0.0008431 0.9 VDD 156.478,149.712 FE_OFC97_n1
0.8463 0.05222 0.001498 0.9 VDD 149.908,170.448 FE_OFC94_n1
0.8456 0.05208 0.002334 0.9 VDD 164.083,173.904 FE_OFC93_n1
0.8467 0.05192 0.001378 0.9 VDD 172.633,173.328 FE_OFC92_n1
0.8469 0.05145 0.001685 0.9 VDD 173.083,154.896 FE_OFC91_n1
0.8422 0.05299 0.004861 0.9 VDD 34.483,172.752 FE_OFC84_n1
0.8437 0.05257 0.003783 0.9 VDD 55.183,170.448 FE_OFC81_n1
0.8392 0.05414 0.006638 0.9 VDD 84.433,161.808 FE_OFC63_n1
0.8528 0.04312 0.004063 0.9 VDD 128.353,104.208 FE_OFC62_n1
0.8519 0.04337 0.004779 0.9 VDD 130.243,104.208 FE_OFC61_n1
0.8588 0.03752 0.003696 0.9 VDD 117.643,94.416 FE_OFC59_n1
0.8608 0.02958 0.009609 0.9 VDD 138.568,59.280 FE_OFC53_n1
0.8651 0.0271 0.007806 0.9 VDD 135.958,50.064 FE_OFC52_n1
0.8586 0.03113 0.01029 0.9 VDD 140.323,66.192 FE_OFC51_n1
0.8636 0.02986 0.006556 0.9 VDD 154.588,66.192 FE_OFC48_n1
0.8606 0.0342 0.005182 0.9 VDD 154.768,79.440 FE_OFC47_n1
0.8634 0.03257 0.004008 0.9 VDD 175.018,75.984 FE_OFC44_n1
0.8585 0.03717 0.004369 0.9 VDD 178.483,93.264 FE_OFC42_n1
0.8541 0.04153 0.00438 0.9 VDD 178.843,105.936 FE_OFC41_n1
0.8458 0.05228 0.001937 0.9 VDD 199.453,174.480 FE_OFC37_n1
0.8445 0.05252 0.003016 0.9 VDD 191.218,176.784 FE_OFC36_n1
0.8412 0.05412 0.004662 0.9 VDD 185.278,160.656 FE_OFC34_n1
0.843 0.05263 0.004354 0.9 VDD 183.613,156.624 FE_OFC33_n1
0.8438 0.05177 0.004447 0.9 VDD 182.443,138.768 FE_OFC30_n1
0.8459 0.05043 0.003717 0.9 VDD 193.288,147.408 FE_OFC29_n1
0.846 0.05119 0.002854 0.9 VDD 197.473,156.048 FE_OFC27_n1
0.8427 0.05227 0.004984 0.9 VDD 211.333,166.992 FE_OFC26_n1
0.845 0.05148 0.00356 0.9 VDD 216.328,162.960 FE_OFC25_n1
0.8436 0.05182 0.004555 0.9 VDD 216.688,154.896 FE_OFC24_n1
0.8467 0.04964 0.003693 0.9 VDD 216.013,143.376 FE_OFC23_n1
0.8451 0.05172 0.003172 0.9 VDD 227.083,162.960 FE_OFC22_n1
0.8405 0.05399 0.005516 0.9 VDD 35.968,176.784 FE_OFC16_n1
0.8443 0.05209 0.00359 0.9 VDD 67.018,180.816 FE_OFC14_n1
0.8408 0.05414 0.005026 0.9 VDD 85.333,155.472 FE_OFC7_n1
0.8439 0.0528 0.003262 0.9 VDD 99.328,159.504 FE_OFC6_n1
0.8499 0.04645 0.003624 0.9 VDD 178.753,119.760 FE_OFC2_n1
0.8459 0.05079 0.003358 0.9 VDD 216.013,153.744 FE_OFC1_n1
0.8423 0.05334 0.004401 0.9 VDD 113.773,154.896 FE_OFC0_n1
0.8458 0.0506 0.003607 0.9 VDD 219.073,157.200 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_reg
0.8451 0.05051 0.004403 0.9 VDD 219.073,156.048 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff2_reg
0.8445 0.05107 0.004403 0.9 VDD 219.073,155.472 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff1_reg
0.8444 0.05118 0.004415 0.9 VDD 218.803,154.896 clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
0.8451 0.05044 0.004414 0.9 VDD 218.803,154.320 clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg
0.8448 0.05065 0.004524 0.9 VDD 217.228,154.320 clk_rst_gen_i/i_rst_gen_soc/U6
0.8447 0.05075 0.00456 0.9 VDD 216.328,154.320 clk_rst_gen_i/i_rst_gen_soc/U3
0.8648 0.02783 0.007353 0.9 VDD 116.968,60.432 core_region_i/FE_OFC947_n1
0.8623 0.03552 0.00216 0.9 VDD 108.328,89.232 core_region_i/FE_OFC405_core_data_req
0.8528 0.04571 0.001511 0.9 VDD 85.558,124.944 core_region_i/FE_OFC363_core_lsu_addr_10
0.8609 0.03556 0.003525 0.9 VDD 106.438,87.504 core_region_i/FE_OFC144_lsu_resp_CS_0
0.8527 0.04464 0.002686 0.9 VDD 133.213,116.880 core_region_i/FE_OFC132_n1
0.854 0.0441 0.001904 0.9 VDD 115.978,116.304 core_region_i/FE_OFC129_n1
0.8518 0.0438 0.004394 0.9 VDD 114.538,110.544 core_region_i/FE_OFC128_n1
0.8751 0.01972 0.005171 0.9 VDD 118.813,48.336 core_region_i/FE_OFC127_n1
0.844 0.05233 0.00372 0.9 VDD 139.603,146.832 core_region_i/FE_OFC98_n1
0.8539 0.04251 0.003588 0.9 VDD 116.878,106.512 core_region_i/FE_OFC60_n1
0.8618 0.03399 0.004163 0.9 VDD 117.958,82.320 core_region_i/FE_OFC58_n1
0.8694 0.02461 0.006012 0.9 VDD 119.083,55.824 core_region_i/FE_OFC57_n1
0.8657 0.02913 0.005195 0.9 VDD 120.838,71.376 core_region_i/FE_OFC56_n1
0.8653 0.02833 0.006334 0.9 VDD 127.048,59.280 core_region_i/FE_OFC55_n1
0.8621 0.03086 0.007028 0.9 VDD 128.083,62.160 core_region_i/FE_OFC54_n1
0.8498 0.04831 0.001912 0.9 VDD 99.688,137.040 core_region_i/CORE.RISCV_CORE/FE_OFC53_multdiv_operand_b_ex_1
0.8485 0.04815 0.003323 0.9 VDD 107.113,129.552 core_region_i/CORE.RISCV_CORE/CTS_cfo_buf_00193
0.8491 0.04789 0.002973 0.9 VDD 104.818,128.976 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00135
0.8522 0.04637 0.001428 0.9 VDD 104.998,126.672 core_region_i/CORE.RISCV_CORE/CTS_cdb_buf_00388
0.8531 0.04602 0.0009289 0.9 VDD 100.768,124.368 core_region_i/CORE.RISCV_CORE/CTS_cfo_buf_00196
0.8535 0.0445 0.001974 0.9 VDD 97.573,119.760 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00130
0.8534 0.04395 0.002672 0.9 VDD 95.503,119.184 core_region_i/CORE.RISCV_CORE/CTS_cdb_buf_00471
0.8533 0.0452 0.001466 0.9 VDD 100.543,120.336 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00137
0.8517 0.04651 0.001806 0.9 VDD 103.783,123.792 core_region_i/CORE.RISCV_CORE/CTS_ccl_a_buf_00140
0.8494 0.04768 0.002948 0.9 VDD 66.658,131.856 core_region_i/CORE.RISCV_CORE/FE_OFC854_core_lsu_addr_20
0.8435 0.0529 0.003653 0.9 VDD 82.678,150.288 core_region_i/CORE.RISCV_CORE/FE_OFC574_n138
0.8446 0.0512 0.004233 0.9 VDD 72.778,146.832 core_region_i/CORE.RISCV_CORE/FE_OFC555_n140
0.8417 0.05257 0.005735 0.9 VDD 68.458,152.592 core_region_i/CORE.RISCV_CORE/FE_OFC504_n146
0.8452 0.05135 0.003416 0.9 VDD 79.528,149.712 core_region_i/CORE.RISCV_CORE/FE_OFC501_n141
0.8446 0.05182 0.003588 0.9 VDD 77.548,146.832 core_region_i/CORE.RISCV_CORE/FE_OFC498_n142
0.8455 0.05119 0.003303 0.9 VDD 75.568,149.136 core_region_i/CORE.RISCV_CORE/FE_OFC468_n145
0.8435 0.05224 0.004233 0.9 VDD 81.148,146.832 core_region_i/CORE.RISCV_CORE/FE_OFC463_n139
0.8444 0.05137 0.004224 0.9 VDD 70.258,149.712 core_region_i/CORE.RISCV_CORE/FE_OFC435_n150
0.8457 0.05117 0.003134 0.9 VDD 74.938,149.136 core_region_i/CORE.RISCV_CORE/FE_OFC427_n148
0.8431 0.05264 0.004249 0.9 VDD 78.448,154.320 core_region_i/CORE.RISCV_CORE/FE_OFC424_n186
0.843 0.05267 0.004312 0.9 VDD 78.718,154.320 core_region_i/CORE.RISCV_CORE/FE_OFC421_n183
0.8449 0.05109 0.004006 0.9 VDD 73.318,149.136 core_region_i/CORE.RISCV_CORE/FE_OFC418_n149
0.8434 0.05315 0.003439 0.9 VDD 75.298,152.016 core_region_i/CORE.RISCV_CORE/FE_OFC400_n144
0.8447 0.05013 0.005177 0.9 VDD 71.068,146.256 core_region_i/CORE.RISCV_CORE/FE_OFC398_n154
0.8462 0.05025 0.003515 0.9 VDD 72.868,145.680 core_region_i/CORE.RISCV_CORE/FE_OFC392_n143
0.8444 0.05103 0.004582 0.9 VDD 72.328,149.136 core_region_i/CORE.RISCV_CORE/FE_OFC390_n147
0.8433 0.05231 0.004356 0.9 VDD 81.868,146.832 core_region_i/CORE.RISCV_CORE/FE_OFC327_n137
0.8455 0.05063 0.003851 0.9 VDD 78.988,146.256 core_region_i/CORE.RISCV_CORE/FE_OFC268_n157
0.8414 0.05391 0.004713 0.9 VDD 87.358,154.896 core_region_i/CORE.RISCV_CORE/FE_OFC8_n1
0.8443 0.05239 0.003269 0.9 VDD 98.608,154.896 core_region_i/CORE.RISCV_CORE/FE_OFC4_n1
0.8533 0.04543 0.001295 0.9 VDD 103.288,120.912 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg
0.8418 0.05406 0.004179 0.9 VDD 109.048,156.048 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U2
0.8518 0.04616 0.002072 0.9 VDD 103.648,122.064 core_region_i/CORE.RISCV_CORE/core_clock_gate_i/U3
0.8482 0.04942 0.002341 0.9 VDD 99.193,134.736 core_region_i/CORE.RISCV_CORE/if_stage_i/CTS_ccl_a_buf_00121
0.845 0.05202 0.002974 0.9 VDD 103.018,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/FE_OFC159_n116
0.8479 0.04978 0.00232 0.9 VDD 109.453,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC50_n7
0.8469 0.04979 0.00333 0.9 VDD 108.733,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC49_n7
0.848 0.04971 0.002316 0.9 VDD 109.543,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC45_n7
0.8469 0.04979 0.003337 0.9 VDD 109.003,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_PHC37_n7
0.844 0.05217 0.00385 0.9 VDD 96.808,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_OFC2_n131
0.844 0.05218 0.003778 0.9 VDD 97.078,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_OFC1_n131
0.8449 0.05172 0.003354 0.9 VDD 106.978,146.256 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC48_branch_req
0.8407 0.05433 0.004954 0.9 VDD 87.088,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC47_instr_addr_q_15
0.8423 0.05372 0.004002 0.9 VDD 81.688,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC46_instr_addr_q_19
0.8429 0.0534 0.003729 0.9 VDD 101.398,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC45_instr_addr_q_9
0.8402 0.0543 0.005512 0.9 VDD 87.808,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC44_instr_addr_q_27
0.842 0.05333 0.004684 0.9 VDD 91.948,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC43_instr_addr_q_13
0.841 0.05448 0.004518 0.9 VDD 82.138,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC42_instr_addr_q_17
0.8394 0.05494 0.005673 0.9 VDD 83.398,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/FE_DBTC41_instr_addr_q_25
0.8733 0.02227 0.004389 0.9 VDD 110.308,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC5_n218
0.8679 0.02321 0.008857 0.9 VDD 110.623,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00127
0.8404 0.05481 0.004753 0.9 VDD 110.218,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_cdb_buf_00387
0.846 0.05077 0.003215 0.9 VDD 109.993,145.104 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/CTS_ccl_a_buf_00125
0.8621 0.03107 0.006791 0.9 VDD 109.768,69.648 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC759_n103
0.8634 0.0328 0.003764 0.9 VDD 110.668,78.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC758_n103
0.8733 0.02293 0.003798 0.9 VDD 111.658,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC757_n134
0.8727 0.02233 0.005019 0.9 VDD 110.938,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC756_n184
0.8735 0.02263 0.003835 0.9 VDD 112.018,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC755_n184
0.8692 0.0253 0.005457 0.9 VDD 112.108,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC535_n133
0.8419 0.05463 0.00343 0.9 VDD 110.938,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC454_n327
0.8696 0.02528 0.005168 0.9 VDD 111.838,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC441_axi_instr_rdata_0
0.8628 0.03345 0.003707 0.9 VDD 110.398,80.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC259_n255
0.85 0.04814 0.001841 0.9 VDD 108.778,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC231_n90
0.8445 0.05211 0.003374 0.9 VDD 106.528,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/FE_OFC160_valid_Q_0
0.8506 0.04692 0.002471 0.9 VDD 110.038,123.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_gate_addr_Q_reg[0]/latch
0.8696 0.02521 0.005221 0.9 VDD 110.713,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]
0.8628 0.03092 0.006326 0.9 VDD 109.633,67.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[2]
0.861 0.03083 0.008211 0.9 VDD 109.183,67.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[1]
0.859 0.03255 0.008449 0.9 VDD 109.903,68.496 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q_reg[0]
0.8716 0.02379 0.004613 0.9 VDD 107.653,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]
0.8741 0.02179 0.004076 0.9 VDD 105.943,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]
0.8713 0.0245 0.004199 0.9 VDD 105.853,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]
0.8715 0.02442 0.004049 0.9 VDD 105.493,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]
0.8763 0.01978 0.003882 0.9 VDD 118.093,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]
0.8739 0.01873 0.007352 0.9 VDD 117.823,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]
0.8732 0.02315 0.003688 0.9 VDD 110.803,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]
0.8724 0.01897 0.008623 0.9 VDD 112.063,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]
0.8808 0.01561 0.003617 0.9 VDD 106.123,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]
0.8805 0.01622 0.003291 0.9 VDD 105.313,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]
0.8817 0.01477 0.003505 0.9 VDD 112.693,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]
0.885 0.01109 0.003923 0.9 VDD 111.973,34.512 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]
0.8838 0.01302 0.003213 0.9 VDD 110.083,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]
0.8843 0.01184 0.003838 0.9 VDD 110.263,35.088 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]
0.8727 0.02267 0.004582 0.9 VDD 110.893,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]
0.8747 0.02093 0.004361 0.9 VDD 111.253,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]
0.8838 0.01298 0.00321 0.9 VDD 108.553,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]
0.8854 0.01099 0.003613 0.9 VDD 108.103,34.512 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]
0.8763 0.01952 0.004132 0.9 VDD 107.293,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]
0.8762 0.02006 0.003708 0.9 VDD 105.313,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]
0.8688 0.02526 0.005918 0.9 VDD 115.843,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]
0.8715 0.02289 0.005628 0.9 VDD 117.733,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]
0.8695 0.02496 0.005551 0.9 VDD 117.733,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]
0.869 0.02494 0.006016 0.9 VDD 117.823,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]
0.881 0.01528 0.003691 0.9 VDD 119.983,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]
0.8848 0.01202 0.003168 0.9 VDD 120.163,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]
0.8821 0.01474 0.00318 0.9 VDD 108.283,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]
0.8842 0.01279 0.002977 0.9 VDD 106.123,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]
0.8819 0.01455 0.003549 0.9 VDD 115.573,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]
0.8841 0.01195 0.003913 0.9 VDD 114.853,35.088 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]
0.8811 0.01437 0.004507 0.9 VDD 116.653,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]
0.8839 0.01255 0.003536 0.9 VDD 116.473,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]
0.8732 0.02257 0.004193 0.9 VDD 108.733,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]
0.8743 0.02208 0.003617 0.9 VDD 105.493,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]
0.8758 0.02055 0.003652 0.9 VDD 106.753,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]
0.8743 0.02208 0.003664 0.9 VDD 105.493,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]
0.8746 0.02145 0.003909 0.9 VDD 115.303,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]
0.8758 0.0188 0.00536 0.9 VDD 117.283,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]
0.8769 0.01781 0.005326 0.9 VDD 115.213,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]
0.8757 0.01896 0.005326 0.9 VDD 115.213,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]
0.8784 0.01777 0.003864 0.9 VDD 106.483,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]
0.8791 0.01765 0.003217 0.9 VDD 105.403,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]
0.8808 0.01468 0.004553 0.9 VDD 114.313,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]
0.8845 0.01195 0.003523 0.9 VDD 114.853,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]
0.8837 0.01298 0.003332 0.9 VDD 111.523,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]
0.8864 0.01104 0.002583 0.9 VDD 113.503,33.936 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]
0.874 0.02107 0.00495 0.9 VDD 116.383,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]
0.8747 0.02059 0.004681 0.9 VDD 118.003,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]
0.8805 0.01654 0.002957 0.9 VDD 106.393,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]
0.8803 0.01648 0.003206 0.9 VDD 105.313,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]
0.8776 0.01933 0.003083 0.9 VDD 105.313,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]
0.8724 0.02145 0.006121 0.9 VDD 105.403,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]
0.8726 0.02257 0.004867 0.9 VDD 116.023,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]
0.8728 0.02234 0.004893 0.9 VDD 118.003,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]
0.8722 0.02247 0.005371 0.9 VDD 113.773,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]
0.8725 0.02264 0.004907 0.9 VDD 114.853,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]
0.8823 0.0136 0.004077 0.9 VDD 120.163,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]
0.8847 0.01157 0.003709 0.9 VDD 118.453,35.088 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]
0.8819 0.01437 0.00369 0.9 VDD 105.403,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]
0.8819 0.01441 0.00369 0.9 VDD 105.403,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]
0.8817 0.01417 0.004093 0.9 VDD 120.073,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]
0.8847 0.01176 0.003507 0.9 VDD 117.103,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]
0.8841 0.01256 0.003341 0.9 VDD 120.253,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]
0.8857 0.01063 0.003689 0.9 VDD 118.633,34.512 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]
0.8704 0.02492 0.004725 0.9 VDD 108.283,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]
0.8743 0.02057 0.005178 0.9 VDD 118.273,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]
0.8751 0.02058 0.004361 0.9 VDD 111.253,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]
0.8787 0.01784 0.003414 0.9 VDD 107.923,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]
0.8792 0.01677 0.004067 0.9 VDD 113.233,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]
0.8792 0.01683 0.003977 0.9 VDD 110.893,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]
0.873 0.02241 0.004583 0.9 VDD 111.883,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]
0.8811 0.01458 0.004369 0.9 VDD 110.353,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]
0.8753 0.02042 0.00432 0.9 VDD 108.463,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]
0.8692 0.02526 0.005535 0.9 VDD 115.843,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]
0.8692 0.02537 0.005417 0.9 VDD 113.953,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
0.8788 0.01759 0.003614 0.9 VDD 118.633,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]
0.8811 0.01475 0.004175 0.9 VDD 108.463,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]
0.8795 0.01647 0.004032 0.9 VDD 115.393,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]
0.8792 0.0163 0.0045 0.9 VDD 116.203,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]
0.8731 0.02235 0.004576 0.9 VDD 108.193,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]
0.8731 0.02257 0.004285 0.9 VDD 108.733,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]
0.8751 0.01983 0.005088 0.9 VDD 116.023,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]
0.8759 0.01901 0.005048 0.9 VDD 112.963,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]
0.8737 0.01862 0.007718 0.9 VDD 108.193,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]
0.8788 0.01667 0.004502 0.9 VDD 114.133,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]
0.8788 0.01683 0.00439 0.9 VDD 112.063,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]
0.8728 0.02232 0.004907 0.9 VDD 118.093,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]
0.8794 0.01668 0.00395 0.9 VDD 108.103,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]
0.8697 0.02252 0.007811 0.9 VDD 108.373,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]
0.872 0.02238 0.005629 0.9 VDD 117.823,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]
0.869 0.02537 0.005676 0.9 VDD 113.503,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]
0.8798 0.01647 0.003712 0.9 VDD 118.453,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]
0.8796 0.01669 0.003724 0.9 VDD 108.193,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]
0.881 0.01447 0.004531 0.9 VDD 116.293,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]
0.8798 0.0158 0.004444 0.9 VDD 117.193,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]
0.8437 0.05263 0.003641 0.9 VDD 110.803,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]
0.8447 0.05173 0.003537 0.9 VDD 112.243,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]
0.8413 0.05423 0.004451 0.9 VDD 112.423,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]
0.8424 0.05426 0.003353 0.9 VDD 112.333,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]
0.8424 0.05322 0.004368 0.9 VDD 112.693,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]
0.8428 0.05327 0.003899 0.9 VDD 111.793,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]
0.8418 0.05362 0.004552 0.9 VDD 110.353,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]
0.8421 0.0538 0.004072 0.9 VDD 102.073,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]
0.843 0.05353 0.003443 0.9 VDD 100.813,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]
0.8438 0.05274 0.003457 0.9 VDD 98.833,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]
0.8442 0.05249 0.003348 0.9 VDD 98.653,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]
0.8434 0.05237 0.004264 0.9 VDD 95.143,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]
0.8434 0.0524 0.004209 0.9 VDD 95.413,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]
0.8419 0.05342 0.004643 0.9 VDD 89.833,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]
0.8414 0.05366 0.004893 0.9 VDD 87.583,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]
0.841 0.05405 0.004922 0.9 VDD 84.703,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]
0.8411 0.05379 0.005064 0.9 VDD 84.523,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]
0.8414 0.05403 0.004576 0.9 VDD 85.063,173.904 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]
0.8412 0.05427 0.004542 0.9 VDD 81.283,173.904 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]
0.8421 0.05334 0.004608 0.9 VDD 83.173,174.480 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]
0.8422 0.05331 0.004527 0.9 VDD 81.103,174.480 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]
0.8422 0.05327 0.004576 0.9 VDD 85.063,174.480 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]
0.8421 0.05393 0.003964 0.9 VDD 85.873,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]
0.8426 0.05334 0.004097 0.9 VDD 85.783,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]
0.8428 0.05319 0.004021 0.9 VDD 87.673,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]
0.8427 0.05348 0.003836 0.9 VDD 89.473,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]
0.8416 0.05394 0.004421 0.9 VDD 89.833,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]
0.8406 0.05405 0.005305 0.9 VDD 89.563,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]
0.8416 0.05345 0.004967 0.9 VDD 89.473,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]
0.8408 0.0532 0.005995 0.9 VDD 90.913,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]
0.8647 0.02806 0.007243 0.9 VDD 110.803,62.160 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]
0.8427 0.05333 0.003965 0.9 VDD 85.963,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U3
0.8625 0.03345 0.004082 0.9 VDD 110.488,80.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U4
0.8723 0.02259 0.005074 0.9 VDD 111.343,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U5
0.8726 0.02249 0.004864 0.9 VDD 109.903,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U6
0.845 0.05205 0.002931 0.9 VDD 84.073,175.632 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U7
0.8428 0.05315 0.004065 0.9 VDD 83.893,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U8
0.8728 0.02228 0.004948 0.9 VDD 110.443,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U9
0.8713 0.0241 0.004596 0.9 VDD 111.568,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U10
0.8665 0.02752 0.006009 0.9 VDD 109.048,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U11
0.8422 0.05325 0.004584 0.9 VDD 90.328,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U12
0.8428 0.05309 0.00408 0.9 VDD 84.658,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U15
0.8435 0.05225 0.004206 0.9 VDD 95.863,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U18
0.8732 0.02298 0.003848 0.9 VDD 112.153,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U22
0.8409 0.05414 0.004965 0.9 VDD 88.438,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U24
0.8642 0.0289 0.006875 0.9 VDD 109.588,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U32
0.8737 0.02259 0.003751 0.9 VDD 111.253,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U33
0.8734 0.02287 0.003725 0.9 VDD 111.028,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U34
0.8706 0.02556 0.003838 0.9 VDD 111.433,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U35
0.8413 0.05407 0.004629 0.9 VDD 89.428,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U36
0.842 0.05308 0.004868 0.9 VDD 87.808,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U37
0.8421 0.05333 0.004617 0.9 VDD 85.288,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U38
0.8426 0.05338 0.004058 0.9 VDD 83.578,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U39
0.841 0.05443 0.004585 0.9 VDD 84.118,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U40
0.8426 0.05293 0.004471 0.9 VDD 89.248,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U41
0.843 0.05259 0.004422 0.9 VDD 94.648,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U42
0.8418 0.05477 0.003458 0.9 VDD 110.398,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U43
0.8736 0.02279 0.003629 0.9 VDD 110.218,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U44
0.8413 0.0535 0.005219 0.9 VDD 89.158,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U46
0.841 0.05403 0.004967 0.9 VDD 89.158,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U47
0.8429 0.05321 0.003916 0.9 VDD 87.448,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U48
0.843 0.05291 0.004054 0.9 VDD 86.908,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U49
0.85 0.04813 0.001831 0.9 VDD 109.138,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U50
0.8645 0.02877 0.006682 0.9 VDD 108.958,62.736 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U51
0.8715 0.02457 0.003951 0.9 VDD 112.558,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U52
0.8703 0.02569 0.00396 0.9 VDD 112.648,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U53
0.8719 0.0244 0.00374 0.9 VDD 110.488,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U54
0.8717 0.02448 0.003843 0.9 VDD 111.478,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U55
0.8711 0.02444 0.004491 0.9 VDD 110.938,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U56
0.869 0.02521 0.005748 0.9 VDD 108.148,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U57
0.8713 0.02522 0.003472 0.9 VDD 108.238,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U58
0.8797 0.01578 0.004502 0.9 VDD 114.763,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U59
0.8709 0.02541 0.003688 0.9 VDD 110.038,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U60
0.8721 0.02431 0.003631 0.9 VDD 109.543,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U61
0.8799 0.01651 0.003567 0.9 VDD 115.123,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U63
0.8704 0.02425 0.005396 0.9 VDD 113.773,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U65
0.8709 0.02423 0.004896 0.9 VDD 113.413,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U66
0.8701 0.0244 0.005537 0.9 VDD 116.113,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U68
0.8702 0.02442 0.005386 0.9 VDD 116.473,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U69
0.8759 0.01962 0.004445 0.9 VDD 109.633,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U71
0.8767 0.01966 0.003679 0.9 VDD 110.713,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U72
0.8798 0.01576 0.004469 0.9 VDD 113.503,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U74
0.8786 0.01782 0.003555 0.9 VDD 114.403,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U75
0.8809 0.01575 0.00339 0.9 VDD 112.783,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U77
0.877 0.01782 0.005138 0.9 VDD 113.683,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U78
0.8777 0.01784 0.004434 0.9 VDD 109.543,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U80
0.8764 0.0189 0.004728 0.9 VDD 111.163,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U81
0.8719 0.02272 0.005371 0.9 VDD 113.773,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U83
0.8718 0.02277 0.005444 0.9 VDD 114.853,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U84
0.8791 0.01677 0.004133 0.9 VDD 109.723,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U86
0.8802 0.01653 0.003251 0.9 VDD 110.623,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U87
0.8797 0.01579 0.004501 0.9 VDD 115.663,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U89
0.8799 0.0165 0.003587 0.9 VDD 116.383,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U90
0.8744 0.02059 0.005028 0.9 VDD 115.393,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U92
0.8745 0.02059 0.004932 0.9 VDD 114.403,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U93
0.8806 0.01579 0.003604 0.9 VDD 116.383,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U95
0.8787 0.01772 0.003591 0.9 VDD 116.653,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U96
0.8811 0.01569 0.003166 0.9 VDD 109.363,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U98
0.8787 0.01784 0.003478 0.9 VDD 110.623,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U99
0.8728 0.02359 0.00362 0.9 VDD 106.168,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U101
0.8739 0.02264 0.003468 0.9 VDD 108.913,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U103
0.8695 0.02531 0.005233 0.9 VDD 112.378,56.400 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U104
0.8719 0.02412 0.003939 0.9 VDD 107.878,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U105
0.8725 0.02392 0.003603 0.9 VDD 106.078,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U106
0.8754 0.01975 0.004824 0.9 VDD 113.323,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U107
0.8764 0.01976 0.003834 0.9 VDD 113.683,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U108
0.8724 0.02374 0.003821 0.9 VDD 107.248,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U110
0.8741 0.02243 0.003502 0.9 VDD 109.183,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U111
0.8727 0.02402 0.003308 0.9 VDD 106.978,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U113
0.8751 0.02049 0.004454 0.9 VDD 109.723,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U114
0.8758 0.01966 0.004567 0.9 VDD 110.803,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U115
0.8811 0.01571 0.003233 0.9 VDD 110.353,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U117
0.88 0.01653 0.003489 0.9 VDD 111.163,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U118
0.8706 0.0243 0.005071 0.9 VDD 114.493,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U120
0.8705 0.02434 0.005172 0.9 VDD 115.123,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U121
0.8702 0.02435 0.005496 0.9 VDD 115.213,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U123
0.8701 0.02446 0.005471 0.9 VDD 117.013,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U124
0.8799 0.01574 0.00439 0.9 VDD 112.063,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U126
0.8786 0.01783 0.003523 0.9 VDD 112.783,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U127
0.8808 0.01577 0.00345 0.9 VDD 113.773,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U129
0.8799 0.01652 0.003551 0.9 VDD 114.223,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U130
0.8748 0.02059 0.004592 0.9 VDD 116.023,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U132
0.8749 0.02059 0.004533 0.9 VDD 114.763,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U133
0.8768 0.01876 0.00445 0.9 VDD 109.633,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U135
0.8774 0.01784 0.00476 0.9 VDD 111.343,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U136
0.875 0.02059 0.004441 0.9 VDD 112.873,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U138
0.8753 0.01978 0.004923 0.9 VDD 114.313,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U139
0.8799 0.0165 0.003589 0.9 VDD 116.113,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U141
0.8787 0.01768 0.0036 0.9 VDD 117.373,44.304 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U142
0.8802 0.01569 0.004083 0.9 VDD 109.273,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U144
0.8801 0.01653 0.003361 0.9 VDD 112.333,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U145
0.8807 0.01578 0.003537 0.9 VDD 115.213,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U147
0.8799 0.01651 0.003542 0.9 VDD 115.303,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U148
0.8721 0.02266 0.00524 0.9 VDD 112.693,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U150
0.8732 0.02275 0.004044 0.9 VDD 114.403,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U151
0.8806 0.01579 0.003573 0.9 VDD 115.843,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U153
0.8799 0.01649 0.003599 0.9 VDD 117.283,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U154
0.8709 0.02449 0.004596 0.9 VDD 111.568,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U156
0.8711 0.02398 0.004946 0.9 VDD 110.038,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U157
0.8715 0.02428 0.004205 0.9 VDD 109.318,58.128 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U158
0.8712 0.02393 0.004867 0.9 VDD 109.408,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U159
0.8719 0.02391 0.004172 0.9 VDD 109.138,57.552 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U160
0.8414 0.05345 0.005151 0.9 VDD 89.518,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U161
0.8403 0.05425 0.005471 0.9 VDD 88.168,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U163
0.8424 0.0537 0.003943 0.9 VDD 86.638,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U164
0.8398 0.05459 0.005664 0.9 VDD 85.738,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U166
0.8411 0.05397 0.004961 0.9 VDD 89.608,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U167
0.8408 0.0537 0.005502 0.9 VDD 87.628,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U169
0.843 0.053 0.003965 0.9 VDD 85.828,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U170
0.8426 0.05337 0.004007 0.9 VDD 84.478,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U172
0.8417 0.05427 0.00402 0.9 VDD 80.878,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U173
0.8429 0.05325 0.00388 0.9 VDD 80.518,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U175
0.8417 0.05427 0.00402 0.9 VDD 81.328,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U176
0.8427 0.05334 0.003995 0.9 VDD 81.418,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U178
0.8722 0.02422 0.003533 0.9 VDD 108.733,58.704 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U179
0.8659 0.0278 0.006296 0.9 VDD 109.273,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U180
0.8708 0.02547 0.003749 0.9 VDD 110.578,59.280 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U181
0.8683 0.02542 0.006315 0.9 VDD 110.128,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U182
0.8635 0.03279 0.003698 0.9 VDD 110.308,79.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U184
0.8706 0.02417 0.005265 0.9 VDD 112.648,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U185
0.8708 0.02407 0.005091 0.9 VDD 111.208,56.976 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U187
0.8673 0.02568 0.006997 0.9 VDD 112.558,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U188
0.8678 0.02556 0.00667 0.9 VDD 111.388,59.856 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U190
0.8658 0.0277 0.006525 0.9 VDD 110.038,61.008 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U191
0.866 0.02772 0.006315 0.9 VDD 110.128,60.432 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U192
0.8651 0.02807 0.006795 0.9 VDD 110.938,61.584 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U193
0.865 0.02888 0.006079 0.9 VDD 109.498,63.312 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U196
0.8641 0.02887 0.007025 0.9 VDD 109.543,64.464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U197
0.8628 0.02988 0.007358 0.9 VDD 110.533,65.040 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U198
0.8634 0.02956 0.006998 0.9 VDD 110.353,66.192 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U199
0.8633 0.02971 0.00701 0.9 VDD 109.498,65.040 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U202
0.8635 0.02973 0.006753 0.9 VDD 109.633,65.616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U203
0.8639 0.02942 0.00666 0.9 VDD 109.363,66.192 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U204
0.8445 0.05187 0.003646 0.9 VDD 108.553,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U205
0.8434 0.05181 0.004753 0.9 VDD 110.218,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U206
0.8435 0.0518 0.004692 0.9 VDD 110.668,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U207
0.8445 0.05182 0.003658 0.9 VDD 109.948,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U208
0.8445 0.05185 0.003669 0.9 VDD 109.363,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U209
0.8435 0.05186 0.004618 0.9 VDD 108.868,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U210
0.8435 0.05184 0.004682 0.9 VDD 109.498,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U211
0.8405 0.05483 0.004699 0.9 VDD 109.678,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U212
0.8407 0.05465 0.004667 0.9 VDD 110.848,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U214
0.8425 0.05353 0.003977 0.9 VDD 110.173,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U215
0.842 0.05348 0.004538 0.9 VDD 109.993,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U216
0.8425 0.0535 0.003952 0.9 VDD 110.713,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U217
0.8435 0.05198 0.004501 0.9 VDD 109.993,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U218
0.8446 0.05196 0.003456 0.9 VDD 110.443,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U219
0.8435 0.05194 0.004517 0.9 VDD 110.713,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U220
0.842 0.05353 0.004505 0.9 VDD 110.128,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U221
0.8432 0.05306 0.003776 0.9 VDD 102.253,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U222
0.8428 0.05354 0.003663 0.9 VDD 100.858,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U225
0.8439 0.05296 0.003181 0.9 VDD 101.173,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U226
0.8433 0.05301 0.003652 0.9 VDD 101.713,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U227
0.8439 0.05272 0.003362 0.9 VDD 98.653,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U228
0.8432 0.05336 0.003424 0.9 VDD 100.183,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U229
0.8438 0.05236 0.003822 0.9 VDD 97.528,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U230
0.844 0.05248 0.00352 0.9 VDD 98.608,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U232
0.8442 0.05262 0.003181 0.9 VDD 101.173,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U233
0.8438 0.05302 0.003208 0.9 VDD 101.803,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U234
0.8441 0.05266 0.003219 0.9 VDD 102.073,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U235
0.8437 0.0523 0.003947 0.9 VDD 95.683,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U238
0.8431 0.05268 0.004191 0.9 VDD 91.498,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U239
0.8434 0.0525 0.004101 0.9 VDD 93.118,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U241
0.844 0.05228 0.003685 0.9 VDD 95.098,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U242
0.8426 0.05284 0.004598 0.9 VDD 90.103,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U245
0.8421 0.05324 0.004641 0.9 VDD 86.278,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U246
0.8422 0.0532 0.004649 0.9 VDD 86.638,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U248
0.8422 0.05315 0.004646 0.9 VDD 87.178,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U249
0.842 0.05339 0.004599 0.9 VDD 84.613,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U252
0.8718 0.0229 0.005328 0.9 VDD 111.343,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U253
0.8722 0.02275 0.005031 0.9 VDD 109.858,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U254
0.8823 0.01424 0.003481 0.9 VDD 117.238,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U255
0.8817 0.0144 0.003897 0.9 VDD 117.283,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U256
0.8812 0.01438 0.004405 0.9 VDD 117.508,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U257
0.881 0.01573 0.003284 0.9 VDD 111.118,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U258
0.8813 0.01566 0.003072 0.9 VDD 108.013,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U259
0.8804 0.01566 0.003927 0.9 VDD 107.968,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U260
0.88 0.01571 0.00426 0.9 VDD 118.858,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U261
0.8806 0.01579 0.003652 0.9 VDD 117.283,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U262
0.8806 0.01575 0.003696 0.9 VDD 118.138,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U263
0.8804 0.01576 0.003826 0.9 VDD 118.228,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U264
0.8801 0.01599 0.00389 0.9 VDD 117.373,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U265
0.8798 0.01583 0.00436 0.9 VDD 117.958,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U266
0.8741 0.02102 0.004903 0.9 VDD 118.138,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U267
0.8726 0.0225 0.004946 0.9 VDD 116.563,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U268
0.874 0.02104 0.00492 0.9 VDD 117.598,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U269
0.884 0.01248 0.003489 0.9 VDD 112.468,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U270
0.881 0.01455 0.00446 0.9 VDD 112.243,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U271
0.8808 0.01477 0.004462 0.9 VDD 112.288,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U272
0.8735 0.02295 0.003577 0.9 VDD 109.768,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U273
0.877 0.01957 0.003435 0.9 VDD 108.463,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U274
0.8739 0.02265 0.00347 0.9 VDD 108.778,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U275
0.8809 0.01452 0.004544 0.9 VDD 114.088,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U276
0.8814 0.01451 0.004046 0.9 VDD 114.583,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U277
0.8809 0.01451 0.004551 0.9 VDD 114.538,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U278
0.8726 0.02265 0.004788 0.9 VDD 113.368,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U279
0.8724 0.02241 0.005152 0.9 VDD 111.973,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U280
0.8727 0.02267 0.004586 0.9 VDD 111.928,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U281
0.8727 0.02241 0.004878 0.9 VDD 116.788,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U282
0.8716 0.02284 0.00555 0.9 VDD 116.473,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U283
0.8717 0.02281 0.0055 0.9 VDD 115.708,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U284
0.8721 0.02245 0.005447 0.9 VDD 114.898,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U285
0.8713 0.02305 0.00562 0.9 VDD 113.143,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U286
0.873 0.02306 0.003939 0.9 VDD 113.188,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U287
0.8794 0.01675 0.003831 0.9 VDD 109.318,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U288
0.8817 0.0145 0.00375 0.9 VDD 108.463,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U289
0.8819 0.01446 0.00361 0.9 VDD 107.428,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U290
0.8767 0.0188 0.004541 0.9 VDD 110.128,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U291
0.878 0.01784 0.004201 0.9 VDD 108.283,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U292
0.8771 0.01865 0.004243 0.9 VDD 108.508,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U293
0.8729 0.01897 0.008086 0.9 VDD 114.538,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U294
0.8742 0.02193 0.003851 0.9 VDD 114.043,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U295
0.8727 0.01899 0.008262 0.9 VDD 113.728,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U296
0.871 0.02123 0.007808 0.9 VDD 115.798,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U297
0.8763 0.01983 0.003905 0.9 VDD 115.843,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U298
0.8752 0.0198 0.004971 0.9 VDD 114.808,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U299
0.8759 0.02021 0.00388 0.9 VDD 118.138,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U300
0.8743 0.02059 0.005114 0.9 VDD 116.653,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U301
0.8751 0.01979 0.005148 0.9 VDD 117.508,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U302
0.873 0.0222 0.004827 0.9 VDD 109.678,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U303
0.8736 0.02214 0.004249 0.9 VDD 109.183,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U304
0.8733 0.02207 0.004629 0.9 VDD 108.508,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U305
0.8751 0.02081 0.004129 0.9 VDD 109.768,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U306
0.8761 0.01959 0.004358 0.9 VDD 108.823,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U307
0.8755 0.02046 0.00403 0.9 VDD 109.138,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U308
0.8818 0.01477 0.003399 0.9 VDD 111.208,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U309
0.8814 0.01457 0.003991 0.9 VDD 111.253,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U310
0.8808 0.01477 0.004406 0.9 VDD 111.118,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U311
0.8738 0.02236 0.003797 0.9 VDD 112.918,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U312
0.8747 0.02059 0.004724 0.9 VDD 112.333,48.912 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U313
0.8756 0.0197 0.004683 0.9 VDD 111.928,48.336 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U314
0.8822 0.01434 0.0035 0.9 VDD 116.788,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U315
0.8815 0.01448 0.003975 0.9 VDD 116.203,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U316
0.8816 0.01444 0.00394 0.9 VDD 116.698,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U317
0.873 0.02282 0.004183 0.9 VDD 116.068,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U318
0.8725 0.02329 0.004209 0.9 VDD 116.383,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U319
0.8731 0.02279 0.004123 0.9 VDD 115.348,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U320
0.882 0.01476 0.00326 0.9 VDD 109.318,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U321
0.8813 0.01452 0.004212 0.9 VDD 108.823,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U322
0.8814 0.01463 0.003984 0.9 VDD 107.248,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U323
0.88 0.01572 0.004238 0.9 VDD 110.668,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U324
0.88 0.01654 0.003427 0.9 VDD 108.463,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U325
0.8804 0.01654 0.003082 0.9 VDD 108.148,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U326
0.8709 0.02324 0.005905 0.9 VDD 115.708,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U327
0.8711 0.02315 0.005779 0.9 VDD 114.493,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U328
0.8728 0.02314 0.004032 0.9 VDD 114.268,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U329
0.8838 0.01276 0.003476 0.9 VDD 114.088,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U330
0.8814 0.01454 0.004066 0.9 VDD 113.323,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U331
0.881 0.01454 0.004507 0.9 VDD 113.278,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U332
0.8747 0.02082 0.004441 0.9 VDD 109.858,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U333
0.8754 0.02068 0.003895 0.9 VDD 108.283,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U334
0.8749 0.02076 0.004342 0.9 VDD 109.138,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U335
0.8809 0.01456 0.004542 0.9 VDD 115.438,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U336
0.8815 0.01449 0.004032 0.9 VDD 115.393,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U337
0.8809 0.0145 0.004547 0.9 VDD 114.988,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U338
0.8801 0.01568 0.004189 0.9 VDD 119.488,42.000 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U339
0.8799 0.0165 0.003633 0.9 VDD 116.923,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U340
0.8799 0.01648 0.00361 0.9 VDD 118.228,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U341
0.8702 0.025 0.004821 0.9 VDD 108.913,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U342
0.8727 0.02259 0.00471 0.9 VDD 108.418,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U343
0.8819 0.01477 0.003354 0.9 VDD 110.578,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U344
0.8816 0.01456 0.003885 0.9 VDD 109.903,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U345
0.8809 0.01476 0.004318 0.9 VDD 109.858,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U346
0.841 0.05446 0.00456 0.9 VDD 83.308,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U347
0.8415 0.05347 0.005067 0.9 VDD 83.758,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U349
0.8422 0.05378 0.004013 0.9 VDD 84.208,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U350
0.8429 0.05311 0.003992 0.9 VDD 84.343,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U353
0.8427 0.05327 0.004018 0.9 VDD 82.093,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U354
0.8427 0.05324 0.004032 0.9 VDD 82.588,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U355
0.8428 0.0532 0.004011 0.9 VDD 83.083,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U356
0.8427 0.0533 0.00402 0.9 VDD 81.103,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U357
0.8427 0.0533 0.00402 0.9 VDD 81.598,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U358
0.8417 0.05424 0.004019 0.9 VDD 81.778,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U359
0.8418 0.05419 0.004015 0.9 VDD 82.723,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U360
0.8452 0.05205 0.00274 0.9 VDD 83.083,176.208 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U361
0.8451 0.05205 0.002903 0.9 VDD 81.958,175.632 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U362
0.8452 0.05204 0.002743 0.9 VDD 81.733,176.208 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U363
0.8438 0.05331 0.002895 0.9 VDD 81.418,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U364
0.8636 0.02901 0.007404 0.9 VDD 110.668,64.464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U365
0.8752 0.0209 0.003898 0.9 VDD 116.563,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U366
0.8712 0.02108 0.007728 0.9 VDD 116.158,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U367
0.8842 0.01252 0.003272 0.9 VDD 115.573,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U368
0.8839 0.01252 0.003547 0.9 VDD 115.438,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U369
0.8726 0.02265 0.004709 0.9 VDD 113.683,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U370
0.8728 0.02247 0.004712 0.9 VDD 113.728,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U371
0.8765 0.01972 0.003773 0.9 VDD 112.423,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U372
0.8736 0.0227 0.003752 0.9 VDD 112.018,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U373
0.884 0.01254 0.003498 0.9 VDD 116.833,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U374
0.8839 0.01253 0.003522 0.9 VDD 116.248,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U375
0.8839 0.01282 0.003306 0.9 VDD 113.413,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U376
0.884 0.01249 0.003517 0.9 VDD 113.458,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U377
0.8842 0.01255 0.003228 0.9 VDD 117.733,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U378
0.884 0.01255 0.003416 0.9 VDD 118.678,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U379
0.8772 0.0195 0.003276 0.9 VDD 107.023,47.760 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U380
0.8761 0.02024 0.003673 0.9 VDD 106.888,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U381
0.8741 0.02195 0.003954 0.9 VDD 107.383,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U382
0.8736 0.02196 0.004426 0.9 VDD 107.518,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U383
0.8815 0.01457 0.003906 0.9 VDD 106.753,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U384
0.8816 0.01445 0.003956 0.9 VDD 107.068,39.696 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U385
0.884 0.01255 0.003467 0.9 VDD 117.553,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U386
0.8825 0.01407 0.003445 0.9 VDD 118.048,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U387
0.8729 0.02285 0.00423 0.9 VDD 116.653,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U388
0.8727 0.02322 0.004123 0.9 VDD 115.348,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U389
0.8724 0.02334 0.004266 0.9 VDD 117.103,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U390
0.8707 0.02334 0.005979 0.9 VDD 117.058,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U391
0.8818 0.01434 0.003843 0.9 VDD 118.003,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U392
0.8821 0.01422 0.003729 0.9 VDD 119.488,40.272 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U393
0.8843 0.01243 0.003281 0.9 VDD 110.263,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U394
0.8842 0.01243 0.003334 0.9 VDD 110.308,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U395
0.8745 0.02225 0.003283 0.9 VDD 107.473,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U396
0.8742 0.0225 0.0033 0.9 VDD 107.608,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U397
0.8726 0.02266 0.004718 0.9 VDD 112.513,51.216 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U398
0.8729 0.02267 0.004467 0.9 VDD 110.938,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U399
0.8727 0.02242 0.004871 0.9 VDD 116.293,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U400
0.872 0.02242 0.005529 0.9 VDD 116.158,52.944 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U401
0.8748 0.02197 0.003256 0.9 VDD 106.843,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U402
0.8712 0.02192 0.006869 0.9 VDD 106.708,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U403
0.8743 0.02105 0.004645 0.9 VDD 117.193,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U404
0.8743 0.02106 0.004619 0.9 VDD 116.608,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U405
0.8801 0.01643 0.003481 0.9 VDD 106.573,40.848 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U406
0.88 0.01639 0.003655 0.9 VDD 106.348,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U407
0.8753 0.02064 0.004097 0.9 VDD 107.743,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U408
0.8756 0.02051 0.003846 0.9 VDD 106.438,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U409
0.8801 0.01654 0.003344 0.9 VDD 107.023,43.728 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U410
0.8814 0.01563 0.002979 0.9 VDD 106.708,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U411
0.8843 0.01241 0.003243 0.9 VDD 109.093,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U412
0.8844 0.01239 0.00318 0.9 VDD 108.238,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U413
0.8824 0.01457 0.00298 0.9 VDD 106.753,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U414
0.8846 0.01237 0.003069 0.9 VDD 107.428,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U415
0.8704 0.02159 0.007997 0.9 VDD 114.943,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U416
0.873 0.01897 0.008007 0.9 VDD 114.898,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U417
0.8815 0.0141 0.004356 0.9 VDD 117.913,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U418
0.8818 0.01395 0.004274 0.9 VDD 118.588,39.120 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U419
0.8842 0.01251 0.00329 0.9 VDD 114.493,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U420
0.884 0.01251 0.003534 0.9 VDD 114.538,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U421
0.8775 0.01848 0.003999 0.9 VDD 107.203,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U422
0.875 0.01835 0.006663 0.9 VDD 106.348,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U423
0.8842 0.01248 0.003318 0.9 VDD 112.603,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U424
0.8842 0.01246 0.003331 0.9 VDD 111.478,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U425
0.8708 0.02477 0.004477 0.9 VDD 107.383,55.824 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U426
0.8732 0.02242 0.004365 0.9 VDD 106.888,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U427
0.8755 0.02062 0.003892 0.9 VDD 117.193,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U428
0.8757 0.02037 0.003886 0.9 VDD 117.778,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U429
0.843 0.05295 0.004073 0.9 VDD 86.413,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U430
0.8429 0.053 0.004095 0.9 VDD 85.828,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U431
0.8419 0.05413 0.004004 0.9 VDD 83.623,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U432
0.8426 0.05336 0.004081 0.9 VDD 84.703,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U433
0.843 0.05303 0.003974 0.9 VDD 85.378,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U434
0.8427 0.05335 0.003981 0.9 VDD 85.423,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U437
0.8643 0.02943 0.00627 0.9 VDD 109.453,66.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U438
0.8418 0.05422 0.004018 0.9 VDD 82.138,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U439
0.8423 0.05372 0.003959 0.9 VDD 86.143,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U440
0.8413 0.05374 0.004993 0.9 VDD 85.828,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U441
0.8424 0.05369 0.003934 0.9 VDD 86.908,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U442
0.8424 0.05367 0.003916 0.9 VDD 87.448,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U443
0.8428 0.05319 0.00405 0.9 VDD 83.218,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U444
0.8401 0.05373 0.006157 0.9 VDD 89.788,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U445
0.8426 0.0534 0.004041 0.9 VDD 82.858,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U446
0.8441 0.05193 0.003991 0.9 VDD 105.628,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U447
0.8437 0.05211 0.004181 0.9 VDD 106.798,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U448
0.8446 0.05212 0.003329 0.9 VDD 105.988,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U449
0.8435 0.05203 0.004476 0.9 VDD 109.048,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U450
0.8445 0.0519 0.003563 0.9 VDD 107.608,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U451
0.8419 0.05358 0.004499 0.9 VDD 109.048,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U452
0.8431 0.05329 0.003569 0.9 VDD 99.148,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U453
0.8433 0.05278 0.003887 0.9 VDD 98.248,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U454
0.8438 0.05248 0.003678 0.9 VDD 95.143,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U455
0.8447 0.05192 0.003423 0.9 VDD 111.073,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U456
0.8438 0.05185 0.004393 0.9 VDD 112.423,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U457
0.8419 0.05315 0.004919 0.9 VDD 87.133,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U458
0.8436 0.05192 0.004503 0.9 VDD 111.208,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U459
0.8426 0.05348 0.003935 0.9 VDD 111.073,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U461
0.8421 0.05338 0.004545 0.9 VDD 110.893,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U462
0.8422 0.05377 0.003994 0.9 VDD 84.973,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U463
0.8403 0.05426 0.005434 0.9 VDD 88.483,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U464
0.8413 0.05369 0.00496 0.9 VDD 87.673,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U465
0.8407 0.05332 0.006019 0.9 VDD 89.428,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U468
0.8405 0.05422 0.00532 0.9 VDD 88.618,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U470
0.8404 0.05365 0.006004 0.9 VDD 90.418,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U471
0.8738 0.02253 0.003661 0.9 VDD 110.488,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U472
0.8739 0.02203 0.004064 0.9 VDD 105.898,53.520 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U473
0.8749 0.02202 0.00306 0.9 VDD 105.763,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U474
0.8736 0.02229 0.0041 0.9 VDD 105.718,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U475
0.8747 0.02226 0.003024 0.9 VDD 105.493,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U476
0.8743 0.02185 0.003802 0.9 VDD 106.528,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U477
0.8747 0.0217 0.003596 0.9 VDD 105.403,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U478
0.8764 0.02032 0.003297 0.9 VDD 105.088,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U479
0.8761 0.02033 0.003576 0.9 VDD 105.133,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U480
0.8735 0.01886 0.007647 0.9 VDD 116.518,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U481
0.8718 0.0207 0.007535 0.9 VDD 117.013,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U482
0.8721 0.02048 0.007423 0.9 VDD 117.508,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U483
0.8724 0.02031 0.007327 0.9 VDD 117.913,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U484
0.8707 0.02143 0.007908 0.9 VDD 115.348,46.608 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U485
0.8733 0.01891 0.007798 0.9 VDD 115.843,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U486
0.8726 0.019 0.008379 0.9 VDD 113.188,46.032 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U487
0.8737 0.02251 0.003777 0.9 VDD 112.513,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U488
0.8789 0.01758 0.003485 0.9 VDD 104.908,44.880 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U489
0.8783 0.01819 0.003561 0.9 VDD 105.223,45.456 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U490
0.8803 0.01626 0.003487 0.9 VDD 105.538,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U491
0.8804 0.01619 0.003397 0.9 VDD 105.133,41.424 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U492
0.8841 0.01265 0.003274 0.9 VDD 115.438,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U493
0.884 0.01271 0.003286 0.9 VDD 114.763,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U494
0.8847 0.01189 0.003371 0.9 VDD 112.468,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U495
0.8837 0.01292 0.003351 0.9 VDD 112.153,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U496
0.8842 0.01191 0.003919 0.9 VDD 113.278,35.088 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U497
0.8837 0.01281 0.003438 0.9 VDD 113.503,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U498
0.8851 0.01104 0.003833 0.9 VDD 110.218,34.512 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U499
0.8849 0.01184 0.003237 0.9 VDD 110.443,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U500
0.8743 0.02103 0.004667 0.9 VDD 117.688,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U501
0.8743 0.02102 0.00468 0.9 VDD 118.093,50.064 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U502
0.8743 0.02098 0.004759 0.9 VDD 113.008,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U503
0.8744 0.02095 0.004673 0.9 VDD 111.973,50.640 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U504
0.8808 0.01643 0.002771 0.9 VDD 104.908,43.152 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U505
0.8817 0.01554 0.00281 0.9 VDD 105.223,42.576 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U506
0.8853 0.01168 0.002978 0.9 VDD 108.148,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U507
0.8841 0.01293 0.002951 0.9 VDD 107.923,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U508
0.8753 0.02156 0.003129 0.9 VDD 105.718,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U509
0.8757 0.02126 0.003023 0.9 VDD 104.953,47.184 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U510
0.8765 0.02011 0.003431 0.9 VDD 105.718,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U511
0.8768 0.01997 0.003229 0.9 VDD 104.773,49.488 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U512
0.8727 0.02238 0.00489 0.9 VDD 117.778,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U513
0.8728 0.02236 0.004886 0.9 VDD 118.183,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U514
0.8728 0.02288 0.004298 0.9 VDD 117.508,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U515
0.8728 0.02289 0.004343 0.9 VDD 118.093,54.096 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U516
0.8726 0.02264 0.004792 0.9 VDD 114.898,51.792 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U517
0.8728 0.02245 0.004801 0.9 VDD 115.033,52.368 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U518
0.8706 0.02339 0.006014 0.9 VDD 117.778,55.248 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U519
0.8723 0.0234 0.004329 0.9 VDD 117.913,54.672 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U520
0.8842 0.01237 0.003441 0.9 VDD 117.778,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U521
0.8844 0.01236 0.003226 0.9 VDD 117.823,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U522
0.8843 0.01256 0.003169 0.9 VDD 120.118,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U523
0.8842 0.01255 0.0032 0.9 VDD 118.903,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U524
0.8849 0.01232 0.002807 0.9 VDD 105.448,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U525
0.8828 0.01441 0.002801 0.9 VDD 105.403,38.544 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U526
0.8847 0.01234 0.002926 0.9 VDD 106.348,37.968 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U527
0.8847 0.01234 0.002964 0.9 VDD 106.033,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U528
0.8842 0.01254 0.003239 0.9 VDD 117.238,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U529
0.8843 0.01245 0.00324 0.9 VDD 117.193,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U530
0.8838 0.01267 0.003526 0.9 VDD 115.168,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U531
0.8838 0.01271 0.003512 0.9 VDD 114.673,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U532
0.8852 0.01148 0.003324 0.9 VDD 118.948,35.664 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U533
0.8844 0.01227 0.003374 0.9 VDD 118.453,36.240 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U534
0.8842 0.01254 0.003253 0.9 VDD 116.518,37.392 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U535
0.8842 0.01258 0.00326 0.9 VDD 116.203,36.816 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U536
0.8437 0.05176 0.004563 0.9 VDD 111.613,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U537
0.8436 0.05188 0.004549 0.9 VDD 108.328,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U538
0.8411 0.05457 0.00433 0.9 VDD 107.248,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U540
0.8447 0.05189 0.003391 0.9 VDD 111.658,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U541
0.8427 0.05339 0.003906 0.9 VDD 111.658,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U542
0.843 0.05357 0.003472 0.9 VDD 100.318,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U544
0.8437 0.0529 0.003366 0.9 VDD 100.543,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U545
0.8439 0.05291 0.003154 0.9 VDD 100.588,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U546
0.844 0.05286 0.00313 0.9 VDD 100.093,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U547
0.8442 0.05253 0.003232 0.9 VDD 99.508,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U548
0.8444 0.05257 0.003055 0.9 VDD 100.273,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U549
0.844 0.0523 0.003704 0.9 VDD 96.898,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U551
0.8426 0.05298 0.004439 0.9 VDD 93.208,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U553
0.8428 0.0532 0.004016 0.9 VDD 92.758,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U555
0.8423 0.05308 0.004594 0.9 VDD 87.808,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U557
0.8421 0.05328 0.004631 0.9 VDD 85.828,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U559
0.8412 0.05401 0.00481 0.9 VDD 83.128,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U561
0.841 0.05445 0.004571 0.9 VDD 83.668,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U563
0.8422 0.05377 0.004024 0.9 VDD 83.668,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U565
0.8437 0.05334 0.002917 0.9 VDD 82.948,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U566
0.845 0.05205 0.002917 0.9 VDD 82.948,175.632 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U567
0.8437 0.05333 0.002924 0.9 VDD 83.488,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U568
0.8438 0.0533 0.002932 0.9 VDD 84.208,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U569
0.8438 0.05323 0.002938 0.9 VDD 85.468,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U570
0.8438 0.05328 0.002935 0.9 VDD 84.748,175.056 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U571
0.8407 0.05441 0.004927 0.9 VDD 85.018,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U573
0.8431 0.05304 0.003861 0.9 VDD 88.843,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U574
0.8401 0.05439 0.005492 0.9 VDD 87.988,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U576
0.8414 0.05365 0.004962 0.9 VDD 88.033,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U577
0.8408 0.05424 0.00496 0.9 VDD 87.718,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U578
0.8408 0.05402 0.005176 0.9 VDD 89.383,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U579
0.842 0.05334 0.004638 0.9 VDD 89.248,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U581
0.8414 0.0536 0.004965 0.9 VDD 88.393,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U582
0.841 0.0536 0.00537 0.9 VDD 88.348,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/U583
0.8469 0.04971 0.003354 0.9 VDD 109.813,138.192 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[1]
0.8388 0.05515 0.006007 0.9 VDD 90.643,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[31]
0.8398 0.05411 0.006046 0.9 VDD 86.593,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[30]
0.8375 0.05596 0.00655 0.9 VDD 87.493,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[29]
0.8396 0.05475 0.005657 0.9 VDD 86.503,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[28]
0.8404 0.05355 0.006021 0.9 VDD 86.323,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[27]
0.8401 0.05405 0.005817 0.9 VDD 84.883,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[26]
0.8393 0.05495 0.005781 0.9 VDD 83.173,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[25]
0.8427 0.05325 0.004019 0.9 VDD 79.843,172.752 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[24]
0.8417 0.05428 0.003992 0.9 VDD 79.573,173.328 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[23]
0.8426 0.0534 0.004046 0.9 VDD 82.183,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[22]
0.8413 0.05359 0.005067 0.9 VDD 82.363,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[21]
0.8427 0.05331 0.003994 0.9 VDD 81.373,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[20]
0.8416 0.05356 0.004816 0.9 VDD 79.933,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[19]
0.8403 0.05398 0.005673 0.9 VDD 82.273,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[18]
0.8408 0.0545 0.004677 0.9 VDD 81.373,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[17]
0.841 0.05433 0.004657 0.9 VDD 87.043,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[16]
0.8396 0.05473 0.005672 0.9 VDD 86.683,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[15]
0.8414 0.05369 0.004885 0.9 VDD 91.093,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[14]
0.8417 0.05377 0.004548 0.9 VDD 91.003,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[13]
0.8435 0.05242 0.004061 0.9 VDD 96.673,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[12]
0.8431 0.05312 0.003823 0.9 VDD 98.473,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[11]
0.842 0.05395 0.004027 0.9 VDD 101.893,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[10]
0.8421 0.05399 0.003918 0.9 VDD 102.253,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[9]
0.8424 0.05358 0.004013 0.9 VDD 109.183,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[8]
0.842 0.05357 0.004472 0.9 VDD 108.913,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[7]
0.8416 0.05484 0.00352 0.9 VDD 109.093,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[6]
0.8406 0.05479 0.004577 0.9 VDD 108.463,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[5]
0.843 0.05264 0.004347 0.9 VDD 109.183,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[4]
0.8428 0.05281 0.004349 0.9 VDD 109.363,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[3]
0.8435 0.05283 0.003676 0.9 VDD 108.913,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[2]
0.8439 0.05266 0.003407 0.9 VDD 108.823,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/instr_addr_q_reg[1]
0.8479 0.04971 0.002419 0.9 VDD 110.803,140.496 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/CS_reg[0]
0.8479 0.04979 0.00235 0.9 VDD 108.553,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U3
0.848 0.0497 0.002332 0.9 VDD 109.093,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U4
0.8492 0.04855 0.002275 0.9 VDD 109.858,137.040 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U5
0.848 0.04971 0.002268 0.9 VDD 109.543,137.616 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U7
0.8479 0.0497 0.002412 0.9 VDD 108.958,140.496 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U9
0.847 0.04967 0.003319 0.9 VDD 110.848,138.192 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U10
0.8469 0.04978 0.003342 0.9 VDD 109.228,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U11
0.8469 0.04978 0.003349 0.9 VDD 109.588,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U12
0.8417 0.05397 0.004279 0.9 VDD 103.108,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U13
0.8442 0.05219 0.003582 0.9 VDD 97.798,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U14
0.8479 0.04978 0.002334 0.9 VDD 109.048,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U16
0.8479 0.04977 0.002302 0.9 VDD 109.903,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U17
0.8439 0.0526 0.003484 0.9 VDD 97.888,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U18
0.8437 0.0519 0.004385 0.9 VDD 107.518,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U19
0.8412 0.05451 0.004255 0.9 VDD 106.888,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U20
0.8445 0.0521 0.003406 0.9 VDD 107.023,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U21
0.8426 0.05354 0.003817 0.9 VDD 106.978,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U22
0.8438 0.05292 0.003281 0.9 VDD 100.678,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U23
0.8435 0.05305 0.00344 0.9 VDD 99.463,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U24
0.8433 0.05288 0.003839 0.9 VDD 98.428,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U26
0.8431 0.05243 0.004461 0.9 VDD 96.763,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U27
0.8439 0.05256 0.003584 0.9 VDD 97.258,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U28
0.8439 0.05246 0.003641 0.9 VDD 96.898,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U29
0.8428 0.05276 0.004456 0.9 VDD 93.118,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U30
0.8421 0.0531 0.004844 0.9 VDD 91.363,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U31
0.8405 0.05383 0.005676 0.9 VDD 86.638,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U33
0.8412 0.0539 0.004942 0.9 VDD 86.053,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U34
0.8412 0.05381 0.00495 0.9 VDD 86.728,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U35
0.842 0.05325 0.004754 0.9 VDD 92.758,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U38
0.8413 0.05362 0.005082 0.9 VDD 90.868,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U39
0.8418 0.05323 0.004935 0.9 VDD 90.643,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U40
0.8423 0.05299 0.004684 0.9 VDD 91.948,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U41
0.8434 0.05322 0.003341 0.9 VDD 103.603,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U42
0.8441 0.05253 0.003359 0.9 VDD 107.113,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U43
0.8407 0.05437 0.004943 0.9 VDD 86.098,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U45
0.8407 0.05439 0.004935 0.9 VDD 85.513,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U46
0.8407 0.05435 0.004949 0.9 VDD 86.638,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U47
0.8432 0.0526 0.004243 0.9 VDD 96.988,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U48
0.8432 0.05233 0.004432 0.9 VDD 96.313,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U49
0.8434 0.05264 0.004001 0.9 VDD 97.618,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U50
0.8492 0.04855 0.002282 0.9 VDD 110.173,137.040 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U51
0.841 0.05437 0.004633 0.9 VDD 85.918,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U52
0.841 0.05446 0.004553 0.9 VDD 83.128,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U53
0.841 0.0545 0.004495 0.9 VDD 81.553,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U54
0.8411 0.05447 0.00447 0.9 VDD 80.968,168.144 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U56
0.842 0.05356 0.004437 0.9 VDD 80.203,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U57
0.8415 0.05368 0.004859 0.9 VDD 80.338,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U58
0.8407 0.05442 0.004912 0.9 VDD 84.568,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U61
0.8407 0.05446 0.00481 0.9 VDD 83.128,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U62
0.8414 0.05389 0.004691 0.9 VDD 81.553,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U63
0.8413 0.05399 0.004756 0.9 VDD 82.408,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U64
0.8438 0.05191 0.004274 0.9 VDD 106.978,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U65
0.8439 0.05192 0.004133 0.9 VDD 106.303,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U66
0.8446 0.05192 0.003476 0.9 VDD 106.708,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U67
0.8436 0.05207 0.004345 0.9 VDD 107.968,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U69
0.8436 0.05209 0.004276 0.9 VDD 107.473,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U70
0.8435 0.05205 0.004407 0.9 VDD 108.418,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U71
0.8424 0.05356 0.00399 0.9 VDD 108.868,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U72
0.8423 0.05345 0.004282 0.9 VDD 107.518,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U73
0.8426 0.05348 0.003905 0.9 VDD 107.833,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U74
0.8425 0.05353 0.003957 0.9 VDD 108.418,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U75
0.842 0.05357 0.004474 0.9 VDD 81.058,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U77
0.8414 0.0537 0.00492 0.9 VDD 80.923,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U78
0.8423 0.05371 0.003962 0.9 VDD 81.238,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U79
0.8432 0.05269 0.004104 0.9 VDD 107.068,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U81
0.8433 0.05255 0.004142 0.9 VDD 107.383,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U82
0.8432 0.0526 0.004211 0.9 VDD 107.968,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U83
0.8434 0.05305 0.003521 0.9 VDD 102.568,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U84
0.8433 0.05337 0.003327 0.9 VDD 101.083,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U87
0.8435 0.0531 0.003383 0.9 VDD 101.443,158.352 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U88
0.8416 0.05434 0.004067 0.9 VDD 105.988,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U89
0.8421 0.05447 0.003385 0.9 VDD 106.708,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U91
0.8414 0.05443 0.004171 0.9 VDD 106.483,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U92
0.8418 0.05424 0.003962 0.9 VDD 105.493,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U93
0.8437 0.05274 0.003571 0.9 VDD 107.698,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U94
0.844 0.0526 0.003389 0.9 VDD 105.898,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U95
0.8439 0.05265 0.003452 0.9 VDD 106.483,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U96
0.8438 0.0527 0.003521 0.9 VDD 107.158,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U97
0.8413 0.05372 0.004989 0.9 VDD 81.598,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U98
0.8412 0.05377 0.005067 0.9 VDD 83.488,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U99
0.8422 0.05376 0.004034 0.9 VDD 83.083,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U100
0.8424 0.05368 0.003897 0.9 VDD 80.518,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U102
0.8425 0.05366 0.003827 0.9 VDD 79.753,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U103
0.843 0.05325 0.003781 0.9 VDD 79.798,172.176 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U104
0.8412 0.05376 0.005067 0.9 VDD 83.038,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U105
0.8419 0.05351 0.00456 0.9 VDD 83.308,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U107
0.8419 0.05356 0.004541 0.9 VDD 82.768,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U108
0.8412 0.05373 0.00504 0.9 VDD 82.093,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U109
0.8422 0.05373 0.004042 0.9 VDD 82.138,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U110
0.8422 0.0544 0.003359 0.9 VDD 106.348,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U111
0.8424 0.05431 0.003317 0.9 VDD 105.853,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U112
0.8419 0.05462 0.003436 0.9 VDD 107.518,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U113
0.8438 0.05277 0.003459 0.9 VDD 99.148,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U114
0.8436 0.05303 0.003377 0.9 VDD 99.373,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U115
0.8428 0.05366 0.003563 0.9 VDD 100.678,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U116
0.8429 0.05322 0.00383 0.9 VDD 80.158,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U117
0.8429 0.05325 0.003889 0.9 VDD 80.428,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U118
0.843 0.05319 0.003836 0.9 VDD 79.843,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U119
0.8431 0.05318 0.003769 0.9 VDD 79.708,171.600 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U120
0.8407 0.0545 0.004761 0.9 VDD 86.413,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U121
0.8426 0.05339 0.004029 0.9 VDD 83.398,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U122
0.8395 0.05482 0.005667 0.9 VDD 85.378,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U123
0.8395 0.05485 0.00567 0.9 VDD 84.928,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U125
0.8418 0.05347 0.004719 0.9 VDD 87.448,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U126
0.8418 0.05351 0.004738 0.9 VDD 86.998,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U127
0.8417 0.05355 0.004764 0.9 VDD 86.323,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U128
0.8417 0.05353 0.004796 0.9 VDD 85.468,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U129
0.8411 0.05402 0.004849 0.9 VDD 83.668,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U130
0.8394 0.05488 0.005672 0.9 VDD 84.388,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U132
0.8396 0.05471 0.005672 0.9 VDD 84.118,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U133
0.8396 0.05469 0.005671 0.9 VDD 84.703,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U134
0.8393 0.05485 0.005816 0.9 VDD 84.838,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U135
0.8401 0.05437 0.005562 0.9 VDD 87.358,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U138
0.8399 0.05444 0.005622 0.9 VDD 86.818,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U139
0.8408 0.05443 0.004741 0.9 VDD 86.908,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U140
0.8398 0.05451 0.005659 0.9 VDD 86.278,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U141
0.849 0.04855 0.00243 0.9 VDD 109.903,136.464 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U142
0.8418 0.05334 0.004903 0.9 VDD 91.903,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U143
0.8411 0.05379 0.005074 0.9 VDD 90.913,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U144
0.8408 0.05447 0.004773 0.9 VDD 82.633,167.568 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U145
0.8416 0.05382 0.004613 0.9 VDD 81.013,166.992 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U146
0.8412 0.05375 0.005067 0.9 VDD 82.633,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U147
0.8419 0.05359 0.004509 0.9 VDD 81.913,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U148
0.8394 0.05491 0.005673 0.9 VDD 83.893,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U149
0.8394 0.05493 0.005672 0.9 VDD 82.903,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U150
0.8409 0.05437 0.004723 0.9 VDD 87.358,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U151
0.8411 0.05425 0.004687 0.9 VDD 88.168,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U153
0.8419 0.0534 0.004675 0.9 VDD 88.438,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U155
0.8418 0.05345 0.004703 0.9 VDD 87.808,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U156
0.8405 0.05347 0.006039 0.9 VDD 87.538,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U157
0.8394 0.054 0.00655 0.9 VDD 87.493,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U158
0.8406 0.05341 0.006033 0.9 VDD 88.258,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U159
0.8406 0.05335 0.006023 0.9 VDD 89.068,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U161
0.8401 0.05385 0.006027 0.9 VDD 88.798,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U162
0.84 0.05393 0.006034 0.9 VDD 88.123,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U163
0.8393 0.05411 0.006618 0.9 VDD 86.503,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U164
0.8403 0.05373 0.006014 0.9 VDD 89.788,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U165
0.8402 0.05377 0.006019 0.9 VDD 89.428,162.384 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U166
0.8406 0.05339 0.006029 0.9 VDD 88.618,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U167
0.8398 0.05384 0.00632 0.9 VDD 88.843,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U168
0.8382 0.05556 0.006274 0.9 VDD 89.113,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/U169
0.8604 0.03708 0.00252 0.9 VDD 109.138,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC433_n166
0.8586 0.03826 0.00315 0.9 VDD 112.558,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC416_n79
0.8612 0.03579 0.003022 0.9 VDD 111.568,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC406_fetch_rdata_0
0.8598 0.03726 0.002891 0.9 VDD 111.208,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC373_fetch_rdata_10
0.8592 0.03879 0.002044 0.9 VDD 111.208,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC370_n28
0.8597 0.03808 0.002255 0.9 VDD 108.418,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/FE_OFC368_n167
0.8593 0.03875 0.001962 0.9 VDD 110.578,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U4
0.8615 0.0357 0.00279 0.9 VDD 110.083,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U6
0.8579 0.03748 0.00465 0.9 VDD 113.818,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U7
0.8598 0.03728 0.002891 0.9 VDD 111.208,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U8
0.8584 0.0395 0.002138 0.9 VDD 108.058,102.480 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U9
0.8616 0.03621 0.002153 0.9 VDD 106.258,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U10
0.8606 0.03747 0.001921 0.9 VDD 107.068,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U12
0.8604 0.03769 0.001883 0.9 VDD 106.078,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U13
0.8584 0.03811 0.003486 0.9 VDD 114.358,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U15
0.8602 0.03834 0.001465 0.9 VDD 113.278,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U17
0.8581 0.03852 0.003395 0.9 VDD 114.403,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U18
0.8601 0.03681 0.003104 0.9 VDD 112.108,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U19
0.8596 0.03743 0.002999 0.9 VDD 113.818,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U20
0.8582 0.0384 0.003379 0.9 VDD 114.313,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U21
0.858 0.03842 0.003536 0.9 VDD 114.628,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U22
0.8601 0.03837 0.001527 0.9 VDD 114.088,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U23
0.8588 0.0376 0.00356 0.9 VDD 115.168,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U24
0.8589 0.03809 0.003026 0.9 VDD 113.998,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U26
0.8586 0.03805 0.003345 0.9 VDD 113.593,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U27
0.8608 0.03806 0.001146 0.9 VDD 107.788,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U28
0.8608 0.03591 0.003325 0.9 VDD 113.593,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U29
0.8609 0.03625 0.002848 0.9 VDD 106.618,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U30
0.8613 0.03575 0.00291 0.9 VDD 110.848,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U31
0.8591 0.03801 0.002876 0.9 VDD 113.008,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U32
0.8584 0.03831 0.003261 0.9 VDD 113.143,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U33
0.8593 0.03794 0.002751 0.9 VDD 112.198,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U34
0.8589 0.03734 0.00378 0.9 VDD 111.928,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U35
0.8588 0.03733 0.003877 0.9 VDD 112.378,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U37
0.859 0.0373 0.003682 0.9 VDD 111.478,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U38
0.8585 0.0373 0.004211 0.9 VDD 112.018,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U39
0.8595 0.03709 0.003383 0.9 VDD 110.128,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U41
0.8595 0.0374 0.003139 0.9 VDD 112.648,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U42
0.8598 0.03852 0.001726 0.9 VDD 114.358,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U44
0.8584 0.03834 0.003246 0.9 VDD 113.593,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U46
0.8582 0.03848 0.003288 0.9 VDD 113.818,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U47
0.8584 0.03697 0.004639 0.9 VDD 113.773,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U48
0.8587 0.03688 0.004409 0.9 VDD 112.828,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U49
0.8581 0.03703 0.004822 0.9 VDD 114.538,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U50
0.8621 0.03551 0.002353 0.9 VDD 107.428,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U51
0.8603 0.03674 0.002964 0.9 VDD 107.068,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U52
0.8611 0.03641 0.002467 0.9 VDD 108.103,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U54
0.8589 0.03719 0.003956 0.9 VDD 110.983,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U55
0.8591 0.03746 0.003396 0.9 VDD 114.178,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U56
0.8591 0.0375 0.003351 0.9 VDD 113.908,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U57
0.8584 0.03746 0.004097 0.9 VDD 113.413,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U58
0.8594 0.03749 0.003133 0.9 VDD 114.718,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U59
0.8581 0.03756 0.004353 0.9 VDD 114.628,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U60
0.8587 0.0374 0.003925 0.9 VDD 112.603,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U61
0.8585 0.03742 0.004059 0.9 VDD 113.233,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U63
0.8577 0.03754 0.0048 0.9 VDD 114.448,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U64
0.8599 0.03839 0.001733 0.9 VDD 114.448,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U65
0.8612 0.03637 0.002406 0.9 VDD 107.743,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U66
0.8599 0.03697 0.003148 0.9 VDD 109.093,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U67
0.8591 0.03722 0.003642 0.9 VDD 111.298,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U68
0.86 0.03729 0.002659 0.9 VDD 111.613,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U69
0.8603 0.03826 0.00149 0.9 VDD 111.568,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U71
0.8595 0.03786 0.00261 0.9 VDD 111.298,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U72
0.8595 0.03715 0.003322 0.9 VDD 109.858,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U73
0.8607 0.03808 0.001196 0.9 VDD 108.328,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U75
0.8603 0.03775 0.001915 0.9 VDD 106.708,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U76
0.8614 0.03785 0.0007127 0.9 VDD 104.593,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U77
0.8604 0.03821 0.001402 0.9 VDD 110.578,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U78
0.86 0.03877 0.001271 0.9 VDD 110.893,100.752 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U79
0.8605 0.03823 0.001271 0.9 VDD 110.893,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U80
0.8595 0.03868 0.001842 0.9 VDD 109.678,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U82
0.8591 0.03939 0.001501 0.9 VDD 107.158,101.904 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U83
0.8609 0.03803 0.00109 0.9 VDD 107.248,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U84
0.8609 0.03808 0.001034 0.9 VDD 108.148,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U85
0.8582 0.0398 0.00195 0.9 VDD 110.488,101.904 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U87
0.8588 0.03954 0.001661 0.9 VDD 108.328,101.904 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U89
0.8609 0.03801 0.001114 0.9 VDD 107.473,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U90
0.8608 0.03706 0.002145 0.9 VDD 108.418,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U91
0.8599 0.03772 0.002364 0.9 VDD 109.768,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U92
0.8588 0.03833 0.002874 0.9 VDD 111.613,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U93
0.8602 0.03754 0.002225 0.9 VDD 107.788,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U94
0.8598 0.03788 0.002287 0.9 VDD 108.103,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U95
0.8602 0.03761 0.00216 0.9 VDD 108.508,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U96
0.8583 0.03846 0.003213 0.9 VDD 113.413,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U97
0.8607 0.03763 0.001658 0.9 VDD 105.448,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U98
0.8605 0.03784 0.001677 0.9 VDD 105.538,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U99
0.8595 0.03778 0.002745 0.9 VDD 110.443,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U100
0.8598 0.03736 0.002814 0.9 VDD 112.603,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U101
0.8598 0.03658 0.003652 0.9 VDD 109.768,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U102
0.8593 0.03803 0.002631 0.9 VDD 109.858,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U103
0.8594 0.03804 0.002553 0.9 VDD 109.948,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U104
0.8602 0.03833 0.001494 0.9 VDD 111.613,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U105
0.8596 0.03795 0.002447 0.9 VDD 108.913,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U106
0.8604 0.03753 0.002026 0.9 VDD 107.698,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U107
0.8598 0.03767 0.002491 0.9 VDD 109.138,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U110
0.8599 0.03846 0.001651 0.9 VDD 113.458,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U112
0.8606 0.03814 0.001271 0.9 VDD 109.138,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U113
0.8603 0.03864 0.001113 0.9 VDD 109.048,100.752 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U114
0.8608 0.03736 0.001855 0.9 VDD 105.943,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U116
0.861 0.03658 0.002376 0.9 VDD 105.808,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U118
0.861 0.03671 0.002291 0.9 VDD 105.448,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U119
0.8603 0.03722 0.002487 0.9 VDD 110.533,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U121
0.8593 0.03818 0.002483 0.9 VDD 109.588,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U122
0.859 0.03826 0.002709 0.9 VDD 110.758,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U124
0.8605 0.0382 0.001346 0.9 VDD 109.948,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U125
0.859 0.03814 0.002866 0.9 VDD 111.073,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U126
0.8599 0.03802 0.002104 0.9 VDD 107.653,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U127
0.8623 0.03554 0.002192 0.9 VDD 107.833,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U128
0.86 0.03652 0.003493 0.9 VDD 109.138,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U134
0.8619 0.03611 0.002005 0.9 VDD 105.403,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U135
0.8628 0.03535 0.001827 0.9 VDD 105.178,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U136
0.8603 0.03671 0.002945 0.9 VDD 111.073,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U137
0.8617 0.03574 0.00257 0.9 VDD 110.893,89.808 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U138
0.8617 0.03679 0.001557 0.9 VDD 104.953,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U139
0.8603 0.03714 0.002586 0.9 VDD 109.498,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U140
0.8616 0.03664 0.001726 0.9 VDD 104.818,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U141
0.8614 0.03682 0.001828 0.9 VDD 105.358,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U142
0.8615 0.03677 0.001709 0.9 VDD 104.728,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U143
0.8606 0.03661 0.002783 0.9 VDD 110.038,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U144
0.8619 0.03567 0.002429 0.9 VDD 109.723,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U145
0.861 0.03646 0.002548 0.9 VDD 108.598,91.536 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U146
0.8618 0.0356 0.002563 0.9 VDD 108.688,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U147
0.8624 0.03543 0.002168 0.9 VDD 106.348,90.960 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U148
0.8589 0.03797 0.00315 0.9 VDD 112.558,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U150
0.8597 0.0386 0.001704 0.9 VDD 108.643,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U151
0.8604 0.03828 0.001364 0.9 VDD 112.018,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U152
0.8598 0.03886 0.001379 0.9 VDD 112.198,100.752 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U153
0.8596 0.03732 0.003047 0.9 VDD 112.108,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U154
0.8614 0.03586 0.00273 0.9 VDD 112.243,89.808 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U155
0.8605 0.03831 0.001185 0.9 VDD 104.908,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U156
0.8596 0.03917 0.001275 0.9 VDD 105.538,101.904 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U157
0.861 0.03797 0.0009897 0.9 VDD 106.303,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U158
0.8606 0.03817 0.001183 0.9 VDD 109.858,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U159
0.8586 0.03839 0.003035 0.9 VDD 112.468,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U160
0.86 0.0384 0.001575 0.9 VDD 112.558,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U161
0.861 0.03799 0.001033 0.9 VDD 106.708,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U162
0.8614 0.03688 0.001751 0.9 VDD 106.078,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U163
0.8615 0.03582 0.002703 0.9 VDD 112.018,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U164
0.8591 0.03676 0.004101 0.9 VDD 111.568,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U165
0.8602 0.03793 0.001878 0.9 VDD 106.528,98.448 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U166
0.8608 0.03667 0.002537 0.9 VDD 106.483,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U167
0.8615 0.03644 0.002096 0.9 VDD 104.638,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U168
0.8601 0.03699 0.002938 0.9 VDD 108.193,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U169
0.8613 0.03675 0.001911 0.9 VDD 105.808,94.416 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U170
0.86 0.03784 0.002113 0.9 VDD 107.698,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U171
0.8602 0.03776 0.002028 0.9 VDD 106.798,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U172
0.8606 0.03704 0.002332 0.9 VDD 108.103,94.992 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U174
0.8626 0.03542 0.001964 0.9 VDD 106.168,90.384 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U176
0.8591 0.03791 0.003013 0.9 VDD 111.838,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U178
0.8589 0.03818 0.002874 0.9 VDD 111.613,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U179
0.8613 0.03723 0.001486 0.9 VDD 104.548,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U180
0.861 0.03728 0.001681 0.9 VDD 105.088,96.720 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U181
0.8609 0.03756 0.00151 0.9 VDD 104.728,97.872 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U182
0.862 0.03563 0.002407 0.9 VDD 109.543,89.808 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U183
0.8609 0.03737 0.001736 0.9 VDD 105.988,96.144 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U184
0.8607 0.03842 0.0008656 0.9 VDD 106.258,100.752 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U185
0.8598 0.03708 0.003148 0.9 VDD 109.093,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U186
0.8597 0.03692 0.003367 0.9 VDD 108.643,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U187
0.8609 0.03835 0.0007836 0.9 VDD 105.358,100.752 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U188
0.8613 0.03791 0.0007919 0.9 VDD 105.448,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U189
0.8603 0.03838 0.001313 0.9 VDD 105.808,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U190
0.8608 0.03757 0.001626 0.9 VDD 104.818,97.296 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U191
0.8611 0.03647 0.002389 0.9 VDD 104.863,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U192
0.8612 0.0379 0.0008868 0.9 VDD 105.358,99.600 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U194
0.8613 0.03783 0.0008967 0.9 VDD 105.448,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U195
0.8614 0.03776 0.0008075 0.9 VDD 104.638,99.024 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U196
0.8625 0.03539 0.002076 0.9 VDD 106.978,89.808 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U197
0.8606 0.03664 0.002754 0.9 VDD 106.258,92.688 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U198
0.8615 0.03605 0.002401 0.9 VDD 104.908,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U199
0.8613 0.03613 0.002567 0.9 VDD 105.538,92.112 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U200
0.8605 0.03685 0.002622 0.9 VDD 106.843,93.840 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U202
0.861 0.03802 0.0009461 0.9 VDD 107.158,100.176 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U203
0.86 0.0385 0.001526 0.9 VDD 107.338,101.328 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U204
0.8604 0.03679 0.00277 0.9 VDD 107.473,93.264 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U205
0.8611 0.03698 0.001966 0.9 VDD 107.338,95.568 core_region_i/CORE.RISCV_CORE/if_stage_i/compressed_decoder_i/U206
0.8503 0.04795 0.001733 0.9 VDD 99.733,133.584 core_region_i/CORE.RISCV_CORE/if_stage_i/clk_gate_pc_id_o_reg/latch
0.847 0.0497 0.00331 0.9 VDD 107.923,138.192 core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]
0.8403 0.0543 0.005412 0.9 VDD 86.053,157.200 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]
0.8406 0.05419 0.005243 0.9 VDD 81.463,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]
0.8394 0.05501 0.005612 0.9 VDD 79.483,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]
0.841 0.05445 0.004519 0.9 VDD 77.593,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]
0.8425 0.05352 0.004023 0.9 VDD 75.883,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]
0.8426 0.05324 0.004173 0.9 VDD 75.883,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
0.842 0.054 0.004049 0.9 VDD 75.883,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]
0.8431 0.05307 0.003842 0.9 VDD 75.883,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]
0.8437 0.05281 0.003476 0.9 VDD 76.063,171.024 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]
0.8432 0.05328 0.003476 0.9 VDD 76.063,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]
0.843 0.05325 0.003724 0.9 VDD 75.883,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]
0.8424 0.05358 0.004055 0.9 VDD 75.883,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]
0.8428 0.05311 0.004049 0.9 VDD 75.883,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]
0.8432 0.05294 0.003849 0.9 VDD 75.883,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]
0.8419 0.054 0.004055 0.9 VDD 75.883,165.264 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]
0.8383 0.0555 0.006184 0.9 VDD 81.463,161.232 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]
0.8418 0.05399 0.004176 0.9 VDD 77.593,164.112 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]
0.8407 0.05379 0.005549 0.9 VDD 79.303,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]
0.8423 0.05327 0.004387 0.9 VDD 79.123,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]
0.8399 0.05399 0.006118 0.9 VDD 81.193,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]
0.841 0.05388 0.005098 0.9 VDD 86.323,159.504 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]
0.8381 0.05606 0.005794 0.9 VDD 85.783,160.656 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]
0.8417 0.05315 0.00511 0.9 VDD 86.143,158.928 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]
0.841 0.05308 0.005932 0.9 VDD 86.863,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]
0.8447 0.05147 0.003867 0.9 VDD 88.123,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]
0.841 0.05273 0.006282 0.9 VDD 87.043,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]
0.8435 0.05267 0.003872 0.9 VDD 87.763,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]
0.8438 0.05338 0.002847 0.9 VDD 101.263,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]
0.8458 0.05158 0.00264 0.9 VDD 101.173,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]
0.8458 0.05147 0.002765 0.9 VDD 98.833,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]
0.8473 0.04995 0.00275 0.9 VDD 97.393,143.376 core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]
0.847 0.04981 0.003197 0.9 VDD 106.303,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg
0.8543 0.04269 0.003019 0.9 VDD 105.133,108.816 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]
0.8536 0.04312 0.003302 0.9 VDD 105.313,110.544 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]
0.8532 0.04353 0.003247 0.9 VDD 105.133,111.120 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]
0.8544 0.04226 0.003302 0.9 VDD 104.953,107.088 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]
0.8587 0.03996 0.001389 0.9 VDD 101.263,104.784 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]
0.854 0.0427 0.003302 0.9 VDD 104.953,107.664 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]
0.8544 0.04267 0.002894 0.9 VDD 105.088,109.392 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]
0.8561 0.04126 0.002628 0.9 VDD 105.763,105.936 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]
0.8524 0.04427 0.003325 0.9 VDD 105.313,112.272 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]
0.8539 0.04311 0.002941 0.9 VDD 105.268,109.968 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]
0.8519 0.04438 0.003732 0.9 VDD 105.763,112.848 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]
0.8539 0.04489 0.00119 0.9 VDD 98.878,120.912 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]
0.8534 0.04508 0.001493 0.9 VDD 100.768,119.760 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]
0.8537 0.04505 0.001282 0.9 VDD 98.428,122.064 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]
0.8534 0.04508 0.001525 0.9 VDD 100.768,119.184 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]
0.8535 0.04488 0.001638 0.9 VDD 98.833,120.336 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]
0.8508 0.04485 0.004311 0.9 VDD 107.878,113.424 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]
0.8573 0.04048 0.002181 0.9 VDD 103.603,104.784 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]
0.8558 0.04204 0.002137 0.9 VDD 103.423,106.512 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]
0.8561 0.04121 0.002718 0.9 VDD 105.493,105.360 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]
0.8579 0.04037 0.001682 0.9 VDD 101.713,105.936 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]
0.8556 0.04189 0.002495 0.9 VDD 102.703,107.088 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]
0.8522 0.04396 0.003792 0.9 VDD 107.293,111.120 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]
0.8527 0.04347 0.003809 0.9 VDD 107.383,110.544 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]
0.8533 0.04316 0.00353 0.9 VDD 107.383,108.240 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]
0.8534 0.04308 0.003514 0.9 VDD 107.293,108.816 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]
0.8536 0.04308 0.003367 0.9 VDD 107.293,109.392 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]
0.8508 0.04488 0.004295 0.9 VDD 108.643,112.272 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[1]
0.8516 0.04415 0.004295 0.9 VDD 108.643,111.696 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]
0.8526 0.0433 0.004145 0.9 VDD 108.553,107.664 core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg
0.8543 0.04273 0.002994 0.9 VDD 105.043,108.240 core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg
0.8519 0.0447 0.003411 0.9 VDD 106.033,114.576 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]
0.8518 0.04473 0.003434 0.9 VDD 106.213,114.000 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]
0.8516 0.04466 0.003718 0.9 VDD 105.718,113.424 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]
0.8478 0.0498 0.002374 0.9 VDD 107.428,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U3
0.8492 0.04854 0.002229 0.9 VDD 107.923,137.040 core_region_i/CORE.RISCV_CORE/if_stage_i/U4
0.848 0.04967 0.002374 0.9 VDD 107.383,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/U5
0.848 0.04971 0.002246 0.9 VDD 108.598,137.616 core_region_i/CORE.RISCV_CORE/if_stage_i/U7
0.8478 0.0498 0.00237 0.9 VDD 107.833,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U10
0.8478 0.0498 0.002362 0.9 VDD 108.148,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U11
0.8469 0.04979 0.00332 0.9 VDD 108.328,138.768 core_region_i/CORE.RISCV_CORE/if_stage_i/U12
0.8442 0.05232 0.003481 0.9 VDD 103.648,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/U13
0.8445 0.05209 0.003438 0.9 VDD 103.468,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/U14
0.8448 0.05215 0.00309 0.9 VDD 103.828,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U15
0.8449 0.05209 0.003045 0.9 VDD 103.468,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U16
0.8426 0.05297 0.004389 0.9 VDD 78.583,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/U17
0.8442 0.05218 0.003577 0.9 VDD 104.053,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/U19
0.8442 0.05249 0.003266 0.9 VDD 104.863,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/U20
0.8445 0.05203 0.003514 0.9 VDD 103.513,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/U24
0.8421 0.05334 0.004579 0.9 VDD 77.503,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/U25
0.8418 0.05334 0.004852 0.9 VDD 81.283,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/U27
0.8419 0.05342 0.004659 0.9 VDD 82.633,163.536 core_region_i/CORE.RISCV_CORE/if_stage_i/U28
0.8429 0.05285 0.004244 0.9 VDD 77.773,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/U30
0.8427 0.05323 0.004082 0.9 VDD 77.143,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/U31
0.8424 0.0531 0.004547 0.9 VDD 79.483,156.624 core_region_i/CORE.RISCV_CORE/if_stage_i/U33
0.8412 0.05367 0.005156 0.9 VDD 79.933,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/U34
0.8431 0.05193 0.004942 0.9 VDD 70.933,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U36
0.8433 0.05248 0.00422 0.9 VDD 68.053,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/U37
0.8463 0.05088 0.0028 0.9 VDD 97.888,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U39
0.8443 0.05243 0.0033 0.9 VDD 105.898,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U40
0.8415 0.05299 0.005466 0.9 VDD 81.823,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/U41
0.8397 0.05486 0.005456 0.9 VDD 81.283,165.840 core_region_i/CORE.RISCV_CORE/if_stage_i/U42
0.8418 0.05387 0.004372 0.9 VDD 83.083,152.592 core_region_i/CORE.RISCV_CORE/if_stage_i/U44
0.8396 0.05405 0.006372 0.9 VDD 82.453,161.808 core_region_i/CORE.RISCV_CORE/if_stage_i/U45
0.8415 0.05271 0.005812 0.9 VDD 68.143,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/U47
0.8423 0.05254 0.005126 0.9 VDD 66.433,168.720 core_region_i/CORE.RISCV_CORE/if_stage_i/U48
0.8437 0.05188 0.004433 0.9 VDD 73.183,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U50
0.843 0.05262 0.004332 0.9 VDD 66.703,166.416 core_region_i/CORE.RISCV_CORE/if_stage_i/U51
0.8435 0.05237 0.004156 0.9 VDD 69.943,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/U53
0.8441 0.05238 0.003497 0.9 VDD 69.403,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/U54
0.8443 0.05206 0.003642 0.9 VDD 104.053,152.016 core_region_i/CORE.RISCV_CORE/if_stage_i/U56
0.8447 0.05199 0.00329 0.9 VDD 102.883,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/U58
0.8447 0.05208 0.003208 0.9 VDD 104.638,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/U59
0.8449 0.05203 0.003096 0.9 VDD 103.423,151.440 core_region_i/CORE.RISCV_CORE/if_stage_i/U60
0.8422 0.05403 0.003732 0.9 VDD 104.458,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/U61
0.8444 0.05241 0.003177 0.9 VDD 104.323,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/U63
0.8445 0.05235 0.003103 0.9 VDD 103.873,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/U64
0.8451 0.05185 0.003095 0.9 VDD 103.828,149.136 core_region_i/CORE.RISCV_CORE/if_stage_i/U65
0.8413 0.0541 0.004577 0.9 VDD 85.153,148.560 core_region_i/CORE.RISCV_CORE/if_stage_i/U66
0.8408 0.05426 0.004906 0.9 VDD 83.803,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U67
0.8432 0.05226 0.004521 0.9 VDD 73.183,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/U69
0.8439 0.05253 0.003544 0.9 VDD 66.523,169.296 core_region_i/CORE.RISCV_CORE/if_stage_i/U70
0.8463 0.0512 0.0025 0.9 VDD 99.193,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U72
0.8434 0.053 0.003576 0.9 VDD 102.343,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U73
0.8448 0.05146 0.003746 0.9 VDD 84.523,149.712 core_region_i/CORE.RISCV_CORE/if_stage_i/U75
0.84 0.05435 0.005662 0.9 VDD 83.353,157.776 core_region_i/CORE.RISCV_CORE/if_stage_i/U76
0.8459 0.05149 0.002583 0.9 VDD 100.363,147.408 core_region_i/CORE.RISCV_CORE/if_stage_i/U78
0.844 0.05277 0.003233 0.9 VDD 102.883,153.168 core_region_i/CORE.RISCV_CORE/if_stage_i/U79
0.8428 0.05402 0.003184 0.9 VDD 104.368,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U82
0.8452 0.05192 0.002888 0.9 VDD 102.523,146.832 core_region_i/CORE.RISCV_CORE/if_stage_i/U83
0.843 0.05389 0.003125 0.9 VDD 103.738,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U84
0.8425 0.0539 0.003552 0.9 VDD 103.783,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/U85
0.8439 0.05222 0.003852 0.9 VDD 71.923,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/U86
0.8443 0.05215 0.003562 0.9 VDD 71.383,170.448 core_region_i/CORE.RISCV_CORE/if_stage_i/U87
0.843 0.05195 0.005027 0.9 VDD 70.663,156.048 core_region_i/CORE.RISCV_CORE/if_stage_i/U89
0.8444 0.05209 0.00347 0.9 VDD 70.573,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/U90
0.8416 0.0535 0.004936 0.9 VDD 87.853,147.984 core_region_i/CORE.RISCV_CORE/if_stage_i/U92
0.8438 0.05303 0.003179 0.9 VDD 102.523,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/U93
0.841 0.05287 0.006108 0.9 VDD 83.353,150.864 core_region_i/CORE.RISCV_CORE/if_stage_i/U95
0.8404 0.05419 0.005406 0.9 VDD 82.723,160.080 core_region_i/CORE.RISCV_CORE/if_stage_i/U96
0.8413 0.053 0.005702 0.9 VDD 68.503,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U98
0.8432 0.05242 0.004364 0.9 VDD 66.703,164.688 core_region_i/CORE.RISCV_CORE/if_stage_i/U99
0.8421 0.05253 0.005367 0.9 VDD 69.583,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U101
0.8442 0.05222 0.003541 0.9 VDD 66.793,169.872 core_region_i/CORE.RISCV_CORE/if_stage_i/U102
0.8442 0.05226 0.003508 0.9 VDD 75.343,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U105
0.844 0.05214 0.00386 0.9 VDD 74.308,153.744 core_region_i/CORE.RISCV_CORE/if_stage_i/U107
0.8448 0.05218 0.003036 0.9 VDD 74.443,150.288 core_region_i/CORE.RISCV_CORE/if_stage_i/U108
0.8413 0.05328 0.005451 0.9 VDD 66.703,162.960 core_region_i/CORE.RISCV_CORE/if_stage_i/U109
0.8428 0.05275 0.004471 0.9 VDD 79.483,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U112
0.8426 0.05284 0.004583 0.9 VDD 80.338,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U114
0.8423 0.05376 0.003939 0.9 VDD 77.143,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/U116
0.8419 0.05391 0.004164 0.9 VDD 77.998,155.472 core_region_i/CORE.RISCV_CORE/if_stage_i/U118
0.8424 0.05292 0.004681 0.9 VDD 81.103,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U120
0.8411 0.05426 0.004641 0.9 VDD 80.788,154.896 core_region_i/CORE.RISCV_CORE/if_stage_i/U122
0.8424 0.05296 0.004637 0.9 VDD 88.213,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U123
0.8425 0.05291 0.004583 0.9 VDD 88.798,154.320 core_region_i/CORE.RISCV_CORE/if_stage_i/U125
0.8479 0.04977 0.002375 0.9 VDD 105.538,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U126
0.8478 0.04981 0.002377 0.9 VDD 106.258,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U127
0.8479 0.04969 0.002369 0.9 VDD 107.923,139.920 core_region_i/CORE.RISCV_CORE/if_stage_i/U128
0.8478 0.04981 0.002376 0.9 VDD 106.978,139.344 core_region_i/CORE.RISCV_CORE/if_stage_i/U129
0.8462 0.05119 0.002578 0.9 VDD 100.813,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_18_0
0.8502 0.04801 0.00179 0.9 VDD 101.128,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_16_0
0.8497 0.04828 0.001977 0.9 VDD 101.128,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_15_0
0.8489 0.04793 0.003178 0.9 VDD 46.318,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC64_dbg_reg_rdata_22
0.8424 0.05335 0.004282 0.9 VDD 54.103,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC58_multdiv_operand_a_ex_25
0.8537 0.04437 0.001966 0.9 VDD 66.973,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC56_FE_OFN735_multdiv_operand_a_ex_5
0.8547 0.04376 0.001553 0.9 VDD 50.278,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC55_FE_OFN735_multdiv_operand_a_ex_5
0.8434 0.05212 0.00444 0.9 VDD 45.058,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC48_multdiv_operand_a_ex_12
0.8546 0.04279 0.00258 0.9 VDD 104.098,109.968 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC40_instr_rdata_id_21
0.8487 0.04937 0.00198 0.9 VDD 101.488,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC38_alu_op_b_mux_sel_1
0.8449 0.05144 0.003637 0.9 VDD 82.408,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC36_n151
0.8426 0.05272 0.004657 0.9 VDD 59.233,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC32_FE_OFN182_data_wdata_ex_10
0.8543 0.04383 0.001872 0.9 VDD 71.563,120.912 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC28_FE_OFN191_data_wdata_ex_7
0.8437 0.05206 0.004267 0.9 VDD 40.828,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC27_FE_OFN191_data_wdata_ex_7
0.8526 0.04409 0.003322 0.9 VDD 104.683,112.848 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC21_instr_rdata_id_20
0.8566 0.04104 0.002404 0.9 VDD 104.683,105.936 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC11_instr_rdata_id_23
0.8485 0.04843 0.003029 0.9 VDD 30.343,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC9_FE_OFN453_data_wdata_ex_2
0.8396 0.05476 0.005654 0.9 VDD 53.203,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC8_n156
0.8443 0.05173 0.004002 0.9 VDD 31.558,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC7_n156
0.8357 0.05721 0.007106 0.9 VDD 59.593,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC3_FE_OFN185_data_wdata_ex_9
0.8486 0.04932 0.002114 0.9 VDD 100.813,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_10_0
0.8485 0.04938 0.002151 0.9 VDD 101.263,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_9_0
0.8487 0.04924 0.002058 0.9 VDD 100.183,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_3_0
0.8486 0.04928 0.002083 0.9 VDD 100.453,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_2_0
0.8486 0.04928 0.002148 0.9 VDD 100.498,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_1_0
0.8483 0.04944 0.002285 0.9 VDD 103.018,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_RC_0_0
0.8488 0.04924 0.001962 0.9 VDD 104.188,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC899_imm_b_mux_sel_1
0.8515 0.04707 0.001476 0.9 VDD 101.668,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC856_n230
0.8537 0.04483 0.001509 0.9 VDD 102.298,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC851_instr_rdata_id_31
0.8529 0.04394 0.003131 0.9 VDD 104.188,112.848 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC850_instr_rdata_id_31
0.8493 0.04851 0.00223 0.9 VDD 105.718,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC837_id_wb_fsm_cs
0.85 0.04791 0.002064 0.9 VDD 103.288,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC825_instr_rdata_id_22
0.8484 0.04834 0.003242 0.9 VDD 69.988,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC818_data_wdata_ex_24
0.8433 0.0519 0.004823 0.9 VDD 45.958,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC817_data_wdata_ex_24
0.8514 0.04724 0.001345 0.9 VDD 101.218,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC811_instr_rdata_id_25
0.8352 0.05667 0.008084 0.9 VDD 59.998,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC786_multdiv_operand_a_ex_20
0.844 0.05147 0.004501 0.9 VDD 36.778,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC785_multdiv_operand_a_ex_20
0.8465 0.04977 0.003727 0.9 VDD 64.318,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC769_multdiv_operand_a_ex_1
0.8472 0.04957 0.003241 0.9 VDD 49.468,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC768_multdiv_operand_a_ex_1
0.8513 0.04667 0.00199 0.9 VDD 76.738,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC766_n13
0.8433 0.0525 0.004195 0.9 VDD 51.763,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC764_n13
0.8538 0.04505 0.001176 0.9 VDD 94.603,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC674_instr_rdata_id_15
0.84 0.05582 0.004143 0.9 VDD 50.548,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC636_dbg_reg_rdata_31
0.8497 0.04787 0.002435 0.9 VDD 96.178,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC625_n101
0.8489 0.04936 0.00177 0.9 VDD 101.578,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC624_n171
0.8496 0.04807 0.00237 0.9 VDD 98.338,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC609_n165
0.8487 0.04817 0.003158 0.9 VDD 70.438,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC592_data_wdata_ex_21
0.8515 0.04703 0.001442 0.9 VDD 100.858,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC582_n232
0.8434 0.05282 0.00375 0.9 VDD 49.108,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC577_data_wdata_ex_18
0.8444 0.0509 0.004672 0.9 VDD 87.808,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC558_n256
0.8496 0.04841 0.00201 0.9 VDD 102.118,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC551_n210
0.8505 0.04787 0.001626 0.9 VDD 102.883,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC496_instr_rdata_id_24
0.8496 0.04811 0.002279 0.9 VDD 105.178,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC479_data_misaligned
0.8493 0.04825 0.00246 0.9 VDD 106.978,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC476_data_misaligned
0.8512 0.04705 0.001722 0.9 VDD 96.088,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC432_alu_op_b_mux_sel_1
0.8495 0.04814 0.002315 0.9 VDD 99.238,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC431_alu_op_b_mux_sel_1
0.8478 0.04958 0.002624 0.9 VDD 103.018,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC396_instr_rdata_id_20
0.8533 0.04517 0.001508 0.9 VDD 80.878,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC385_data_wdata_ex_3
0.8511 0.04653 0.002392 0.9 VDD 35.113,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC384_data_wdata_ex_3
0.8492 0.04848 0.002343 0.9 VDD 94.288,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC382_n136
0.8475 0.04912 0.003329 0.9 VDD 63.958,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC352_data_wdata_ex_16
0.8337 0.05564 0.01065 0.9 VDD 59.998,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC342_multdiv_operand_a_ex_27
0.8435 0.05223 0.00429 0.9 VDD 38.893,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC341_multdiv_operand_a_ex_27
0.8423 0.05287 0.004859 0.9 VDD 57.928,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC332_data_wdata_ex_20
0.8485 0.04851 0.003006 0.9 VDD 69.178,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC320_data_wdata_ex_19
0.8401 0.05351 0.006353 0.9 VDD 65.488,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC316_multdiv_operand_a_ex_24
0.8436 0.05247 0.003941 0.9 VDD 47.893,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC315_multdiv_operand_a_ex_24
0.8432 0.05254 0.004293 0.9 VDD 52.303,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC305_FE_OFN176_data_wdata_ex_12
0.8399 0.05506 0.005067 0.9 VDD 66.253,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC301_FE_OFN179_data_wdata_ex_11
0.8421 0.05338 0.004503 0.9 VDD 67.603,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC293_FE_OFN188_data_wdata_ex_8
0.844 0.0523 0.003659 0.9 VDD 49.513,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC281_FE_OFN170_data_wdata_ex_15
0.8533 0.04459 0.002097 0.9 VDD 82.543,120.336 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC279_data_wdata_ex_4
0.8499 0.04712 0.003009 0.9 VDD 42.718,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC278_data_wdata_ex_4
0.852 0.04618 0.001791 0.9 VDD 85.558,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC276_FE_OFN161_data_wdata_ex_31
0.8428 0.05267 0.004523 0.9 VDD 56.218,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC269_FE_OFN173_data_wdata_ex_14
0.8461 0.05051 0.003433 0.9 VDD 96.448,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/FE_OFC145_dbg_reg_wreq
0.8429 0.05295 0.004178 0.9 VDD 47.533,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC646_wdata_a_q_31_dup
0.8427 0.05264 0.004642 0.9 VDD 61.393,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC949_wdata_a_q_10
0.8446 0.05064 0.004777 0.9 VDD 39.073,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC948_wdata_a_q_4
0.8462 0.05087 0.002904 0.9 VDD 102.928,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OCPC73_regfile_we_mux
0.846 0.04984 0.004127 0.9 VDD 56.308,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC62_n192
0.8445 0.0507 0.004839 0.9 VDD 57.613,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC57_n723
0.8452 0.05066 0.004141 0.9 VDD 57.388,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC54_n1532
0.845 0.05074 0.00424 0.9 VDD 33.628,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC46_n748
0.8379 0.05476 0.007352 0.9 VDD 58.918,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC45_n748
0.8445 0.05072 0.004753 0.9 VDD 56.668,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC44_n724
0.8398 0.0529 0.007328 0.9 VDD 56.533,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC34_n59
0.8454 0.0505 0.004131 0.9 VDD 60.223,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC31_n71
0.8456 0.05036 0.004043 0.9 VDD 61.573,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC30_n71
0.8482 0.04952 0.002251 0.9 VDD 102.523,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC26_0_net__2
0.8398 0.0529 0.007275 0.9 VDD 57.073,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC25_n746
0.8413 0.05216 0.006574 0.9 VDD 60.943,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC20_n738
0.8409 0.05236 0.006764 0.9 VDD 60.088,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC19_n97
0.8411 0.05247 0.006445 0.9 VDD 61.438,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC18_n97
0.8451 0.05071 0.004203 0.9 VDD 39.478,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC16_n436
0.8453 0.0506 0.004124 0.9 VDD 58.198,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC13_n46
0.8484 0.04833 0.003227 0.9 VDD 47.308,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC10_n890
0.8452 0.05065 0.004125 0.9 VDD 55.093,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC0_n242
0.8326 0.05673 0.01065 0.9 VDD 59.458,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_cfo_buf_00194
0.84 0.05343 0.006614 0.9 VDD 39.613,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00111
0.836 0.0563 0.007701 0.9 VDD 57.253,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00108
0.8382 0.05493 0.006875 0.9 VDD 58.603,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_cdb_buf_00430
0.8346 0.05814 0.007224 0.9 VDD 56.893,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_csf_buf_00144
0.833 0.05647 0.01057 0.9 VDD 61.753,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00118
0.8298 0.06081 0.009346 0.9 VDD 57.073,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CTS_ccl_a_buf_00116
0.8438 0.05245 0.003779 0.9 VDD 51.223,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_8_0
0.8436 0.0526 0.003779 0.9 VDD 51.223,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_7_0
0.8437 0.05256 0.003736 0.9 VDD 50.818,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_RC_6_0
0.8357 0.05544 0.008901 0.9 VDD 55.228,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC944_n1266
0.8423 0.05282 0.004894 0.9 VDD 58.693,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC934_n369
0.8445 0.05066 0.004882 0.9 VDD 58.333,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC931_n741
0.8402 0.05283 0.006957 0.9 VDD 55.093,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC929_n727
0.845 0.05078 0.004199 0.9 VDD 37.768,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC921_n392
0.8407 0.05261 0.006669 0.9 VDD 60.538,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC920_n83
0.8384 0.05693 0.004628 0.9 VDD 53.518,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC917_n907
0.8471 0.0495 0.003412 0.9 VDD 53.338,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC915_n205
0.8374 0.05451 0.008053 0.9 VDD 60.718,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC900_n81
0.846 0.04978 0.004199 0.9 VDD 58.558,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC892_n94
0.8494 0.0475 0.003102 0.9 VDD 53.068,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC887_n733
0.8378 0.0553 0.006876 0.9 VDD 54.058,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC886_n436
0.8428 0.05313 0.004034 0.9 VDD 50.188,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC881_n267
0.8408 0.05299 0.006189 0.9 VDD 57.073,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC880_n740
0.8462 0.0497 0.004138 0.9 VDD 60.088,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC852_n66
0.8452 0.05046 0.004325 0.9 VDD 59.503,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC846_n85
0.8468 0.04962 0.003557 0.9 VDD 56.578,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC822_n191
0.8459 0.04983 0.004224 0.9 VDD 56.263,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC821_n73
0.8478 0.04864 0.00353 0.9 VDD 45.778,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC809_n383
0.832 0.06066 0.007317 0.9 VDD 56.758,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC808_n383
0.8449 0.0507 0.004445 0.9 VDD 56.668,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC807_n383
0.8456 0.05055 0.003894 0.9 VDD 53.653,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC800_n69
0.8461 0.04951 0.004352 0.9 VDD 59.098,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC775_n406
0.8468 0.04964 0.003562 0.9 VDD 55.858,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC772_n1527
0.8375 0.05535 0.007146 0.9 VDD 54.463,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC741_n733
0.8316 0.06078 0.007578 0.9 VDD 57.658,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC712_n740
0.8448 0.05071 0.004452 0.9 VDD 56.398,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC706_n618
0.8375 0.0561 0.00642 0.9 VDD 58.018,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC694_n749
0.8469 0.04963 0.003477 0.9 VDD 54.148,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC691_n201
0.8454 0.05029 0.004344 0.9 VDD 53.338,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC686_n1
0.8413 0.05305 0.005627 0.9 VDD 34.573,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC652_wdata_a_q_30
0.8387 0.05511 0.006235 0.9 VDD 62.023,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC647_wdata_a_q_29
0.8416 0.05438 0.004013 0.9 VDD 48.883,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC646_wdata_a_q_31
0.8444 0.05074 0.004838 0.9 VDD 54.958,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC634_n397
0.8398 0.05295 0.007247 0.9 VDD 57.298,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC543_n55
0.8452 0.05064 0.004136 0.9 VDD 57.793,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC537_n47
0.8468 0.04968 0.003503 0.9 VDD 54.598,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC522_n207
0.8452 0.05071 0.004114 0.9 VDD 55.948,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/FE_OFC292_n202
0.8459 0.05019 0.003915 0.9 VDD 63.148,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/clk_en_reg
0.8404 0.05355 0.006027 0.9 VDD 64.948,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U2
0.843 0.0521 0.004925 0.9 VDD 63.688,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_WE_GLOBAL/U3
0.8423 0.05289 0.00482 0.9 VDD 57.388,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/clk_en_reg
0.836 0.05436 0.009597 0.9 VDD 63.508,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[1].CG_Inst/U2
0.8389 0.05411 0.007035 0.9 VDD 60.808,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/clk_en_reg
0.8367 0.05762 0.005638 0.9 VDD 62.698,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U2
0.8312 0.06062 0.008135 0.9 VDD 59.728,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[2].CG_Inst/U3
0.836 0.05696 0.007042 0.9 VDD 60.268,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/clk_en_reg
0.8346 0.0558 0.009557 0.9 VDD 63.328,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U2
0.838 0.05478 0.007201 0.9 VDD 58.378,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[3].CG_Inst/U3
0.8415 0.05471 0.003774 0.9 VDD 49.738,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/clk_en_reg
0.8345 0.05814 0.007369 0.9 VDD 63.418,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U2
0.8403 0.05552 0.004189 0.9 VDD 50.098,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[4].CG_Inst/U3
0.8388 0.05455 0.006655 0.9 VDD 60.538,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/clk_en_reg
0.8383 0.05524 0.006507 0.9 VDD 64.588,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U2
0.8357 0.05627 0.008078 0.9 VDD 60.628,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[5].CG_Inst/U3
0.8425 0.05274 0.004722 0.9 VDD 60.628,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/clk_en_reg
0.8404 0.05498 0.004612 0.9 VDD 64.948,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U2
0.8422 0.053 0.004809 0.9 VDD 60.718,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[6].CG_Inst/U3
0.8388 0.05536 0.005884 0.9 VDD 60.988,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/clk_en_reg
0.834 0.05621 0.009756 0.9 VDD 62.248,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U2
0.832 0.0582 0.009815 0.9 VDD 60.988,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[7].CG_Inst/U3
0.8381 0.05713 0.004727 0.9 VDD 59.728,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/clk_en_reg
0.8374 0.05529 0.007267 0.9 VDD 63.868,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U2
0.8322 0.0578 0.009978 0.9 VDD 57.928,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[8].CG_Inst/U3
0.8381 0.05584 0.006108 0.9 VDD 59.278,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/clk_en_reg
0.8341 0.05848 0.00745 0.9 VDD 63.058,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U2
0.8328 0.05669 0.01047 0.9 VDD 58.108,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[9].CG_Inst/U3
0.8382 0.05455 0.007251 0.9 VDD 59.548,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/clk_en_reg
0.8393 0.05407 0.006657 0.9 VDD 63.688,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U2
0.8371 0.05614 0.006803 0.9 VDD 59.728,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[10].CG_Inst/U3
0.8396 0.05365 0.006793 0.9 VDD 62.068,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/clk_en_reg
0.8378 0.05556 0.006627 0.9 VDD 63.868,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U2
0.8315 0.05931 0.00915 0.9 VDD 62.158,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[11].CG_Inst/U3
0.8422 0.05251 0.005333 0.9 VDD 53.968,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/clk_en_reg
0.8382 0.05316 0.008643 0.9 VDD 63.328,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U2
0.8369 0.05596 0.007176 0.9 VDD 54.508,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[12].CG_Inst/U3
0.8386 0.05663 0.004716 0.9 VDD 60.988,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/clk_en_reg
0.8401 0.05529 0.004633 0.9 VDD 64.228,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U2
0.8349 0.055 0.01011 0.9 VDD 60.628,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[13].CG_Inst/U3
0.8391 0.05506 0.005833 0.9 VDD 52.528,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/clk_en_reg
0.8364 0.05421 0.009397 0.9 VDD 63.868,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U2
0.837 0.05528 0.007679 0.9 VDD 53.878,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[14].CG_Inst/U3
0.8375 0.05578 0.006708 0.9 VDD 63.373,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/CTS_cdb_buf_00390
0.8396 0.05477 0.005665 0.9 VDD 62.518,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/clk_en_reg
0.8357 0.05451 0.009797 0.9 VDD 63.148,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U2
0.8328 0.05752 0.009721 0.9 VDD 62.968,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[15].CG_Inst/U3
0.8435 0.05258 0.00391 0.9 VDD 49.378,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/clk_en_reg
0.8379 0.0533 0.0088 0.9 VDD 62.968,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U2
0.8398 0.05619 0.003984 0.9 VDD 49.918,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[16].CG_Inst/U3
0.8438 0.05176 0.00443 0.9 VDD 48.028,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/clk_en_reg
0.8372 0.05549 0.007349 0.9 VDD 63.508,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U2
0.8413 0.05422 0.004489 0.9 VDD 48.478,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[17].CG_Inst/U3
0.8445 0.05136 0.004152 0.9 VDD 50.458,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/clk_en_reg
0.8351 0.0557 0.009164 0.9 VDD 63.238,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U2
0.8416 0.05414 0.004236 0.9 VDD 50.638,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[18].CG_Inst/U3
0.8425 0.05287 0.004589 0.9 VDD 55.408,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/clk_en_reg
0.8354 0.05544 0.009188 0.9 VDD 64.138,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U2
0.8395 0.05313 0.007353 0.9 VDD 56.218,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[19].CG_Inst/U3
0.8412 0.05347 0.005374 0.9 VDD 51.178,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/clk_en_reg
0.841 0.05278 0.006226 0.9 VDD 64.318,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U2
0.8385 0.05659 0.004938 0.9 VDD 51.628,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[20].CG_Inst/U3
0.8388 0.05391 0.007335 0.9 VDD 53.698,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/clk_en_reg
0.8407 0.05468 0.004625 0.9 VDD 64.498,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U2
0.8335 0.05804 0.008483 0.9 VDD 55.138,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[21].CG_Inst/U3
0.8439 0.05205 0.004017 0.9 VDD 46.768,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/clk_en_reg
0.8373 0.05719 0.005527 0.9 VDD 63.418,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U2
0.8424 0.05227 0.005307 0.9 VDD 47.218,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[22].CG_Inst/U3
0.8376 0.05617 0.006253 0.9 VDD 58.018,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/clk_en_reg
0.837 0.05746 0.005583 0.9 VDD 63.058,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U2
0.8313 0.05896 0.009756 0.9 VDD 58.198,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[23].CG_Inst/U3
0.8427 0.05282 0.004436 0.9 VDD 54.508,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/clk_en_reg
0.8369 0.05569 0.00743 0.9 VDD 63.148,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U2
0.8411 0.0527 0.00615 0.9 VDD 53.068,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[24].CG_Inst/U3
0.835 0.05573 0.009259 0.9 VDD 55.858,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/clk_en_reg
0.8342 0.05608 0.009739 0.9 VDD 62.608,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U2
0.8348 0.05875 0.006439 0.9 VDD 56.218,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[25].CG_Inst/U3
0.8392 0.05421 0.006574 0.9 VDD 55.138,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/clk_en_reg
0.8383 0.05476 0.006977 0.9 VDD 64.318,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U2
0.8332 0.05779 0.009029 0.9 VDD 55.768,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[26].CG_Inst/U3
0.8409 0.05347 0.005674 0.9 VDD 51.718,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/clk_en_reg
0.8409 0.05453 0.004614 0.9 VDD 64.858,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U2
0.8392 0.05626 0.004548 0.9 VDD 51.808,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[27].CG_Inst/U3
0.8376 0.05497 0.007447 0.9 VDD 58.288,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/clk_en_reg
0.8385 0.05303 0.008486 0.9 VDD 63.688,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U2
0.8368 0.05553 0.007697 0.9 VDD 56.488,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[28].CG_Inst/U3
0.8385 0.05498 0.006513 0.9 VDD 54.238,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/clk_en_reg
0.8356 0.05548 0.008963 0.9 VDD 63.778,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U2
0.8348 0.05707 0.00811 0.9 VDD 53.878,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[29].CG_Inst/U3
0.8401 0.05417 0.005726 0.9 VDD 51.808,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/clk_en_reg
0.8369 0.0541 0.00903 0.9 VDD 63.598,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U2
0.8357 0.05846 0.005853 0.9 VDD 52.348,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[30].CG_Inst/U3
0.838 0.05641 0.005597 0.9 VDD 51.718,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/clk_en_reg
0.8343 0.05594 0.009721 0.9 VDD 62.968,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U2
0.8383 0.05645 0.005255 0.9 VDD 51.808,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CG_CELL_WORD_ITER[31].CG_Inst/U3
0.844 0.05175 0.004212 0.9 VDD 43.348,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]
0.8474 0.04951 0.003111 0.9 VDD 20.578,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]
0.8371 0.05375 0.009172 0.9 VDD 61.798,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]
0.848 0.04866 0.003375 0.9 VDD 39.208,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]
0.8463 0.05038 0.003338 0.9 VDD 20.578,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]
0.8429 0.05329 0.003854 0.9 VDD 49.738,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]
0.8429 0.05255 0.004593 0.9 VDD 39.568,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]
0.8423 0.05242 0.005242 0.9 VDD 39.208,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]
0.8439 0.05212 0.003968 0.9 VDD 48.838,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]
0.8419 0.0526 0.005471 0.9 VDD 36.508,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]
0.8457 0.05085 0.0035 0.9 VDD 20.398,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]
0.8466 0.05014 0.003282 0.9 VDD 20.668,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]
0.8458 0.05071 0.00349 0.9 VDD 20.578,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]
0.8471 0.04979 0.003149 0.9 VDD 20.398,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]
0.8461 0.05048 0.003429 0.9 VDD 20.758,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]
0.8481 0.04897 0.002895 0.9 VDD 20.758,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]
0.8439 0.05178 0.00433 0.9 VDD 45.328,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]
0.8425 0.05271 0.004787 0.9 VDD 63.058,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]
0.8455 0.05094 0.003513 0.9 VDD 20.398,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]
0.8434 0.05198 0.004658 0.9 VDD 44.158,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]
0.8443 0.05163 0.004092 0.9 VDD 46.138,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]
0.8407 0.05291 0.006422 0.9 VDD 62.248,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]
0.8381 0.05423 0.007684 0.9 VDD 61.978,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]
0.8425 0.05272 0.004786 0.9 VDD 62.608,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]
0.8438 0.05195 0.00427 0.9 VDD 39.658,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]
0.8481 0.04855 0.003376 0.9 VDD 42.628,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]
0.8475 0.04882 0.003695 0.9 VDD 43.348,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]
0.8486 0.04829 0.00315 0.9 VDD 32.278,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]
0.8487 0.04847 0.002822 0.9 VDD 20.938,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]
0.8493 0.04796 0.002709 0.9 VDD 21.748,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]
0.8475 0.04883 0.003645 0.9 VDD 43.168,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]
0.8478 0.0485 0.003687 0.9 VDD 43.528,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]
0.8416 0.05371 0.004679 0.9 VDD 48.568,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]
0.8468 0.05003 0.003159 0.9 VDD 22.198,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]
0.8355 0.05671 0.007826 0.9 VDD 58.558,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]
0.8479 0.04841 0.003732 0.9 VDD 36.328,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]
0.8458 0.0508 0.003361 0.9 VDD 23.098,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]
0.8405 0.05397 0.005542 0.9 VDD 54.418,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]
0.8426 0.05242 0.004952 0.9 VDD 37.768,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]
0.8431 0.05217 0.004685 0.9 VDD 42.268,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]
0.8441 0.05207 0.003852 0.9 VDD 49.108,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]
0.8426 0.05246 0.004936 0.9 VDD 35.428,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]
0.8445 0.05202 0.00353 0.9 VDD 24.718,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]
0.8459 0.05078 0.003294 0.9 VDD 23.008,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]
0.8451 0.0514 0.003471 0.9 VDD 23.818,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]
0.8463 0.05043 0.003237 0.9 VDD 22.018,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]
0.8457 0.05091 0.003397 0.9 VDD 23.098,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]
0.8474 0.04956 0.00308 0.9 VDD 23.008,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]
0.844 0.05209 0.003934 0.9 VDD 48.568,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]
0.8415 0.05383 0.004648 0.9 VDD 59.098,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]
0.8449 0.05159 0.003498 0.9 VDD 23.908,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]
0.8433 0.05209 0.004603 0.9 VDD 43.168,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]
0.8435 0.05264 0.003895 0.9 VDD 48.478,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]
0.8426 0.05271 0.004699 0.9 VDD 58.738,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]
0.8402 0.05297 0.00681 0.9 VDD 58.378,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]
0.8426 0.05271 0.004648 0.9 VDD 59.098,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]
0.8451 0.05053 0.004387 0.9 VDD 42.178,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]
0.8479 0.04838 0.00377 0.9 VDD 39.838,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]
0.8482 0.04851 0.003252 0.9 VDD 47.938,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]
0.8481 0.04833 0.003527 0.9 VDD 32.998,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]
0.85 0.04756 0.002481 0.9 VDD 23.278,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]
0.8495 0.04785 0.002688 0.9 VDD 26.248,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]
0.8441 0.0521 0.003818 0.9 VDD 48.298,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]
0.8472 0.04914 0.003635 0.9 VDD 51.358,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]
0.8436 0.05234 0.004026 0.9 VDD 48.388,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]
0.8471 0.04969 0.003165 0.9 VDD 19.318,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]
0.833 0.05936 0.007667 0.9 VDD 62.068,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]
0.848 0.0482 0.003769 0.9 VDD 37.948,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]
0.8463 0.05036 0.003379 0.9 VDD 19.138,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]
0.8425 0.05313 0.004351 0.9 VDD 51.178,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]
0.8427 0.05268 0.004591 0.9 VDD 38.218,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]
0.8419 0.0527 0.005359 0.9 VDD 37.948,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]
0.8433 0.05241 0.004248 0.9 VDD 50.908,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]
0.8431 0.05266 0.004203 0.9 VDD 35.248,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]
0.8455 0.05103 0.003505 0.9 VDD 19.408,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]
0.8466 0.0502 0.003227 0.9 VDD 18.958,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]
0.8458 0.05068 0.003474 0.9 VDD 18.688,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]
0.8469 0.04994 0.003142 0.9 VDD 19.138,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]
0.846 0.05058 0.00341 0.9 VDD 18.868,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]
0.8481 0.04897 0.002888 0.9 VDD 19.768,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]
0.8439 0.05195 0.004101 0.9 VDD 47.758,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]
0.8425 0.05273 0.004751 0.9 VDD 61.708,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]
0.8454 0.05111 0.003532 0.9 VDD 19.138,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]
0.8427 0.05231 0.004972 0.9 VDD 41.728,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]
0.8436 0.05187 0.004527 0.9 VDD 42.268,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]
0.8405 0.05296 0.006551 0.9 VDD 61.348,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]
0.8393 0.05601 0.004712 0.9 VDD 61.258,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]
0.8427 0.05273 0.004566 0.9 VDD 61.708,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]
0.8438 0.05196 0.004269 0.9 VDD 38.668,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]
0.8482 0.04811 0.003689 0.9 VDD 42.178,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]
0.8486 0.04793 0.003507 0.9 VDD 44.968,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]
0.8481 0.04815 0.003697 0.9 VDD 35.518,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]
0.8491 0.04819 0.002706 0.9 VDD 21.298,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]
0.8495 0.04788 0.002647 0.9 VDD 21.028,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]
0.8467 0.04919 0.004107 0.9 VDD 46.048,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]
0.8483 0.04806 0.003631 0.9 VDD 43.168,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]
0.8442 0.05117 0.0046 0.9 VDD 45.688,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]
0.844 0.05149 0.004539 0.9 VDD 37.588,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]
0.8415 0.05352 0.005029 0.9 VDD 51.268,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]
0.8495 0.04734 0.003158 0.9 VDD 39.568,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]
0.8422 0.05229 0.005487 0.9 VDD 38.038,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]
0.8426 0.053 0.004363 0.9 VDD 50.278,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]
0.8428 0.05248 0.004678 0.9 VDD 41.908,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]
0.8438 0.05229 0.003958 0.9 VDD 39.928,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]
0.8447 0.05207 0.003194 0.9 VDD 49.828,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]
0.8436 0.05241 0.004021 0.9 VDD 36.238,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]
0.8434 0.05238 0.004182 0.9 VDD 35.788,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]
0.8441 0.05164 0.004291 0.9 VDD 38.398,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]
0.8437 0.05238 0.003948 0.9 VDD 35.788,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]
0.8435 0.05164 0.004866 0.9 VDD 38.038,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]
0.8437 0.05194 0.004331 0.9 VDD 38.218,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]
0.8497 0.04727 0.003018 0.9 VDD 34.978,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]
0.8445 0.05204 0.00343 0.9 VDD 48.748,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]
0.8445 0.05223 0.003258 0.9 VDD 52.078,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]
0.8434 0.05242 0.004189 0.9 VDD 35.518,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]
0.8438 0.05205 0.004136 0.9 VDD 45.328,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]
0.8378 0.05721 0.004947 0.9 VDD 50.998,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]
0.8437 0.05229 0.004009 0.9 VDD 52.258,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]
0.8419 0.05334 0.004781 0.9 VDD 51.178,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]
0.8436 0.05257 0.003818 0.9 VDD 52.168,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]
0.8431 0.05149 0.005381 0.9 VDD 38.668,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]
0.8495 0.04732 0.003151 0.9 VDD 40.738,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]
0.8493 0.04746 0.003227 0.9 VDD 45.508,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]
0.8495 0.04734 0.003146 0.9 VDD 38.308,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]
0.8496 0.04732 0.003107 0.9 VDD 36.778,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]
0.8499 0.0473 0.002756 0.9 VDD 35.878,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]
0.8489 0.04812 0.002937 0.9 VDD 49.468,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]
0.8499 0.04728 0.002808 0.9 VDD 42.628,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]
0.8437 0.05136 0.004965 0.9 VDD 42.628,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]
0.8451 0.05083 0.004101 0.9 VDD 31.828,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]
0.8408 0.0524 0.00676 0.9 VDD 59.908,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]
0.8456 0.0505 0.003914 0.9 VDD 37.408,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]
0.8442 0.05179 0.00401 0.9 VDD 31.648,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]
0.8328 0.05709 0.01008 0.9 VDD 59.818,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]
0.8437 0.05222 0.004104 0.9 VDD 40.198,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]
0.8438 0.05212 0.004044 0.9 VDD 42.898,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]
0.844 0.05237 0.003666 0.9 VDD 50.908,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]
0.8435 0.0524 0.004087 0.9 VDD 35.878,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]
0.8426 0.05256 0.004805 0.9 VDD 32.458,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]
0.8439 0.05212 0.004013 0.9 VDD 31.918,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]
0.8429 0.05241 0.004698 0.9 VDD 31.918,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]
0.8428 0.05271 0.00444 0.9 VDD 31.558,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]
0.8441 0.05181 0.004096 0.9 VDD 32.998,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]
0.8453 0.05065 0.004073 0.9 VDD 31.918,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]
0.8441 0.05215 0.003704 0.9 VDD 48.298,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]
0.8433 0.05262 0.004041 0.9 VDD 56.038,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]
0.8435 0.05225 0.004219 0.9 VDD 32.728,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]
0.8439 0.05207 0.004008 0.9 VDD 43.798,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]
0.8421 0.05209 0.005774 0.9 VDD 43.078,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]
0.8431 0.05267 0.004283 0.9 VDD 60.178,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]
0.8332 0.05703 0.009803 0.9 VDD 60.088,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]
0.8431 0.05267 0.004211 0.9 VDD 60.178,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]
0.8422 0.05262 0.005212 0.9 VDD 40.558,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]
0.8456 0.05043 0.003965 0.9 VDD 39.208,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]
0.843 0.05205 0.004993 0.9 VDD 51.538,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]
0.8457 0.05058 0.003772 0.9 VDD 34.528,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]
0.8448 0.05051 0.004732 0.9 VDD 32.548,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]
0.8448 0.05042 0.004769 0.9 VDD 32.728,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]
0.8461 0.04996 0.00395 0.9 VDD 43.798,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]
0.8451 0.05054 0.00437 0.9 VDD 54.148,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]
0.8433 0.05288 0.003834 0.9 VDD 48.838,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]
0.8473 0.04962 0.003109 0.9 VDD 21.658,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]
0.8352 0.05673 0.008066 0.9 VDD 59.458,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]
0.8478 0.04841 0.003759 0.9 VDD 37.318,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]
0.846 0.0506 0.003424 0.9 VDD 21.838,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]
0.8418 0.05377 0.004384 0.9 VDD 50.818,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]
0.8426 0.05246 0.004924 0.9 VDD 38.488,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]
0.8431 0.05219 0.0047 0.9 VDD 42.088,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]
0.8442 0.05208 0.003773 0.9 VDD 49.198,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]
0.8425 0.05246 0.005009 0.9 VDD 35.608,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]
0.845 0.05146 0.003537 0.9 VDD 23.008,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]
0.8461 0.0506 0.003318 0.9 VDD 22.108,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]
0.8457 0.05087 0.003476 0.9 VDD 22.378,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]
0.8464 0.05035 0.003266 0.9 VDD 21.748,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]
0.8458 0.05078 0.003418 0.9 VDD 22.198,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]
0.8475 0.04939 0.003105 0.9 VDD 21.928,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]
0.844 0.05198 0.003986 0.9 VDD 48.208,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]
0.8428 0.05272 0.004509 0.9 VDD 59.548,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]
0.8451 0.05143 0.003496 0.9 VDD 22.828,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]
0.8433 0.0521 0.004621 0.9 VDD 42.988,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]
0.842 0.0529 0.005142 0.9 VDD 47.578,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]
0.8402 0.05299 0.006802 0.9 VDD 59.278,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]
0.8373 0.0549 0.007849 0.9 VDD 58.468,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]
0.843 0.05246 0.004512 0.9 VDD 59.638,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]
0.8426 0.05186 0.005527 0.9 VDD 41.548,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]
0.8479 0.04835 0.003749 0.9 VDD 40.738,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]
0.8486 0.04815 0.003265 0.9 VDD 46.498,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]
0.848 0.04837 0.003613 0.9 VDD 34.078,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]
0.8498 0.04768 0.002485 0.9 VDD 24.448,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]
0.8501 0.04739 0.002505 0.9 VDD 24.988,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]
0.8456 0.05031 0.004049 0.9 VDD 47.758,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]
0.848 0.04894 0.003051 0.9 VDD 49.648,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]
0.8442 0.05161 0.004234 0.9 VDD 41.998,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]
0.844 0.05086 0.005135 0.9 VDD 32.458,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]
0.8408 0.05286 0.006356 0.9 VDD 57.748,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]
0.8448 0.05079 0.004434 0.9 VDD 37.048,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]
0.8441 0.05185 0.004071 0.9 VDD 32.548,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]
0.8352 0.05481 0.01003 0.9 VDD 58.738,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]
0.8432 0.05257 0.004208 0.9 VDD 39.478,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]
0.8436 0.05231 0.004067 0.9 VDD 43.168,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]
0.8441 0.05239 0.00349 0.9 VDD 49.738,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]
0.8434 0.05234 0.004217 0.9 VDD 37.678,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]
0.8429 0.05239 0.004684 0.9 VDD 32.638,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]
0.8429 0.05219 0.004942 0.9 VDD 32.548,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]
0.8424 0.05247 0.005172 0.9 VDD 32.188,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]
0.8423 0.05289 0.004834 0.9 VDD 32.548,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]
0.8422 0.05266 0.005121 0.9 VDD 31.918,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]
0.8448 0.05108 0.00415 0.9 VDD 32.638,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]
0.8441 0.05213 0.003742 0.9 VDD 47.308,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]
0.843 0.0527 0.004272 0.9 VDD 55.858,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]
0.8429 0.05258 0.004559 0.9 VDD 32.818,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]
0.844 0.052 0.003958 0.9 VDD 44.788,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]
0.8414 0.05252 0.006051 0.9 VDD 41.998,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]
0.8429 0.05301 0.004133 0.9 VDD 57.928,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]
0.837 0.05663 0.006384 0.9 VDD 56.038,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]
0.843 0.05275 0.004248 0.9 VDD 58.018,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]
0.8441 0.05163 0.004262 0.9 VDD 41.098,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]
0.8449 0.05066 0.004445 0.9 VDD 40.378,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]
0.8443 0.05142 0.004236 0.9 VDD 50.638,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]
0.8448 0.0508 0.004402 0.9 VDD 36.148,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]
0.8455 0.05063 0.003869 0.9 VDD 31.738,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]
0.8453 0.05069 0.003958 0.9 VDD 32.638,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]
0.8455 0.05043 0.004116 0.9 VDD 43.078,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]
0.8411 0.05245 0.006443 0.9 VDD 53.788,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]
0.8438 0.05226 0.003974 0.9 VDD 48.118,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]
0.8474 0.0495 0.003093 0.9 VDD 19.228,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]
0.8356 0.05654 0.007857 0.9 VDD 61.168,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]
0.8478 0.0484 0.003775 0.9 VDD 38.938,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]
0.8462 0.05046 0.003379 0.9 VDD 19.138,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]
0.8425 0.05306 0.004433 0.9 VDD 50.908,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]
0.8434 0.05196 0.004595 0.9 VDD 38.848,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]
0.8427 0.05275 0.004573 0.9 VDD 37.318,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]
0.8436 0.05244 0.003932 0.9 VDD 51.088,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]
0.8417 0.05282 0.005493 0.9 VDD 36.148,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]
0.8456 0.05092 0.003492 0.9 VDD 18.688,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]
0.8465 0.0502 0.00333 0.9 VDD 19.138,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]
0.8457 0.05082 0.003474 0.9 VDD 18.688,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]
0.8468 0.04994 0.003275 0.9 VDD 19.138,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]
0.846 0.05058 0.003384 0.9 VDD 18.958,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]
0.8486 0.04846 0.002891 0.9 VDD 19.948,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]
0.844 0.0518 0.004197 0.9 VDD 46.858,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]
0.843 0.05243 0.004562 0.9 VDD 61.438,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]
0.8454 0.05103 0.003532 0.9 VDD 19.138,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]
0.8431 0.05211 0.00478 0.9 VDD 43.258,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]
0.8432 0.05225 0.004532 0.9 VDD 42.178,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]
0.8391 0.05435 0.006539 0.9 VDD 61.438,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]
0.8332 0.05671 0.01005 0.9 VDD 60.808,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]
0.8428 0.05243 0.004752 0.9 VDD 61.438,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]
0.8438 0.05193 0.004269 0.9 VDD 38.668,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]
0.848 0.04831 0.003715 0.9 VDD 41.638,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]
0.8485 0.04814 0.003329 0.9 VDD 44.698,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]
0.8479 0.04839 0.003668 0.9 VDD 34.978,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]
0.849 0.04816 0.00282 0.9 VDD 20.758,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]
0.8497 0.04767 0.002652 0.9 VDD 21.748,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]
0.8463 0.04949 0.00426 0.9 VDD 45.148,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]
0.8484 0.04825 0.003372 0.9 VDD 42.898,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]
0.8445 0.05149 0.00396 0.9 VDD 47.848,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]
0.8437 0.05114 0.005199 0.9 VDD 37.228,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]
0.8359 0.05547 0.008674 0.9 VDD 55.768,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]
0.8497 0.04724 0.00307 0.9 VDD 38.848,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]
0.8438 0.05195 0.00423 0.9 VDD 36.688,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]
0.8344 0.05686 0.008745 0.9 VDD 54.958,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]
0.8436 0.05253 0.003896 0.9 VDD 41.368,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]
0.8436 0.05236 0.004003 0.9 VDD 38.398,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]
0.8446 0.0521 0.00327 0.9 VDD 52.978,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]
0.8436 0.05239 0.004019 0.9 VDD 37.228,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]
0.8432 0.05264 0.004155 0.9 VDD 34.438,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]
0.8422 0.05235 0.005452 0.9 VDD 37.048,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]
0.8436 0.05238 0.004052 0.9 VDD 34.618,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]
0.842 0.05311 0.004877 0.9 VDD 37.228,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]
0.8435 0.05194 0.004562 0.9 VDD 36.958,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]
0.8499 0.04716 0.002956 0.9 VDD 34.978,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]
0.8445 0.05197 0.00352 0.9 VDD 46.678,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]
0.8439 0.05231 0.003793 0.9 VDD 55.498,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]
0.8436 0.05242 0.003991 0.9 VDD 34.438,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]
0.8441 0.05213 0.003814 0.9 VDD 42.808,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]
0.844 0.05194 0.004062 0.9 VDD 48.478,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]
0.8427 0.05285 0.004459 0.9 VDD 55.588,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]
0.8374 0.05693 0.005662 0.9 VDD 52.798,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]
0.8438 0.05256 0.003629 0.9 VDD 55.588,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]
0.844 0.05093 0.005054 0.9 VDD 39.748,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]
0.8497 0.0472 0.003059 0.9 VDD 40.828,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]
0.8502 0.04687 0.002938 0.9 VDD 45.958,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]
0.8497 0.04724 0.003057 0.9 VDD 37.948,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]
0.8505 0.04655 0.002991 0.9 VDD 35.788,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]
0.8505 0.04652 0.002937 0.9 VDD 34.618,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]
0.85 0.04729 0.002719 0.9 VDD 48.748,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]
0.8498 0.04712 0.003109 0.9 VDD 42.628,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]
0.8427 0.05274 0.004551 0.9 VDD 48.838,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]
0.8464 0.05058 0.003065 0.9 VDD 24.268,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]
0.834 0.05616 0.009804 0.9 VDD 56.848,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]
0.8481 0.04864 0.003306 0.9 VDD 36.058,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]
0.8457 0.05098 0.003336 0.9 VDD 24.718,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]
0.842 0.05271 0.005286 0.9 VDD 53.698,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]
0.8419 0.05321 0.004861 0.9 VDD 38.218,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]
0.8424 0.05285 0.004725 0.9 VDD 40.828,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]
0.844 0.05215 0.00384 0.9 VDD 49.198,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]
0.8417 0.0534 0.004913 0.9 VDD 36.688,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]
0.8447 0.05178 0.00356 0.9 VDD 23.548,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]
0.8461 0.05066 0.003204 0.9 VDD 24.628,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]
0.8451 0.05147 0.003477 0.9 VDD 24.268,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]
0.8464 0.05035 0.003203 0.9 VDD 23.998,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]
0.8455 0.05113 0.003336 0.9 VDD 24.718,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]
0.8473 0.04973 0.002958 0.9 VDD 24.178,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]
0.8439 0.05186 0.004193 0.9 VDD 46.588,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]
0.8402 0.05413 0.005708 0.9 VDD 59.278,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]
0.8447 0.05173 0.003553 0.9 VDD 23.908,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]
0.8429 0.0525 0.004562 0.9 VDD 42.898,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]
0.8427 0.05344 0.00391 0.9 VDD 48.298,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]
0.8429 0.05246 0.004669 0.9 VDD 59.458,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]
0.8373 0.05478 0.007949 0.9 VDD 59.368,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]
0.8404 0.05385 0.005708 0.9 VDD 59.278,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]
0.845 0.0506 0.00442 0.9 VDD 41.278,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]
0.848 0.04865 0.003384 0.9 VDD 40.108,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]
0.8482 0.04866 0.003178 0.9 VDD 48.028,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]
0.8483 0.04855 0.003178 0.9 VDD 32.818,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]
0.849 0.04815 0.002846 0.9 VDD 26.698,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]
0.849 0.04823 0.002802 0.9 VDD 27.688,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]
0.8429 0.05329 0.003772 0.9 VDD 49.648,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]
0.8475 0.04925 0.003235 0.9 VDD 51.628,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]
0.8438 0.05157 0.004602 0.9 VDD 42.898,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]
0.8448 0.0509 0.004321 0.9 VDD 33.988,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]
0.8364 0.0543 0.009251 0.9 VDD 60.268,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]
0.8445 0.0511 0.004448 0.9 VDD 37.858,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]
0.8432 0.05172 0.005082 0.9 VDD 33.358,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]
0.8335 0.05626 0.01024 0.9 VDD 57.658,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]
0.8433 0.05251 0.004177 0.9 VDD 40.648,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]
0.8435 0.0524 0.00412 0.9 VDD 42.178,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]
0.8438 0.0525 0.003653 0.9 VDD 50.998,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]
0.8433 0.05238 0.004295 0.9 VDD 34.528,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]
0.8427 0.05244 0.004872 0.9 VDD 34.258,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]
0.8436 0.05229 0.004133 0.9 VDD 33.538,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]
0.8432 0.05263 0.004149 0.9 VDD 33.988,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]
0.8443 0.05136 0.004297 0.9 VDD 33.718,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]
0.842 0.05276 0.005286 0.9 VDD 32.818,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]
0.8445 0.05122 0.004284 0.9 VDD 34.168,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]
0.8442 0.05233 0.003501 0.9 VDD 49.108,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]
0.8429 0.05271 0.004367 0.9 VDD 56.758,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]
0.8423 0.05264 0.005019 0.9 VDD 34.258,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]
0.844 0.05209 0.003948 0.9 VDD 45.058,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]
0.8451 0.05057 0.004338 0.9 VDD 43.078,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]
0.8427 0.05306 0.004281 0.9 VDD 60.088,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]
0.8355 0.05845 0.006005 0.9 VDD 60.088,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]
0.8428 0.05271 0.004485 0.9 VDD 58.018,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]
0.8435 0.05165 0.004839 0.9 VDD 38.938,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]
0.8448 0.05071 0.004454 0.9 VDD 39.478,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]
0.8416 0.05406 0.00433 0.9 VDD 50.548,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]
0.8444 0.05121 0.004394 0.9 VDD 35.968,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]
0.8451 0.05077 0.004094 0.9 VDD 34.528,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]
0.8452 0.05074 0.004037 0.9 VDD 33.628,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]
0.8453 0.05039 0.004315 0.9 VDD 43.438,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]
0.8431 0.05203 0.004854 0.9 VDD 52.438,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]
0.845 0.05064 0.004318 0.9 VDD 46.678,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]
0.8444 0.05116 0.004431 0.9 VDD 36.958,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]
0.8344 0.05925 0.00639 0.9 VDD 53.878,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]
0.8497 0.04723 0.003069 0.9 VDD 39.838,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]
0.8437 0.05195 0.004308 0.9 VDD 36.688,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]
0.8371 0.05481 0.00811 0.9 VDD 53.878,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]
0.8424 0.05267 0.004907 0.9 VDD 39.838,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]
0.8431 0.0529 0.004022 0.9 VDD 36.508,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]
0.8446 0.05211 0.003303 0.9 VDD 53.068,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]
0.8423 0.05277 0.004963 0.9 VDD 38.668,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]
0.8434 0.05243 0.004124 0.9 VDD 33.718,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]
0.8434 0.05233 0.004276 0.9 VDD 37.408,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]
0.8437 0.05236 0.003917 0.9 VDD 33.988,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]
0.8435 0.05162 0.004878 0.9 VDD 37.138,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]
0.8427 0.05281 0.00454 0.9 VDD 36.418,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]
0.8502 0.04703 0.002802 0.9 VDD 32.638,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]
0.8441 0.05196 0.003957 0.9 VDD 46.228,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]
0.8445 0.05227 0.003271 0.9 VDD 53.158,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]
0.8436 0.05241 0.003954 0.9 VDD 33.358,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]
0.8431 0.05236 0.004555 0.9 VDD 42.898,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]
0.8408 0.05521 0.003942 0.9 VDD 49.198,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]
0.843 0.05273 0.004284 0.9 VDD 53.878,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]
0.8397 0.05402 0.006229 0.9 VDD 54.238,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]
0.8439 0.05253 0.003604 0.9 VDD 54.148,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]
0.8438 0.05107 0.005159 0.9 VDD 38.128,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]
0.8498 0.04715 0.003034 0.9 VDD 41.998,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]
0.85 0.04696 0.003008 0.9 VDD 44.878,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]
0.8497 0.04722 0.003029 0.9 VDD 36.868,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]
0.85 0.0471 0.002888 0.9 VDD 33.808,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]
0.8507 0.04646 0.002851 0.9 VDD 33.268,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]
0.85 0.04723 0.002795 0.9 VDD 47.848,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]
0.85 0.04707 0.002979 0.9 VDD 43.438,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]
0.8441 0.05148 0.004462 0.9 VDD 44.608,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]
0.8432 0.05216 0.00465 0.9 VDD 30.478,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]
0.838 0.05517 0.006829 0.9 VDD 61.888,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]
0.844 0.05072 0.005233 0.9 VDD 37.228,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]
0.8439 0.05154 0.004566 0.9 VDD 30.568,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]
0.8326 0.05764 0.009762 0.9 VDD 58.378,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]
0.8434 0.05228 0.004316 0.9 VDD 38.848,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]
0.8436 0.05221 0.004197 0.9 VDD 42.358,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]
0.8439 0.05247 0.003643 0.9 VDD 50.008,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]
0.8433 0.0524 0.00432 0.9 VDD 35.518,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]
0.8433 0.05244 0.004309 0.9 VDD 30.568,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]
0.8448 0.05126 0.003897 0.9 VDD 30.568,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]
0.8433 0.05228 0.004432 0.9 VDD 30.658,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]
0.8433 0.05246 0.004229 0.9 VDD 30.208,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]
0.8434 0.0525 0.004098 0.9 VDD 30.478,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]
0.8456 0.05051 0.00388 0.9 VDD 30.298,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]
0.8439 0.05235 0.003699 0.9 VDD 49.108,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]
0.8427 0.05268 0.004623 0.9 VDD 59.278,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]
0.8437 0.05223 0.004095 0.9 VDD 30.838,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]
0.8437 0.05215 0.00415 0.9 VDD 43.258,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]
0.8447 0.05071 0.004616 0.9 VDD 44.698,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]
0.8401 0.0541 0.005822 0.9 VDD 60.268,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]
0.838 0.05494 0.007069 0.9 VDD 59.998,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]
0.8413 0.05411 0.004636 0.9 VDD 60.088,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]
0.8423 0.05291 0.004832 0.9 VDD 39.118,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]
0.8441 0.05061 0.00531 0.9 VDD 39.478,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]
0.8456 0.05033 0.00407 0.9 VDD 52.618,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]
0.8442 0.05074 0.005074 0.9 VDD 34.438,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]
0.8455 0.05023 0.004308 0.9 VDD 30.568,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]
0.847 0.04909 0.003937 0.9 VDD 30.478,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]
0.8464 0.04967 0.003894 0.9 VDD 45.508,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]
0.8455 0.05051 0.003983 0.9 VDD 53.968,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]
0.8438 0.05201 0.004151 0.9 VDD 47.308,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]
0.8476 0.04924 0.003112 0.9 VDD 20.938,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]
0.8364 0.05624 0.007397 0.9 VDD 57.028,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]
0.8474 0.04895 0.003688 0.9 VDD 37.588,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]
0.8461 0.05048 0.003386 0.9 VDD 20.758,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]
0.8424 0.05263 0.004959 0.9 VDD 52.798,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]
0.8433 0.05244 0.00426 0.9 VDD 39.028,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]
0.8436 0.05217 0.004217 0.9 VDD 41.908,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]
0.8442 0.05199 0.003851 0.9 VDD 48.298,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]
0.8432 0.05255 0.004253 0.9 VDD 37.498,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]
0.8454 0.05112 0.003511 0.9 VDD 21.478,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]
0.8465 0.05021 0.003335 0.9 VDD 21.028,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]
0.8456 0.05096 0.003487 0.9 VDD 21.568,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]
0.8468 0.04994 0.003279 0.9 VDD 21.028,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]
0.8459 0.05071 0.003396 0.9 VDD 20.758,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]
0.8477 0.04932 0.002972 0.9 VDD 21.478,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]
0.8442 0.05189 0.003879 0.9 VDD 47.938,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]
0.8431 0.05245 0.004481 0.9 VDD 56.758,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]
0.8454 0.05105 0.003548 0.9 VDD 21.028,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]
0.8438 0.052 0.004159 0.9 VDD 43.438,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]
0.844 0.05193 0.004043 0.9 VDD 47.038,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]
0.8425 0.05293 0.004596 0.9 VDD 57.208,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]
0.8409 0.05289 0.006204 0.9 VDD 56.398,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]
0.8429 0.05263 0.004481 0.9 VDD 56.758,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]
0.8435 0.05191 0.004562 0.9 VDD 41.368,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]
0.8474 0.04886 0.003721 0.9 VDD 42.448,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]
0.8478 0.04863 0.003539 0.9 VDD 45.958,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]
0.8477 0.04883 0.003481 0.9 VDD 32.728,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]
0.8483 0.04892 0.002822 0.9 VDD 23.098,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]
0.849 0.04833 0.002699 0.9 VDD 25.438,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]
0.8467 0.04957 0.003757 0.9 VDD 47.938,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]
0.8475 0.04916 0.00338 0.9 VDD 47.938,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]
0.8435 0.0514 0.005081 0.9 VDD 41.728,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]
0.8423 0.05274 0.004924 0.9 VDD 33.088,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]
0.8408 0.05267 0.006565 0.9 VDD 58.648,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]
0.845 0.05079 0.004188 0.9 VDD 37.048,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]
0.844 0.05187 0.004146 0.9 VDD 32.908,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]
0.839 0.05629 0.004726 0.9 VDD 59.188,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]
0.8435 0.05228 0.004208 0.9 VDD 39.478,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]
0.8437 0.05214 0.004107 0.9 VDD 42.448,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]
0.8438 0.05241 0.003769 0.9 VDD 51.808,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]
0.8434 0.05236 0.004206 0.9 VDD 36.688,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]
0.8417 0.05337 0.004886 0.9 VDD 33.088,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]
0.8438 0.05146 0.004695 0.9 VDD 33.358,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]
0.8433 0.05256 0.004098 0.9 VDD 33.088,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]
0.8423 0.053 0.004672 0.9 VDD 33.178,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]
0.8429 0.05278 0.004332 0.9 VDD 33.088,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]
0.8451 0.05071 0.004176 0.9 VDD 32.908,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]
0.8442 0.05197 0.003809 0.9 VDD 46.588,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]
0.843 0.05266 0.004292 0.9 VDD 56.038,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]
0.8425 0.05261 0.004919 0.9 VDD 33.358,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]
0.8438 0.05219 0.003998 0.9 VDD 44.248,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]
0.8431 0.05084 0.006096 0.9 VDD 41.818,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]
0.8428 0.05305 0.004194 0.9 VDD 59.548,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]
0.8336 0.05579 0.01065 0.9 VDD 59.458,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]
0.843 0.05267 0.004313 0.9 VDD 59.098,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]
0.8432 0.05147 0.005284 0.9 VDD 39.838,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]
0.8452 0.0506 0.004179 0.9 VDD 41.278,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]
0.8435 0.05167 0.004854 0.9 VDD 51.358,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]
0.845 0.0508 0.004161 0.9 VDD 36.058,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]
0.8463 0.05001 0.00364 0.9 VDD 32.548,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]
0.846 0.05001 0.003958 0.9 VDD 32.638,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]
0.8463 0.04974 0.003928 0.9 VDD 44.608,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]
0.8404 0.05282 0.006764 0.9 VDD 54.598,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]
0.843 0.05273 0.004223 0.9 VDD 47.398,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]
0.8415 0.05326 0.005216 0.9 VDD 36.688,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]
0.8388 0.05424 0.006948 0.9 VDD 52.708,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]
0.8485 0.04819 0.003308 0.9 VDD 39.658,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]
0.8438 0.05193 0.004251 0.9 VDD 34.798,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]
0.8407 0.05369 0.005626 0.9 VDD 52.708,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]
0.8436 0.05222 0.004138 0.9 VDD 42.268,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]
0.8432 0.05255 0.004206 0.9 VDD 39.838,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]
0.844 0.0525 0.003471 0.9 VDD 50.998,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]
0.8432 0.05263 0.004211 0.9 VDD 36.958,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]
0.8437 0.05231 0.003976 0.9 VDD 31.198,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]
0.8443 0.05151 0.004183 0.9 VDD 34.438,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]
0.844 0.05212 0.003914 0.9 VDD 31.288,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]
0.8442 0.0514 0.004372 0.9 VDD 34.618,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]
0.8437 0.05188 0.004458 0.9 VDD 34.798,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]
0.8486 0.04797 0.003439 0.9 VDD 32.098,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]
0.8442 0.05198 0.00385 0.9 VDD 46.138,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]
0.8438 0.05262 0.003579 0.9 VDD 53.248,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]
0.8434 0.05258 0.004015 0.9 VDD 31.828,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]
0.8438 0.05221 0.004027 0.9 VDD 44.068,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]
0.8419 0.05397 0.00409 0.9 VDD 48.298,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]
0.8432 0.05265 0.004182 0.9 VDD 52.978,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]
0.8379 0.05682 0.005309 0.9 VDD 52.708,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]
0.8436 0.05251 0.003857 0.9 VDD 53.068,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]
0.8415 0.05339 0.005122 0.9 VDD 38.758,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]
0.8485 0.04817 0.00332 0.9 VDD 40.738,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]
0.8487 0.04784 0.003429 0.9 VDD 45.958,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]
0.8486 0.0482 0.003248 0.9 VDD 37.588,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]
0.8487 0.04815 0.00315 0.9 VDD 35.518,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]
0.8484 0.04803 0.003527 0.9 VDD 32.998,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]
0.8462 0.04991 0.003897 0.9 VDD 52.078,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]
0.8487 0.048 0.003282 0.9 VDD 44.068,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]
0.8447 0.05067 0.004589 0.9 VDD 46.138,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]
0.8432 0.05149 0.005355 0.9 VDD 37.768,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]
0.8361 0.05804 0.005812 0.9 VDD 51.898,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]
0.8496 0.04722 0.003158 0.9 VDD 40.018,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]
0.8438 0.05187 0.004331 0.9 VDD 38.218,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]
0.8401 0.05577 0.004143 0.9 VDD 50.548,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]
0.8437 0.05244 0.003848 0.9 VDD 42.268,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]
0.8433 0.05275 0.00399 0.9 VDD 38.938,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]
0.8446 0.05212 0.003313 0.9 VDD 49.558,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]
0.843 0.05296 0.00401 0.9 VDD 35.338,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]
0.8432 0.05264 0.004185 0.9 VDD 35.338,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]
0.8434 0.05228 0.00429 0.9 VDD 38.308,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]
0.8438 0.05224 0.003945 0.9 VDD 35.518,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]
0.8421 0.05304 0.004864 0.9 VDD 38.128,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]
0.8435 0.05195 0.004586 0.9 VDD 37.858,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]
0.8498 0.04716 0.003013 0.9 VDD 34.888,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]
0.8446 0.052 0.003447 0.9 VDD 47.488,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]
0.844 0.05245 0.003553 0.9 VDD 52.438,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]
0.8439 0.05242 0.003639 0.9 VDD 35.248,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]
0.8444 0.05201 0.00361 0.9 VDD 45.598,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]
0.8396 0.05636 0.004072 0.9 VDD 50.098,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]
0.8437 0.05231 0.004012 0.9 VDD 52.258,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]
0.8394 0.05571 0.004897 0.9 VDD 50.908,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]
0.8439 0.05257 0.003535 0.9 VDD 52.168,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]
0.8439 0.05149 0.004582 0.9 VDD 38.758,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]
0.8496 0.0473 0.003129 0.9 VDD 41.908,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]
0.8498 0.04717 0.003003 0.9 VDD 44.968,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]
0.8496 0.04724 0.003136 0.9 VDD 37.768,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]
0.8497 0.04721 0.003086 0.9 VDD 36.238,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]
0.8496 0.0473 0.003069 0.9 VDD 35.878,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]
0.8492 0.04813 0.002703 0.9 VDD 49.558,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]
0.8496 0.04726 0.003092 0.9 VDD 43.078,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]
0.8427 0.0518 0.005491 0.9 VDD 43.348,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]
0.8441 0.05172 0.004176 0.9 VDD 28.678,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]
0.8401 0.05506 0.004883 0.9 VDD 52.528,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]
0.8443 0.05043 0.005301 0.9 VDD 39.118,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]
0.8447 0.05143 0.003837 0.9 VDD 29.128,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]
0.8389 0.05585 0.00529 0.9 VDD 51.268,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]
0.8433 0.05237 0.00432 0.9 VDD 38.668,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]
0.8434 0.05229 0.004263 0.9 VDD 40.738,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]
0.8435 0.05267 0.003848 0.9 VDD 51.898,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]
0.8433 0.05239 0.00433 0.9 VDD 37.498,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]
0.8435 0.05217 0.004296 0.9 VDD 29.218,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]
0.8437 0.05223 0.004041 0.9 VDD 29.128,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]
0.8443 0.052 0.003738 0.9 VDD 28.138,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]
0.8436 0.05221 0.00415 0.9 VDD 29.038,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]
0.8437 0.05235 0.003987 0.9 VDD 29.398,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]
0.8461 0.05031 0.003623 0.9 VDD 28.498,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]
0.8441 0.05197 0.003944 0.9 VDD 46.318,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]
0.8435 0.05255 0.003907 0.9 VDD 52.528,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]
0.844 0.05204 0.003942 0.9 VDD 29.038,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]
0.844 0.052 0.004019 0.9 VDD 45.328,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]
0.8432 0.05195 0.004841 0.9 VDD 43.528,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]
0.8434 0.05259 0.003983 0.9 VDD 53.428,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]
0.8428 0.05312 0.004096 0.9 VDD 50.278,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]
0.8433 0.05278 0.003969 0.9 VDD 53.248,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]
0.8438 0.05188 0.004328 0.9 VDD 39.118,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]
0.8443 0.05033 0.005327 0.9 VDD 40.828,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]
0.8454 0.05086 0.003734 0.9 VDD 48.928,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]
0.8441 0.05075 0.005189 0.9 VDD 36.328,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]
0.8461 0.04997 0.003919 0.9 VDD 28.858,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]
0.8473 0.04961 0.00306 0.9 VDD 26.338,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]
0.8452 0.04987 0.004921 0.9 VDD 44.248,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]
0.844 0.05213 0.003883 0.9 VDD 51.718,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]
0.8419 0.05416 0.003982 0.9 VDD 49.108,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]
0.8464 0.0503 0.003294 0.9 VDD 25.798,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]
0.8363 0.05606 0.007674 0.9 VDD 56.668,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]
0.8474 0.04893 0.003628 0.9 VDD 36.058,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]
0.8455 0.05109 0.003433 0.9 VDD 25.618,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]
0.8394 0.05441 0.006147 0.9 VDD 56.218,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]
0.8418 0.05319 0.004976 0.9 VDD 38.398,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]
0.8422 0.0529 0.00485 0.9 VDD 40.468,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]
0.8436 0.05251 0.00388 0.9 VDD 48.928,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]
0.8416 0.0534 0.00505 0.9 VDD 36.688,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]
0.8441 0.05221 0.003704 0.9 VDD 25.708,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]
0.8453 0.05139 0.003349 0.9 VDD 25.528,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]
0.8447 0.05174 0.003522 0.9 VDD 25.708,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]
0.8453 0.05139 0.003332 0.9 VDD 25.528,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]
0.8453 0.05124 0.003433 0.9 VDD 25.618,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]
0.8466 0.05027 0.003146 0.9 VDD 25.618,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]
0.8437 0.05199 0.0043 0.9 VDD 45.688,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]
0.8404 0.05415 0.00542 0.9 VDD 57.118,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]
0.8443 0.05195 0.003704 0.9 VDD 25.708,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]
0.8428 0.05259 0.004653 0.9 VDD 42.898,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]
0.8436 0.05187 0.004504 0.9 VDD 48.208,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]
0.843 0.05266 0.004377 0.9 VDD 56.848,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]
0.8405 0.05294 0.00654 0.9 VDD 57.478,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]
0.841 0.05364 0.005381 0.9 VDD 56.848,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]
0.8419 0.05308 0.004984 0.9 VDD 40.558,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]
0.8473 0.04894 0.003736 0.9 VDD 39.748,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]
0.8466 0.04991 0.003488 0.9 VDD 50.818,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]
0.8477 0.04884 0.003439 0.9 VDD 32.908,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]
0.8487 0.04843 0.00292 0.9 VDD 26.608,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]
0.8482 0.04866 0.003169 0.9 VDD 29.758,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]
0.845 0.05113 0.00389 0.9 VDD 47.218,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]
0.846 0.05019 0.00382 0.9 VDD 51.988,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]
0.8445 0.0513 0.004198 0.9 VDD 47.578,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]
0.8447 0.05092 0.004398 0.9 VDD 34.978,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]
0.8403 0.05397 0.005717 0.9 VDD 52.168,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]
0.848 0.04819 0.003771 0.9 VDD 39.748,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]
0.844 0.05177 0.004239 0.9 VDD 34.528,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]
0.841 0.05495 0.004077 0.9 VDD 50.008,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]
0.8436 0.05233 0.004105 0.9 VDD 42.898,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]
0.8432 0.0526 0.004217 0.9 VDD 38.488,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]
0.8443 0.05228 0.003397 0.9 VDD 49.828,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]
0.8432 0.05263 0.004216 0.9 VDD 37.408,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]
0.8439 0.05229 0.003811 0.9 VDD 30.658,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]
0.8434 0.05237 0.004183 0.9 VDD 34.438,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]
0.8441 0.0521 0.003815 0.9 VDD 30.748,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]
0.8436 0.05137 0.005066 0.9 VDD 33.898,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]
0.844 0.05191 0.004137 0.9 VDD 33.898,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]
0.8483 0.04827 0.003411 0.9 VDD 31.828,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]
0.8442 0.05195 0.003885 0.9 VDD 45.778,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]
0.844 0.05246 0.003555 0.9 VDD 52.618,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]
0.8435 0.05255 0.003962 0.9 VDD 31.018,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]
0.8438 0.05214 0.004077 0.9 VDD 43.348,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]
0.8435 0.05237 0.00412 0.9 VDD 49.108,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]
0.8436 0.05231 0.004093 0.9 VDD 52.258,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]
0.8378 0.05688 0.005279 0.9 VDD 52.618,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]
0.8437 0.05246 0.003801 0.9 VDD 52.528,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]
0.8415 0.05335 0.005173 0.9 VDD 37.858,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]
0.8481 0.04816 0.003737 0.9 VDD 41.098,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]
0.8489 0.04788 0.003227 0.9 VDD 45.508,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]
0.8481 0.04818 0.003735 0.9 VDD 36.418,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]
0.8483 0.04808 0.003606 0.9 VDD 33.988,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]
0.8489 0.04786 0.003266 0.9 VDD 30.568,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]
0.8467 0.04985 0.003472 0.9 VDD 51.898,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]
0.8486 0.04807 0.003306 0.9 VDD 42.988,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]
0.8425 0.05336 0.004101 0.9 VDD 48.208,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]
0.8462 0.05044 0.003368 0.9 VDD 26.518,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]
0.8409 0.0531 0.006013 0.9 VDD 56.398,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]
0.8474 0.04894 0.003649 0.9 VDD 36.238,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]
0.8451 0.05118 0.003684 0.9 VDD 26.428,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]
0.8385 0.05437 0.007098 0.9 VDD 56.038,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]
0.8424 0.0527 0.004952 0.9 VDD 38.848,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]
0.8426 0.05265 0.004791 0.9 VDD 41.278,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]
0.8435 0.05263 0.003841 0.9 VDD 49.558,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]
0.8422 0.05267 0.005082 0.9 VDD 35.158,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]
0.8443 0.05191 0.003775 0.9 VDD 26.428,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]
0.8452 0.05135 0.003426 0.9 VDD 26.338,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]
0.8444 0.05181 0.003772 0.9 VDD 26.248,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]
0.8448 0.05163 0.00355 0.9 VDD 26.518,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]
0.8452 0.05133 0.003512 0.9 VDD 26.428,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]
0.8474 0.04946 0.003171 0.9 VDD 25.888,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]
0.8435 0.05228 0.004251 0.9 VDD 46.588,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]
0.8406 0.05415 0.005285 0.9 VDD 56.218,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]
0.8441 0.05206 0.003875 0.9 VDD 26.608,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]
0.8435 0.05217 0.004365 0.9 VDD 45.688,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]
0.8436 0.05183 0.004573 0.9 VDD 46.588,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]
0.8429 0.05263 0.00446 0.9 VDD 56.218,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]
0.8327 0.05813 0.009168 0.9 VDD 56.758,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]
0.8414 0.05346 0.005098 0.9 VDD 55.048,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]
0.8445 0.05089 0.004612 0.9 VDD 39.928,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]
0.8474 0.04894 0.003694 0.9 VDD 39.478,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]
0.8469 0.0498 0.003333 0.9 VDD 50.368,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]
0.8472 0.04922 0.003559 0.9 VDD 34.078,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]
0.8481 0.04887 0.003011 0.9 VDD 27.418,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]
0.8476 0.04909 0.003304 0.9 VDD 30.478,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]
0.8443 0.0517 0.00396 0.9 VDD 47.848,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]
0.8462 0.05017 0.003609 0.9 VDD 51.898,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]
0.8436 0.05198 0.004416 0.9 VDD 44.158,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]
0.8471 0.0497 0.003172 0.9 VDD 20.668,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]
0.8323 0.05985 0.007857 0.9 VDD 61.168,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]
0.8476 0.04866 0.003712 0.9 VDD 38.398,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]
0.8463 0.05037 0.003335 0.9 VDD 19.588,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]
0.842 0.05423 0.003804 0.9 VDD 49.198,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]
0.843 0.05238 0.00457 0.9 VDD 41.098,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]
0.8427 0.05223 0.005024 0.9 VDD 41.278,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]
0.8439 0.05228 0.003858 0.9 VDD 49.918,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]
0.8418 0.05277 0.005432 0.9 VDD 37.048,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]
0.8457 0.05084 0.003493 0.9 VDD 19.498,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]
0.8466 0.05013 0.003281 0.9 VDD 19.678,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]
0.8459 0.0507 0.003392 0.9 VDD 19.588,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]
0.847 0.04979 0.00317 0.9 VDD 19.858,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]
0.8461 0.05047 0.003424 0.9 VDD 19.768,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]
0.8481 0.04897 0.002967 0.9 VDD 20.758,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]
0.844 0.05174 0.004303 0.9 VDD 46.498,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]
0.8425 0.05273 0.004771 0.9 VDD 62.158,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]
0.8456 0.05093 0.003493 0.9 VDD 19.498,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]
0.8436 0.05183 0.004527 0.9 VDD 45.058,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]
0.8441 0.05169 0.004247 0.9 VDD 46.318,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]
0.8394 0.05414 0.006408 0.9 VDD 62.338,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]
0.8339 0.05634 0.009728 0.9 VDD 61.708,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]
0.8425 0.05274 0.004801 0.9 VDD 61.708,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]
0.8435 0.05194 0.004582 0.9 VDD 40.468,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]
0.8477 0.04855 0.003717 0.9 VDD 42.628,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]
0.8476 0.04876 0.003647 0.9 VDD 44.338,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]
0.8479 0.04879 0.003358 0.9 VDD 31.828,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]
0.8484 0.04865 0.00291 0.9 VDD 21.838,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]
0.8493 0.0481 0.002649 0.9 VDD 23.008,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]
0.8476 0.04878 0.003612 0.9 VDD 44.068,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]
0.8479 0.04843 0.003642 0.9 VDD 44.428,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]
0.8437 0.05161 0.004667 0.9 VDD 41.998,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]
0.8435 0.05091 0.005617 0.9 VDD 34.528,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]
0.83 0.06071 0.009314 0.9 VDD 58.558,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]
0.8448 0.05075 0.004455 0.9 VDD 38.578,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]
0.8439 0.05191 0.004202 0.9 VDD 33.808,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]
0.8338 0.05647 0.009755 0.9 VDD 56.758,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]
0.8433 0.0525 0.004191 0.9 VDD 40.738,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]
0.8434 0.05244 0.004165 0.9 VDD 41.638,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]
0.8442 0.05243 0.003413 0.9 VDD 50.098,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]
0.8434 0.0523 0.004298 0.9 VDD 34.618,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]
0.8426 0.05243 0.004926 0.9 VDD 33.808,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]
0.8444 0.05147 0.004133 0.9 VDD 33.538,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]
0.8432 0.05263 0.004175 0.9 VDD 34.528,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]
0.8438 0.05131 0.004914 0.9 VDD 32.998,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]
0.8427 0.05288 0.004415 0.9 VDD 34.168,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]
0.8449 0.05077 0.00431 0.9 VDD 34.528,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]
0.8441 0.05223 0.003629 0.9 VDD 48.118,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]
0.8437 0.05272 0.003631 0.9 VDD 57.208,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]
0.843 0.0523 0.004711 0.9 VDD 34.528,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]
0.8441 0.05211 0.003744 0.9 VDD 47.128,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]
0.8449 0.05067 0.004387 0.9 VDD 42.178,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]
0.8428 0.05298 0.004186 0.9 VDD 57.118,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]
0.8334 0.05603 0.01053 0.9 VDD 58.558,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]
0.8427 0.0527 0.004569 0.9 VDD 59.008,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]
0.8436 0.05164 0.004797 0.9 VDD 39.838,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]
0.8447 0.05087 0.004445 0.9 VDD 40.378,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]
0.8404 0.05454 0.005063 0.9 VDD 51.448,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]
0.8444 0.05125 0.004345 0.9 VDD 35.068,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]
0.8458 0.05006 0.004094 0.9 VDD 34.528,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]
0.8459 0.05004 0.004031 0.9 VDD 33.538,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]
0.8455 0.05028 0.004251 0.9 VDD 44.338,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]
0.8408 0.05463 0.004583 0.9 VDD 51.628,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]
0.8439 0.05184 0.004255 0.9 VDD 42.358,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]
0.8463 0.05039 0.003303 0.9 VDD 26.518,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]
0.8385 0.05504 0.00645 0.9 VDD 53.428,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]
0.8445 0.05069 0.004763 0.9 VDD 38.038,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]
0.8455 0.05119 0.003297 0.9 VDD 25.348,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]
0.8403 0.05515 0.004513 0.9 VDD 50.368,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]
0.8429 0.05234 0.004791 0.9 VDD 39.748,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]
0.843 0.05229 0.004737 0.9 VDD 40.648,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]
0.843 0.05301 0.004015 0.9 VDD 51.718,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]
0.8426 0.05245 0.004922 0.9 VDD 36.328,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]
0.8442 0.05196 0.00389 0.9 VDD 26.878,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]
0.8459 0.05076 0.003349 0.9 VDD 25.528,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]
0.8443 0.05184 0.003826 0.9 VDD 26.248,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]
0.8465 0.05033 0.003193 0.9 VDD 25.438,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]
0.8445 0.05189 0.003634 0.9 VDD 26.518,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]
0.8475 0.0495 0.003046 0.9 VDD 25.528,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]
0.8438 0.05185 0.00431 0.9 VDD 45.598,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]
0.8421 0.05318 0.004677 0.9 VDD 52.798,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]
0.8441 0.05201 0.003938 0.9 VDD 27.418,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]
0.8434 0.05219 0.004401 0.9 VDD 44.698,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]
0.8429 0.0517 0.005437 0.9 VDD 44.878,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]
0.8434 0.05245 0.004148 0.9 VDD 52.798,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]
0.8401 0.05453 0.005347 0.9 VDD 52.618,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]
0.8427 0.05315 0.004128 0.9 VDD 52.618,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]
0.8438 0.05188 0.004314 0.9 VDD 40.198,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]
0.8441 0.05055 0.005324 0.9 VDD 40.378,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]
0.8465 0.04975 0.003734 0.9 VDD 48.928,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]
0.8444 0.05064 0.004927 0.9 VDD 33.538,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]
0.8469 0.04967 0.003386 0.9 VDD 26.698,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]
0.8469 0.04964 0.003432 0.9 VDD 26.878,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]
0.8455 0.04997 0.004504 0.9 VDD 43.618,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]
0.8465 0.04995 0.003529 0.9 VDD 50.098,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]
0.8431 0.05152 0.005408 0.9 VDD 45.508,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]
0.8459 0.05054 0.003545 0.9 VDD 27.688,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]
0.8383 0.056 0.005697 0.9 VDD 55.228,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]
0.8445 0.05075 0.004716 0.9 VDD 36.418,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]
0.8447 0.05153 0.00376 0.9 VDD 28.408,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]
0.837 0.05426 0.008737 0.9 VDD 55.408,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]
0.8427 0.05229 0.00497 0.9 VDD 38.218,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]
0.8428 0.05212 0.005125 0.9 VDD 42.628,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]
0.8438 0.05236 0.003859 0.9 VDD 50.098,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]
0.8429 0.05231 0.004782 0.9 VDD 35.428,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]
0.8429 0.05277 0.004283 0.9 VDD 28.948,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]
0.8443 0.05191 0.003777 0.9 VDD 27.688,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]
0.8439 0.05201 0.004083 0.9 VDD 27.958,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]
0.8452 0.05088 0.003971 0.9 VDD 28.228,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]
0.8446 0.05152 0.003916 0.9 VDD 28.768,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]
0.8463 0.0502 0.003483 0.9 VDD 27.598,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]
0.8436 0.05224 0.004124 0.9 VDD 48.928,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]
0.843 0.05261 0.004403 0.9 VDD 53.968,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]
0.8435 0.05235 0.004175 0.9 VDD 29.488,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]
0.8431 0.05195 0.004913 0.9 VDD 45.328,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]
0.8439 0.05155 0.004582 0.9 VDD 45.238,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]
0.8422 0.05342 0.004336 0.9 VDD 54.688,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]
0.8414 0.05283 0.005821 0.9 VDD 55.228,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]
0.8408 0.05413 0.005082 0.9 VDD 54.958,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]
0.8425 0.0524 0.005103 0.9 VDD 41.548,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]
0.8447 0.05057 0.004765 0.9 VDD 40.108,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]
0.8467 0.04956 0.003751 0.9 VDD 52.348,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]
0.845 0.05059 0.004399 0.9 VDD 33.088,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]
0.846 0.05001 0.003983 0.9 VDD 29.128,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]
0.8473 0.04901 0.003699 0.9 VDD 29.218,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]
0.8458 0.04961 0.00462 0.9 VDD 45.508,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]
0.8462 0.04975 0.004054 0.9 VDD 54.508,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]
0.8437 0.05182 0.004478 0.9 VDD 43.168,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]
0.847 0.04989 0.003075 0.9 VDD 23.188,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]
0.837 0.05585 0.007124 0.9 VDD 56.128,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]
0.8471 0.04922 0.003684 0.9 VDD 38.038,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]
0.8458 0.05087 0.003373 0.9 VDD 23.818,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]
0.8434 0.05254 0.004058 0.9 VDD 51.988,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]
0.8433 0.05246 0.004261 0.9 VDD 38.488,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]
0.8435 0.05225 0.004229 0.9 VDD 41.458,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]
0.8439 0.05222 0.003892 0.9 VDD 51.178,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]
0.8432 0.0526 0.004219 0.9 VDD 35.788,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]
0.8451 0.05138 0.003488 0.9 VDD 23.098,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]
0.8459 0.05091 0.003212 0.9 VDD 23.728,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]
0.8452 0.05136 0.003447 0.9 VDD 23.638,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]
0.8468 0.05009 0.003125 0.9 VDD 23.368,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]
0.8455 0.05104 0.003438 0.9 VDD 23.908,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]
0.8478 0.04925 0.002969 0.9 VDD 23.278,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]
0.8441 0.05183 0.004055 0.9 VDD 45.328,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]
0.8433 0.05242 0.004282 0.9 VDD 55.408,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]
0.845 0.05145 0.003527 0.9 VDD 23.638,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]
0.8437 0.0521 0.004179 0.9 VDD 42.988,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]
0.844 0.05181 0.004212 0.9 VDD 43.348,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]
0.8429 0.05258 0.004484 0.9 VDD 55.858,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]
0.84 0.05419 0.005852 0.9 VDD 55.318,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]
0.8432 0.05244 0.004344 0.9 VDD 56.308,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]
0.8438 0.05191 0.004254 0.9 VDD 41.368,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]
0.8473 0.04905 0.00366 0.9 VDD 42.628,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]
0.8477 0.04883 0.003471 0.9 VDD 46.768,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]
0.8474 0.04918 0.003469 0.9 VDD 32.548,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]
0.8482 0.0489 0.002908 0.9 VDD 23.008,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]
0.8483 0.04876 0.002887 0.9 VDD 26.338,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]
0.8467 0.04938 0.003945 0.9 VDD 46.948,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]
0.8475 0.04911 0.003402 0.9 VDD 47.758,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]
0.8426 0.05184 0.005514 0.9 VDD 42.448,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]
0.8449 0.0507 0.004441 0.9 VDD 29.668,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]
0.8394 0.05547 0.005168 0.9 VDD 53.428,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]
0.846 0.05004 0.003963 0.9 VDD 39.118,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]
0.8445 0.05164 0.00389 0.9 VDD 29.668,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]
0.8413 0.05444 0.004245 0.9 VDD 49.468,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]
0.8435 0.05237 0.004112 0.9 VDD 38.578,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]
0.8438 0.05216 0.004071 0.9 VDD 41.998,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]
0.8436 0.05267 0.003756 0.9 VDD 51.898,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]
0.8436 0.05225 0.004098 0.9 VDD 36.508,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]
0.8431 0.05239 0.004457 0.9 VDD 30.028,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]
0.8438 0.05184 0.004385 0.9 VDD 29.668,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]
0.8433 0.05224 0.00444 0.9 VDD 30.118,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]
0.8432 0.05242 0.004356 0.9 VDD 30.028,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]
0.8431 0.05235 0.004582 0.9 VDD 29.398,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]
0.8458 0.05042 0.003756 0.9 VDD 29.398,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]
0.8442 0.05194 0.003874 0.9 VDD 46.138,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]
0.8434 0.05277 0.003857 0.9 VDD 53.158,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]
0.8439 0.0521 0.00403 0.9 VDD 30.028,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]
0.844 0.05206 0.003973 0.9 VDD 44.518,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]
0.8429 0.05231 0.00479 0.9 VDD 42.538,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]
0.8431 0.05285 0.004044 0.9 VDD 54.328,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]
0.8375 0.0564 0.006055 0.9 VDD 52.168,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]
0.8435 0.05257 0.003934 0.9 VDD 54.238,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]
0.8426 0.05188 0.005506 0.9 VDD 38.758,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]
0.8461 0.04995 0.00398 0.9 VDD 41.368,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]
0.8455 0.05078 0.003724 0.9 VDD 48.928,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]
0.846 0.05007 0.003889 0.9 VDD 36.778,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]
0.8465 0.04984 0.003608 0.9 VDD 29.488,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]
0.8468 0.04982 0.003369 0.9 VDD 29.218,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]
0.8461 0.04989 0.003974 0.9 VDD 42.448,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]
0.8425 0.05197 0.005541 0.9 VDD 52.258,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]
0.8452 0.05029 0.004493 0.9 VDD 45.238,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]
0.8405 0.05331 0.006186 0.9 VDD 37.318,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]
0.8336 0.0597 0.006692 0.9 VDD 54.778,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]
0.8491 0.04754 0.003315 0.9 VDD 40.108,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]
0.8438 0.05195 0.004286 0.9 VDD 35.788,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]
0.8341 0.05667 0.009259 0.9 VDD 55.858,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]
0.8436 0.05226 0.004175 0.9 VDD 41.368,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]
0.8441 0.05232 0.003628 0.9 VDD 40.018,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]
0.8444 0.05228 0.003299 0.9 VDD 49.828,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]
0.8434 0.05238 0.004218 0.9 VDD 38.038,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]
0.8433 0.05262 0.004071 0.9 VDD 32.908,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]
0.8434 0.0524 0.004231 0.9 VDD 35.698,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]
0.8435 0.05232 0.004214 0.9 VDD 32.638,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]
0.8441 0.05144 0.004433 0.9 VDD 35.518,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]
0.8427 0.05286 0.004478 0.9 VDD 35.158,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]
0.8502 0.04716 0.002667 0.9 VDD 32.818,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]
0.8443 0.05218 0.003561 0.9 VDD 48.658,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]
0.8436 0.05255 0.003808 0.9 VDD 56.128,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]
0.8433 0.05263 0.004096 0.9 VDD 33.178,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]
0.8443 0.05218 0.003569 0.9 VDD 42.898,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]
0.8436 0.05258 0.003803 0.9 VDD 49.378,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]
0.843 0.05258 0.0044 0.9 VDD 55.858,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]
0.8371 0.05682 0.0061 0.9 VDD 55.138,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]
0.8437 0.0527 0.003632 0.9 VDD 55.948,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]
0.8415 0.05342 0.005061 0.9 VDD 39.658,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]
0.8492 0.04753 0.003316 0.9 VDD 42.268,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]
0.8491 0.04779 0.003076 0.9 VDD 47.758,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]
0.8492 0.04753 0.003268 0.9 VDD 38.128,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]
0.8495 0.04742 0.003053 0.9 VDD 33.898,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]
0.8499 0.04741 0.002691 0.9 VDD 33.448,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]
0.848 0.04853 0.003472 0.9 VDD 51.898,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]
0.8492 0.04749 0.003264 0.9 VDD 44.608,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]
0.8442 0.05147 0.004322 0.9 VDD 46.138,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]
0.846 0.05044 0.003551 0.9 VDD 26.878,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]
0.8387 0.05588 0.00544 0.9 VDD 54.328,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]
0.8471 0.04924 0.003657 0.9 VDD 36.508,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]
0.8448 0.05128 0.003906 0.9 VDD 27.418,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]
0.8406 0.05482 0.004621 0.9 VDD 53.338,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]
0.8423 0.0527 0.004965 0.9 VDD 38.128,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]
0.8423 0.05267 0.005074 0.9 VDD 40.468,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]
0.8429 0.0529 0.004199 0.9 VDD 51.088,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]
0.8422 0.05269 0.005066 0.9 VDD 36.058,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]
0.8435 0.05251 0.004021 0.9 VDD 27.418,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]
0.8449 0.05152 0.003556 0.9 VDD 27.418,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]
0.8439 0.05201 0.004071 0.9 VDD 27.238,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]
0.8455 0.05077 0.003764 0.9 VDD 27.328,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]
0.8448 0.05141 0.003775 0.9 VDD 27.598,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]
0.8472 0.04964 0.003134 0.9 VDD 26.968,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]
0.8428 0.05327 0.003894 0.9 VDD 49.198,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]
0.841 0.05411 0.004922 0.9 VDD 54.058,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]
0.844 0.05214 0.003885 0.9 VDD 27.328,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]
0.8432 0.05232 0.004469 0.9 VDD 44.788,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]
0.843 0.05281 0.004232 0.9 VDD 47.398,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]
0.8425 0.05328 0.004225 0.9 VDD 53.518,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]
0.8402 0.05517 0.00465 0.9 VDD 54.238,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]
0.8418 0.05333 0.004888 0.9 VDD 53.878,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]
0.8439 0.05147 0.004611 0.9 VDD 39.838,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]
0.846 0.04918 0.004773 0.9 VDD 39.568,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]
0.8471 0.04941 0.003514 0.9 VDD 50.818,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]
0.8472 0.04923 0.003602 0.9 VDD 34.978,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]
0.8479 0.04883 0.003251 0.9 VDD 26.968,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]
0.8479 0.04895 0.003113 0.9 VDD 28.408,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]
0.8457 0.0505 0.003825 0.9 VDD 48.208,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]
0.8469 0.04949 0.003562 0.9 VDD 51.628,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]
0.844 0.05176 0.004218 0.9 VDD 43.168,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]
0.8468 0.05009 0.003064 0.9 VDD 24.448,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]
0.8329 0.06014 0.006983 0.9 VDD 55.678,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]
0.846 0.04921 0.004774 0.9 VDD 38.668,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]
0.8457 0.05101 0.003334 0.9 VDD 24.268,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]
0.8427 0.05346 0.003852 0.9 VDD 50.098,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]
0.8427 0.05239 0.004916 0.9 VDD 38.668,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]
0.8429 0.05228 0.004796 0.9 VDD 40.738,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]
0.8436 0.05239 0.004039 0.9 VDD 51.898,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]
0.8425 0.05245 0.005022 0.9 VDD 34.708,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]
0.8448 0.05172 0.003505 0.9 VDD 24.898,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]
0.8457 0.05116 0.003174 0.9 VDD 24.628,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]
0.845 0.05158 0.003451 0.9 VDD 24.988,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]
0.8467 0.05023 0.003101 0.9 VDD 24.538,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]
0.8456 0.05106 0.003357 0.9 VDD 24.178,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]
0.8477 0.04939 0.002951 0.9 VDD 24.538,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]
0.8438 0.05185 0.004329 0.9 VDD 45.598,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]
0.8436 0.05234 0.004106 0.9 VDD 53.248,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]
0.8446 0.05178 0.003585 0.9 VDD 25.348,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]
0.8436 0.05195 0.004436 0.9 VDD 44.698,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]
0.844 0.0518 0.004213 0.9 VDD 43.258,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]
0.8434 0.05238 0.004217 0.9 VDD 54.058,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]
0.839 0.055 0.005956 0.9 VDD 53.788,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]
0.8435 0.05246 0.004081 0.9 VDD 52.978,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]
0.8439 0.05181 0.004265 0.9 VDD 42.088,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]
0.8463 0.04906 0.004685 0.9 VDD 42.358,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]
0.8467 0.04974 0.003573 0.9 VDD 48.838,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]
0.8464 0.0492 0.004384 0.9 VDD 32.998,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]
0.8478 0.04935 0.002888 0.9 VDD 24.718,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]
0.8478 0.04934 0.00289 0.9 VDD 25.258,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]
0.8464 0.04901 0.004558 0.9 VDD 43.258,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]
0.8472 0.04911 0.003667 0.9 VDD 48.388,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]
0.8425 0.05197 0.005526 0.9 VDD 41.638,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]
0.8453 0.05074 0.003911 0.9 VDD 30.298,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]
0.8416 0.05277 0.005596 0.9 VDD 54.868,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]
0.8457 0.05005 0.004205 0.9 VDD 38.668,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]
0.8443 0.05172 0.00397 0.9 VDD 30.568,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]
0.8433 0.05289 0.003811 0.9 VDD 49.378,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]
0.8438 0.05225 0.003934 0.9 VDD 38.488,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]
0.8439 0.0522 0.003875 0.9 VDD 41.008,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]
0.8442 0.05228 0.003501 0.9 VDD 49.738,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]
0.8438 0.05226 0.003945 0.9 VDD 37.588,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]
0.8424 0.05303 0.004539 0.9 VDD 30.568,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]
0.8442 0.05193 0.00388 0.9 VDD 30.388,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]
0.8431 0.0523 0.00456 0.9 VDD 30.928,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]
0.8447 0.05103 0.004302 0.9 VDD 29.758,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]
0.8427 0.05247 0.004787 0.9 VDD 30.298,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]
0.8453 0.05085 0.003892 0.9 VDD 30.388,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]
0.8441 0.05223 0.003624 0.9 VDD 49.198,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]
0.8435 0.05256 0.00395 0.9 VDD 54.058,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]
0.8436 0.05228 0.004158 0.9 VDD 31.738,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]
0.8442 0.05193 0.003893 0.9 VDD 45.868,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]
0.8445 0.05084 0.004628 0.9 VDD 41.908,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]
0.843 0.05291 0.004106 0.9 VDD 55.408,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]
0.8379 0.05645 0.005674 0.9 VDD 51.808,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]
0.8434 0.0526 0.004034 0.9 VDD 55.048,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]
0.8423 0.05221 0.005514 0.9 VDD 39.208,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]
0.8459 0.04993 0.004168 0.9 VDD 41.728,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]
0.8454 0.05085 0.00375 0.9 VDD 49.108,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]
0.8458 0.05008 0.00417 0.9 VDD 36.328,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]
0.8458 0.0505 0.0037 0.9 VDD 30.208,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]
0.8464 0.0499 0.003721 0.9 VDD 30.388,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]
0.8453 0.05053 0.004153 0.9 VDD 42.178,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]
0.8437 0.05173 0.004553 0.9 VDD 51.538,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]
0.8444 0.05031 0.005312 0.9 VDD 42.538,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[28]
0.8422 0.05242 0.00536 0.9 VDD 35.068,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[27]
0.8377 0.05654 0.005775 0.9 VDD 51.538,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[26]
0.8423 0.05258 0.005132 0.9 VDD 43.168,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[25]
0.843 0.05215 0.004863 0.9 VDD 45.778,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[24]
0.8414 0.05405 0.004567 0.9 VDD 52.258,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[23]
0.8413 0.05359 0.005084 0.9 VDD 34.888,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[22]
0.8423 0.05264 0.005022 0.9 VDD 34.708,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[21]
0.8419 0.05324 0.004862 0.9 VDD 34.708,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[20]
0.8417 0.05269 0.005572 0.9 VDD 34.708,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[19]
0.8415 0.05326 0.005239 0.9 VDD 34.978,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[18]
0.8416 0.05289 0.00555 0.9 VDD 34.348,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[17]
0.8435 0.05126 0.005242 0.9 VDD 34.708,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[16]
0.8417 0.05405 0.00429 0.9 VDD 52.258,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[15]
0.84 0.05403 0.006004 0.9 VDD 61.978,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[14]
0.8415 0.05359 0.00494 0.9 VDD 34.888,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[13]
0.8427 0.05322 0.004102 0.9 VDD 49.018,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[12]
0.8414 0.05469 0.003934 0.9 VDD 49.018,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[11]
0.8412 0.05401 0.004756 0.9 VDD 61.888,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[10]
0.8341 0.05531 0.01064 0.9 VDD 61.168,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[9]
0.84 0.054 0.006004 0.9 VDD 61.978,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[8]
0.8416 0.05299 0.005383 0.9 VDD 38.758,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[7]
0.8445 0.05021 0.005322 0.9 VDD 42.448,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[6]
0.845 0.05061 0.004363 0.9 VDD 53.968,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[5]
0.8449 0.05038 0.004708 0.9 VDD 42.178,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[4]
0.8444 0.05058 0.005061 0.9 VDD 34.258,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[3]
0.8446 0.05076 0.004641 0.9 VDD 34.618,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[2]
0.8407 0.05407 0.005208 0.9 VDD 51.628,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[1]
0.846 0.04959 0.004363 0.9 VDD 53.968,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[0]
0.8417 0.05434 0.003984 0.9 VDD 48.838,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[31]
0.8416 0.05311 0.005257 0.9 VDD 34.888,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[30]
0.8391 0.05444 0.006508 0.9 VDD 63.418,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/wdata_a_q_reg[29]
0.8453 0.05059 0.004065 0.9 VDD 54.598,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U3
0.8467 0.04978 0.003551 0.9 VDD 55.498,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U5
0.8453 0.05067 0.004041 0.9 VDD 54.778,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U6
0.846 0.04959 0.004428 0.9 VDD 57.253,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U8
0.8462 0.04969 0.004127 0.9 VDD 60.313,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U9
0.8448 0.05057 0.004661 0.9 VDD 54.328,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U11
0.8431 0.05092 0.00597 0.9 VDD 36.238,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U12
0.8435 0.05225 0.004228 0.9 VDD 41.638,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U13
0.8454 0.04972 0.004849 0.9 VDD 55.003,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U14
0.8417 0.05371 0.004558 0.9 VDD 57.613,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U15
0.8427 0.05266 0.004638 0.9 VDD 60.358,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U16
0.8457 0.05027 0.003979 0.9 VDD 41.593,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U19
0.8445 0.05123 0.004236 0.9 VDD 30.253,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U21
0.8427 0.05257 0.004757 0.9 VDD 32.278,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U22
0.8384 0.05334 0.008234 0.9 VDD 65.938,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U28
0.8381 0.05392 0.00803 0.9 VDD 66.298,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U29
0.848 0.0482 0.003775 0.9 VDD 38.848,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U30
0.8438 0.05227 0.003927 0.9 VDD 31.558,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U31
0.844 0.05093 0.005026 0.9 VDD 45.868,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U32
0.8444 0.05149 0.004132 0.9 VDD 44.428,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U33
0.8427 0.05199 0.005351 0.9 VDD 46.498,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U34
0.8423 0.05358 0.004112 0.9 VDD 48.118,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U35
0.8413 0.05414 0.004605 0.9 VDD 58.558,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U36
0.8388 0.05436 0.006876 0.9 VDD 55.948,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U37
0.8429 0.05162 0.005444 0.9 VDD 44.698,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U38
0.8452 0.0507 0.004096 0.9 VDD 55.453,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U45
0.8434 0.05231 0.004324 0.9 VDD 35.833,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U59
0.8457 0.04964 0.004648 0.9 VDD 54.283,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U60
0.8449 0.04985 0.005233 0.9 VDD 56.488,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U61
0.8426 0.05302 0.004407 0.9 VDD 30.478,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U64
0.8434 0.0522 0.004408 0.9 VDD 30.658,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U65
0.8374 0.05558 0.007003 0.9 VDD 60.988,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U66
0.8451 0.05113 0.003755 0.9 VDD 29.218,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U67
0.8402 0.05432 0.005499 0.9 VDD 63.598,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U74
0.84 0.05287 0.007089 0.9 VDD 55.453,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U75
0.8484 0.04843 0.003193 0.9 VDD 47.803,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U80
0.8491 0.04798 0.002915 0.9 VDD 27.913,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U81
0.8427 0.05271 0.004623 0.9 VDD 58.738,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U83
0.8434 0.05167 0.004926 0.9 VDD 32.458,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U86
0.8355 0.05738 0.007145 0.9 VDD 59.098,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U87
0.8358 0.05697 0.00726 0.9 VDD 53.608,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U88
0.8427 0.05221 0.00508 0.9 VDD 40.648,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U89
0.8462 0.04972 0.004037 0.9 VDD 59.773,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U100
0.8482 0.04841 0.003351 0.9 VDD 37.948,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U101
0.8302 0.06052 0.009265 0.9 VDD 59.908,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U102
0.8471 0.04985 0.003052 0.9 VDD 21.568,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U103
0.8399 0.05546 0.004667 0.9 VDD 55.003,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U104
0.8492 0.04752 0.003303 0.9 VDD 43.123,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U105
0.8499 0.04704 0.003057 0.9 VDD 43.843,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U106
0.8423 0.05299 0.004741 0.9 VDD 59.458,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U107
0.8426 0.05231 0.005106 0.9 VDD 40.513,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U108
0.8441 0.0523 0.00363 0.9 VDD 39.793,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U109
0.8498 0.04723 0.002963 0.9 VDD 34.213,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U110
0.8461 0.04976 0.004185 0.9 VDD 58.963,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U112
0.8455 0.05043 0.00404 0.9 VDD 59.728,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U113
0.8408 0.05276 0.006461 0.9 VDD 53.833,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U114
0.843 0.05244 0.004535 0.9 VDD 60.403,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U115
0.846 0.04956 0.004399 0.9 VDD 58.018,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U116
0.8459 0.04964 0.004452 0.9 VDD 55.678,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U117
0.846 0.04984 0.004136 0.9 VDD 56.848,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U118
0.8451 0.05125 0.003664 0.9 VDD 26.833,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U119
0.8467 0.05021 0.00306 0.9 VDD 22.873,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U120
0.8459 0.04984 0.004242 0.9 VDD 56.983,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U121
0.8401 0.05283 0.007051 0.9 VDD 58.558,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U122
0.8481 0.04881 0.003112 0.9 VDD 48.883,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U123
0.8479 0.0489 0.003176 0.9 VDD 50.143,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U124
0.8453 0.05043 0.004221 0.9 VDD 53.383,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U125
0.8426 0.05227 0.005097 0.9 VDD 53.203,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U126
0.8463 0.04976 0.003923 0.9 VDD 44.743,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U127
0.8458 0.05041 0.003773 0.9 VDD 47.983,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U128
0.8458 0.05031 0.003855 0.9 VDD 53.383,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U129
0.8439 0.05171 0.004398 0.9 VDD 50.773,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U130
0.8445 0.05179 0.003717 0.9 VDD 50.953,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U131
0.8483 0.0484 0.003281 0.9 VDD 47.623,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U132
0.8474 0.04891 0.003686 0.9 VDD 41.188,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U133
0.8427 0.05089 0.006459 0.9 VDD 40.288,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U134
0.8326 0.05793 0.009483 0.9 VDD 57.523,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U135
0.8428 0.05264 0.004564 0.9 VDD 56.803,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U136
0.8432 0.05225 0.004564 0.9 VDD 32.863,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U137
0.8437 0.05228 0.004042 0.9 VDD 47.758,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U138
0.8467 0.04997 0.003331 0.9 VDD 28.813,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U139
0.8359 0.05476 0.009303 0.9 VDD 58.918,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U140
0.8451 0.05037 0.004512 0.9 VDD 31.513,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U141
0.8464 0.04997 0.00358 0.9 VDD 31.783,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U142
0.8492 0.04812 0.002704 0.9 VDD 23.233,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U143
0.8497 0.04781 0.002515 0.9 VDD 23.143,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U144
0.8485 0.04834 0.003203 0.9 VDD 33.403,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U145
0.8495 0.04733 0.003129 0.9 VDD 37.543,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U146
0.8427 0.05268 0.004593 0.9 VDD 58.198,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U147
0.8476 0.04862 0.00374 0.9 VDD 40.963,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U148
0.8487 0.04814 0.003182 0.9 VDD 29.893,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U149
0.8482 0.04847 0.003294 0.9 VDD 31.063,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U150
0.8478 0.04863 0.003601 0.9 VDD 35.518,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U151
0.8442 0.05176 0.00404 0.9 VDD 32.053,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U152
0.8429 0.05238 0.004762 0.9 VDD 32.413,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U153
0.8423 0.0527 0.005045 0.9 VDD 36.823,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U154
0.8437 0.05233 0.003932 0.9 VDD 51.133,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U155
0.8425 0.05274 0.004776 0.9 VDD 41.458,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U156
0.8422 0.05299 0.004786 0.9 VDD 39.838,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U157
0.8432 0.05206 0.004739 0.9 VDD 31.468,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U158
0.8453 0.05124 0.003496 0.9 VDD 25.618,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U159
0.8428 0.05181 0.005407 0.9 VDD 36.058,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U160
0.846 0.05058 0.003375 0.9 VDD 22.018,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U161
0.8445 0.05072 0.004741 0.9 VDD 37.228,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U162
0.8499 0.04734 0.00279 0.9 VDD 38.578,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U163
0.8443 0.05051 0.005229 0.9 VDD 37.138,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U164
0.834 0.05892 0.007087 0.9 VDD 53.248,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U165
0.8354 0.0555 0.009092 0.9 VDD 56.578,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U166
0.8366 0.05614 0.007221 0.9 VDD 59.728,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U167
0.8408 0.05323 0.005988 0.9 VDD 36.328,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U168
0.8455 0.05061 0.00388 0.9 VDD 28.318,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U169
0.8445 0.05076 0.004695 0.9 VDD 30.658,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U170
0.8454 0.05053 0.004092 0.9 VDD 58.828,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U172
0.8423 0.05278 0.0049 0.9 VDD 59.188,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U173
0.8469 0.04961 0.003506 0.9 VDD 54.643,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U174
0.8448 0.05071 0.004453 0.9 VDD 55.723,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U175
0.8452 0.05068 0.004137 0.9 VDD 56.983,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U176
0.8448 0.05065 0.00454 0.9 VDD 55.093,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U177
0.8452 0.04978 0.00499 0.9 VDD 55.543,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U178
0.8454 0.05063 0.00397 0.9 VDD 54.193,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U179
0.8454 0.05046 0.00411 0.9 VDD 60.628,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U180
0.8459 0.04963 0.004454 0.9 VDD 56.083,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U181
0.8424 0.05268 0.004908 0.9 VDD 60.043,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U182
0.8399 0.05288 0.00719 0.9 VDD 57.703,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U183
0.8451 0.05071 0.004217 0.9 VDD 56.128,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U184
0.8455 0.05048 0.004066 0.9 VDD 59.278,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U211
0.8462 0.04978 0.004045 0.9 VDD 54.823,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U230
0.8479 0.04895 0.003127 0.9 VDD 49.198,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U231
0.8469 0.0496 0.003549 0.9 VDD 57.073,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U233
0.845 0.05063 0.004406 0.9 VDD 57.838,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U240
0.8449 0.05067 0.004426 0.9 VDD 57.298,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U241
0.8459 0.04962 0.004451 0.9 VDD 56.443,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U242
0.8425 0.05257 0.00496 0.9 VDD 31.108,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U243
0.8426 0.05286 0.004558 0.9 VDD 32.368,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U244
0.846 0.04983 0.004139 0.9 VDD 57.208,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U249
0.847 0.04957 0.00345 0.9 VDD 53.788,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U250
0.8451 0.05069 0.004175 0.9 VDD 55.588,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U253
0.8402 0.05339 0.00644 0.9 VDD 38.668,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U256
0.8409 0.05523 0.003922 0.9 VDD 49.738,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U257
0.8438 0.05219 0.004005 0.9 VDD 33.358,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U258
0.85 0.04724 0.002795 0.9 VDD 30.388,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U259
0.8446 0.05126 0.004161 0.9 VDD 32.368,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U260
0.8433 0.05283 0.003858 0.9 VDD 50.638,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U261
0.8444 0.05159 0.004019 0.9 VDD 31.198,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U262
0.8489 0.04837 0.002706 0.9 VDD 22.828,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U263
0.8461 0.04973 0.004164 0.9 VDD 59.503,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U264
0.8463 0.04962 0.00405 0.9 VDD 61.483,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U265
0.8457 0.05031 0.003986 0.9 VDD 60.538,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U266
0.8447 0.05036 0.00492 0.9 VDD 61.618,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U267
0.8445 0.05071 0.004804 0.9 VDD 57.208,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U268
0.8349 0.05726 0.007889 0.9 VDD 54.373,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U269
0.8451 0.05071 0.004239 0.9 VDD 57.208,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U270
0.8391 0.05418 0.00671 0.9 VDD 55.273,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U271
0.8426 0.05247 0.004918 0.9 VDD 61.393,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U272
0.8424 0.05289 0.004678 0.9 VDD 56.038,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U273
0.8398 0.05289 0.007307 0.9 VDD 56.083,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U274
0.8378 0.05411 0.00811 0.9 VDD 54.643,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U275
0.8457 0.05033 0.004018 0.9 VDD 61.888,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U276
0.8446 0.0507 0.004661 0.9 VDD 55.903,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U277
0.8423 0.0529 0.004762 0.9 VDD 56.758,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U279
0.8397 0.05566 0.004678 0.9 VDD 55.543,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U280
0.8379 0.05745 0.004665 0.9 VDD 54.868,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U281
0.8453 0.05052 0.004144 0.9 VDD 59.953,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U283
0.8355 0.05738 0.007158 0.9 VDD 53.563,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U285
0.8385 0.05648 0.005016 0.9 VDD 51.853,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U286
0.8454 0.05031 0.004236 0.9 VDD 60.538,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U287
0.8462 0.04974 0.004059 0.9 VDD 59.413,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U288
0.8461 0.04978 0.004111 0.9 VDD 58.468,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U289
0.846 0.04979 0.004208 0.9 VDD 58.288,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U291
0.8363 0.05755 0.006176 0.9 VDD 54.103,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U292
0.8334 0.05815 0.008407 0.9 VDD 55.048,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U294
0.8462 0.04966 0.004098 0.9 VDD 60.808,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U295
0.8425 0.05262 0.004912 0.9 VDD 60.448,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U296
0.8363 0.05592 0.007829 0.9 VDD 61.483,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U297
0.8423 0.05285 0.004879 0.9 VDD 58.288,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U298
0.8375 0.05473 0.007756 0.9 VDD 57.703,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U299
0.841 0.05252 0.006527 0.9 VDD 61.123,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U300
0.84 0.05286 0.007125 0.9 VDD 58.108,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U301
0.8358 0.05629 0.007874 0.9 VDD 58.693,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U302
0.841 0.05229 0.006698 0.9 VDD 60.403,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U303
0.839 0.05627 0.004721 0.9 VDD 60.493,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U304
0.8373 0.05462 0.008033 0.9 VDD 60.178,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U305
0.8451 0.05067 0.004213 0.9 VDD 58.108,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U306
0.8424 0.0529 0.004721 0.9 VDD 56.398,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U308
0.8349 0.05787 0.007213 0.9 VDD 57.703,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U309
0.8405 0.05271 0.006831 0.9 VDD 59.773,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U311
0.8352 0.05866 0.006102 0.9 VDD 59.323,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U312
0.8453 0.05056 0.004162 0.9 VDD 59.548,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U313
0.8452 0.0506 0.004184 0.9 VDD 59.008,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U315
0.8352 0.05759 0.007191 0.9 VDD 58.513,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U316
0.8403 0.05279 0.006957 0.9 VDD 59.098,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U317
0.8315 0.05873 0.009779 0.9 VDD 59.053,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U318
0.835 0.05882 0.006171 0.9 VDD 58.738,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U319
0.8435 0.05222 0.004273 0.9 VDD 40.423,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U320
0.843 0.05223 0.004742 0.9 VDD 41.503,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U321
0.8427 0.05217 0.005102 0.9 VDD 41.593,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U322
0.8436 0.05227 0.004086 0.9 VDD 41.233,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U323
0.8436 0.05219 0.004246 0.9 VDD 41.188,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U324
0.8432 0.0526 0.004216 0.9 VDD 38.443,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U325
0.8437 0.05232 0.003983 0.9 VDD 39.163,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U326
0.844 0.05237 0.003639 0.9 VDD 37.903,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U327
0.844 0.05235 0.003637 0.9 VDD 38.578,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U329
0.8425 0.05236 0.005163 0.9 VDD 39.973,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U331
0.8436 0.05218 0.004206 0.9 VDD 42.223,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U333
0.8431 0.05223 0.00468 0.9 VDD 41.413,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U335
0.8432 0.05249 0.004259 0.9 VDD 38.263,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U336
0.8434 0.05231 0.004242 0.9 VDD 40.648,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U337
0.8423 0.05263 0.005106 0.9 VDD 41.773,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U339
0.8437 0.05218 0.004139 0.9 VDD 41.683,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U340
0.8437 0.0522 0.004054 0.9 VDD 42.583,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U341
0.8441 0.05213 0.003814 0.9 VDD 42.673,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U342
0.8437 0.05223 0.004073 0.9 VDD 41.908,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U343
0.8374 0.05579 0.006781 0.9 VDD 65.938,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U344
0.8364 0.05496 0.008691 0.9 VDD 65.218,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U345
0.835 0.05562 0.009373 0.9 VDD 63.733,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U346
0.8394 0.05392 0.006694 0.9 VDD 66.298,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U347
0.8363 0.05533 0.008378 0.9 VDD 65.893,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U348
0.8357 0.05718 0.007131 0.9 VDD 64.453,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U349
0.8388 0.05597 0.005268 0.9 VDD 65.038,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U350
0.835 0.05614 0.008878 0.9 VDD 64.813,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U351
0.836 0.05514 0.008878 0.9 VDD 64.813,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U352
0.8368 0.05455 0.008666 0.9 VDD 65.173,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U353
0.8371 0.05389 0.008969 0.9 VDD 64.633,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U354
0.8379 0.05357 0.008539 0.9 VDD 65.398,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U355
0.8385 0.05506 0.006438 0.9 VDD 64.993,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U356
0.8411 0.05368 0.005253 0.9 VDD 65.128,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U357
0.8341 0.05668 0.009209 0.9 VDD 64.093,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U358
0.8361 0.05685 0.007048 0.9 VDD 64.813,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U359
0.836 0.05496 0.00907 0.9 VDD 64.453,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U360
0.8378 0.05506 0.007173 0.9 VDD 64.273,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U361
0.8395 0.05392 0.006575 0.9 VDD 64.183,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U362
0.8381 0.05538 0.00656 0.9 VDD 64.273,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U363
0.8399 0.05367 0.006438 0.9 VDD 64.993,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U364
0.8375 0.05374 0.008767 0.9 VDD 64.993,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U365
0.8406 0.05401 0.005377 0.9 VDD 64.363,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U366
0.8353 0.05672 0.007932 0.9 VDD 64.948,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U367
0.8347 0.05718 0.00815 0.9 VDD 64.453,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U368
0.8368 0.05404 0.009171 0.9 VDD 64.273,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U369
0.8373 0.05392 0.00881 0.9 VDD 64.183,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U370
0.8357 0.0553 0.009044 0.9 VDD 64.453,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U371
0.8391 0.05273 0.00815 0.9 VDD 64.453,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U372
0.8342 0.05752 0.008308 0.9 VDD 64.093,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U373
0.8382 0.05641 0.005362 0.9 VDD 64.453,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U374
0.8398 0.05241 0.007791 0.9 VDD 65.263,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U375
0.8366 0.05492 0.00847 0.9 VDD 65.083,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U376
0.8388 0.05287 0.008308 0.9 VDD 64.093,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U377
0.8376 0.05378 0.008641 0.9 VDD 64.633,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U378
0.8397 0.0538 0.006514 0.9 VDD 64.543,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U379
0.8403 0.05511 0.004621 0.9 VDD 64.633,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U380
0.8377 0.05682 0.005449 0.9 VDD 63.913,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U381
0.8353 0.05752 0.007215 0.9 VDD 64.093,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U382
0.8345 0.05641 0.009044 0.9 VDD 64.453,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U383
0.8408 0.05385 0.005319 0.9 VDD 64.723,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U384
0.8361 0.05519 0.008709 0.9 VDD 64.453,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U385
0.846 0.05053 0.00349 0.9 VDD 27.643,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U386
0.8469 0.05001 0.003043 0.9 VDD 23.953,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U387
0.844 0.0519 0.004135 0.9 VDD 29.443,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U389
0.8448 0.05145 0.003726 0.9 VDD 27.643,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U390
0.8409 0.05318 0.005868 0.9 VDD 35.743,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U391
0.8429 0.05091 0.006194 0.9 VDD 37.363,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U392
0.8436 0.05118 0.005221 0.9 VDD 36.463,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U393
0.8473 0.0497 0.003045 0.9 VDD 20.893,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U395
0.8473 0.04966 0.003054 0.9 VDD 21.883,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U396
0.8465 0.05035 0.003137 0.9 VDD 23.413,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U397
0.8473 0.0497 0.003035 0.9 VDD 20.083,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U399
0.846 0.05043 0.003563 0.9 VDD 26.473,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U400
0.8438 0.05088 0.005314 0.9 VDD 33.223,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U401
0.8452 0.05079 0.004009 0.9 VDD 31.063,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U402
0.8443 0.05082 0.004927 0.9 VDD 31.603,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U403
0.8434 0.0512 0.005357 0.9 VDD 56.983,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U404
0.8465 0.04994 0.003524 0.9 VDD 58.198,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U407
0.8469 0.04958 0.003538 0.9 VDD 57.613,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U408
0.846 0.04961 0.004438 0.9 VDD 56.893,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U409
0.8441 0.0518 0.00407 0.9 VDD 46.543,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U412
0.845 0.05059 0.004388 0.9 VDD 58.288,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U416
0.8469 0.04956 0.003528 0.9 VDD 58.063,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U417
0.8461 0.04981 0.004098 0.9 VDD 55.498,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U418
0.8441 0.05171 0.004171 0.9 VDD 43.933,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U419
0.8445 0.04993 0.005612 0.9 VDD 58.018,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U420
0.846 0.04958 0.004414 0.9 VDD 57.613,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U421
0.847 0.04953 0.003512 0.9 VDD 58.648,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U422
0.8439 0.05174 0.004406 0.9 VDD 44.293,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U423
0.8446 0.0499 0.005458 0.9 VDD 57.388,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U424
0.8452 0.05071 0.004128 0.9 VDD 56.353,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U426
0.8443 0.0516 0.004063 0.9 VDD 45.553,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U427
0.8443 0.05166 0.004066 0.9 VDD 45.508,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U428
0.8466 0.04983 0.003564 0.9 VDD 56.173,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U429
0.8439 0.05205 0.004008 0.9 VDD 46.903,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U431
0.8437 0.05108 0.005199 0.9 VDD 56.353,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U432
0.8451 0.04982 0.005106 0.9 VDD 55.993,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U433
0.8468 0.04963 0.003544 0.9 VDD 55.363,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U434
0.8432 0.05266 0.004187 0.9 VDD 47.443,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U435
0.844 0.05169 0.004299 0.9 VDD 46.363,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U436
0.8442 0.05143 0.004392 0.9 VDD 45.373,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U437
0.8433 0.05278 0.003963 0.9 VDD 47.578,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U438
0.846 0.04982 0.004183 0.9 VDD 55.678,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U440
0.8429 0.05213 0.004947 0.9 VDD 42.763,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U441
0.845 0.05072 0.004237 0.9 VDD 56.668,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U443
0.8438 0.05195 0.004238 0.9 VDD 41.863,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U445
0.8442 0.05156 0.004196 0.9 VDD 42.943,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U446
0.8427 0.05177 0.00549 0.9 VDD 43.393,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U447
0.844 0.05182 0.004194 0.9 VDD 42.988,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U448
0.8454 0.05047 0.004078 0.9 VDD 46.453,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U449
0.8442 0.05101 0.004792 0.9 VDD 46.723,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U450
0.8468 0.04971 0.003518 0.9 VDD 54.868,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U451
0.8432 0.05204 0.004742 0.9 VDD 46.903,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U452
0.8446 0.05098 0.004384 0.9 VDD 46.138,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U454
0.8445 0.05139 0.004062 0.9 VDD 45.958,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U455
0.8373 0.05539 0.007283 0.9 VDD 54.913,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U456
0.8323 0.06047 0.007193 0.9 VDD 56.353,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U457
0.8412 0.05298 0.005807 0.9 VDD 55.633,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U458
0.8364 0.05603 0.007544 0.9 VDD 55.903,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U459
0.8391 0.05461 0.006249 0.9 VDD 53.473,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U460
0.8349 0.0589 0.006154 0.9 VDD 53.203,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U461
0.8363 0.0554 0.008273 0.9 VDD 55.003,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U462
0.8368 0.05403 0.009212 0.9 VDD 61.033,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U464
0.8315 0.06071 0.007838 0.9 VDD 58.603,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U465
0.8301 0.06065 0.009288 0.9 VDD 59.323,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U466
0.8309 0.05992 0.009212 0.9 VDD 61.033,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U467
0.8364 0.0561 0.007492 0.9 VDD 57.973,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U468
0.8362 0.05456 0.009281 0.9 VDD 59.503,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U469
0.837 0.05588 0.007121 0.9 VDD 60.313,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U470
0.8374 0.05611 0.006513 0.9 VDD 58.423,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U471
0.844 0.05068 0.005274 0.9 VDD 38.353,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U472
0.846 0.04922 0.004759 0.9 VDD 37.903,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U473
0.8456 0.05047 0.00394 0.9 VDD 38.263,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U474
0.8471 0.04923 0.003671 0.9 VDD 37.273,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U475
0.8485 0.0482 0.003276 0.9 VDD 38.443,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U476
0.8497 0.04754 0.002801 0.9 VDD 39.973,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U477
0.8496 0.04724 0.003148 0.9 VDD 38.533,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U478
0.848 0.04866 0.003361 0.9 VDD 38.443,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U480
0.848 0.04866 0.003344 0.9 VDD 37.633,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U481
0.8483 0.04841 0.003318 0.9 VDD 36.553,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U482
0.8478 0.0484 0.003771 0.9 VDD 38.173,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U483
0.8474 0.04894 0.003659 0.9 VDD 36.823,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U484
0.8448 0.05077 0.004448 0.9 VDD 37.813,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U485
0.8443 0.05049 0.005252 0.9 VDD 37.723,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U486
0.8457 0.05007 0.004189 0.9 VDD 37.093,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U487
0.8354 0.05662 0.008006 0.9 VDD 60.403,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U489
0.8319 0.05981 0.008273 0.9 VDD 55.003,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U490
0.8306 0.06021 0.00924 0.9 VDD 60.493,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U491
0.8318 0.06081 0.007436 0.9 VDD 57.163,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U492
0.8316 0.06074 0.007702 0.9 VDD 58.108,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U493
0.8358 0.05656 0.007615 0.9 VDD 57.793,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U494
0.8353 0.05532 0.009344 0.9 VDD 57.163,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U495
0.838 0.05604 0.005977 0.9 VDD 56.263,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U496
0.8372 0.05526 0.00758 0.9 VDD 57.343,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U497
0.8355 0.05513 0.009332 0.9 VDD 57.748,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U498
0.8366 0.05613 0.007316 0.9 VDD 59.143,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U499
0.8363 0.05608 0.007568 0.9 VDD 57.433,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U500
0.8357 0.05495 0.009319 0.9 VDD 58.333,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U501
0.8366 0.056 0.007402 0.9 VDD 55.363,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U502
0.8365 0.05611 0.007406 0.9 VDD 58.558,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U503
0.8331 0.05922 0.007637 0.9 VDD 53.833,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U504
0.8348 0.05862 0.006535 0.9 VDD 52.663,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U505
0.8396 0.05435 0.00606 0.9 VDD 52.933,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U506
0.8325 0.05952 0.007964 0.9 VDD 54.418,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U508
0.8446 0.05171 0.003701 0.9 VDD 28.723,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U510
0.8458 0.0509 0.003339 0.9 VDD 24.043,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U511
0.845 0.05131 0.003693 0.9 VDD 27.823,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U512
0.8446 0.05151 0.003926 0.9 VDD 30.073,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U513
0.8444 0.05141 0.004214 0.9 VDD 28.858,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U514
0.8429 0.05178 0.005324 0.9 VDD 34.843,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U515
0.8438 0.05185 0.004317 0.9 VDD 37.273,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U516
0.8439 0.05183 0.004305 0.9 VDD 36.553,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U517
0.8428 0.0518 0.005378 0.9 VDD 35.428,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U519
0.8462 0.05038 0.003386 0.9 VDD 20.713,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U520
0.846 0.05058 0.003379 0.9 VDD 21.703,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U521
0.8459 0.05078 0.00336 0.9 VDD 23.143,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U522
0.8461 0.05047 0.003384 0.9 VDD 19.993,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U524
0.8462 0.05043 0.003383 0.9 VDD 21.298,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U525
0.8451 0.05134 0.003545 0.9 VDD 26.563,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U526
0.8441 0.0517 0.004154 0.9 VDD 33.043,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U527
0.8445 0.05155 0.003973 0.9 VDD 30.613,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U528
0.8442 0.05166 0.00411 0.9 VDD 32.413,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U529
0.8443 0.05163 0.004067 0.9 VDD 31.828,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U530
0.8482 0.0484 0.003363 0.9 VDD 38.533,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U531
0.8471 0.0492 0.00369 0.9 VDD 38.803,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U532
0.8473 0.04895 0.003718 0.9 VDD 38.713,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U533
0.8474 0.04895 0.003681 0.9 VDD 37.813,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U534
0.8474 0.04895 0.003689 0.9 VDD 38.668,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U535
0.8483 0.04841 0.003333 0.9 VDD 37.183,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U536
0.8477 0.04865 0.003641 0.9 VDD 36.373,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U537
0.8474 0.04894 0.003668 0.9 VDD 37.093,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U538
0.846 0.04923 0.004742 0.9 VDD 37.273,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U539
0.8477 0.04865 0.003671 0.9 VDD 37.138,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U540
0.846 0.05006 0.003921 0.9 VDD 37.633,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U541
0.8457 0.05006 0.004197 0.9 VDD 37.633,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U542
0.845 0.05076 0.004204 0.9 VDD 38.443,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U543
0.8443 0.05047 0.005271 0.9 VDD 38.263,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U544
0.846 0.05005 0.003939 0.9 VDD 38.218,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U545
0.8496 0.04723 0.003154 0.9 VDD 39.163,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U546
0.8499 0.04734 0.002798 0.9 VDD 39.523,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U547
0.8492 0.04754 0.003293 0.9 VDD 39.073,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U548
0.8497 0.04754 0.002795 0.9 VDD 39.118,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U550
0.8476 0.04866 0.003733 0.9 VDD 39.478,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U551
0.8416 0.05401 0.004384 0.9 VDD 51.403,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U552
0.8412 0.05424 0.004555 0.9 VDD 51.943,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U553
0.8376 0.0577 0.004678 0.9 VDD 55.543,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U554
0.8366 0.0567 0.006695 0.9 VDD 52.933,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U555
0.8409 0.05449 0.004583 0.9 VDD 52.528,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U556
0.8361 0.05708 0.006779 0.9 VDD 53.113,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U557
0.8391 0.05619 0.004707 0.9 VDD 51.313,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U558
0.8372 0.05697 0.005853 0.9 VDD 54.373,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U559
0.8373 0.05705 0.005663 0.9 VDD 53.788,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U561
0.8434 0.05269 0.003863 0.9 VDD 49.603,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U562
0.8413 0.05347 0.005275 0.9 VDD 52.483,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U563
0.8404 0.05375 0.00584 0.9 VDD 53.563,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U564
0.842 0.05336 0.004673 0.9 VDD 52.033,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U565
0.8414 0.05358 0.004992 0.9 VDD 52.888,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U566
0.8392 0.05613 0.004698 0.9 VDD 56.803,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U567
0.8348 0.0589 0.006295 0.9 VDD 57.613,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U568
0.8353 0.05471 0.009981 0.9 VDD 57.973,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U569
0.8376 0.05768 0.004717 0.9 VDD 58.243,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U570
0.8356 0.05461 0.009742 0.9 VDD 57.388,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U571
0.8435 0.05225 0.004291 0.9 VDD 39.793,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U572
0.8428 0.05235 0.004873 0.9 VDD 39.433,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U573
0.8423 0.05269 0.005012 0.9 VDD 39.073,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U574
0.8435 0.05234 0.004109 0.9 VDD 39.343,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U575
0.8427 0.05225 0.005039 0.9 VDD 39.658,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U576
0.8443 0.05214 0.003576 0.9 VDD 42.583,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U577
0.8439 0.05219 0.00387 0.9 VDD 41.863,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U578
0.8434 0.05262 0.003937 0.9 VDD 40.423,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U579
0.8439 0.05223 0.003913 0.9 VDD 41.008,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U581
0.8423 0.05252 0.005182 0.9 VDD 39.793,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U582
0.8427 0.05241 0.004884 0.9 VDD 39.253,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U583
0.8427 0.0524 0.004855 0.9 VDD 38.353,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U584
0.8421 0.05263 0.005289 0.9 VDD 38.713,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U585
0.8428 0.05236 0.00484 0.9 VDD 40.018,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U586
0.8423 0.05268 0.005041 0.9 VDD 39.703,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U587
0.8436 0.05225 0.004186 0.9 VDD 40.333,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U588
0.8434 0.05233 0.004291 0.9 VDD 39.793,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U589
0.8438 0.05225 0.003897 0.9 VDD 40.153,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U590
0.8436 0.0523 0.0041 0.9 VDD 40.468,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U591
0.8415 0.0541 0.004395 0.9 VDD 53.833,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U592
0.8431 0.05259 0.004271 0.9 VDD 55.273,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U593
0.8431 0.0529 0.003991 0.9 VDD 55.183,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U594
0.8414 0.05414 0.00448 0.9 VDD 55.363,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U595
0.8428 0.05266 0.004496 0.9 VDD 55.678,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U596
0.8434 0.05254 0.004026 0.9 VDD 53.833,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U597
0.8435 0.05261 0.003937 0.9 VDD 53.113,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U598
0.8437 0.05266 0.003608 0.9 VDD 54.373,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U599
0.8432 0.05266 0.004098 0.9 VDD 54.418,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U601
0.8425 0.05274 0.004807 0.9 VDD 60.943,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U602
0.8429 0.05246 0.00462 0.9 VDD 58.693,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U603
0.8426 0.05272 0.00468 0.9 VDD 59.863,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U604
0.8426 0.05273 0.004719 0.9 VDD 60.853,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U605
0.8414 0.05392 0.004704 0.9 VDD 60.448,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U606
0.8413 0.05415 0.004548 0.9 VDD 56.893,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U607
0.8427 0.05277 0.00455 0.9 VDD 58.783,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U608
0.8427 0.05304 0.004245 0.9 VDD 58.873,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U609
0.8431 0.05266 0.004267 0.9 VDD 58.333,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U610
0.8428 0.05303 0.004164 0.9 VDD 58.738,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U611
0.846 0.05059 0.003423 0.9 VDD 19.723,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U612
0.8454 0.05115 0.003412 0.9 VDD 24.943,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U613
0.8459 0.05064 0.003426 0.9 VDD 21.343,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U614
0.8458 0.05087 0.003383 0.9 VDD 22.333,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U615
0.8458 0.05078 0.003384 0.9 VDD 22.198,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U616
0.8457 0.05092 0.003373 0.9 VDD 23.143,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U617
0.8454 0.05121 0.00341 0.9 VDD 25.483,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U618
0.8449 0.05143 0.00364 0.9 VDD 27.373,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U619
0.844 0.05213 0.003824 0.9 VDD 28.003,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U620
0.8451 0.05133 0.003548 0.9 VDD 26.788,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U621
0.8439 0.05179 0.00429 0.9 VDD 32.593,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U622
0.8432 0.05261 0.004186 0.9 VDD 31.423,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U623
0.8438 0.05184 0.004385 0.9 VDD 33.763,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U624
0.8445 0.05162 0.003865 0.9 VDD 30.073,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U625
0.844 0.05176 0.004238 0.9 VDD 32.008,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U626
0.8438 0.05194 0.004233 0.9 VDD 36.823,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U627
0.8438 0.05195 0.004246 0.9 VDD 37.453,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U628
0.844 0.05186 0.004145 0.9 VDD 34.123,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U629
0.8439 0.05194 0.004194 0.9 VDD 35.518,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U631
0.8468 0.0489 0.004326 0.9 VDD 44.743,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U632
0.8474 0.04896 0.003617 0.9 VDD 43.933,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U633
0.8477 0.04872 0.003576 0.9 VDD 44.833,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U634
0.8471 0.04889 0.003986 0.9 VDD 46.723,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U635
0.8476 0.04885 0.003548 0.9 VDD 45.418,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U636
0.8461 0.05007 0.003809 0.9 VDD 47.263,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U637
0.8451 0.05084 0.004041 0.9 VDD 46.903,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U638
0.8462 0.0499 0.003919 0.9 VDD 46.723,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U639
0.8466 0.04952 0.003875 0.9 VDD 45.913,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U640
0.8464 0.04977 0.003851 0.9 VDD 46.408,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U641
0.8462 0.04977 0.004058 0.9 VDD 44.203,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U642
0.846 0.04987 0.004129 0.9 VDD 42.763,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U643
0.8461 0.04982 0.004091 0.9 VDD 43.573,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U644
0.8459 0.0501 0.003964 0.9 VDD 43.033,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U645
0.8462 0.04983 0.003957 0.9 VDD 43.438,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U646
0.8499 0.04738 0.002735 0.9 VDD 50.593,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U647
0.849 0.04828 0.002768 0.9 VDD 50.413,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U648
0.8474 0.04877 0.003855 0.9 VDD 53.383,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U649
0.8497 0.04743 0.002911 0.9 VDD 51.538,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U651
0.8476 0.04887 0.003482 0.9 VDD 46.588,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U652
0.8484 0.0487 0.00289 0.9 VDD 19.993,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U653
0.8477 0.0494 0.002874 0.9 VDD 24.583,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U654
0.8481 0.04903 0.002893 0.9 VDD 21.523,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U655
0.8479 0.0492 0.002886 0.9 VDD 22.873,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U656
0.8482 0.04892 0.00289 0.9 VDD 22.198,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U657
0.8475 0.04955 0.00297 0.9 VDD 22.963,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U658
0.8471 0.04989 0.003012 0.9 VDD 25.303,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U659
0.8472 0.04958 0.00317 0.9 VDD 26.383,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U660
0.8462 0.05032 0.003477 0.9 VDD 28.543,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U661
0.8475 0.04953 0.003003 0.9 VDD 25.888,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U662
0.8444 0.05099 0.004651 0.9 VDD 31.783,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U663
0.8451 0.05093 0.003984 0.9 VDD 31.153,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U664
0.8439 0.05112 0.004933 0.9 VDD 33.133,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U665
0.8449 0.0508 0.004257 0.9 VDD 29.983,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U666
0.8447 0.05087 0.004388 0.9 VDD 30.568,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U667
0.8501 0.04705 0.002866 0.9 VDD 32.953,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U668
0.85 0.04727 0.002733 0.9 VDD 34.933,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U669
0.8498 0.04731 0.002886 0.9 VDD 31.603,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U670
0.8504 0.0469 0.002697 0.9 VDD 30.838,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U672
0.8482 0.04849 0.003355 0.9 VDD 43.663,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U673
0.8472 0.04946 0.003297 0.9 VDD 49.063,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U674
0.8482 0.0483 0.003535 0.9 VDD 46.003,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U675
0.8473 0.04939 0.003303 0.9 VDD 48.793,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U676
0.8479 0.04885 0.003274 0.9 VDD 49.108,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U677
0.8474 0.04928 0.003287 0.9 VDD 52.123,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U678
0.8468 0.04934 0.003882 0.9 VDD 52.213,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U679
0.8457 0.05045 0.003821 0.9 VDD 53.203,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U680
0.8466 0.04963 0.003807 0.9 VDD 53.113,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U681
0.8472 0.04944 0.003366 0.9 VDD 52.888,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U682
0.8417 0.05221 0.006117 0.9 VDD 53.023,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U683
0.8381 0.05545 0.00642 0.9 VDD 53.383,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U684
0.8434 0.05249 0.00406 0.9 VDD 52.573,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U685
0.8431 0.05271 0.004177 0.9 VDD 53.158,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U686
0.8497 0.04721 0.003049 0.9 VDD 44.023,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U687
0.85 0.04724 0.002801 0.9 VDD 43.483,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U688
0.8492 0.04751 0.003287 0.9 VDD 43.843,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U689
0.85 0.04721 0.002795 0.9 VDD 44.068,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U691
0.8432 0.05254 0.004299 0.9 VDD 54.283,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U692
0.8432 0.05242 0.00435 0.9 VDD 55.363,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U693
0.8433 0.05265 0.004088 0.9 VDD 55.093,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U694
0.8421 0.0535 0.004399 0.9 VDD 55.453,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U695
0.8431 0.05257 0.004366 0.9 VDD 55.048,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U696
0.8434 0.05244 0.004192 0.9 VDD 53.833,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U697
0.8436 0.05233 0.00411 0.9 VDD 53.113,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U698
0.8417 0.05277 0.005557 0.9 VDD 54.463,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U699
0.8432 0.05249 0.004264 0.9 VDD 54.508,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U701
0.8422 0.05296 0.004804 0.9 VDD 61.393,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U702
0.8423 0.05297 0.004684 0.9 VDD 58.513,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U703
0.8425 0.05272 0.004743 0.9 VDD 59.503,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U704
0.8403 0.05299 0.006713 0.9 VDD 60.043,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U705
0.8428 0.05266 0.004514 0.9 VDD 56.983,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U706
0.8431 0.05268 0.004222 0.9 VDD 58.153,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U707
0.8412 0.05413 0.004622 0.9 VDD 59.233,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U708
0.8431 0.05268 0.004239 0.9 VDD 58.693,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U709
0.8442 0.05169 0.004146 0.9 VDD 44.113,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U710
0.8441 0.05175 0.004159 0.9 VDD 44.113,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U711
0.844 0.05138 0.004627 0.9 VDD 42.223,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U712
0.8442 0.05122 0.004617 0.9 VDD 45.013,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U713
0.8439 0.0513 0.004814 0.9 VDD 43.708,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U714
0.841 0.05478 0.004185 0.9 VDD 48.883,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U715
0.8424 0.05312 0.004438 0.9 VDD 50.503,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U716
0.8419 0.05345 0.004641 0.9 VDD 50.683,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U717
0.8432 0.05281 0.003984 0.9 VDD 49.918,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U719
0.844 0.05165 0.004319 0.9 VDD 45.463,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U720
0.8438 0.05222 0.003933 0.9 VDD 47.443,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U722
0.8426 0.05252 0.004911 0.9 VDD 48.073,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U723
0.844 0.0518 0.004237 0.9 VDD 42.223,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U724
0.843 0.05164 0.005393 0.9 VDD 45.778,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U725
0.844 0.05143 0.004537 0.9 VDD 47.443,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U726
0.8449 0.05043 0.004619 0.9 VDD 44.113,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U727
0.843 0.05155 0.005427 0.9 VDD 44.383,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U728
0.8438 0.05162 0.004609 0.9 VDD 44.203,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U729
0.844 0.0507 0.005319 0.9 VDD 44.788,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U730
0.8431 0.05207 0.004843 0.9 VDD 42.763,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U731
0.8437 0.05189 0.00442 0.9 VDD 44.833,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U732
0.8436 0.05185 0.004586 0.9 VDD 44.653,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U733
0.8439 0.05194 0.004108 0.9 VDD 44.383,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U734
0.844 0.05186 0.0041 0.9 VDD 44.518,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U735
0.8435 0.05204 0.004486 0.9 VDD 43.753,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U736
0.8429 0.05245 0.004623 0.9 VDD 43.213,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U737
0.8431 0.05232 0.004554 0.9 VDD 43.933,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U738
0.8428 0.05206 0.005091 0.9 VDD 43.573,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U739
0.8432 0.05231 0.004466 0.9 VDD 43.978,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U740
0.8442 0.05206 0.003767 0.9 VDD 43.843,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U741
0.8444 0.05193 0.00368 0.9 VDD 45.913,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U742
0.8442 0.05194 0.003881 0.9 VDD 45.733,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U743
0.844 0.052 0.003955 0.9 VDD 44.833,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U744
0.8443 0.05198 0.003713 0.9 VDD 45.148,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U745
0.8435 0.05218 0.004333 0.9 VDD 44.293,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U746
0.8445 0.05197 0.003494 0.9 VDD 45.103,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U747
0.844 0.05204 0.003981 0.9 VDD 44.653,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U748
0.8445 0.05201 0.003495 0.9 VDD 45.058,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U750
0.8433 0.0522 0.004487 0.9 VDD 44.608,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U751
0.844 0.05196 0.004028 0.9 VDD 45.193,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U752
0.8436 0.05195 0.004405 0.9 VDD 44.653,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U753
0.8441 0.052 0.003928 0.9 VDD 45.283,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U754
0.8439 0.05199 0.004064 0.9 VDD 44.653,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U755
0.843 0.05201 0.005005 0.9 VDD 44.428,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U756
0.8444 0.05208 0.003529 0.9 VDD 44.113,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U757
0.8443 0.05203 0.003713 0.9 VDD 44.203,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U758
0.8439 0.05234 0.003791 0.9 VDD 43.123,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U759
0.8444 0.05204 0.003528 0.9 VDD 44.158,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U761
0.8434 0.05194 0.004689 0.9 VDD 43.933,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U762
0.8438 0.05202 0.004142 0.9 VDD 43.753,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U763
0.8435 0.05202 0.004521 0.9 VDD 43.933,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U764
0.8429 0.05221 0.004877 0.9 VDD 42.493,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U765
0.8435 0.05201 0.004536 0.9 VDD 43.798,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U766
0.843 0.05247 0.004563 0.9 VDD 43.843,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U767
0.8442 0.05198 0.003866 0.9 VDD 45.913,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U768
0.8438 0.05214 0.004021 0.9 VDD 43.483,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U769
0.8442 0.05206 0.003764 0.9 VDD 43.933,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U770
0.8438 0.05208 0.004084 0.9 VDD 44.338,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U771
0.8439 0.05203 0.004101 0.9 VDD 44.068,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U772
0.8453 0.05113 0.003543 0.9 VDD 20.353,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U773
0.8449 0.05161 0.003516 0.9 VDD 24.043,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U774
0.8454 0.05105 0.003508 0.9 VDD 21.703,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U775
0.8453 0.05117 0.003545 0.9 VDD 21.793,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U776
0.8453 0.05118 0.003547 0.9 VDD 21.298,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U777
0.8448 0.05162 0.003564 0.9 VDD 23.143,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U778
0.8446 0.05183 0.003528 0.9 VDD 24.763,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U779
0.8442 0.05204 0.003761 0.9 VDD 26.473,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U780
0.8437 0.05225 0.004037 0.9 VDD 28.453,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U781
0.8445 0.05189 0.003571 0.9 VDD 25.168,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U782
0.843 0.05254 0.004476 0.9 VDD 32.053,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U783
0.8431 0.0525 0.004416 0.9 VDD 31.513,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U784
0.8428 0.05262 0.004628 0.9 VDD 33.583,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U785
0.8437 0.0521 0.004237 0.9 VDD 29.983,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U786
0.8433 0.05222 0.004491 0.9 VDD 32.188,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U787
0.8439 0.05243 0.003621 0.9 VDD 33.853,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U788
0.8434 0.05243 0.004166 0.9 VDD 34.753,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U789
0.8436 0.05242 0.004022 0.9 VDD 31.963,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U790
0.844 0.05243 0.003604 0.9 VDD 32.638,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U792
0.8442 0.05194 0.003813 0.9 VDD 27.733,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U793
0.8444 0.05185 0.00371 0.9 VDD 25.933,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U794
0.8438 0.05215 0.004002 0.9 VDD 29.713,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U795
0.8441 0.05195 0.003952 0.9 VDD 27.823,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U796
0.8443 0.05201 0.003698 0.9 VDD 27.598,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U797
0.8434 0.05259 0.004033 0.9 VDD 32.143,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U798
0.8439 0.05243 0.003635 0.9 VDD 34.933,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U799
0.844 0.05242 0.003625 0.9 VDD 34.123,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U800
0.844 0.05242 0.003594 0.9 VDD 32.008,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U802
0.8455 0.05096 0.003512 0.9 VDD 21.163,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U803
0.8452 0.05128 0.003484 0.9 VDD 21.883,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U804
0.845 0.05141 0.003579 0.9 VDD 21.613,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U805
0.8454 0.05112 0.003453 0.9 VDD 19.993,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U806
0.8453 0.05125 0.00347 0.9 VDD 20.848,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U807
0.8445 0.05182 0.003709 0.9 VDD 26.113,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U808
0.8431 0.05228 0.004636 0.9 VDD 33.673,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U809
0.8434 0.05219 0.004426 0.9 VDD 31.603,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U810
0.8428 0.05251 0.004699 0.9 VDD 31.693,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U811
0.8435 0.05215 0.00435 0.9 VDD 30.928,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U812
0.8431 0.05257 0.004341 0.9 VDD 53.023,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U813
0.8432 0.05255 0.004221 0.9 VDD 54.643,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U814
0.8434 0.0526 0.003986 0.9 VDD 55.093,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U815
0.8414 0.05412 0.004436 0.9 VDD 54.553,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U816
0.8429 0.05264 0.004453 0.9 VDD 54.868,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U817
0.8439 0.05249 0.003635 0.9 VDD 53.383,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U818
0.8441 0.05227 0.003635 0.9 VDD 53.383,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U819
0.8444 0.05229 0.003268 0.9 VDD 54.013,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U820
0.844 0.05229 0.003684 0.9 VDD 53.968,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U822
0.8425 0.05274 0.00475 0.9 VDD 61.393,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U823
0.8428 0.05271 0.004473 0.9 VDD 58.783,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U824
0.8414 0.05388 0.00468 0.9 VDD 59.863,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U825
0.8427 0.05273 0.004549 0.9 VDD 60.943,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U826
0.8427 0.05273 0.004534 0.9 VDD 60.358,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U827
0.8428 0.05268 0.004538 0.9 VDD 56.623,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U828
0.8429 0.0527 0.004379 0.9 VDD 56.893,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U829
0.843 0.05297 0.004079 0.9 VDD 56.803,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U830
0.8433 0.05262 0.004104 0.9 VDD 55.993,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U831
0.8429 0.05294 0.004145 0.9 VDD 56.218,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U832
0.8432 0.05266 0.004124 0.9 VDD 55.768,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U833
0.844 0.05176 0.004251 0.9 VDD 46.813,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U834
0.844 0.05174 0.004265 0.9 VDD 46.093,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U835
0.8438 0.05175 0.004464 0.9 VDD 45.463,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U836
0.8442 0.05176 0.003993 0.9 VDD 46.273,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U837
0.8443 0.05175 0.003959 0.9 VDD 46.768,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U838
0.844 0.052 0.004036 0.9 VDD 47.803,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U839
0.8438 0.05206 0.004175 0.9 VDD 46.723,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U840
0.8432 0.05275 0.004086 0.9 VDD 47.803,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U842
0.8441 0.0522 0.003744 0.9 VDD 48.613,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U843
0.8436 0.05235 0.004043 0.9 VDD 48.118,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U844
0.8443 0.05212 0.003586 0.9 VDD 47.983,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U845
0.8443 0.05216 0.003547 0.9 VDD 48.793,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U846
0.8443 0.05219 0.003561 0.9 VDD 49.063,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U847
0.8444 0.05197 0.003652 0.9 VDD 46.543,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U848
0.8442 0.0521 0.003669 0.9 VDD 48.028,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U849
0.8443 0.052 0.003704 0.9 VDD 47.443,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U850
0.8446 0.05208 0.003307 0.9 VDD 48.883,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U851
0.8446 0.05193 0.003456 0.9 VDD 46.093,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U852
0.8442 0.05205 0.003724 0.9 VDD 47.308,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U854
0.8441 0.05191 0.003954 0.9 VDD 46.183,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U855
0.8439 0.05183 0.00423 0.9 VDD 46.363,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U856
0.8442 0.05202 0.003801 0.9 VDD 47.083,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U857
0.8435 0.05209 0.004433 0.9 VDD 47.623,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U858
0.8441 0.05205 0.00386 0.9 VDD 47.308,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U859
0.8446 0.05192 0.003449 0.9 VDD 46.273,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U860
0.8446 0.05203 0.003361 0.9 VDD 48.343,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U861
0.8442 0.05207 0.00376 0.9 VDD 47.173,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U862
0.8445 0.05206 0.003404 0.9 VDD 47.398,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U864
0.8442 0.05174 0.00404 0.9 VDD 45.553,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U865
0.8442 0.05189 0.00392 0.9 VDD 47.353,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U866
0.844 0.05196 0.004088 0.9 VDD 47.443,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U867
0.844 0.05199 0.004058 0.9 VDD 47.983,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U868
0.844 0.05186 0.00413 0.9 VDD 47.128,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U869
0.8429 0.05258 0.004496 0.9 VDD 47.353,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U870
0.8441 0.05226 0.003627 0.9 VDD 48.433,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U871
0.844 0.0523 0.003668 0.9 VDD 48.703,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U872
0.8444 0.05202 0.003623 0.9 VDD 47.173,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U873
0.8441 0.05217 0.003748 0.9 VDD 47.758,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U874
0.844 0.05216 0.003828 0.9 VDD 47.668,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U875
0.8466 0.05013 0.003233 0.9 VDD 19.813,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U876
0.8457 0.05105 0.00321 0.9 VDD 24.223,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U877
0.8466 0.05021 0.003239 0.9 VDD 21.253,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U878
0.8464 0.0504 0.003232 0.9 VDD 22.513,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U879
0.8461 0.05071 0.003227 0.9 VDD 23.008,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U880
0.8463 0.05041 0.003305 0.9 VDD 22.603,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U881
0.8461 0.0507 0.00324 0.9 VDD 24.943,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U882
0.8457 0.05086 0.003442 0.9 VDD 26.473,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U883
0.8452 0.05099 0.003785 0.9 VDD 27.733,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U884
0.8458 0.0508 0.003368 0.9 VDD 25.888,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U885
0.8446 0.05135 0.004009 0.9 VDD 31.873,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U886
0.844 0.05203 0.003948 0.9 VDD 31.153,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U887
0.8445 0.05142 0.004077 0.9 VDD 32.773,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U888
0.845 0.05119 0.003818 0.9 VDD 29.803,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U889
0.8437 0.0522 0.004067 0.9 VDD 32.638,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U890
0.8442 0.05159 0.004252 0.9 VDD 36.463,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U891
0.8441 0.05163 0.00428 0.9 VDD 37.633,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U892
0.8436 0.05153 0.004864 0.9 VDD 34.933,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U893
0.8435 0.05159 0.004875 0.9 VDD 36.418,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U895
0.8419 0.05326 0.004843 0.9 VDD 51.673,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U896
0.842 0.05379 0.004164 0.9 VDD 50.863,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U897
0.8434 0.05269 0.003864 0.9 VDD 49.603,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U898
0.8428 0.05255 0.004673 0.9 VDD 52.033,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U899
0.8409 0.05419 0.004915 0.9 VDD 51.808,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U900
0.8397 0.05398 0.0063 0.9 VDD 54.463,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U901
0.8379 0.05458 0.007567 0.9 VDD 56.983,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U902
0.8369 0.0559 0.007165 0.9 VDD 56.173,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U903
0.8327 0.05779 0.009525 0.9 VDD 56.893,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U904
0.8375 0.05779 0.004689 0.9 VDD 56.218,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U905
0.8326 0.05738 0.01004 0.9 VDD 59.053,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U906
0.836 0.05451 0.009485 0.9 VDD 56.803,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U907
0.8348 0.05884 0.006351 0.9 VDD 57.073,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U908
0.8412 0.05352 0.005311 0.9 VDD 51.943,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U909
0.8383 0.05452 0.007208 0.9 VDD 56.848,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U910
0.8363 0.05517 0.00856 0.9 VDD 54.643,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U911
0.8369 0.05681 0.006247 0.9 VDD 52.483,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U912
0.8367 0.0573 0.005964 0.9 VDD 53.563,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U913
0.8347 0.05768 0.007651 0.9 VDD 54.148,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U915
0.8428 0.05175 0.005465 0.9 VDD 44.113,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U916
0.8441 0.05169 0.004174 0.9 VDD 44.293,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U917
0.8426 0.05187 0.005511 0.9 VDD 42.583,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U918
0.8444 0.05155 0.004093 0.9 VDD 45.283,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U919
0.844 0.05132 0.004642 0.9 VDD 47.263,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U920
0.8444 0.05063 0.005014 0.9 VDD 45.913,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U922
0.8456 0.05023 0.004145 0.9 VDD 45.643,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U923
0.8441 0.05174 0.004174 0.9 VDD 44.293,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U925
0.8438 0.05226 0.003977 0.9 VDD 46.813,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U926
0.8426 0.05353 0.003869 0.9 VDD 48.343,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U927
0.8435 0.05256 0.003971 0.9 VDD 48.163,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U928
0.8436 0.05217 0.004244 0.9 VDD 46.903,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U929
0.8439 0.05153 0.004539 0.9 VDD 43.663,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U930
0.8435 0.05177 0.004726 0.9 VDD 44.293,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U931
0.843 0.05229 0.004663 0.9 VDD 42.043,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U932
0.8443 0.05164 0.004042 0.9 VDD 46.318,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U933
0.847 0.04982 0.003216 0.9 VDD 27.733,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U934
0.8479 0.04918 0.002892 0.9 VDD 24.403,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U935
0.8464 0.04984 0.003732 0.9 VDD 28.093,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U936
0.8467 0.04988 0.003434 0.9 VDD 29.983,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U937
0.8465 0.04982 0.003654 0.9 VDD 27.778,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U938
0.8482 0.04812 0.003655 0.9 VDD 34.753,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U939
0.8493 0.04749 0.003188 0.9 VDD 36.283,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U940
0.8494 0.04745 0.003108 0.9 VDD 34.798,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U942
0.849 0.0483 0.002708 0.9 VDD 22.243,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U943
0.8489 0.04829 0.002823 0.9 VDD 22.153,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U944
0.8485 0.04852 0.002966 0.9 VDD 27.823,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U945
0.8462 0.05005 0.003729 0.9 VDD 33.853,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U946
0.8466 0.04916 0.004225 0.9 VDD 32.098,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U947
0.8478 0.04879 0.00341 0.9 VDD 31.783,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U948
0.8467 0.04991 0.003357 0.9 VDD 49.873,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U949
0.8472 0.04899 0.003851 0.9 VDD 47.443,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U950
0.8464 0.05006 0.003521 0.9 VDD 50.863,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U951
0.8456 0.05063 0.00375 0.9 VDD 48.433,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U952
0.8473 0.04927 0.003397 0.9 VDD 49.648,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U953
0.8487 0.04817 0.003131 0.9 VDD 46.993,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U954
0.8497 0.04756 0.002756 0.9 VDD 46.633,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U955
0.8501 0.04707 0.002847 0.9 VDD 47.173,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U957
0.8483 0.0487 0.003018 0.9 VDD 48.478,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U958
0.8484 0.04812 0.003503 0.9 VDD 45.013,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U959
0.8483 0.04839 0.003318 0.9 VDD 45.013,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U960
0.8483 0.04839 0.003263 0.9 VDD 46.543,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U961
0.8485 0.04815 0.003381 0.9 VDD 46.498,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U962
0.8472 0.04938 0.003375 0.9 VDD 50.593,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U963
0.8452 0.05114 0.003695 0.9 VDD 49.873,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U964
0.8462 0.05008 0.003727 0.9 VDD 50.998,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U965
0.8473 0.0494 0.003316 0.9 VDD 50.503,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U966
0.8489 0.04823 0.002823 0.9 VDD 21.613,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U967
0.8473 0.04955 0.003183 0.9 VDD 25.933,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U968
0.8484 0.04876 0.002823 0.9 VDD 22.333,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U969
0.8481 0.04909 0.002812 0.9 VDD 23.953,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U970
0.8487 0.0485 0.002813 0.9 VDD 23.908,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U971
0.8499 0.04754 0.002514 0.9 VDD 23.053,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U972
0.8487 0.04845 0.002861 0.9 VDD 26.833,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U973
0.8484 0.04852 0.003053 0.9 VDD 27.823,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U974
0.8461 0.0501 0.003793 0.9 VDD 29.713,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U975
0.8485 0.04836 0.003132 0.9 VDD 29.398,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U976
0.846 0.05039 0.00363 0.9 VDD 32.413,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U977
0.8463 0.04994 0.003806 0.9 VDD 31.153,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U978
0.8462 0.05006 0.003764 0.9 VDD 34.393,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U979
0.8465 0.05007 0.003403 0.9 VDD 29.623,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U980
0.8462 0.05028 0.003555 0.9 VDD 31.468,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U981
0.8499 0.04712 0.002956 0.9 VDD 34.123,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U982
0.8497 0.04749 0.002763 0.9 VDD 36.373,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U983
0.8488 0.0481 0.003078 0.9 VDD 34.303,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U984
0.85 0.04724 0.002714 0.9 VDD 34.258,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U986
0.8422 0.05248 0.005314 0.9 VDD 38.443,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U987
0.8429 0.0523 0.004793 0.9 VDD 40.783,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U988
0.8435 0.05225 0.004234 0.9 VDD 41.143,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U989
0.8435 0.0523 0.004243 0.9 VDD 40.558,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U990
0.8432 0.05218 0.004623 0.9 VDD 42.133,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U991
0.8426 0.05271 0.004659 0.9 VDD 41.683,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U992
0.8427 0.05262 0.004719 0.9 VDD 42.133,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U993
0.8436 0.05215 0.004215 0.9 VDD 41.953,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U994
0.8427 0.05259 0.0047 0.9 VDD 42.358,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U995
0.844 0.05213 0.003818 0.9 VDD 42.583,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U996
0.844 0.05218 0.003851 0.9 VDD 41.683,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U997
0.8436 0.05221 0.004163 0.9 VDD 41.053,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U998
0.8437 0.0522 0.00409 0.9 VDD 41.053,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U999
0.844 0.05216 0.003843 0.9 VDD 41.908,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1000
0.844 0.05239 0.003641 0.9 VDD 37.003,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1001
0.8434 0.05235 0.004211 0.9 VDD 39.163,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1002
0.844 0.05234 0.003634 0.9 VDD 39.208,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1004
0.8462 0.05037 0.003384 0.9 VDD 20.083,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1005
0.8458 0.05098 0.003254 0.9 VDD 24.133,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1006
0.8462 0.05044 0.00333 0.9 VDD 21.343,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1007
0.846 0.05065 0.003373 0.9 VDD 22.243,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1008
0.8459 0.05073 0.003405 0.9 VDD 22.783,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1009
0.8455 0.05105 0.003422 0.9 VDD 25.303,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1010
0.8448 0.05142 0.003755 0.9 VDD 26.743,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1011
0.8443 0.05163 0.00407 0.9 VDD 28.183,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1012
0.8441 0.05181 0.004071 0.9 VDD 31.873,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1013
0.8442 0.05177 0.00403 0.9 VDD 31.333,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1014
0.8441 0.05173 0.004194 0.9 VDD 33.673,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1015
0.8441 0.05148 0.004412 0.9 VDD 29.803,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1016
0.8427 0.05184 0.005446 0.9 VDD 36.913,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1017
0.8427 0.05186 0.005473 0.9 VDD 37.633,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1018
0.843 0.05175 0.005207 0.9 VDD 34.123,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1019
0.8475 0.0495 0.003032 0.9 VDD 19.903,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1021
0.8472 0.04983 0.003005 0.9 VDD 24.853,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1022
0.8474 0.04953 0.003048 0.9 VDD 21.163,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1023
0.8472 0.04975 0.003094 0.9 VDD 22.423,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1024
0.8472 0.04976 0.003058 0.9 VDD 22.468,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1025
0.846 0.05081 0.003185 0.9 VDD 25.123,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1026
0.8454 0.05058 0.004039 0.9 VDD 28.183,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1027
0.8459 0.05091 0.003227 0.9 VDD 25.528,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1028
0.8424 0.05256 0.005081 0.9 VDD 32.233,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1029
0.8428 0.05235 0.004861 0.9 VDD 31.333,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1030
0.8418 0.05285 0.005398 0.9 VDD 33.583,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1031
0.8436 0.05197 0.004453 0.9 VDD 29.713,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1032
0.843 0.05242 0.004622 0.9 VDD 31.648,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1033
0.843 0.05092 0.006087 0.9 VDD 36.823,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1034
0.8445 0.05091 0.00454 0.9 VDD 37.633,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1035
0.8432 0.05092 0.00585 0.9 VDD 35.653,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1036
0.8493 0.04801 0.002652 0.9 VDD 22.243,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1038
0.8473 0.04955 0.003128 0.9 VDD 26.383,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1039
0.8492 0.0482 0.002635 0.9 VDD 24.133,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1040
0.849 0.04831 0.002741 0.9 VDD 25.213,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1041
0.8488 0.04855 0.002697 0.9 VDD 24.358,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1042
0.8491 0.04801 0.002853 0.9 VDD 28.273,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1043
0.8482 0.04861 0.003176 0.9 VDD 29.083,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1044
0.8478 0.04902 0.00321 0.9 VDD 29.443,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1045
0.8493 0.0477 0.003006 0.9 VDD 28.588,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1046
0.8452 0.0503 0.004531 0.9 VDD 31.603,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1047
0.8466 0.04993 0.003508 0.9 VDD 30.883,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1048
0.8458 0.0505 0.003705 0.9 VDD 33.493,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1049
0.8458 0.05009 0.004135 0.9 VDD 29.803,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1050
0.8455 0.05019 0.004328 0.9 VDD 30.658,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1051
0.85 0.04709 0.002916 0.9 VDD 33.583,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1052
0.8498 0.04748 0.002753 0.9 VDD 35.743,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1053
0.8494 0.04784 0.002791 0.9 VDD 30.343,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1054
0.8454 0.05104 0.003513 0.9 VDD 20.443,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1056
0.845 0.05156 0.003451 0.9 VDD 24.403,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1057
0.8456 0.05093 0.003499 0.9 VDD 21.433,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1058
0.8452 0.05127 0.003541 0.9 VDD 22.423,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1059
0.8453 0.05125 0.003501 0.9 VDD 22.288,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1060
0.8449 0.05164 0.003496 0.9 VDD 22.873,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1061
0.8444 0.05208 0.003527 0.9 VDD 25.033,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1062
0.8437 0.05246 0.003887 0.9 VDD 27.103,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1063
0.8436 0.05224 0.004183 0.9 VDD 28.363,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1064
0.844 0.05227 0.003712 0.9 VDD 26.068,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1065
0.8421 0.05327 0.004645 0.9 VDD 32.323,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1066
0.8431 0.05234 0.004554 0.9 VDD 31.603,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1067
0.8428 0.05241 0.004837 0.9 VDD 33.043,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1068
0.8434 0.05223 0.004418 0.9 VDD 29.983,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1069
0.843 0.05235 0.004686 0.9 VDD 31.828,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1070
0.8433 0.05263 0.004107 0.9 VDD 33.763,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1071
0.8437 0.05237 0.003933 0.9 VDD 34.843,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1072
0.8438 0.05232 0.003855 0.9 VDD 31.963,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1073
0.8438 0.05235 0.003893 0.9 VDD 33.178,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1075
0.8469 0.04972 0.003333 0.9 VDD 27.373,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1076
0.8484 0.04868 0.002957 0.9 VDD 25.573,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1077
0.8465 0.04991 0.003566 0.9 VDD 28.543,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1078
0.8464 0.05017 0.003479 0.9 VDD 30.523,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1079
0.8477 0.04891 0.003432 0.9 VDD 27.868,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1080
0.849 0.04803 0.002986 0.9 VDD 32.953,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1081
0.8494 0.04747 0.003157 0.9 VDD 35.653,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1082
0.8499 0.0472 0.002916 0.9 VDD 33.583,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1084
0.8496 0.04739 0.003002 0.9 VDD 33.178,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1085
0.8496 0.04778 0.00265 0.9 VDD 22.873,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1086
0.8495 0.04788 0.002639 0.9 VDD 23.863,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1087
0.8495 0.04785 0.002669 0.9 VDD 26.293,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1088
0.8493 0.04802 0.002682 0.9 VDD 25.303,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1089
0.8494 0.048 0.002561 0.9 VDD 25.168,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1090
0.848 0.04871 0.003315 0.9 VDD 30.613,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1091
0.8463 0.05004 0.003693 0.9 VDD 33.313,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1092
0.8462 0.04997 0.003874 0.9 VDD 31.783,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1093
0.8455 0.05035 0.004105 0.9 VDD 31.423,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1094
0.8475 0.04913 0.003378 0.9 VDD 31.378,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1095
0.8486 0.04838 0.00298 0.9 VDD 29.758,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1096
0.8459 0.04973 0.004383 0.9 VDD 44.383,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1097
0.8466 0.04895 0.00444 0.9 VDD 44.023,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1098
0.8458 0.0495 0.004717 0.9 VDD 45.103,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1099
0.8458 0.05021 0.003974 0.9 VDD 42.403,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1100
0.8453 0.0498 0.004942 0.9 VDD 44.158,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1101
0.8474 0.04949 0.003161 0.9 VDD 50.773,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1103
0.85 0.04732 0.002708 0.9 VDD 49.333,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1105
0.8484 0.04838 0.003224 0.9 VDD 50.998,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1106
0.847 0.04882 0.004161 0.9 VDD 45.733,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1107
0.8478 0.04868 0.00355 0.9 VDD 45.373,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1108
0.8464 0.04954 0.004036 0.9 VDD 47.803,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1109
0.8459 0.04979 0.004328 0.9 VDD 46.678,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1110
0.8458 0.05007 0.004116 0.9 VDD 46.003,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1111
0.8456 0.05032 0.004068 0.9 VDD 44.023,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1112
0.8457 0.05026 0.004039 0.9 VDD 44.563,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1113
0.8459 0.05012 0.003982 0.9 VDD 45.598,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1114
0.8463 0.04928 0.004386 0.9 VDD 46.453,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1115
0.846 0.05025 0.003717 0.9 VDD 52.123,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1116
0.8475 0.04929 0.003239 0.9 VDD 49.783,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1117
0.8464 0.04969 0.003952 0.9 VDD 53.743,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1118
0.842 0.05238 0.005575 0.9 VDD 52.303,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1119
0.8465 0.04963 0.003856 0.9 VDD 53.068,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1120
0.8497 0.04752 0.002803 0.9 VDD 43.213,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1121
0.8497 0.0475 0.002796 0.9 VDD 43.978,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1123
0.8482 0.04821 0.003603 0.9 VDD 43.573,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1124
0.8484 0.04834 0.0033 0.9 VDD 45.553,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1125
0.8482 0.04871 0.003087 0.9 VDD 49.198,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1126
0.8459 0.05033 0.003734 0.9 VDD 52.663,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1127
0.843 0.05276 0.004291 0.9 VDD 53.743,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1128
0.8457 0.05041 0.003881 0.9 VDD 53.248,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1129
0.8462 0.04948 0.004297 0.9 VDD 53.203,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1130
0.8469 0.04994 0.003147 0.9 VDD 19.993,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1131
0.8465 0.0504 0.003106 0.9 VDD 24.313,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1132
0.8469 0.0499 0.003162 0.9 VDD 21.883,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1133
0.8469 0.04999 0.003133 0.9 VDD 22.603,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1134
0.847 0.04989 0.00314 0.9 VDD 21.838,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1135
0.8466 0.0502 0.003236 0.9 VDD 22.873,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1136
0.8462 0.05052 0.003276 0.9 VDD 25.303,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1137
0.8459 0.05068 0.003375 0.9 VDD 26.563,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1138
0.8442 0.05194 0.003878 0.9 VDD 27.823,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1139
0.8463 0.05054 0.003193 0.9 VDD 25.438,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1140
0.8441 0.05121 0.004674 0.9 VDD 31.693,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1141
0.8447 0.05121 0.004085 0.9 VDD 31.693,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1142
0.8445 0.0513 0.004222 0.9 VDD 32.953,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1143
0.8449 0.05096 0.00414 0.9 VDD 28.993,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1144
0.8415 0.05315 0.005308 0.9 VDD 36.553,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1145
0.8432 0.05148 0.005326 0.9 VDD 37.003,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1146
0.8434 0.0514 0.005189 0.9 VDD 34.663,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1147
0.8432 0.05146 0.005303 0.9 VDD 36.418,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1149
0.8449 0.05087 0.004195 0.9 VDD 32.683,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1150
0.8461 0.04924 0.004707 0.9 VDD 36.193,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1151
0.8473 0.0492 0.003515 0.9 VDD 33.313,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1152
0.8461 0.04924 0.004685 0.9 VDD 35.653,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1153
0.8456 0.05054 0.003856 0.9 VDD 36.103,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1154
0.8471 0.04924 0.003629 0.9 VDD 35.698,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1155
0.8481 0.04819 0.003755 0.9 VDD 37.183,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1156
0.8497 0.04753 0.002784 0.9 VDD 37.993,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1157
0.8493 0.0475 0.003219 0.9 VDD 36.958,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1159
0.8483 0.04839 0.003265 0.9 VDD 34.933,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1160
0.8484 0.04851 0.003132 0.9 VDD 31.963,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1161
0.8479 0.04858 0.003505 0.9 VDD 33.943,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1162
0.8482 0.04859 0.003231 0.9 VDD 34.078,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1163
0.8476 0.04889 0.003539 0.9 VDD 34.483,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1164
0.8449 0.05079 0.004357 0.9 VDD 35.293,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1165
0.8458 0.05007 0.004136 0.9 VDD 35.473,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1166
0.8441 0.05076 0.005127 0.9 VDD 35.293,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1167
0.8443 0.05054 0.005163 0.9 VDD 35.878,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1168
0.8483 0.0484 0.003296 0.9 VDD 35.788,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1169
0.8432 0.05259 0.004238 0.9 VDD 36.733,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1170
0.8426 0.05244 0.004974 0.9 VDD 37.003,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1171
0.8421 0.05252 0.00537 0.9 VDD 37.813,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1172
0.8432 0.0525 0.004255 0.9 VDD 37.723,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1173
0.8432 0.05254 0.004244 0.9 VDD 37.048,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1174
0.8427 0.05242 0.004878 0.9 VDD 37.723,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1175
0.8417 0.05331 0.005018 0.9 VDD 37.453,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1176
0.8424 0.0527 0.004915 0.9 VDD 37.363,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1177
0.8428 0.05231 0.004878 0.9 VDD 36.823,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1178
0.8423 0.0527 0.005012 0.9 VDD 37.588,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1179
0.8438 0.05225 0.003947 0.9 VDD 36.373,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1180
0.8437 0.05235 0.003945 0.9 VDD 37.543,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1181
0.8434 0.05236 0.004264 0.9 VDD 33.763,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1182
0.8436 0.05225 0.004108 0.9 VDD 37.813,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1183
0.8436 0.05225 0.004104 0.9 VDD 37.228,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1184
0.8422 0.05283 0.004999 0.9 VDD 37.633,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1185
0.8439 0.05241 0.003641 0.9 VDD 36.193,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1186
0.8432 0.05264 0.004206 0.9 VDD 36.643,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1187
0.844 0.0524 0.003641 0.9 VDD 36.868,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1189
0.8438 0.05224 0.003918 0.9 VDD 51.493,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1190
0.8437 0.05236 0.003936 0.9 VDD 51.583,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1191
0.844 0.05225 0.003772 0.9 VDD 49.693,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1192
0.844 0.05215 0.003806 0.9 VDD 50.593,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1193
0.8439 0.05223 0.003902 0.9 VDD 51.358,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1194
0.844 0.0522 0.003759 0.9 VDD 49.693,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1195
0.8435 0.05271 0.003756 0.9 VDD 49.963,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1196
0.8433 0.05277 0.003952 0.9 VDD 50.323,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1197
0.844 0.05237 0.003669 0.9 VDD 50.233,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1198
0.8438 0.05243 0.003726 0.9 VDD 51.853,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1199
0.8442 0.05228 0.00353 0.9 VDD 50.143,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1200
0.8441 0.05233 0.003619 0.9 VDD 50.773,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1201
0.8438 0.05244 0.003767 0.9 VDD 52.033,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1202
0.844 0.05237 0.00366 0.9 VDD 51.268,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1203
0.8447 0.05209 0.003249 0.9 VDD 51.493,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1204
0.8446 0.05215 0.00322 0.9 VDD 50.323,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1205
0.8441 0.0524 0.003508 0.9 VDD 51.673,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1206
0.8443 0.05222 0.003492 0.9 VDD 51.808,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1208
0.8422 0.05258 0.005238 0.9 VDD 39.253,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1209
0.8428 0.05233 0.004842 0.9 VDD 39.973,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1210
0.8424 0.05247 0.005125 0.9 VDD 40.333,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1211
0.8434 0.05239 0.004256 0.9 VDD 39.523,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1212
0.8434 0.05235 0.00425 0.9 VDD 40.018,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1213
0.8428 0.05237 0.004826 0.9 VDD 38.983,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1214
0.8421 0.0531 0.004822 0.9 VDD 39.073,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1215
0.8424 0.05268 0.004899 0.9 VDD 39.703,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1216
0.8427 0.05227 0.005007 0.9 VDD 38.983,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1217
0.842 0.05304 0.004913 0.9 VDD 39.478,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1218
0.8438 0.05228 0.00391 0.9 VDD 39.613,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1219
0.8438 0.05231 0.00393 0.9 VDD 38.713,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1220
0.8439 0.05223 0.003881 0.9 VDD 40.783,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1221
0.8437 0.05224 0.004109 0.9 VDD 39.343,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1222
0.8439 0.05223 0.003915 0.9 VDD 39.388,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1223
0.8426 0.05259 0.004807 0.9 VDD 40.783,172.752 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1224
0.8442 0.0522 0.003595 0.9 VDD 41.683,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1225
0.8442 0.05222 0.003586 0.9 VDD 42.133,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1226
0.8441 0.05227 0.003621 0.9 VDD 40.378,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1228
0.8481 0.04861 0.003261 0.9 VDD 34.843,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1229
0.8463 0.04922 0.004521 0.9 VDD 33.853,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1230
0.8481 0.04852 0.003382 0.9 VDD 32.143,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1231
0.8476 0.04886 0.003531 0.9 VDD 33.583,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1232
0.8476 0.04887 0.003497 0.9 VDD 33.808,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1233
0.8484 0.04837 0.003233 0.9 VDD 34.123,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1234
0.848 0.04855 0.003448 0.9 VDD 33.043,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1235
0.8475 0.04891 0.003611 0.9 VDD 35.203,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1236
0.8461 0.04923 0.004647 0.9 VDD 34.753,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1237
0.8478 0.04861 0.003553 0.9 VDD 34.708,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1238
0.8461 0.05007 0.003804 0.9 VDD 35.113,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1239
0.8461 0.05007 0.003837 0.9 VDD 35.743,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1240
0.8451 0.05079 0.004128 0.9 VDD 35.293,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1241
0.8443 0.05053 0.005196 0.9 VDD 36.463,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1242
0.8456 0.05055 0.003821 0.9 VDD 35.428,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1243
0.8497 0.04722 0.003114 0.9 VDD 37.003,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1244
0.8499 0.04733 0.002778 0.9 VDD 37.453,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1245
0.8486 0.04818 0.0032 0.9 VDD 36.553,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1246
0.8497 0.0475 0.002771 0.9 VDD 36.958,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1248
0.8448 0.0505 0.004745 0.9 VDD 40.873,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1249
0.8472 0.04908 0.003675 0.9 VDD 41.863,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1250
0.8472 0.04914 0.00369 0.9 VDD 40.693,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1251
0.8462 0.04911 0.004734 0.9 VDD 41.278,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1252
0.8491 0.04754 0.003319 0.9 VDD 41.143,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1253
0.8497 0.04754 0.002804 0.9 VDD 40.603,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1254
0.8497 0.04716 0.003134 0.9 VDD 41.683,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1256
0.8497 0.04754 0.002806 0.9 VDD 41.188,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1257
0.848 0.04828 0.003676 0.9 VDD 42.403,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1258
0.848 0.04859 0.003381 0.9 VDD 41.863,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1259
0.8482 0.04837 0.003383 0.9 VDD 39.973,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1260
0.848 0.04861 0.003383 0.9 VDD 41.233,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1261
0.8483 0.04833 0.003383 0.9 VDD 41.368,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1262
0.8472 0.04916 0.003692 0.9 VDD 40.153,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1263
0.8451 0.05069 0.004197 0.9 VDD 39.973,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1264
0.8458 0.05002 0.004201 0.9 VDD 39.613,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1265
0.8457 0.05038 0.003973 0.9 VDD 40.063,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1266
0.8443 0.05038 0.005319 0.9 VDD 40.018,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1267
0.8426 0.05187 0.005525 0.9 VDD 40.783,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1268
0.8439 0.05185 0.004291 0.9 VDD 41.143,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1269
0.8426 0.05188 0.005522 0.9 VDD 40.243,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1270
0.8434 0.05143 0.005177 0.9 VDD 40.873,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1271
0.8424 0.05207 0.005524 0.9 VDD 40.738,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1272
0.8428 0.05091 0.006296 0.9 VDD 37.903,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1273
0.8445 0.05091 0.004567 0.9 VDD 38.353,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1274
0.8445 0.05101 0.004455 0.9 VDD 38.893,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1275
0.8426 0.0509 0.00649 0.9 VDD 38.938,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1277
0.8438 0.05193 0.004263 0.9 VDD 40.513,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1278
0.8439 0.05186 0.004279 0.9 VDD 41.593,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1279
0.8442 0.05082 0.004954 0.9 VDD 40.873,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1280
0.8438 0.05191 0.004328 0.9 VDD 39.073,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1281
0.8438 0.05187 0.004295 0.9 VDD 41.008,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1282
0.8428 0.05087 0.006299 0.9 VDD 40.963,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1283
0.8441 0.05164 0.004275 0.9 VDD 40.333,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1284
0.8427 0.05255 0.004737 0.9 VDD 40.873,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1285
0.8437 0.05162 0.004714 0.9 VDD 41.233,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1286
0.8436 0.05163 0.00475 0.9 VDD 40.648,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1287
0.8436 0.0521 0.004274 0.9 VDD 40.378,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1288
0.8465 0.05018 0.003325 0.9 VDD 27.463,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1289
0.8479 0.04925 0.002878 0.9 VDD 24.133,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1290
0.846 0.05042 0.003602 0.9 VDD 29.443,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1291
0.847 0.04972 0.003235 0.9 VDD 27.913,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1292
0.8468 0.04974 0.003433 0.9 VDD 28.228,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1293
0.8497 0.04735 0.002946 0.9 VDD 32.413,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1294
0.8498 0.04746 0.002737 0.9 VDD 35.113,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1295
0.85 0.04715 0.002838 0.9 VDD 32.593,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1296
0.85 0.04733 0.002629 0.9 VDD 32.008,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1298
0.8484 0.04872 0.002894 0.9 VDD 21.073,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1299
0.8479 0.0491 0.002972 0.9 VDD 22.063,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1300
0.8481 0.04904 0.002908 0.9 VDD 22.873,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1301
0.8484 0.04871 0.002896 0.9 VDD 20.443,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1302
0.8483 0.04883 0.002909 0.9 VDD 21.658,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1303
0.8467 0.05007 0.003209 0.9 VDD 26.653,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1304
0.8446 0.05115 0.00422 0.9 VDD 33.403,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1305
0.8456 0.05057 0.003786 0.9 VDD 30.973,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1306
0.8449 0.051 0.004068 0.9 VDD 31.873,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1307
0.8454 0.05058 0.003979 0.9 VDD 31.108,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1308
0.8487 0.04821 0.003068 0.9 VDD 30.928,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1309
0.8448 0.0515 0.003728 0.9 VDD 28.633,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1310
0.8456 0.05108 0.003356 0.9 VDD 24.223,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1311
0.8444 0.0516 0.004038 0.9 VDD 29.893,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1312
0.8449 0.05147 0.003649 0.9 VDD 27.823,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1313
0.8445 0.05164 0.003818 0.9 VDD 29.578,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1314
0.844 0.05188 0.004167 0.9 VDD 34.753,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1315
0.8438 0.05195 0.004248 0.9 VDD 37.543,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1316
0.8439 0.05192 0.004215 0.9 VDD 36.193,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1317
0.8439 0.0519 0.004188 0.9 VDD 35.338,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1319
0.846 0.05059 0.003428 0.9 VDD 20.623,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1320
0.8458 0.05079 0.003389 0.9 VDD 21.703,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1321
0.8457 0.05096 0.003373 0.9 VDD 23.143,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1322
0.846 0.05059 0.003393 0.9 VDD 19.993,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1323
0.846 0.05064 0.003392 0.9 VDD 21.298,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1324
0.8451 0.05129 0.003602 0.9 VDD 26.293,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1325
0.8438 0.05182 0.004343 0.9 VDD 33.223,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1326
0.8442 0.05167 0.004127 0.9 VDD 30.793,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1327
0.843 0.0527 0.004258 0.9 VDD 32.233,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1328
0.8441 0.05172 0.004182 0.9 VDD 31.378,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1329
0.8444 0.05167 0.003928 0.9 VDD 30.748,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1330
0.8454 0.05093 0.003693 0.9 VDD 28.723,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1331
0.8467 0.05014 0.00313 0.9 VDD 23.773,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1332
0.8451 0.05103 0.003831 0.9 VDD 29.713,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1333
0.8456 0.05085 0.00359 0.9 VDD 28.003,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1334
0.8456 0.05065 0.003737 0.9 VDD 29.038,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1335
0.8433 0.05143 0.00525 0.9 VDD 35.203,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1336
0.8416 0.05312 0.00533 0.9 VDD 37.093,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1337
0.842 0.05317 0.004874 0.9 VDD 36.283,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1338
0.8433 0.05145 0.005276 0.9 VDD 35.788,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1340
0.847 0.04979 0.003169 0.9 VDD 21.073,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1341
0.8467 0.05005 0.003265 0.9 VDD 21.793,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1342
0.8467 0.05021 0.003129 0.9 VDD 22.963,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1344
0.8468 0.04994 0.003281 0.9 VDD 20.083,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1345
0.8469 0.04995 0.003145 0.9 VDD 21.118,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1346
0.8457 0.05068 0.003581 0.9 VDD 26.563,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1347
0.844 0.05125 0.004775 0.9 VDD 32.233,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1348
0.8429 0.0526 0.004538 0.9 VDD 30.973,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1349
0.8443 0.05116 0.004572 0.9 VDD 31.153,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1351
0.8444 0.05111 0.004461 0.9 VDD 30.568,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1352
0.8449 0.05114 0.003992 0.9 VDD 30.928,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1353
0.8435 0.05206 0.004402 0.9 VDD 28.633,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1354
0.845 0.05162 0.003425 0.9 VDD 25.033,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1355
0.8439 0.05223 0.003881 0.9 VDD 29.983,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1356
0.8442 0.05207 0.00377 0.9 VDD 28.543,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1357
0.844 0.05216 0.003836 0.9 VDD 29.398,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1358
0.8437 0.0523 0.003958 0.9 VDD 32.233,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1359
0.8437 0.05223 0.004071 0.9 VDD 35.293,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1360
0.8436 0.05236 0.004024 0.9 VDD 33.853,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1361
0.8437 0.05234 0.004004 0.9 VDD 33.313,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1362
0.8439 0.05217 0.003978 0.9 VDD 32.683,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1363
0.8457 0.05085 0.003489 0.9 VDD 20.803,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1364
0.8454 0.05107 0.003495 0.9 VDD 22.153,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1365
0.8453 0.05122 0.003495 0.9 VDD 22.693,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1366
0.8457 0.05084 0.003484 0.9 VDD 19.723,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1367
0.8454 0.05106 0.003498 0.9 VDD 21.748,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1368
0.8446 0.05178 0.003591 0.9 VDD 26.473,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1369
0.8434 0.05252 0.004106 0.9 VDD 33.223,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1370
0.8431 0.05231 0.004554 0.9 VDD 30.883,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1371
0.8435 0.05249 0.004047 0.9 VDD 32.323,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1372
0.8437 0.05233 0.003943 0.9 VDD 30.838,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1373
0.8428 0.05233 0.004905 0.9 VDD 30.838,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1374
0.8449 0.05109 0.003983 0.9 VDD 28.813,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1375
0.8462 0.05056 0.003267 0.9 VDD 23.773,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1376
0.8444 0.05183 0.003799 0.9 VDD 29.623,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1377
0.8454 0.05099 0.003601 0.9 VDD 27.823,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1378
0.8442 0.05155 0.004213 0.9 VDD 35.203,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1379
0.8441 0.05161 0.004266 0.9 VDD 37.003,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1380
0.8434 0.05237 0.004252 0.9 VDD 36.463,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1381
0.8436 0.05156 0.00487 0.9 VDD 35.563,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1383
0.8466 0.05014 0.003237 0.9 VDD 20.623,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1384
0.8464 0.05031 0.003323 0.9 VDD 21.793,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1385
0.8463 0.0505 0.003223 0.9 VDD 23.323,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1386
0.8466 0.05021 0.003235 0.9 VDD 20.173,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1387
0.8465 0.05023 0.003239 0.9 VDD 21.163,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1388
0.8455 0.05088 0.003577 0.9 VDD 26.653,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1389
0.844 0.0514 0.004577 0.9 VDD 32.503,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1390
0.8447 0.05131 0.003963 0.9 VDD 31.333,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1391
0.8441 0.05136 0.004499 0.9 VDD 31.963,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1392
0.8443 0.05131 0.004406 0.9 VDD 31.333,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1393
0.8438 0.05208 0.004122 0.9 VDD 28.183,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1394
0.8448 0.05165 0.003532 0.9 VDD 25.033,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1395
0.8427 0.0529 0.004407 0.9 VDD 29.713,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1396
0.8432 0.05267 0.004086 0.9 VDD 28.363,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1397
0.8438 0.05211 0.004106 0.9 VDD 28.498,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1398
0.8436 0.05233 0.004032 0.9 VDD 32.143,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1399
0.8435 0.05237 0.004154 0.9 VDD 35.023,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1400
0.8435 0.05237 0.004128 0.9 VDD 34.303,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1401
0.8435 0.05236 0.004098 0.9 VDD 33.538,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1403
0.8456 0.05094 0.0035 0.9 VDD 20.893,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1404
0.8451 0.05132 0.003543 0.9 VDD 22.153,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1405
0.845 0.05147 0.003575 0.9 VDD 22.063,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1406
0.8454 0.05104 0.00354 0.9 VDD 19.903,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1407
0.8454 0.05114 0.003471 0.9 VDD 20.938,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1408
0.8438 0.05236 0.003866 0.9 VDD 26.563,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1409
0.8428 0.05242 0.004774 0.9 VDD 33.403,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1410
0.8429 0.05247 0.00461 0.9 VDD 31.063,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1411
0.8422 0.05319 0.004577 0.9 VDD 31.783,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1412
0.8422 0.05315 0.004668 0.9 VDD 31.468,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1413
0.8434 0.05229 0.004326 0.9 VDD 37.993,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1414
0.8425 0.0525 0.004953 0.9 VDD 37.723,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1415
0.8435 0.05238 0.004108 0.9 VDD 37.813,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1416
0.8429 0.05231 0.004835 0.9 VDD 36.193,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1417
0.8434 0.0523 0.00433 0.9 VDD 37.318,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1418
0.8432 0.05264 0.004193 0.9 VDD 36.193,168.720 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1419
0.8439 0.05242 0.00364 0.9 VDD 35.833,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1420
0.8432 0.05283 0.004014 0.9 VDD 37.633,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1421
0.8434 0.05241 0.004202 0.9 VDD 36.328,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1423
0.842 0.05256 0.005414 0.9 VDD 37.273,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1424
0.8425 0.05256 0.004986 0.9 VDD 36.553,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1425
0.8427 0.05243 0.0049 0.9 VDD 37.093,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1426
0.8432 0.05262 0.004226 0.9 VDD 36.103,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1427
0.8426 0.05245 0.004989 0.9 VDD 36.418,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1428
0.8428 0.0523 0.004921 0.9 VDD 37.453,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1429
0.8435 0.05227 0.004256 0.9 VDD 33.583,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1430
0.8435 0.05239 0.0041 0.9 VDD 36.733,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1431
0.8437 0.05236 0.003947 0.9 VDD 36.913,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1432
0.8433 0.05239 0.004328 0.9 VDD 36.508,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1433
0.8437 0.0525 0.003834 0.9 VDD 51.763,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1434
0.8439 0.05227 0.003838 0.9 VDD 50.503,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1435
0.844 0.05246 0.003571 0.9 VDD 49.963,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1436
0.8423 0.0537 0.004014 0.9 VDD 50.863,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1437
0.8435 0.05244 0.004041 0.9 VDD 50.998,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1438
0.8442 0.05235 0.003462 0.9 VDD 50.863,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1439
0.8447 0.05207 0.00322 0.9 VDD 50.323,172.176 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1440
0.8445 0.05224 0.003236 0.9 VDD 51.133,173.328 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1441
0.8444 0.05218 0.003413 0.9 VDD 50.998,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1443
0.8441 0.05199 0.003893 0.9 VDD 48.973,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1444
0.8442 0.05207 0.003718 0.9 VDD 49.783,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1445
0.8441 0.05215 0.00378 0.9 VDD 50.233,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1446
0.8441 0.05213 0.003818 0.9 VDD 50.323,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1447
0.8441 0.05215 0.003755 0.9 VDD 50.188,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1448
0.8423 0.05363 0.00404 0.9 VDD 50.593,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1449
0.8443 0.05225 0.003481 0.9 VDD 49.873,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1450
0.8437 0.05259 0.003687 0.9 VDD 51.133,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1451
0.844 0.05236 0.003603 0.9 VDD 50.773,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1452
0.8438 0.05253 0.003631 0.9 VDD 50.548,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1453
0.8486 0.04807 0.003293 0.9 VDD 45.733,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1454
0.8476 0.04904 0.003398 0.9 VDD 47.803,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1455
0.848 0.04837 0.003591 0.9 VDD 45.193,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1456
0.8477 0.04887 0.003464 0.9 VDD 46.903,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1457
0.8481 0.04846 0.00346 0.9 VDD 46.948,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1458
0.8474 0.0491 0.003449 0.9 VDD 50.683,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1459
0.8465 0.04999 0.003473 0.9 VDD 51.133,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1460
0.8469 0.04949 0.003633 0.9 VDD 51.583,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1461
0.8479 0.04898 0.003113 0.9 VDD 50.548,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1462
0.8449 0.05154 0.003599 0.9 VDD 50.413,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1463
0.8452 0.05107 0.003677 0.9 VDD 49.693,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1464
0.8428 0.05349 0.003695 0.9 VDD 49.873,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1465
0.8452 0.0513 0.003477 0.9 VDD 49.873,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1466
0.845 0.05132 0.003724 0.9 VDD 49.918,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1467
0.85 0.04712 0.002908 0.9 VDD 46.363,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1468
0.8501 0.04713 0.002773 0.9 VDD 45.553,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1469
0.8493 0.04758 0.00315 0.9 VDD 46.723,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1470
0.8501 0.04718 0.002748 0.9 VDD 47.128,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1472
0.8483 0.0483 0.00338 0.9 VDD 41.953,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1473
0.8472 0.04911 0.003686 0.9 VDD 41.233,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1474
0.8477 0.04859 0.003729 0.9 VDD 41.863,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1475
0.8474 0.04888 0.003673 0.9 VDD 41.953,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1476
0.8474 0.0489 0.003735 0.9 VDD 41.368,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1477
0.8483 0.04835 0.003384 0.9 VDD 40.693,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1478
0.8476 0.04864 0.003738 0.9 VDD 40.243,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1479
0.8474 0.04892 0.003691 0.9 VDD 40.423,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1480
0.8461 0.04915 0.004757 0.9 VDD 40.423,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1481
0.8473 0.04892 0.003739 0.9 VDD 40.738,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1482
0.846 0.05 0.003972 0.9 VDD 39.973,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1483
0.8458 0.04998 0.004187 0.9 VDD 40.693,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1484
0.8451 0.05074 0.004205 0.9 VDD 38.983,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1485
0.8457 0.05032 0.003978 0.9 VDD 40.963,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1486
0.846 0.04998 0.003976 0.9 VDD 40.558,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1487
0.8497 0.04719 0.003147 0.9 VDD 40.963,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1488
0.8499 0.04732 0.002805 0.9 VDD 40.783,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1489
0.8486 0.04813 0.003317 0.9 VDD 41.773,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1490
0.8499 0.04731 0.002807 0.9 VDD 41.458,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1492
0.8438 0.0519 0.00427 0.9 VDD 39.523,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1493
0.8438 0.05187 0.004307 0.9 VDD 40.513,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1494
0.8439 0.05188 0.004266 0.9 VDD 40.153,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1495
0.8439 0.05184 0.004256 0.9 VDD 41.233,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1496
0.8438 0.05189 0.004319 0.9 VDD 39.838,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1497
0.8444 0.05071 0.004857 0.9 VDD 41.863,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1498
0.8424 0.05275 0.004901 0.9 VDD 41.413,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1499
0.8445 0.05087 0.004621 0.9 VDD 40.873,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1500
0.8439 0.05144 0.004619 0.9 VDD 40.693,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1501
0.8407 0.05297 0.006331 0.9 VDD 40.828,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1502
0.8425 0.05274 0.00479 0.9 VDD 39.973,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1503
0.8424 0.05212 0.005521 0.9 VDD 40.153,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1504
0.8441 0.05165 0.004282 0.9 VDD 39.703,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1505
0.8426 0.05188 0.005517 0.9 VDD 39.613,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1506
0.8436 0.05217 0.004283 0.9 VDD 39.658,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1507
0.8439 0.05101 0.005113 0.9 VDD 38.893,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1508
0.8445 0.0509 0.004591 0.9 VDD 39.073,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1509
0.8403 0.05336 0.00633 0.9 VDD 38.083,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1510
0.8428 0.05244 0.004712 0.9 VDD 60.403,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1512
0.8433 0.05251 0.004148 0.9 VDD 53.743,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1513
0.8425 0.05273 0.004783 0.9 VDD 60.223,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1514
0.843 0.05245 0.004544 0.9 VDD 57.613,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1515
0.8429 0.05268 0.004418 0.9 VDD 57.658,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1516
0.8429 0.05269 0.004447 0.9 VDD 58.243,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1517
0.8416 0.05377 0.004602 0.9 VDD 58.333,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1518
0.842 0.05356 0.004442 0.9 VDD 55.993,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1519
0.8413 0.05415 0.004568 0.9 VDD 57.433,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1520
0.8408 0.05373 0.005517 0.9 VDD 57.838,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1521
0.8431 0.05267 0.004182 0.9 VDD 59.233,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1522
0.8433 0.05264 0.004088 0.9 VDD 56.983,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1523
0.8428 0.05274 0.004473 0.9 VDD 57.883,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1524
0.8432 0.05285 0.003942 0.9 VDD 54.373,165.840 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1525
0.8432 0.05265 0.004125 0.9 VDD 57.748,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1526
0.8437 0.05268 0.003621 0.9 VDD 55.093,169.296 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1527
0.8436 0.05249 0.003926 0.9 VDD 53.023,168.144 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1528
0.8436 0.05253 0.003912 0.9 VDD 53.653,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1529
0.8434 0.05257 0.003989 0.9 VDD 54.508,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1531
0.8376 0.05442 0.007934 0.9 VDD 61.123,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1532
0.839 0.05628 0.004726 0.9 VDD 59.953,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1533
0.8389 0.05462 0.006442 0.9 VDD 57.163,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1534
0.839 0.05629 0.004719 0.9 VDD 58.468,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1535
0.839 0.0563 0.004706 0.9 VDD 57.343,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1536
0.8386 0.05475 0.006635 0.9 VDD 57.793,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1537
0.8394 0.05593 0.00469 0.9 VDD 56.263,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1538
0.839 0.0563 0.004713 0.9 VDD 57.883,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1539
0.8359 0.0563 0.007806 0.9 VDD 58.108,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1540
0.8316 0.05859 0.009792 0.9 VDD 59.593,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1541
0.8321 0.05878 0.009073 0.9 VDD 56.533,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1542
0.8348 0.05896 0.006238 0.9 VDD 58.153,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1543
0.8402 0.05386 0.005929 0.9 VDD 53.473,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1544
0.8318 0.05885 0.009317 0.9 VDD 57.118,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1545
0.8358 0.05781 0.006384 0.9 VDD 54.643,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1546
0.8369 0.05683 0.006323 0.9 VDD 52.573,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1547
0.8362 0.05709 0.006703 0.9 VDD 53.023,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1548
0.833 0.05809 0.008864 0.9 VDD 56.038,151.440 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1550
0.8404 0.053 0.006649 0.9 VDD 60.583,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1551
0.8433 0.0524 0.004296 0.9 VDD 54.823,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1552
0.8422 0.05299 0.004773 0.9 VDD 60.043,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1553
0.8427 0.05266 0.004611 0.9 VDD 57.433,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1554
0.8427 0.05268 0.004651 0.9 VDD 58.018,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1555
0.8427 0.05269 0.004583 0.9 VDD 58.153,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1556
0.843 0.05246 0.004583 0.9 VDD 58.153,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1557
0.8431 0.05262 0.004323 0.9 VDD 55.993,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1558
0.8428 0.05268 0.004564 0.9 VDD 57.703,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1559
0.8428 0.05267 0.004541 0.9 VDD 57.568,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1560
0.8431 0.05268 0.004259 0.9 VDD 59.323,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1561
0.8432 0.05268 0.004164 0.9 VDD 56.623,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1562
0.8428 0.05301 0.004213 0.9 VDD 57.883,165.264 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1563
0.8433 0.05263 0.004046 0.9 VDD 54.373,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1564
0.8431 0.05268 0.004196 0.9 VDD 57.388,164.688 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1565
0.8428 0.0528 0.004381 0.9 VDD 54.823,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1566
0.8434 0.05237 0.004187 0.9 VDD 53.023,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1567
0.8433 0.05244 0.004279 0.9 VDD 53.833,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1568
0.8432 0.05249 0.004349 0.9 VDD 54.508,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1570
0.8439 0.05185 0.004229 0.9 VDD 42.583,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1571
0.8442 0.05167 0.00413 0.9 VDD 44.563,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1572
0.8441 0.05166 0.004266 0.9 VDD 46.093,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1573
0.8442 0.05167 0.004139 0.9 VDD 45.103,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1574
0.8442 0.05163 0.004137 0.9 VDD 45.148,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1575
0.8437 0.05234 0.003972 0.9 VDD 47.443,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1576
0.8435 0.05227 0.004244 0.9 VDD 46.903,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1577
0.8439 0.05178 0.004371 0.9 VDD 46.543,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1578
0.8442 0.05123 0.004615 0.9 VDD 44.743,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1579
0.8426 0.0532 0.004185 0.9 VDD 47.668,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1580
0.8435 0.05078 0.005762 0.9 VDD 43.123,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1581
0.8446 0.05079 0.004625 0.9 VDD 42.943,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1582
0.8448 0.05051 0.004688 0.9 VDD 43.483,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1583
0.8441 0.05131 0.004623 0.9 VDD 43.483,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1584
0.8446 0.05076 0.004623 0.9 VDD 43.528,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1585
0.8428 0.0531 0.004116 0.9 VDD 50.143,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1586
0.84 0.05386 0.006181 0.9 VDD 51.943,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1587
0.8434 0.05244 0.004145 0.9 VDD 49.243,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1588
0.8435 0.05237 0.00417 0.9 VDD 54.013,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1590
0.8426 0.05273 0.004688 0.9 VDD 59.863,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1591
0.8432 0.05245 0.004393 0.9 VDD 57.163,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1592
0.8431 0.05246 0.004445 0.9 VDD 58.198,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1593
0.8427 0.0527 0.004602 0.9 VDD 58.333,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1594
0.8406 0.05379 0.005607 0.9 VDD 58.513,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1595
0.8413 0.05415 0.004521 0.9 VDD 56.173,163.536 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1596
0.8428 0.05268 0.004568 0.9 VDD 57.433,164.112 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1597
0.8403 0.05414 0.005541 0.9 VDD 58.018,162.960 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1598
0.8432 0.05268 0.004136 0.9 VDD 56.443,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1599
0.8433 0.05262 0.004057 0.9 VDD 55.363,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1600
0.8431 0.05271 0.004194 0.9 VDD 57.253,167.568 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1601
0.8436 0.05253 0.00388 0.9 VDD 53.473,166.416 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1602
0.8432 0.05264 0.004191 0.9 VDD 57.208,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1603
0.8444 0.0523 0.003266 0.9 VDD 54.643,171.600 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1604
0.8442 0.05225 0.003572 0.9 VDD 52.663,171.024 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1605
0.8439 0.05249 0.003583 0.9 VDD 53.383,169.872 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1606
0.8437 0.05254 0.003728 0.9 VDD 54.508,170.448 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1608
0.8458 0.0507 0.003484 0.9 VDD 19.723,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1609
0.8449 0.0516 0.003492 0.9 VDD 24.943,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1610
0.8458 0.05074 0.003488 0.9 VDD 21.343,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1611
0.8454 0.05118 0.003469 0.9 VDD 22.693,157.200 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1612
0.8456 0.05096 0.003458 0.9 VDD 23.188,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1613
0.8452 0.05128 0.003488 0.9 VDD 23.053,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1614
0.8447 0.05167 0.003677 0.9 VDD 25.663,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1615
0.8445 0.0519 0.003639 0.9 VDD 27.013,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1616
0.8435 0.05216 0.004318 0.9 VDD 29.353,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1617
0.8441 0.05186 0.004026 0.9 VDD 27.058,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1618
0.8435 0.05244 0.004041 0.9 VDD 32.233,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1619
0.8436 0.05238 0.003997 0.9 VDD 31.603,159.504 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1620
0.8427 0.0525 0.004826 0.9 VDD 32.953,160.080 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1621
0.8439 0.05224 0.003887 0.9 VDD 30.073,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1622
0.8436 0.05243 0.004007 0.9 VDD 31.738,158.928 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1623
0.8439 0.05221 0.00392 0.9 VDD 34.123,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1624
0.8438 0.05222 0.003932 0.9 VDD 34.753,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1625
0.844 0.05215 0.003855 0.9 VDD 31.963,166.992 core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/U1626
0.8518 0.04669 0.001471 0.9 VDD 106.843,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC51_n82
0.8519 0.04679 0.001265 0.9 VDD 98.878,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC15_alu_operator_ex_5
0.8526 0.04627 0.001135 0.9 VDD 100.588,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC14_alu_operator_ex_5
0.8515 0.04716 0.001299 0.9 VDD 100.768,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC905_n105
0.8501 0.0482 0.001723 0.9 VDD 106.348,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC841_n57
0.8493 0.04782 0.002866 0.9 VDD 104.458,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC838_id_wb_fsm_cs
0.8493 0.04823 0.002434 0.9 VDD 106.708,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC836_n140
0.853 0.04609 0.000941 0.9 VDD 101.218,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC815_n164
0.8494 0.04779 0.002812 0.9 VDD 104.278,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC782_instr_rdata_id_28
0.849 0.04917 0.001834 0.9 VDD 105.358,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC714_imm_b_mux_sel_2
0.8527 0.04609 0.001169 0.9 VDD 98.428,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC619_n111
0.8522 0.04639 0.001441 0.9 VDD 105.448,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC616_n119
0.8534 0.04484 0.001804 0.9 VDD 102.568,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC614_n36
0.8487 0.04794 0.003332 0.9 VDD 107.338,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC606_n81
0.8528 0.04608 0.001108 0.9 VDD 101.488,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC603_n132
0.8522 0.04647 0.001321 0.9 VDD 103.288,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC602_n123
0.8519 0.04661 0.001441 0.9 VDD 105.448,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC587_n177
0.8505 0.04786 0.001651 0.9 VDD 104.638,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC571_n89
0.8512 0.04719 0.001573 0.9 VDD 105.088,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC516_n20
0.8526 0.04643 0.0009875 0.9 VDD 103.288,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC506_n16
0.8531 0.04565 0.001199 0.9 VDD 96.898,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_OFC437_multdiv_signed_mode_ex_1
0.8501 0.04808 0.001813 0.9 VDD 103.558,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/FE_DBTC17_imm_b_mux_sel_2
0.8514 0.04712 0.00152 0.9 VDD 102.928,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U3
0.8515 0.04668 0.001802 0.9 VDD 106.618,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U4
0.8531 0.04569 0.001172 0.9 VDD 97.258,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U5
0.8511 0.0447 0.004226 0.9 VDD 107.563,112.848 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U6
0.8532 0.04557 0.001248 0.9 VDD 96.133,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U7
0.8522 0.04678 0.001025 0.9 VDD 107.248,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U8
0.8531 0.0449 0.001993 0.9 VDD 105.358,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U10
0.8519 0.04642 0.00169 0.9 VDD 103.198,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U11
0.8495 0.04816 0.002353 0.9 VDD 105.898,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U12
0.8494 0.04778 0.002785 0.9 VDD 104.188,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U13
0.8537 0.04482 0.001434 0.9 VDD 101.938,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U14
0.85 0.04813 0.001837 0.9 VDD 106.528,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U15
0.85 0.04823 0.00173 0.9 VDD 106.708,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U16
0.8521 0.04644 0.001488 0.9 VDD 106.888,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U17
0.8506 0.04777 0.001607 0.9 VDD 104.098,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U18
0.8527 0.04624 0.001104 0.9 VDD 100.183,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U19
0.8531 0.04592 0.0009868 0.9 VDD 99.643,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U20
0.8529 0.04603 0.001056 0.9 VDD 100.858,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U21
0.8521 0.04641 0.001453 0.9 VDD 105.943,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U22
0.8501 0.04816 0.001715 0.9 VDD 105.898,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U23
0.8503 0.04792 0.001757 0.9 VDD 105.988,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U24
0.8503 0.04793 0.001786 0.9 VDD 106.393,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U26
0.8497 0.04808 0.00226 0.9 VDD 104.998,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U27
0.8503 0.04793 0.001814 0.9 VDD 106.798,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U28
0.8543 0.04473 0.001011 0.9 VDD 99.373,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U29
0.8498 0.04765 0.002499 0.9 VDD 103.243,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U30
0.8521 0.04645 0.001478 0.9 VDD 107.248,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U31
0.851 0.0468 0.002231 0.9 VDD 107.473,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U32
0.8505 0.0479 0.001574 0.9 VDD 105.133,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U34
0.8531 0.04579 0.00109 0.9 VDD 98.338,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U35
0.8494 0.0482 0.002398 0.9 VDD 106.348,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U36
0.8522 0.04594 0.001815 0.9 VDD 102.613,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U38
0.8534 0.04487 0.001761 0.9 VDD 103.558,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U39
0.851 0.04753 0.001493 0.9 VDD 102.793,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U40
0.8496 0.04811 0.00225 0.9 VDD 104.908,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U42
0.8493 0.04851 0.002183 0.9 VDD 104.863,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U43
0.8511 0.04719 0.001699 0.9 VDD 105.223,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U44
0.8495 0.04812 0.002362 0.9 VDD 105.988,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U45
0.8525 0.04622 0.001307 0.9 VDD 103.063,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U46
0.8502 0.04807 0.001691 0.9 VDD 104.908,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U47
0.8517 0.0466 0.001702 0.9 VDD 105.268,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U48
0.8527 0.04633 0.0009758 0.9 VDD 102.658,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U49
0.8489 0.04792 0.003155 0.9 VDD 105.988,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U50
0.8524 0.04628 0.001361 0.9 VDD 103.918,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U51
0.8525 0.04634 0.001193 0.9 VDD 101.398,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U52
0.8528 0.04601 0.001225 0.9 VDD 97.528,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U53
0.8525 0.04626 0.001269 0.9 VDD 103.558,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U54
0.8523 0.04633 0.0014 0.9 VDD 104.548,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U55
0.8535 0.0454 0.001128 0.9 VDD 97.843,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U56
0.8515 0.04671 0.001838 0.9 VDD 107.158,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U57
0.852 0.04645 0.001522 0.9 VDD 107.518,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U58
0.8488 0.04793 0.003263 0.9 VDD 106.708,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U59
0.8503 0.04807 0.001594 0.9 VDD 106.438,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U60
0.8508 0.04766 0.001557 0.9 VDD 103.513,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U61
0.8517 0.04618 0.002165 0.9 VDD 105.358,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U62
0.8525 0.04616 0.001326 0.9 VDD 104.098,121.488 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U63
0.853 0.04594 0.001021 0.9 VDD 106.078,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U66
0.8523 0.04665 0.001018 0.9 VDD 105.538,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U67
0.8522 0.04639 0.0014 0.9 VDD 105.448,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U69
0.8517 0.04617 0.002137 0.9 VDD 104.818,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U70
0.85 0.04756 0.002401 0.9 VDD 102.928,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U71
0.8536 0.04551 0.0009013 0.9 VDD 99.328,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U72
0.8523 0.04636 0.001364 0.9 VDD 104.908,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U73
0.8514 0.0471 0.001506 0.9 VDD 102.478,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U74
0.8511 0.04748 0.001464 0.9 VDD 102.478,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U75
0.8509 0.04754 0.001506 0.9 VDD 102.478,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U76
0.8524 0.04587 0.001725 0.9 VDD 102.253,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U77
0.8536 0.04484 0.001581 0.9 VDD 102.658,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U79
0.8533 0.04488 0.001855 0.9 VDD 104.188,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U82
0.8527 0.0459 0.001397 0.9 VDD 105.403,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U83
0.8531 0.04586 0.001006 0.9 VDD 104.548,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U84
0.853 0.04488 0.002108 0.9 VDD 104.278,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U85
0.8524 0.0466 0.001011 0.9 VDD 104.908,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U86
0.8531 0.04588 0.001012 0.9 VDD 104.998,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U87
0.8516 0.04656 0.001871 0.9 VDD 104.323,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U89
0.8506 0.04783 0.001561 0.9 VDD 104.548,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U90
0.8513 0.04718 0.001566 0.9 VDD 104.728,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U91
0.8512 0.04714 0.001646 0.9 VDD 103.468,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U92
0.8508 0.04767 0.001532 0.9 VDD 103.378,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U93
0.8513 0.04711 0.001619 0.9 VDD 102.703,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U94
0.8512 0.04713 0.001634 0.9 VDD 103.108,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U96
0.8504 0.04792 0.001643 0.9 VDD 103.378,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U97
0.8498 0.048 0.002164 0.9 VDD 104.143,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U98
0.8503 0.04748 0.00226 0.9 VDD 102.478,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U99
0.8501 0.04757 0.002317 0.9 VDD 102.658,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U100
0.8513 0.04717 0.001557 0.9 VDD 104.368,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U101
0.8512 0.04716 0.001671 0.9 VDD 104.233,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U102
0.8511 0.04717 0.001683 0.9 VDD 104.638,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U103
0.8497 0.0481 0.00221 0.9 VDD 104.548,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U104
0.8513 0.04713 0.001532 0.9 VDD 103.378,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U106
0.8513 0.04715 0.001544 0.9 VDD 103.828,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U107
0.8498 0.04809 0.002159 0.9 VDD 104.098,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U108
0.8481 0.04952 0.002365 0.9 VDD 104.278,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U109
0.8482 0.0495 0.002343 0.9 VDD 103.918,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U110
0.8516 0.04619 0.00223 0.9 VDD 106.663,122.064 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U111
0.8514 0.04673 0.001861 0.9 VDD 107.518,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U113
0.8518 0.04673 0.001481 0.9 VDD 107.473,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U114
0.8489 0.04792 0.003202 0.9 VDD 106.303,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U115
0.8525 0.04598 0.001493 0.9 VDD 106.978,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U116
0.8525 0.046 0.001517 0.9 VDD 107.428,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U117
0.8487 0.04793 0.003317 0.9 VDD 107.068,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U118
0.8504 0.04801 0.001589 0.9 VDD 105.988,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U119
0.8505 0.04795 0.001582 0.9 VDD 105.538,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U120
0.8521 0.04642 0.001464 0.9 VDD 106.438,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U121
0.8521 0.04641 0.001445 0.9 VDD 106.168,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U123
0.8519 0.04667 0.001464 0.9 VDD 106.438,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U124
0.8516 0.04665 0.001764 0.9 VDD 106.078,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U125
0.8495 0.04851 0.001952 0.9 VDD 104.863,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U127
0.8504 0.04791 0.00173 0.9 VDD 105.628,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U128
0.8519 0.04663 0.00145 0.9 VDD 105.808,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U129
0.8502 0.04812 0.001704 0.9 VDD 105.403,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U130
0.8488 0.04906 0.002132 0.9 VDD 97.978,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U131
0.8523 0.04635 0.00138 0.9 VDD 101.578,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U133
0.8526 0.04609 0.001295 0.9 VDD 98.383,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U134
0.8497 0.04769 0.002622 0.9 VDD 103.648,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U135
0.8533 0.04563 0.001064 0.9 VDD 100.948,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U136
0.8535 0.04547 0.001055 0.9 VDD 98.788,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U138
0.8536 0.04548 0.0009683 0.9 VDD 98.248,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U139
0.8537 0.04524 0.001031 0.9 VDD 97.168,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U140
0.8535 0.04532 0.001205 0.9 VDD 96.808,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U142
0.853 0.04579 0.001256 0.9 VDD 103.378,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U143
0.8536 0.04542 0.0009763 0.9 VDD 98.113,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U144
0.8506 0.04785 0.001566 0.9 VDD 104.728,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U147
0.849 0.04791 0.003071 0.9 VDD 105.448,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U148
0.8501 0.04811 0.001834 0.9 VDD 105.403,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U150
0.8519 0.04665 0.001456 0.9 VDD 106.078,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U154
0.8512 0.04722 0.001594 0.9 VDD 106.438,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U156
0.8511 0.04722 0.001725 0.9 VDD 106.438,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U157
0.8511 0.04721 0.001715 0.9 VDD 105.898,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U158
0.8535 0.04485 0.001654 0.9 VDD 103.018,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U160
0.8525 0.04652 0.0009974 0.9 VDD 103.918,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U161
0.8534 0.04568 0.0009546 0.9 VDD 101.758,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U163
0.8536 0.04481 0.001555 0.9 VDD 101.578,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U164
0.8524 0.0464 0.001252 0.9 VDD 102.253,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U167
0.8527 0.04612 0.001141 0.9 VDD 101.893,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U169
0.8533 0.04573 0.0009717 0.9 VDD 102.478,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U170
0.8526 0.04612 0.001234 0.9 VDD 101.983,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U171
0.8535 0.04558 0.000899 0.9 VDD 100.318,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U172
0.8534 0.04559 0.001018 0.9 VDD 100.408,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U173
0.8534 0.04563 0.0009363 0.9 VDD 101.038,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U174
0.8529 0.04617 0.0009524 0.9 VDD 101.668,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U175
0.8522 0.04627 0.001509 0.9 VDD 102.298,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U176
0.8528 0.04586 0.001345 0.9 VDD 104.638,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U179
0.8532 0.04583 0.001 0.9 VDD 104.098,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U180
0.8531 0.04591 0.001018 0.9 VDD 105.538,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U181
0.853 0.04575 0.001208 0.9 VDD 102.748,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U183
0.8527 0.04608 0.001264 0.9 VDD 101.128,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U185
0.8533 0.0457 0.001014 0.9 VDD 99.283,123.792 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U186
0.8532 0.04567 0.001116 0.9 VDD 101.578,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U187
0.8518 0.04655 0.001637 0.9 VDD 104.458,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U189
0.8524 0.0463 0.001314 0.9 VDD 104.188,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U190
0.8529 0.04582 0.001301 0.9 VDD 104.008,125.520 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U191
0.8533 0.04585 0.0008748 0.9 VDD 99.958,124.368 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U192
0.8525 0.04626 0.001262 0.9 VDD 100.408,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U196
0.8526 0.04618 0.001232 0.9 VDD 99.418,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U197
0.8518 0.04697 0.001209 0.9 VDD 99.778,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U199
0.8524 0.04631 0.001326 0.9 VDD 101.038,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U201
0.852 0.04659 0.001433 0.9 VDD 105.178,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U202
0.853 0.0459 0.001107 0.9 VDD 99.418,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U203
0.8512 0.04738 0.001414 0.9 VDD 101.938,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U204
0.8522 0.04639 0.001439 0.9 VDD 102.208,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U205
0.8521 0.04644 0.001505 0.9 VDD 102.928,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U206
0.852 0.04649 0.001561 0.9 VDD 103.558,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U207
0.8504 0.0479 0.001702 0.9 VDD 105.268,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U208
0.8531 0.04487 0.00205 0.9 VDD 103.558,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U209
0.853 0.04491 0.002055 0.9 VDD 105.898,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U210
0.8533 0.04485 0.001894 0.9 VDD 102.928,122.640 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U211
0.8499 0.04795 0.002106 0.9 VDD 103.648,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U212
0.8503 0.04801 0.001671 0.9 VDD 104.233,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U213
0.8496 0.04773 0.002677 0.9 VDD 103.828,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U214
0.8527 0.04616 0.00118 0.9 VDD 102.388,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U215
0.8532 0.04578 0.0009859 0.9 VDD 103.198,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U216
0.8532 0.04489 0.001919 0.9 VDD 104.728,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U217
0.853 0.04597 0.001024 0.9 VDD 106.708,124.944 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U218
0.853 0.04491 0.002085 0.9 VDD 106.168,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U219
0.8529 0.04492 0.002166 0.9 VDD 106.888,123.216 core_region_i/CORE.RISCV_CORE/id_stage_i/decoder_i/U220
0.8469 0.05043 0.002647 0.9 VDD 105.088,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC590_n107
0.848 0.04964 0.002319 0.9 VDD 104.278,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC389_is_decoding
0.8463 0.05086 0.002865 0.9 VDD 107.338,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/FE_OFC319_dbg_req
0.8463 0.05064 0.003044 0.9 VDD 110.173,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/latch
0.8464 0.05064 0.002961 0.9 VDD 111.433,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
0.8465 0.05058 0.002961 0.9 VDD 111.433,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]
0.8464 0.05064 0.002918 0.9 VDD 111.433,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]
0.8472 0.04976 0.002998 0.9 VDD 111.253,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]
0.848 0.04964 0.002376 0.9 VDD 106.843,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U3
0.8463 0.0509 0.002812 0.9 VDD 105.268,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U5
0.8489 0.04914 0.001935 0.9 VDD 105.808,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U7
0.8465 0.0506 0.002903 0.9 VDD 109.678,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U9
0.848 0.04964 0.002328 0.9 VDD 104.548,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U12
0.8426 0.05337 0.00406 0.9 VDD 104.503,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U13
0.8427 0.05333 0.00398 0.9 VDD 104.143,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U14
0.8431 0.05341 0.003497 0.9 VDD 104.683,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U15
0.8481 0.04963 0.00231 0.9 VDD 104.008,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U16
0.8465 0.05063 0.002896 0.9 VDD 109.858,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U17
0.8472 0.04975 0.003042 0.9 VDD 110.128,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U18
0.845 0.05159 0.003404 0.9 VDD 108.868,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U19
0.8473 0.04973 0.002962 0.9 VDD 108.778,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U20
0.8459 0.05089 0.003159 0.9 VDD 105.763,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U22
0.8471 0.05024 0.002615 0.9 VDD 103.873,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U23
0.846 0.0509 0.00314 0.9 VDD 105.448,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U24
0.8471 0.05037 0.002557 0.9 VDD 103.738,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U25
0.8463 0.05089 0.00283 0.9 VDD 105.898,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U26
0.8469 0.05037 0.002753 0.9 VDD 103.738,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U27
0.8437 0.05293 0.003368 0.9 VDD 103.783,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U28
0.847 0.0504 0.002595 0.9 VDD 104.278,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U29
0.847 0.05038 0.002577 0.9 VDD 104.008,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U30
0.8423 0.05358 0.004163 0.9 VDD 108.553,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U31
0.8471 0.05028 0.002595 0.9 VDD 104.278,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U32
0.8425 0.05341 0.004135 0.9 VDD 104.998,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U33
0.8422 0.05362 0.004215 0.9 VDD 110.398,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U34
0.8422 0.05351 0.004294 0.9 VDD 106.483,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U35
0.8442 0.05208 0.003737 0.9 VDD 104.458,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U36
0.8436 0.05301 0.003439 0.9 VDD 104.278,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U37
0.8422 0.05362 0.004206 0.9 VDD 110.038,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U39
0.8471 0.05028 0.002649 0.9 VDD 104.278,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U40
0.842 0.05414 0.003852 0.9 VDD 104.998,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U41
0.8481 0.04953 0.002369 0.9 VDD 104.548,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U42
0.8468 0.0504 0.002777 0.9 VDD 104.323,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U43
0.8464 0.05058 0.002979 0.9 VDD 109.048,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U44
0.8463 0.05081 0.002893 0.9 VDD 108.958,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U45
0.8463 0.05076 0.002908 0.9 VDD 110.218,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U46
0.8453 0.05151 0.003215 0.9 VDD 109.993,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U47
0.845 0.05164 0.003386 0.9 VDD 108.058,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U48
0.845 0.05168 0.003374 0.9 VDD 107.608,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U49
0.8446 0.05222 0.003147 0.9 VDD 104.368,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U50
0.8466 0.05055 0.002809 0.9 VDD 108.013,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U51
0.8469 0.05034 0.002713 0.9 VDD 105.088,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U52
0.8477 0.04963 0.002627 0.9 VDD 104.008,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U53
0.847 0.05031 0.002678 0.9 VDD 104.638,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U54
0.8463 0.0509 0.002797 0.9 VDD 104.863,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U55
0.8462 0.05065 0.003156 0.9 VDD 111.838,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U57
0.8461 0.05068 0.003184 0.9 VDD 111.478,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U58
0.8468 0.05049 0.002726 0.9 VDD 106.438,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U59
0.8477 0.04964 0.002653 0.9 VDD 104.323,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U60
0.8493 0.04849 0.002165 0.9 VDD 104.548,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U61
0.8482 0.04949 0.002303 0.9 VDD 103.828,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U62
0.8482 0.04952 0.002319 0.9 VDD 104.278,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U63
0.8466 0.0505 0.002853 0.9 VDD 106.798,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U64
0.8466 0.05059 0.002861 0.9 VDD 109.093,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U65
0.8467 0.05047 0.00283 0.9 VDD 105.898,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U67
0.8468 0.05047 0.002701 0.9 VDD 105.988,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U68
0.846 0.05078 0.003214 0.9 VDD 109.768,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U71
0.846 0.05079 0.003211 0.9 VDD 109.408,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U72
0.846 0.05085 0.00319 0.9 VDD 107.518,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U73
0.846 0.05086 0.003184 0.9 VDD 107.158,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U74
0.8466 0.05052 0.002863 0.9 VDD 107.248,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U75
0.8475 0.0497 0.002828 0.9 VDD 106.708,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U76
0.8467 0.05053 0.002811 0.9 VDD 108.058,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U77
0.8474 0.04971 0.002888 0.9 VDD 107.608,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U78
0.8465 0.0506 0.002876 0.9 VDD 109.408,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U79
0.8461 0.05073 0.003202 0.9 VDD 110.668,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U80
0.846 0.05075 0.003209 0.9 VDD 110.308,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U81
0.8463 0.05079 0.0029 0.9 VDD 109.498,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U82
0.8481 0.04958 0.002353 0.9 VDD 105.493,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U83
0.8468 0.05042 0.002796 0.9 VDD 106.258,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U84
0.848 0.04968 0.002362 0.9 VDD 105.898,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U85
0.848 0.04967 0.002353 0.9 VDD 105.493,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U86
0.8479 0.04971 0.002395 0.9 VDD 107.608,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U87
0.8478 0.04974 0.002415 0.9 VDD 109.408,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U88
0.848 0.04964 0.002379 0.9 VDD 106.663,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U89
0.848 0.04958 0.002375 0.9 VDD 105.448,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U90
0.848 0.04961 0.002368 0.9 VDD 106.168,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U91
0.848 0.04961 0.002377 0.9 VDD 106.078,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U92
0.8469 0.05042 0.002719 0.9 VDD 106.303,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U93
0.8466 0.05054 0.002877 0.9 VDD 107.968,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U94
0.8466 0.05056 0.002884 0.9 VDD 108.418,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U95
0.8469 0.05036 0.002739 0.9 VDD 105.448,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U96
0.847 0.05037 0.002674 0.9 VDD 105.538,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U97
0.8466 0.05057 0.002842 0.9 VDD 108.688,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U98
0.848 0.04966 0.00234 0.9 VDD 104.998,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U99
0.8476 0.04967 0.002758 0.9 VDD 105.718,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U100
0.8467 0.05051 0.00276 0.9 VDD 107.068,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U101
0.8468 0.05045 0.002741 0.9 VDD 106.708,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U102
0.8465 0.05059 0.002884 0.9 VDD 109.588,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U103
0.8463 0.05084 0.002875 0.9 VDD 107.878,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U104
0.846 0.05082 0.003204 0.9 VDD 108.688,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U105
0.8452 0.0516 0.003205 0.9 VDD 108.733,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U106
0.846 0.05083 0.003198 0.9 VDD 108.058,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U107
0.8479 0.04969 0.002372 0.9 VDD 106.348,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U109
0.8479 0.0497 0.00238 0.9 VDD 106.708,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U110
0.8459 0.05089 0.003165 0.9 VDD 106.078,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U111
0.8463 0.05088 0.002842 0.9 VDD 106.348,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U112
0.846 0.05088 0.003172 0.9 VDD 106.438,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U113
0.8451 0.05169 0.003187 0.9 VDD 107.338,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U114
0.8451 0.05172 0.00318 0.9 VDD 106.888,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U115
0.8468 0.05048 0.00277 0.9 VDD 107.248,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U116
0.8475 0.0497 0.002846 0.9 VDD 106.978,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U117
0.8466 0.05049 0.002876 0.9 VDD 107.428,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U118
0.8467 0.05045 0.002834 0.9 VDD 106.798,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U119
0.8463 0.05087 0.002855 0.9 VDD 106.888,144.528 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U120
0.8479 0.04971 0.002388 0.9 VDD 107.158,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U121
0.8479 0.04973 0.002411 0.9 VDD 108.868,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U122
0.8472 0.04974 0.003016 0.9 VDD 109.678,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U124
0.8479 0.04969 0.002406 0.9 VDD 108.418,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U125
0.8461 0.0509 0.003034 0.9 VDD 104.098,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U126
0.846 0.0509 0.003084 0.9 VDD 104.728,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U127
0.847 0.05034 0.002647 0.9 VDD 105.088,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U128
0.847 0.05041 0.002619 0.9 VDD 104.638,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U129
0.8471 0.05031 0.002625 0.9 VDD 104.728,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U130
0.8467 0.0505 0.002784 0.9 VDD 107.518,142.800 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U131
0.8465 0.05054 0.002928 0.9 VDD 108.238,142.224 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U132
0.8469 0.05045 0.002672 0.9 VDD 105.493,143.376 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U134
0.8468 0.05043 0.002802 0.9 VDD 104.998,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U135
0.8479 0.04972 0.002403 0.9 VDD 108.148,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U136
0.8479 0.04969 0.0024 0.9 VDD 107.923,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/U137
0.8435 0.05236 0.004181 0.9 VDD 111.253,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]
0.8454 0.0514 0.003187 0.9 VDD 111.433,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]
0.842 0.05349 0.004523 0.9 VDD 110.983,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/clk_gate_irq_id_q_reg/latch
0.8429 0.0528 0.004254 0.9 VDD 112.423,157.776 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]
0.8423 0.05353 0.004138 0.9 VDD 112.693,155.472 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]
0.8422 0.05368 0.00416 0.9 VDD 112.423,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]
0.8418 0.05396 0.004217 0.9 VDD 110.533,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]
0.8424 0.05384 0.00372 0.9 VDD 111.523,156.624 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]
0.8454 0.0514 0.003193 0.9 VDD 111.478,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U3
0.8453 0.05148 0.003208 0.9 VDD 110.398,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U4
0.8453 0.05146 0.00326 0.9 VDD 110.668,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U5
0.8461 0.0507 0.003195 0.9 VDD 111.028,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U6
0.8434 0.05249 0.004137 0.9 VDD 111.568,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U7
0.8446 0.05226 0.00317 0.9 VDD 111.748,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U8
0.8436 0.05236 0.004041 0.9 VDD 112.243,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U9
0.8444 0.05236 0.003216 0.9 VDD 111.208,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U10
0.8443 0.05245 0.003267 0.9 VDD 110.578,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/U11
0.8472 0.0496 0.003164 0.9 VDD 106.033,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/id_wb_fsm_cs_reg
0.8479 0.04971 0.002368 0.9 VDD 104.323,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/branch_set_q_reg
0.8459 0.05137 0.002748 0.9 VDD 101.713,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U4
0.8433 0.05215 0.004545 0.9 VDD 80.383,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U6
0.8476 0.04946 0.002929 0.9 VDD 104.683,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U7
0.8511 0.0471 0.001846 0.9 VDD 94.828,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U8
0.8485 0.04934 0.00218 0.9 VDD 101.623,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U10
0.8492 0.04819 0.002663 0.9 VDD 72.643,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U11
0.8499 0.04807 0.002074 0.9 VDD 103.378,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U13
0.851 0.04731 0.001708 0.9 VDD 98.113,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U15
0.8511 0.04735 0.001582 0.9 VDD 98.383,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U17
0.8515 0.0469 0.001566 0.9 VDD 98.653,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U19
0.8487 0.04935 0.001981 0.9 VDD 101.848,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U20
0.8497 0.04835 0.00198 0.9 VDD 102.163,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U22
0.8515 0.04712 0.001424 0.9 VDD 99.733,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U23
0.8517 0.04687 0.001457 0.9 VDD 99.283,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U24
0.8489 0.04939 0.001747 0.9 VDD 100.768,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U25
0.8492 0.04851 0.002311 0.9 VDD 93.298,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U27
0.8491 0.04856 0.002381 0.9 VDD 91.588,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U28
0.8497 0.04784 0.002491 0.9 VDD 93.748,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U29
0.8514 0.04682 0.00182 0.9 VDD 94.153,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U30
0.8516 0.04686 0.001526 0.9 VDD 97.933,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U31
0.8502 0.0478 0.00197 0.9 VDD 95.143,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U32
0.8511 0.04715 0.001763 0.9 VDD 96.853,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U33
0.8484 0.04948 0.002131 0.9 VDD 104.818,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U36
0.8482 0.04956 0.002243 0.9 VDD 102.253,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/U39
0.8483 0.04948 0.002219 0.9 VDD 102.118,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U40
0.8499 0.04825 0.001898 0.9 VDD 100.588,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U41
0.8487 0.04933 0.001979 0.9 VDD 102.298,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U42
0.8496 0.04838 0.002043 0.9 VDD 102.613,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U43
0.8495 0.04811 0.002355 0.9 VDD 98.788,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U44
0.8505 0.04791 0.001641 0.9 VDD 99.463,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U45
0.849 0.04903 0.001964 0.9 VDD 101.038,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U46
0.8507 0.0475 0.001759 0.9 VDD 96.943,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U48
0.8487 0.04921 0.002041 0.9 VDD 99.958,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U50
0.8481 0.04956 0.002373 0.9 VDD 105.088,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U52
0.8487 0.04889 0.002455 0.9 VDD 91.093,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U56
0.8479 0.04929 0.002846 0.9 VDD 96.673,141.072 core_region_i/CORE.RISCV_CORE/id_stage_i/U57
0.8471 0.05029 0.002618 0.9 VDD 102.253,143.952 core_region_i/CORE.RISCV_CORE/id_stage_i/U58
0.8495 0.04808 0.00243 0.9 VDD 75.613,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U59
0.8484 0.04843 0.003154 0.9 VDD 70.393,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U60
0.849 0.04822 0.002795 0.9 VDD 73.633,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U61
0.8503 0.04799 0.001743 0.9 VDD 100.633,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U62
0.8493 0.04847 0.002249 0.9 VDD 94.693,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U63
0.8478 0.04979 0.002376 0.9 VDD 105.808,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U64
0.8488 0.04901 0.002209 0.9 VDD 100.813,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U66
0.8489 0.04858 0.00251 0.9 VDD 90.913,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U67
0.8494 0.04849 0.002131 0.9 VDD 104.818,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U68
0.8475 0.04968 0.002815 0.9 VDD 104.053,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U69
0.8493 0.04851 0.002157 0.9 VDD 105.538,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U70
0.8521 0.04658 0.001328 0.9 VDD 97.798,128.400 core_region_i/CORE.RISCV_CORE/id_stage_i/U71
0.8494 0.04848 0.002111 0.9 VDD 104.323,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U72
0.8485 0.04942 0.002111 0.9 VDD 104.323,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U73
0.8497 0.04832 0.001982 0.9 VDD 101.713,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U75
0.849 0.0492 0.001829 0.9 VDD 104.863,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U77
0.8488 0.04922 0.001958 0.9 VDD 104.503,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U78
0.8496 0.04848 0.00196 0.9 VDD 104.323,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U79
0.8483 0.04921 0.002532 0.9 VDD 102.523,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U81
0.8489 0.04928 0.00181 0.9 VDD 103.378,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U84
0.8502 0.04782 0.001964 0.9 VDD 102.478,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U85
0.8503 0.04777 0.001895 0.9 VDD 101.938,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U86
0.8489 0.04941 0.001736 0.9 VDD 99.688,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U88
0.8502 0.04801 0.001758 0.9 VDD 101.128,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U92
0.8507 0.0477 0.001564 0.9 VDD 101.353,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U93
0.8496 0.04838 0.001984 0.9 VDD 101.443,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U94
0.8469 0.05063 0.00247 0.9 VDD 100.588,145.104 core_region_i/CORE.RISCV_CORE/id_stage_i/U95
0.8412 0.05382 0.004971 0.9 VDD 86.503,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U100
0.8483 0.04898 0.002771 0.9 VDD 97.033,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U102
0.8408 0.0544 0.004751 0.9 VDD 82.138,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U104
0.8425 0.05318 0.0043 0.9 VDD 89.023,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U105
0.8521 0.04615 0.001722 0.9 VDD 88.933,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U106
0.8428 0.05299 0.004236 0.9 VDD 89.653,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U108
0.8521 0.04617 0.001723 0.9 VDD 83.623,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U109
0.8458 0.05112 0.00312 0.9 VDD 97.573,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U111
0.8523 0.04613 0.001601 0.9 VDD 89.923,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U112
0.8409 0.05426 0.004831 0.9 VDD 83.803,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U114
0.852 0.04617 0.001811 0.9 VDD 83.173,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U115
0.8431 0.05234 0.00455 0.9 VDD 91.633,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U117
0.8525 0.0458 0.001657 0.9 VDD 88.213,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U118
0.841 0.0542 0.00481 0.9 VDD 84.613,154.896 core_region_i/CORE.RISCV_CORE/id_stage_i/U120
0.8521 0.04618 0.00171 0.9 VDD 85.603,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U121
0.8419 0.05344 0.004682 0.9 VDD 77.143,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U123
0.8523 0.04598 0.001711 0.9 VDD 76.243,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U124
0.8458 0.0508 0.003445 0.9 VDD 96.403,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U126
0.8522 0.04614 0.001624 0.9 VDD 89.293,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U127
0.8414 0.05303 0.005607 0.9 VDD 82.813,158.352 core_region_i/CORE.RISCV_CORE/id_stage_i/U129
0.8521 0.04618 0.001722 0.9 VDD 84.343,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U130
0.8411 0.05395 0.004931 0.9 VDD 80.833,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/U132
0.8525 0.04582 0.001692 0.9 VDD 80.383,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U133
0.8447 0.05147 0.003817 0.9 VDD 86.233,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U135
0.8525 0.04584 0.001706 0.9 VDD 85.873,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U136
0.8417 0.05374 0.004538 0.9 VDD 78.943,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/U138
0.8522 0.04603 0.001746 0.9 VDD 77.413,127.824 core_region_i/CORE.RISCV_CORE/id_stage_i/U139
0.844 0.05147 0.004498 0.9 VDD 86.863,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U141
0.8525 0.04583 0.001665 0.9 VDD 86.503,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U142
0.8418 0.05384 0.004363 0.9 VDD 83.893,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U144
0.8521 0.04616 0.001717 0.9 VDD 82.363,127.248 core_region_i/CORE.RISCV_CORE/id_stage_i/U145
0.8414 0.05359 0.005044 0.9 VDD 78.043,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U147
0.8526 0.04577 0.001634 0.9 VDD 78.313,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U148
0.8417 0.05353 0.004817 0.9 VDD 82.723,156.048 core_region_i/CORE.RISCV_CORE/id_stage_i/U150
0.8524 0.04584 0.001715 0.9 VDD 82.093,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U151
0.8436 0.05228 0.004145 0.9 VDD 71.473,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/U153
0.8518 0.0462 0.00204 0.9 VDD 73.453,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U154
0.8428 0.05172 0.00552 0.9 VDD 71.473,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U156
0.8528 0.04556 0.001629 0.9 VDD 73.273,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U157
0.8472 0.04935 0.003476 0.9 VDD 95.773,141.648 core_region_i/CORE.RISCV_CORE/id_stage_i/U160
0.848 0.04891 0.003136 0.9 VDD 95.188,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U162
0.8429 0.05285 0.00428 0.9 VDD 68.413,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U163
0.8529 0.04563 0.001461 0.9 VDD 74.713,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U164
0.8436 0.05172 0.004695 0.9 VDD 71.473,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U166
0.8526 0.04575 0.001632 0.9 VDD 77.593,126.672 core_region_i/CORE.RISCV_CORE/id_stage_i/U167
0.8481 0.04955 0.002371 0.9 VDD 104.818,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U169
0.8481 0.04955 0.002336 0.9 VDD 104.863,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U170
0.8435 0.05233 0.004198 0.9 VDD 69.403,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U171
0.8525 0.04582 0.001683 0.9 VDD 80.563,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U172
0.8433 0.05233 0.004355 0.9 VDD 69.403,160.656 core_region_i/CORE.RISCV_CORE/id_stage_i/U173
0.8436 0.05231 0.004106 0.9 VDD 70.483,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U174
0.8525 0.0458 0.001665 0.9 VDD 79.573,126.096 core_region_i/CORE.RISCV_CORE/id_stage_i/U175
0.8437 0.0522 0.004106 0.9 VDD 70.483,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U176
0.8501 0.04802 0.001861 0.9 VDD 101.668,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U179
0.8489 0.04927 0.001816 0.9 VDD 103.738,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U180
0.8496 0.04841 0.001974 0.9 VDD 103.108,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U181
0.8494 0.04844 0.00211 0.9 VDD 103.648,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U182
0.8494 0.04845 0.002105 0.9 VDD 103.558,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U183
0.8495 0.04842 0.00209 0.9 VDD 103.333,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U184
0.8487 0.04929 0.001972 0.9 VDD 103.333,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U185
0.85 0.04799 0.001978 0.9 VDD 97.483,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U187
0.8498 0.0483 0.001953 0.9 VDD 101.308,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U188
0.8437 0.05234 0.003985 0.9 VDD 71.833,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U189
0.8509 0.04682 0.002324 0.9 VDD 73.363,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U190
0.8435 0.05254 0.003952 0.9 VDD 72.193,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U191
0.842 0.05289 0.005123 0.9 VDD 68.233,162.384 core_region_i/CORE.RISCV_CORE/id_stage_i/U192
0.8511 0.04652 0.002414 0.9 VDD 73.003,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U193
0.8423 0.05325 0.004406 0.9 VDD 66.793,161.808 core_region_i/CORE.RISCV_CORE/id_stage_i/U194
0.8498 0.04827 0.001926 0.9 VDD 100.948,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U195
0.85 0.04812 0.001893 0.9 VDD 98.968,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U197
0.8497 0.04838 0.001953 0.9 VDD 101.308,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U198
0.8431 0.05253 0.00433 0.9 VDD 67.783,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U199
0.8506 0.04679 0.00257 0.9 VDD 72.373,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U200
0.843 0.05263 0.004399 0.9 VDD 66.883,161.232 core_region_i/CORE.RISCV_CORE/id_stage_i/U201
0.8491 0.04909 0.0018 0.9 VDD 98.563,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U202
0.8496 0.0479 0.002461 0.9 VDD 95.143,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U203
0.8481 0.04878 0.003154 0.9 VDD 70.303,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U204
0.8432 0.05334 0.003504 0.9 VDD 76.333,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U205
0.8431 0.05123 0.005621 0.9 VDD 70.528,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U207
0.8491 0.0485 0.002397 0.9 VDD 97.438,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U209
0.8509 0.04738 0.001683 0.9 VDD 98.653,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U210
0.8498 0.04816 0.001999 0.9 VDD 97.078,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U213
0.8495 0.0482 0.002276 0.9 VDD 94.108,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U214
0.8457 0.05121 0.003066 0.9 VDD 75.883,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U215
0.8419 0.0519 0.006159 0.9 VDD 70.348,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/U217
0.8498 0.0482 0.001963 0.9 VDD 99.958,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U219
0.8496 0.04838 0.001977 0.9 VDD 102.658,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U220
0.8496 0.04844 0.001969 0.9 VDD 103.648,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U221
0.8489 0.04931 0.0018 0.9 VDD 102.838,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U222
0.8488 0.04942 0.00176 0.9 VDD 99.283,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U223
0.8498 0.04798 0.002196 0.9 VDD 93.298,135.888 core_region_i/CORE.RISCV_CORE/id_stage_i/U224
0.8494 0.04829 0.002264 0.9 VDD 91.948,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U225
0.8494 0.04825 0.002326 0.9 VDD 92.938,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U227
0.8442 0.05196 0.003793 0.9 VDD 78.673,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U228
0.8461 0.05033 0.003532 0.9 VDD 74.038,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U230
0.8453 0.05174 0.002947 0.9 VDD 101.533,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U231
0.8452 0.05206 0.002751 0.9 VDD 101.803,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U232
0.8493 0.04849 0.00217 0.9 VDD 104.638,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U233
0.8493 0.0485 0.0022 0.9 VDD 105.178,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U234
0.8494 0.04848 0.002149 0.9 VDD 104.278,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U235
0.8455 0.0519 0.002578 0.9 VDD 100.903,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U236
0.8439 0.05208 0.003986 0.9 VDD 79.753,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U237
0.8461 0.05049 0.00342 0.9 VDD 76.648,146.256 core_region_i/CORE.RISCV_CORE/id_stage_i/U239
0.8493 0.04868 0.002012 0.9 VDD 98.248,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U240
0.8494 0.04843 0.002199 0.9 VDD 95.458,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U241
0.8484 0.04934 0.002235 0.9 VDD 100.948,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U242
0.8493 0.04857 0.002169 0.9 VDD 97.393,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U243
0.8493 0.04843 0.002283 0.9 VDD 95.413,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U244
0.8439 0.05194 0.004163 0.9 VDD 78.538,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U245
0.845 0.0514 0.003559 0.9 VDD 81.328,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U246
0.8432 0.05127 0.005569 0.9 VDD 70.618,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U247
0.841 0.05242 0.006546 0.9 VDD 68.908,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U248
0.8445 0.05134 0.004176 0.9 VDD 79.258,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U249
0.8448 0.05163 0.003557 0.9 VDD 76.018,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U250
0.8439 0.05116 0.004986 0.9 VDD 71.428,147.984 core_region_i/CORE.RISCV_CORE/id_stage_i/U251
0.8429 0.05193 0.005163 0.9 VDD 70.258,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U253
0.8422 0.05228 0.005484 0.9 VDD 69.358,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U255
0.8392 0.05306 0.007771 0.9 VDD 66.928,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U257
0.8399 0.05275 0.007392 0.9 VDD 67.918,153.168 core_region_i/CORE.RISCV_CORE/id_stage_i/U259
0.8385 0.05399 0.007562 0.9 VDD 67.648,150.864 core_region_i/CORE.RISCV_CORE/id_stage_i/U261
0.8439 0.05219 0.003901 0.9 VDD 73.498,148.560 core_region_i/CORE.RISCV_CORE/id_stage_i/U263
0.8409 0.05303 0.00609 0.9 VDD 67.018,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U265
0.8448 0.05146 0.003712 0.9 VDD 83.803,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U268
0.8449 0.05145 0.003676 0.9 VDD 83.083,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U269
0.8427 0.05281 0.004525 0.9 VDD 69.178,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U270
0.849 0.04855 0.002464 0.9 VDD 91.948,138.192 core_region_i/CORE.RISCV_CORE/id_stage_i/U273
0.8453 0.05152 0.00313 0.9 VDD 75.118,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U274
0.8496 0.0482 0.002159 0.9 VDD 94.018,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U277
0.8493 0.04831 0.002384 0.9 VDD 91.498,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U278
0.8435 0.05291 0.003608 0.9 VDD 82.003,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U280
0.8435 0.05293 0.003569 0.9 VDD 81.463,150.288 core_region_i/CORE.RISCV_CORE/id_stage_i/U281
0.8499 0.04806 0.002025 0.9 VDD 102.973,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U282
0.8501 0.04787 0.00202 0.9 VDD 102.928,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U283
0.8501 0.04807 0.001805 0.9 VDD 103.108,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U285
0.85 0.04805 0.001952 0.9 VDD 102.388,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U286
0.8514 0.04716 0.0014 0.9 VDD 99.958,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U288
0.841 0.05459 0.004363 0.9 VDD 80.833,152.016 core_region_i/CORE.RISCV_CORE/id_stage_i/U290
0.8453 0.05133 0.003367 0.9 VDD 78.943,149.712 core_region_i/CORE.RISCV_CORE/id_stage_i/U291
0.8497 0.04832 0.00198 0.9 VDD 101.668,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U293
0.8489 0.04937 0.001761 0.9 VDD 101.218,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U294
0.8489 0.0494 0.001726 0.9 VDD 100.183,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U295
0.8423 0.05275 0.004977 0.9 VDD 79.483,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U297
0.8419 0.05285 0.005216 0.9 VDD 80.383,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U298
0.8517 0.04669 0.001577 0.9 VDD 97.168,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U299
0.8516 0.04675 0.001636 0.9 VDD 96.268,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U300
0.8427 0.05263 0.004688 0.9 VDD 78.403,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U302
0.8427 0.05341 0.003863 0.9 VDD 76.963,152.592 core_region_i/CORE.RISCV_CORE/id_stage_i/U303
0.8516 0.04687 0.001532 0.9 VDD 98.248,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U304
0.8519 0.0465 0.001652 0.9 VDD 95.998,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U305
0.8436 0.05249 0.00395 0.9 VDD 77.188,154.320 core_region_i/CORE.RISCV_CORE/id_stage_i/U306
0.8515 0.04681 0.001662 0.9 VDD 97.078,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U308
0.8507 0.0474 0.001881 0.9 VDD 93.928,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U309
0.8436 0.05238 0.004072 0.9 VDD 76.288,153.744 core_region_i/CORE.RISCV_CORE/id_stage_i/U310
0.8496 0.04794 0.002479 0.9 VDD 94.288,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U313
0.8495 0.048 0.002506 0.9 VDD 92.848,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U314
0.8439 0.05146 0.004616 0.9 VDD 84.253,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U316
0.8439 0.05144 0.00461 0.9 VDD 82.723,149.136 core_region_i/CORE.RISCV_CORE/id_stage_i/U317
0.8483 0.04956 0.00216 0.9 VDD 105.628,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U318
0.8502 0.04804 0.001786 0.9 VDD 102.208,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U322
0.8506 0.04776 0.001689 0.9 VDD 98.518,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U323
0.8502 0.04802 0.001772 0.9 VDD 101.623,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U324
0.8506 0.04757 0.001863 0.9 VDD 97.393,133.584 core_region_i/CORE.RISCV_CORE/id_stage_i/U325
0.8494 0.04846 0.002121 0.9 VDD 103.828,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U327
0.8495 0.04846 0.002088 0.9 VDD 103.783,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U328
0.8495 0.04843 0.002043 0.9 VDD 102.748,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U331
0.8498 0.04827 0.001953 0.9 VDD 99.103,137.040 core_region_i/CORE.RISCV_CORE/id_stage_i/U332
0.8503 0.04798 0.001712 0.9 VDD 100.543,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U333
0.8498 0.04824 0.001922 0.9 VDD 98.473,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U334
0.8495 0.04843 0.002052 0.9 VDD 102.748,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U336
0.8498 0.04832 0.001859 0.9 VDD 100.093,136.464 core_region_i/CORE.RISCV_CORE/id_stage_i/U337
0.8505 0.0477 0.001819 0.9 VDD 101.353,132.432 core_region_i/CORE.RISCV_CORE/id_stage_i/U338
0.8487 0.04923 0.002041 0.9 VDD 102.703,137.616 core_region_i/CORE.RISCV_CORE/id_stage_i/U339
0.8509 0.04759 0.00152 0.9 VDD 100.453,131.856 core_region_i/CORE.RISCV_CORE/id_stage_i/U340
0.8504 0.04795 0.001621 0.9 VDD 99.823,133.008 core_region_i/CORE.RISCV_CORE/id_stage_i/U341
0.8488 0.04926 0.001967 0.9 VDD 103.828,134.736 core_region_i/CORE.RISCV_CORE/id_stage_i/U342
0.8489 0.04933 0.001788 0.9 VDD 102.298,134.160 core_region_i/CORE.RISCV_CORE/id_stage_i/U343
0.8513 0.04709 0.001598 0.9 VDD 102.163,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U344
0.8514 0.04705 0.001566 0.9 VDD 101.398,131.280 core_region_i/CORE.RISCV_CORE/id_stage_i/U345
0.8516 0.04699 0.001412 0.9 VDD 100.228,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U347
0.8516 0.04693 0.001441 0.9 VDD 99.193,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U348
0.851 0.04749 0.001493 0.9 VDD 102.118,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U349
0.8514 0.04708 0.00149 0.9 VDD 102.028,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U350
0.8505 0.04745 0.002048 0.9 VDD 101.803,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U351
0.8513 0.04729 0.001437 0.9 VDD 100.768,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U353
0.851 0.04729 0.00173 0.9 VDD 100.813,129.552 core_region_i/CORE.RISCV_CORE/id_stage_i/U354
0.8508 0.04729 0.001933 0.9 VDD 101.443,128.976 core_region_i/CORE.RISCV_CORE/id_stage_i/U355
0.8515 0.04705 0.001461 0.9 VDD 101.308,130.704 core_region_i/CORE.RISCV_CORE/id_stage_i/U356
0.8511 0.04741 0.001471 0.9 VDD 101.533,130.128 core_region_i/CORE.RISCV_CORE/id_stage_i/U357
0.8474 0.04902 0.003556 0.9 VDD 92.218,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U358
0.8489 0.04901 0.002102 0.9 VDD 98.518,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U359
0.8487 0.04883 0.002441 0.9 VDD 92.398,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U361
0.8473 0.04905 0.003616 0.9 VDD 91.408,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U362
0.8491 0.04866 0.002242 0.9 VDD 95.773,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U363
0.8485 0.04906 0.002453 0.9 VDD 91.138,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U364
0.8486 0.04901 0.002394 0.9 VDD 92.488,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U365
0.849 0.04887 0.002153 0.9 VDD 97.573,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U366
0.8487 0.04884 0.002414 0.9 VDD 92.038,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U367
0.8486 0.0489 0.002517 0.9 VDD 90.733,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U368
0.8487 0.04896 0.002333 0.9 VDD 93.838,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U369
0.8489 0.04888 0.002233 0.9 VDD 95.953,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U370
0.8487 0.04898 0.00235 0.9 VDD 93.478,139.920 core_region_i/CORE.RISCV_CORE/id_stage_i/U371
0.8486 0.04887 0.002488 0.9 VDD 91.453,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U372
0.8475 0.049 0.003491 0.9 VDD 92.938,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U373
0.849 0.04872 0.002322 0.9 VDD 94.693,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U374
0.8488 0.04879 0.002366 0.9 VDD 93.118,139.344 core_region_i/CORE.RISCV_CORE/id_stage_i/U375
0.8485 0.04893 0.002549 0.9 VDD 89.698,138.768 core_region_i/CORE.RISCV_CORE/id_stage_i/U376
0.846 0.05098 0.003005 0.9 VDD 86.683,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U378
0.846 0.05096 0.00301 0.9 VDD 85.783,145.680 core_region_i/CORE.RISCV_CORE/id_stage_i/U379
0.8425 0.05253 0.004966 0.9 VDD 84.343,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U381
0.8431 0.05242 0.004527 0.9 VDD 82.903,146.832 core_region_i/CORE.RISCV_CORE/id_stage_i/U382
0.8425 0.05252 0.004969 0.9 VDD 85.513,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U384
0.8427 0.05242 0.004835 0.9 VDD 82.903,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U385
0.8496 0.04809 0.002344 0.9 VDD 76.153,135.312 core_region_i/CORE.RISCV_CORE/id_stage_i/U386
0.843 0.05231 0.004714 0.9 VDD 81.823,147.408 core_region_i/CORE.RISCV_CORE/id_stage_i/U387
0.8483 0.0494 0.002253 0.9 VDD 102.478,140.496 core_region_i/CORE.RISCV_CORE/id_stage_i/U390
0.8528 0.04562 0.001619 0.9 VDD 77.818,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/FE_OFC562_div_en_ex
0.8473 0.04895 0.003729 0.9 VDD 65.938,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_11_0
0.8531 0.04561 0.001317 0.9 VDD 94.873,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_8_0
0.8531 0.04559 0.001298 0.9 VDD 95.233,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_7_0
0.8514 0.04653 0.002025 0.9 VDD 89.968,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC72_n250
0.8507 0.04725 0.002078 0.9 VDD 79.213,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_5_0
0.8507 0.04724 0.002072 0.9 VDD 78.628,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_RC_4_0
0.8482 0.0489 0.002866 0.9 VDD 72.598,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC906_n181
0.8531 0.04517 0.00173 0.9 VDD 85.828,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC858_n120
0.8478 0.04924 0.002947 0.9 VDD 72.328,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC857_n317
0.8493 0.04772 0.002979 0.9 VDD 66.118,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC853_core_lsu_addr_20
0.8476 0.04881 0.003581 0.9 VDD 67.198,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC849_n283
0.8454 0.04973 0.004855 0.9 VDD 66.298,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC843_n275
0.8531 0.04545 0.001443 0.9 VDD 92.398,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC816_n357
0.8512 0.0468 0.002052 0.9 VDD 81.868,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC796_n250
0.8532 0.04498 0.001817 0.9 VDD 88.798,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC774_n76
0.85 0.0473 0.002681 0.9 VDD 69.538,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC613_core_lsu_addr_23
0.8482 0.04817 0.003613 0.9 VDD 70.798,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC594_n267
0.8503 0.04734 0.002313 0.9 VDD 73.858,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC588_n259
0.8512 0.04679 0.002052 0.9 VDD 81.328,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC575_n138
0.8507 0.04722 0.002058 0.9 VDD 77.728,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC546_core_lsu_addr_28
0.8511 0.04679 0.002082 0.9 VDD 81.328,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC542_n359
0.8527 0.04574 0.001583 0.9 VDD 90.418,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC541_n359
0.8523 0.0461 0.001567 0.9 VDD 90.823,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC540_n359
0.8516 0.04602 0.00234 0.9 VDD 65.758,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC514_core_lsu_addr_18
0.8504 0.04671 0.002865 0.9 VDD 65.038,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC510_core_lsu_addr_17
0.8466 0.05039 0.00299 0.9 VDD 88.348,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC502_n141
0.8483 0.0491 0.002629 0.9 VDD 80.068,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC499_n142
0.852 0.0464 0.00157 0.9 VDD 92.938,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC467_n421
0.8537 0.04493 0.001336 0.9 VDD 89.878,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC456_n349
0.8523 0.04608 0.001637 0.9 VDD 91.318,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC451_n28
0.8481 0.04905 0.002893 0.9 VDD 77.908,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC425_n186
0.8457 0.04981 0.004475 0.9 VDD 66.118,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC423_n296
0.8476 0.04966 0.002784 0.9 VDD 75.118,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC422_n183
0.8472 0.04978 0.003005 0.9 VDD 74.128,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC419_n149
0.8517 0.0465 0.001791 0.9 VDD 79.708,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC376_n191
0.8524 0.04585 0.001723 0.9 VDD 84.253,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC361_core_lsu_addr_10
0.8506 0.04724 0.002153 0.9 VDD 78.808,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC357_core_lsu_addr_30
0.8539 0.04443 0.001674 0.9 VDD 87.448,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC264_n67
0.8474 0.04916 0.003457 0.9 VDD 67.828,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC261_n214
0.8521 0.04532 0.002535 0.9 VDD 62.653,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_OFC257_core_lsu_addr_19
0.8499 0.04721 0.002876 0.9 VDD 64.768,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC80_core_lsu_addr_31
0.8496 0.04748 0.002932 0.9 VDD 68.818,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC78_core_lsu_addr_27
0.8489 0.04777 0.00329 0.9 VDD 65.668,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC76_core_lsu_addr_26
0.8487 0.04771 0.0036 0.9 VDD 66.298,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC74_core_lsu_addr_25
0.8497 0.04749 0.002802 0.9 VDD 68.548,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC72_core_lsu_addr_24
0.8524 0.04584 0.001745 0.9 VDD 73.048,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC64_core_lsu_addr_15
0.8517 0.04619 0.002119 0.9 VDD 69.988,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC62_core_lsu_addr_14
0.8528 0.04561 0.001618 0.9 VDD 74.218,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC60_core_lsu_addr_13
0.8528 0.04564 0.001549 0.9 VDD 74.848,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC58_core_lsu_addr_12
0.8528 0.04568 0.001499 0.9 VDD 80.338,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC54_core_lsu_addr_9
0.8536 0.04432 0.002104 0.9 VDD 82.948,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC52_core_lsu_addr_4
0.8526 0.04491 0.002518 0.9 VDD 79.258,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC50_core_lsu_addr_3
0.8529 0.04444 0.002611 0.9 VDD 78.268,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/FE_DBTC49_core_lsu_addr_2
0.849 0.04803 0.002972 0.9 VDD 73.048,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U3
0.8486 0.04841 0.002963 0.9 VDD 69.673,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U4
0.8525 0.04604 0.001493 0.9 VDD 92.398,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U8
0.8527 0.04572 0.00154 0.9 VDD 91.408,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U9
0.8528 0.04561 0.00159 0.9 VDD 89.158,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U12
0.8511 0.04691 0.002032 0.9 VDD 76.468,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U14
0.8492 0.04799 0.002815 0.9 VDD 72.238,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U15
0.8503 0.04733 0.002399 0.9 VDD 73.183,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U16
0.8499 0.04764 0.002473 0.9 VDD 72.598,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U17
0.8514 0.04659 0.001968 0.9 VDD 74.758,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U18
0.8502 0.04729 0.00254 0.9 VDD 72.058,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U19
0.8493 0.04802 0.002676 0.9 VDD 72.958,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U20
0.8482 0.0481 0.003664 0.9 VDD 70.618,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U21
0.848 0.04888 0.003147 0.9 VDD 70.618,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U22
0.8468 0.04892 0.004266 0.9 VDD 68.458,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U23
0.8478 0.04895 0.003241 0.9 VDD 65.938,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U24
0.8521 0.04608 0.001779 0.9 VDD 78.853,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U25
0.8527 0.04566 0.001642 0.9 VDD 87.448,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U26
0.8532 0.04513 0.001705 0.9 VDD 86.638,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U27
0.8463 0.04995 0.003741 0.9 VDD 65.038,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U28
0.8533 0.04495 0.001786 0.9 VDD 89.518,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U30
0.8478 0.04898 0.003237 0.9 VDD 69.628,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U31
0.8462 0.04971 0.00405 0.9 VDD 70.348,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U32
0.8514 0.04665 0.001925 0.9 VDD 92.128,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U33
0.8472 0.04926 0.003581 0.9 VDD 66.658,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U34
0.8459 0.04975 0.00439 0.9 VDD 66.568,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U35
0.8523 0.04634 0.001393 0.9 VDD 96.628,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U36
0.8481 0.04886 0.003082 0.9 VDD 70.888,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U39
0.849 0.04845 0.00252 0.9 VDD 73.948,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U40
0.8493 0.04805 0.002616 0.9 VDD 74.218,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U41
0.8478 0.04873 0.003494 0.9 VDD 67.918,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U42
0.8491 0.04849 0.002421 0.9 VDD 75.028,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U43
0.847 0.04945 0.003554 0.9 VDD 66.478,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U44
0.8496 0.04807 0.002306 0.9 VDD 74.938,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U45
0.8452 0.04986 0.004951 0.9 VDD 65.938,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U46
0.8499 0.04775 0.002315 0.9 VDD 75.208,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U47
0.8482 0.04853 0.003273 0.9 VDD 69.538,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U48
0.85 0.04776 0.0022 0.9 VDD 75.838,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U50
0.8504 0.04706 0.002562 0.9 VDD 72.733,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U51
0.8507 0.04726 0.002085 0.9 VDD 80.158,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U52
0.8475 0.04925 0.003199 0.9 VDD 70.168,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U56
0.8478 0.04915 0.003074 0.9 VDD 71.248,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U58
0.8471 0.0493 0.003627 0.9 VDD 66.208,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U59
0.8466 0.04979 0.003618 0.9 VDD 66.298,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U60
0.8476 0.04907 0.003334 0.9 VDD 68.728,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U61
0.8474 0.04922 0.003415 0.9 VDD 67.918,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U62
0.8483 0.04864 0.003051 0.9 VDD 68.638,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U63
0.8481 0.0486 0.003347 0.9 VDD 68.998,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U65
0.8475 0.04884 0.003619 0.9 VDD 66.883,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U66
0.8469 0.04943 0.003656 0.9 VDD 66.568,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U68
0.8475 0.04921 0.003266 0.9 VDD 65.398,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U69
0.8479 0.0489 0.003214 0.9 VDD 66.388,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U70
0.8457 0.04955 0.004721 0.9 VDD 66.793,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U71
0.8464 0.04895 0.004685 0.9 VDD 66.928,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U73
0.8475 0.04899 0.003551 0.9 VDD 68.278,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U74
0.8472 0.04862 0.004216 0.9 VDD 68.638,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U75
0.8491 0.04795 0.00297 0.9 VDD 71.428,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U77
0.8502 0.04733 0.002432 0.9 VDD 73.363,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U78
0.8513 0.04657 0.002083 0.9 VDD 87.448,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U79
0.8525 0.04599 0.001543 0.9 VDD 93.568,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U81
0.8519 0.0463 0.001765 0.9 VDD 94.738,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U82
0.8493 0.04834 0.002325 0.9 VDD 90.508,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U84
0.8486 0.0489 0.002473 0.9 VDD 90.598,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U85
0.8513 0.04671 0.002021 0.9 VDD 90.103,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U86
0.8517 0.04654 0.00171 0.9 VDD 89.338,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U88
0.8534 0.04515 0.001449 0.9 VDD 83.488,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U89
0.8534 0.04514 0.001446 0.9 VDD 83.983,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U90
0.8533 0.04521 0.001446 0.9 VDD 84.028,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U91
0.85 0.0477 0.002313 0.9 VDD 73.858,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U92
0.8468 0.04954 0.003612 0.9 VDD 65.848,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U93
0.8498 0.0477 0.002499 0.9 VDD 73.858,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U94
0.8482 0.04869 0.00308 0.9 VDD 68.278,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U95
0.8522 0.04611 0.001667 0.9 VDD 90.553,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U98
0.8533 0.04534 0.001333 0.9 VDD 94.558,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U100
0.8535 0.04531 0.001149 0.9 VDD 95.098,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U101
0.853 0.04563 0.001406 0.9 VDD 94.108,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U102
0.8521 0.04622 0.001682 0.9 VDD 96.043,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U103
0.8529 0.04519 0.001904 0.9 VDD 85.513,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U104
0.853 0.04521 0.001751 0.9 VDD 85.108,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U106
0.8512 0.04677 0.00205 0.9 VDD 80.608,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U108
0.8516 0.04656 0.001808 0.9 VDD 81.598,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U109
0.8529 0.04556 0.001545 0.9 VDD 90.373,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U114
0.8472 0.04954 0.003266 0.9 VDD 72.418,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U116
0.8466 0.04964 0.003778 0.9 VDD 71.338,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U117
0.8471 0.04933 0.003612 0.9 VDD 65.848,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U118
0.8469 0.04938 0.003724 0.9 VDD 65.218,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U120
0.8465 0.04986 0.003676 0.9 VDD 65.713,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U121
0.8433 0.05141 0.005333 0.9 VDD 65.668,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U122
0.8442 0.05131 0.004509 0.9 VDD 65.938,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U123
0.8473 0.04919 0.003496 0.9 VDD 67.468,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U125
0.8478 0.04894 0.003254 0.9 VDD 69.493,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U126
0.8473 0.04922 0.0035 0.9 VDD 67.873,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U127
0.8476 0.04912 0.003239 0.9 VDD 65.983,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U130
0.848 0.04884 0.00314 0.9 VDD 67.513,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U132
0.8501 0.04773 0.002188 0.9 VDD 74.803,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U136
0.8504 0.04736 0.002215 0.9 VDD 74.398,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U138
0.8535 0.04514 0.001332 0.9 VDD 91.273,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U139
0.8535 0.04516 0.001314 0.9 VDD 90.598,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U140
0.8449 0.05076 0.004287 0.9 VDD 81.463,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U141
0.8486 0.04817 0.003243 0.9 VDD 72.103,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U142
0.8461 0.05007 0.003826 0.9 VDD 64.138,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U143
0.8526 0.04571 0.0017 0.9 VDD 83.038,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U144
0.8469 0.04941 0.003701 0.9 VDD 64.678,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U145
0.8472 0.04932 0.003477 0.9 VDD 67.288,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U146
0.8535 0.04519 0.001352 0.9 VDD 89.338,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U148
0.8514 0.04654 0.002041 0.9 VDD 89.383,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U151
0.8513 0.04658 0.002096 0.9 VDD 86.503,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U152
0.8531 0.04501 0.001842 0.9 VDD 87.988,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U155
0.847 0.04934 0.003672 0.9 VDD 65.758,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U156
0.8475 0.0485 0.003953 0.9 VDD 69.583,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U157
0.8534 0.04491 0.001739 0.9 VDD 90.463,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U160
0.8524 0.04603 0.001584 0.9 VDD 92.623,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U165
0.8526 0.04581 0.001628 0.9 VDD 87.943,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U166
0.8526 0.04578 0.001636 0.9 VDD 88.933,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U167
0.8526 0.0458 0.001614 0.9 VDD 88.438,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U169
0.8526 0.04577 0.001582 0.9 VDD 89.383,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U170
0.8515 0.04651 0.002005 0.9 VDD 90.553,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U171
0.8535 0.04509 0.001425 0.9 VDD 85.873,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U172
0.8534 0.04518 0.001402 0.9 VDD 89.563,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U173
0.8534 0.04519 0.001421 0.9 VDD 89.068,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U175
0.8535 0.04518 0.001338 0.9 VDD 89.833,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U176
0.8538 0.0449 0.001317 0.9 VDD 90.508,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U178
0.853 0.04509 0.001896 0.9 VDD 85.873,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U179
0.8534 0.0452 0.001371 0.9 VDD 88.573,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U180
0.853 0.04561 0.001421 0.9 VDD 89.068,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U182
0.8537 0.04497 0.00136 0.9 VDD 89.023,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U183
0.8514 0.04656 0.002064 0.9 VDD 88.393,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U185
0.8533 0.04521 0.001457 0.9 VDD 87.943,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U187
0.8529 0.04564 0.00145 0.9 VDD 88.168,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U189
0.8534 0.0452 0.00138 0.9 VDD 88.213,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U190
0.8531 0.04503 0.001834 0.9 VDD 88.258,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U192
0.8521 0.04617 0.001746 0.9 VDD 88.033,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U194
0.8534 0.04522 0.001422 0.9 VDD 86.053,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U195
0.8529 0.04566 0.001469 0.9 VDD 87.493,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U196
0.8528 0.04568 0.001484 0.9 VDD 86.908,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U198
0.8533 0.04521 0.001477 0.9 VDD 87.223,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U199
0.8534 0.04521 0.001403 0.9 VDD 87.133,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U201
0.8531 0.04509 0.001859 0.9 VDD 87.358,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U203
0.8517 0.04657 0.001759 0.9 VDD 87.493,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U204
0.8533 0.04522 0.001432 0.9 VDD 85.333,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U205
0.8533 0.04522 0.001489 0.9 VDD 86.683,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U206
0.8533 0.04522 0.001502 0.9 VDD 86.098,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U208
0.8534 0.04522 0.001417 0.9 VDD 86.413,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U209
0.8535 0.04507 0.001414 0.9 VDD 86.548,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U210
0.8536 0.04504 0.0014 0.9 VDD 87.313,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U213
0.8535 0.04505 0.001408 0.9 VDD 86.908,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U214
0.8531 0.04504 0.001862 0.9 VDD 87.268,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U215
0.8534 0.04512 0.00144 0.9 VDD 84.613,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U216
0.8516 0.04658 0.001786 0.9 VDD 85.963,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U217
0.8529 0.04515 0.001944 0.9 VDD 82.993,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U218
0.8535 0.04511 0.001434 0.9 VDD 85.153,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U219
0.8533 0.04522 0.001517 0.9 VDD 84.388,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U221
0.853 0.04511 0.001913 0.9 VDD 85.063,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U222
0.853 0.0451 0.001906 0.9 VDD 85.423,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U223
0.8537 0.04452 0.001746 0.9 VDD 85.288,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U224
0.8533 0.04522 0.001514 0.9 VDD 85.198,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U226
0.8529 0.04516 0.001948 0.9 VDD 82.633,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U227
0.853 0.04508 0.001887 0.9 VDD 86.233,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U228
0.8534 0.0445 0.002122 0.9 VDD 85.783,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U232
0.8486 0.04874 0.002627 0.9 VDD 74.038,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U233
0.8476 0.04908 0.003339 0.9 VDD 68.683,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U234
0.847 0.04954 0.003428 0.9 VDD 68.098,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U237
0.849 0.04848 0.002532 0.9 VDD 74.668,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U238
0.8479 0.04887 0.003236 0.9 VDD 69.808,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U239
0.8474 0.04934 0.00327 0.9 VDD 69.538,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U242
0.8492 0.04822 0.00257 0.9 VDD 73.498,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U244
0.8491 0.04813 0.002803 0.9 VDD 71.293,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U245
0.8488 0.04836 0.002843 0.9 VDD 70.888,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U248
0.8493 0.04825 0.002477 0.9 VDD 74.668,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U249
0.8489 0.0484 0.002677 0.9 VDD 72.508,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U252
0.8484 0.04868 0.002871 0.9 VDD 72.373,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U253
0.8477 0.04899 0.003265 0.9 VDD 69.583,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U256
0.851 0.04697 0.002074 0.9 VDD 78.763,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U257
0.8514 0.04663 0.001968 0.9 VDD 75.793,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U258
0.8514 0.0467 0.001938 0.9 VDD 77.638,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U261
0.8509 0.047 0.002084 0.9 VDD 79.978,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U263
0.851 0.04683 0.002155 0.9 VDD 73.633,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U264
0.851 0.04695 0.002057 0.9 VDD 77.683,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U265
0.8512 0.04674 0.002011 0.9 VDD 79.393,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U269
0.8515 0.04649 0.002022 0.9 VDD 79.663,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U270
0.8504 0.04748 0.002156 0.9 VDD 79.933,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U271
0.8508 0.0471 0.002144 0.9 VDD 73.723,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U272
0.8506 0.04726 0.002156 0.9 VDD 79.933,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U273
0.8512 0.04676 0.002046 0.9 VDD 79.978,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U275
0.8514 0.04653 0.002055 0.9 VDD 80.563,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U276
0.8513 0.04657 0.0021 0.9 VDD 82.723,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U277
0.8528 0.04569 0.001508 0.9 VDD 80.923,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U278
0.8525 0.04584 0.001699 0.9 VDD 82.633,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U279
0.8525 0.04584 0.001696 0.9 VDD 81.868,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U281
0.8516 0.04658 0.001804 0.9 VDD 84.253,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U282
0.8528 0.0457 0.001515 0.9 VDD 82.003,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U283
0.8526 0.04569 0.001692 0.9 VDD 81.328,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U286
0.8516 0.04658 0.00181 0.9 VDD 83.263,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U288
0.8533 0.04519 0.001515 0.9 VDD 81.913,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U289
0.8533 0.0452 0.001518 0.9 VDD 82.903,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U290
0.8533 0.0452 0.001517 0.9 VDD 82.408,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U292
0.8529 0.04523 0.001918 0.9 VDD 84.793,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U293
0.8528 0.04526 0.001929 0.9 VDD 84.118,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U296
0.8533 0.04521 0.001518 0.9 VDD 83.758,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U301
0.8509 0.047 0.00205 0.9 VDD 80.563,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U302
0.8515 0.04647 0.001999 0.9 VDD 79.078,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U306
0.8515 0.04651 0.002037 0.9 VDD 80.068,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U307
0.8517 0.04652 0.001799 0.9 VDD 80.293,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U308
0.8487 0.0484 0.002858 0.9 VDD 72.463,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U309
0.8482 0.04888 0.002946 0.9 VDD 71.968,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U310
0.8472 0.04917 0.003589 0.9 VDD 70.753,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U312
0.8489 0.04844 0.002694 0.9 VDD 73.588,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U317
0.8469 0.04915 0.003949 0.9 VDD 63.688,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U318
0.8462 0.05001 0.003784 0.9 VDD 64.588,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U321
0.8485 0.04871 0.002785 0.9 VDD 73.228,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U322
0.8463 0.04978 0.003893 0.9 VDD 64.273,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U323
0.8468 0.04945 0.00374 0.9 VDD 64.138,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U326
0.8466 0.04971 0.003698 0.9 VDD 64.723,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U328
0.8465 0.04966 0.003814 0.9 VDD 65.083,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U332
0.8452 0.05003 0.004794 0.9 VDD 64.408,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U335
0.8437 0.05164 0.004686 0.9 VDD 64.993,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U336
0.8454 0.04996 0.004686 0.9 VDD 64.993,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U337
0.8493 0.04827 0.002424 0.9 VDD 75.208,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U338
0.8481 0.04874 0.003116 0.9 VDD 67.828,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U339
0.8464 0.04954 0.004099 0.9 VDD 68.098,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U342
0.8517 0.04654 0.001805 0.9 VDD 80.968,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U347
0.8517 0.04648 0.001785 0.9 VDD 79.258,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U348
0.8516 0.04644 0.001973 0.9 VDD 78.448,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U349
0.8515 0.04663 0.001849 0.9 VDD 75.703,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U354
0.8472 0.04923 0.003539 0.9 VDD 67.063,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U359
0.849 0.0485 0.002517 0.9 VDD 75.388,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U360
0.848 0.04882 0.00317 0.9 VDD 67.063,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U361
0.8472 0.04927 0.003546 0.9 VDD 66.568,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U364
0.8446 0.05101 0.004356 0.9 VDD 66.748,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U367
0.8473 0.04927 0.003451 0.9 VDD 67.558,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U369
0.8477 0.04881 0.003462 0.9 VDD 68.773,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U370
0.8478 0.04899 0.003194 0.9 VDD 66.703,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U374
0.8475 0.04852 0.003989 0.9 VDD 65.713,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U377
0.8477 0.04841 0.003883 0.9 VDD 66.343,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U380
0.8483 0.04809 0.003574 0.9 VDD 68.143,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U383
0.8488 0.04784 0.003316 0.9 VDD 69.583,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U385
0.8498 0.04757 0.002656 0.9 VDD 71.113,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U387
0.8482 0.04892 0.002871 0.9 VDD 72.958,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U401
0.8483 0.04894 0.00275 0.9 VDD 73.498,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U403
0.8514 0.04656 0.002086 0.9 VDD 81.508,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U405
0.8529 0.04513 0.001929 0.9 VDD 84.118,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U406
0.8526 0.04571 0.0017 0.9 VDD 83.848,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U407
0.8526 0.04572 0.001699 0.9 VDD 84.703,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U411
0.8528 0.04524 0.001923 0.9 VDD 84.478,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U412
0.853 0.04524 0.001768 0.9 VDD 84.478,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U413
0.8537 0.04454 0.001763 0.9 VDD 84.658,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U414
0.8536 0.04457 0.001787 0.9 VDD 83.713,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U416
0.8534 0.04452 0.002125 0.9 VDD 85.108,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U417
0.8536 0.04429 0.002126 0.9 VDD 84.748,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U419
0.8532 0.04498 0.001808 0.9 VDD 89.068,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U421
0.8513 0.04687 0.001818 0.9 VDD 92.803,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U426
0.8454 0.05048 0.004164 0.9 VDD 89.518,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U427
0.8493 0.04836 0.002343 0.9 VDD 90.058,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U428
0.8471 0.04987 0.003073 0.9 VDD 80.248,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U430
0.8468 0.04986 0.003321 0.9 VDD 79.933,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U431
0.8458 0.05001 0.004147 0.9 VDD 89.248,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U432
0.8473 0.04982 0.00286 0.9 VDD 75.073,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U433
0.847 0.04995 0.003059 0.9 VDD 77.998,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U434
0.8466 0.05024 0.003116 0.9 VDD 78.853,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U436
0.8459 0.05047 0.003587 0.9 VDD 89.113,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U438
0.8459 0.05048 0.003594 0.9 VDD 89.518,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U439
0.8473 0.04908 0.003608 0.9 VDD 90.598,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U440
0.8465 0.05029 0.003229 0.9 VDD 80.653,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U441
0.8467 0.05005 0.00321 0.9 VDD 80.338,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U442
0.8467 0.05013 0.003162 0.9 VDD 82.588,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U443
0.8467 0.05028 0.002974 0.9 VDD 80.338,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U444
0.8464 0.0503 0.003263 0.9 VDD 81.238,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U448
0.8473 0.04912 0.003588 0.9 VDD 89.158,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U449
0.8461 0.05039 0.003515 0.9 VDD 87.313,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U450
0.8473 0.04914 0.003526 0.9 VDD 87.538,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U451
0.8491 0.04839 0.002466 0.9 VDD 88.888,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U452
0.8491 0.04841 0.002496 0.9 VDD 87.178,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U453
0.8491 0.04839 0.002473 0.9 VDD 88.528,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U454
0.8461 0.05089 0.002995 0.9 VDD 87.898,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U455
0.8466 0.05035 0.003007 0.9 VDD 84.163,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U456
0.8464 0.05018 0.003429 0.9 VDD 84.388,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U457
0.8462 0.05024 0.003554 0.9 VDD 87.358,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U458
0.8448 0.0508 0.004423 0.9 VDD 82.273,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U459
0.8462 0.05082 0.002997 0.9 VDD 82.678,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U460
0.8463 0.05034 0.003389 0.9 VDD 83.578,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U461
0.8454 0.05046 0.004113 0.9 VDD 88.753,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U462
0.846 0.05046 0.003579 0.9 VDD 88.798,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U463
0.8461 0.05036 0.003488 0.9 VDD 86.773,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U464
0.8443 0.05091 0.004762 0.9 VDD 84.613,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U465
0.8461 0.05094 0.00301 0.9 VDD 85.288,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U466
0.8443 0.05094 0.004801 0.9 VDD 85.288,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U467
0.846 0.05045 0.00357 0.9 VDD 88.528,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U470
0.8473 0.04914 0.003544 0.9 VDD 87.898,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U471
0.8462 0.04998 0.003774 0.9 VDD 84.568,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U472
0.8461 0.05038 0.003537 0.9 VDD 86.908,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U473
0.8467 0.05 0.003293 0.9 VDD 90.328,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U474
0.8466 0.05039 0.002984 0.9 VDD 88.753,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U475
0.846 0.05038 0.003603 0.9 VDD 88.978,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U476
0.8466 0.05038 0.002976 0.9 VDD 89.248,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U477
0.8467 0.05001 0.003287 0.9 VDD 89.248,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U478
0.8462 0.05033 0.003459 0.9 VDD 86.233,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U479
0.8474 0.04915 0.003466 0.9 VDD 86.368,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U480
0.849 0.04859 0.002432 0.9 VDD 90.058,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U482
0.8517 0.04655 0.001721 0.9 VDD 94.738,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U484
0.8515 0.04664 0.001828 0.9 VDD 92.578,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U485
0.8508 0.04724 0.001988 0.9 VDD 90.058,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U486
0.8488 0.04861 0.002566 0.9 VDD 88.978,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U487
0.8495 0.04813 0.002385 0.9 VDD 88.708,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U488
0.8463 0.05075 0.002985 0.9 VDD 81.238,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U490
0.8462 0.05078 0.00299 0.9 VDD 81.733,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U491
0.8469 0.05016 0.002947 0.9 VDD 76.333,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U494
0.8474 0.04971 0.002879 0.9 VDD 76.288,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U495
0.8472 0.0498 0.002989 0.9 VDD 78.448,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U496
0.8463 0.0503 0.003424 0.9 VDD 85.603,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U497
0.8471 0.04988 0.003024 0.9 VDD 79.618,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U498
0.8471 0.04984 0.003039 0.9 VDD 79.483,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U499
0.8469 0.04984 0.003248 0.9 VDD 79.258,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U500
0.8468 0.04988 0.003288 0.9 VDD 79.618,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U501
0.8469 0.04995 0.003182 0.9 VDD 83.218,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U502
0.8464 0.05031 0.003301 0.9 VDD 81.913,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U503
0.8463 0.05033 0.003347 0.9 VDD 82.768,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U504
0.8465 0.05014 0.003347 0.9 VDD 82.768,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U505
0.8461 0.04999 0.003871 0.9 VDD 85.693,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U506
0.8458 0.0503 0.003867 0.9 VDD 85.648,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U507
0.8492 0.04839 0.002378 0.9 VDD 89.023,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U508
0.8484 0.04898 0.002618 0.9 VDD 85.828,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U509
0.8488 0.04863 0.002617 0.9 VDD 85.963,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U510
0.8489 0.04863 0.002508 0.9 VDD 86.008,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U511
0.8491 0.04841 0.002505 0.9 VDD 86.368,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U512
0.851 0.04701 0.001992 0.9 VDD 86.638,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U513
0.8516 0.04657 0.001799 0.9 VDD 94.198,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U514
0.8526 0.04599 0.001439 0.9 VDD 93.478,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U515
0.8516 0.0466 0.001788 0.9 VDD 93.433,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U516
0.8445 0.05087 0.004656 0.9 VDD 83.713,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U517
0.8461 0.05087 0.003004 0.9 VDD 83.668,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U518
0.8462 0.05035 0.003425 0.9 VDD 84.298,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U519
0.8484 0.0491 0.002504 0.9 VDD 89.698,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U523
0.8482 0.04915 0.002603 0.9 VDD 85.603,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U524
0.8468 0.05008 0.003108 0.9 VDD 81.103,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U525
0.8469 0.05005 0.003081 0.9 VDD 80.428,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U526
0.8469 0.04994 0.003162 0.9 VDD 82.588,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U527
0.8466 0.05038 0.002996 0.9 VDD 87.763,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U528
0.846 0.05039 0.003574 0.9 VDD 87.988,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U529
0.8462 0.05025 0.003572 0.9 VDD 87.898,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U530
0.8482 0.04915 0.002613 0.9 VDD 84.883,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U531
0.8484 0.04898 0.002604 0.9 VDD 85.558,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U532
0.8495 0.04814 0.002392 0.9 VDD 88.438,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U533
0.8495 0.04812 0.002376 0.9 VDD 89.068,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U534
0.8499 0.04793 0.002213 0.9 VDD 87.268,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U535
0.8499 0.04792 0.002189 0.9 VDD 88.528,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U536
0.8519 0.04645 0.001608 0.9 VDD 92.038,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U538
0.8516 0.04644 0.001928 0.9 VDD 92.083,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U539
0.8515 0.04649 0.00198 0.9 VDD 91.183,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U540
0.8512 0.04673 0.00205 0.9 VDD 89.023,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U541
0.85 0.04789 0.002129 0.9 VDD 90.868,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U542
0.8518 0.04651 0.001676 0.9 VDD 96.133,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U543
0.8513 0.04685 0.001858 0.9 VDD 93.298,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U544
0.8508 0.04723 0.001971 0.9 VDD 90.598,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U545
0.8512 0.04693 0.001886 0.9 VDD 91.093,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U546
0.8511 0.04697 0.00194 0.9 VDD 89.068,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U547
0.8513 0.04672 0.001933 0.9 VDD 89.338,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U548
0.8513 0.04674 0.001947 0.9 VDD 88.753,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U549
0.8513 0.04676 0.001972 0.9 VDD 87.628,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U550
0.8512 0.04676 0.002084 0.9 VDD 87.358,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U551
0.8511 0.04677 0.002092 0.9 VDD 86.818,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U552
0.8511 0.0468 0.002111 0.9 VDD 84.838,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U554
0.8472 0.04989 0.002896 0.9 VDD 76.603,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U555
0.8473 0.04972 0.002938 0.9 VDD 76.468,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U556
0.847 0.04994 0.003078 0.9 VDD 80.338,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U557
0.8474 0.04971 0.002864 0.9 VDD 77.548,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U558
0.847 0.04999 0.003013 0.9 VDD 78.943,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U559
0.8471 0.04978 0.003099 0.9 VDD 77.908,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U560
0.847 0.04979 0.003169 0.9 VDD 78.538,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U561
0.8482 0.04912 0.002634 0.9 VDD 81.553,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U562
0.8463 0.05073 0.002981 0.9 VDD 80.878,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U563
0.8468 0.05026 0.002964 0.9 VDD 79.663,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U564
0.8466 0.05026 0.003177 0.9 VDD 79.798,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U565
0.8469 0.05003 0.003053 0.9 VDD 79.798,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U566
0.8466 0.05047 0.002908 0.9 VDD 76.333,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U567
0.847 0.05014 0.002894 0.9 VDD 75.568,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U568
0.8468 0.05001 0.003149 0.9 VDD 79.348,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U569
0.8478 0.04911 0.003108 0.9 VDD 80.743,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U570
0.8484 0.04894 0.002633 0.9 VDD 81.103,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U571
0.847 0.04991 0.003052 0.9 VDD 79.978,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U572
0.847 0.04989 0.003094 0.9 VDD 80.743,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U573
0.8467 0.04993 0.003354 0.9 VDD 80.248,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U574
0.8466 0.04998 0.003418 0.9 VDD 80.878,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U575
0.8446 0.05084 0.004541 0.9 VDD 82.993,146.256 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U576
0.8467 0.05034 0.003002 0.9 VDD 83.308,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U578
0.8464 0.04995 0.003648 0.9 VDD 83.218,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U579
0.8466 0.05011 0.003246 0.9 VDD 82.723,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U580
0.8489 0.04862 0.002517 0.9 VDD 81.958,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U581
0.8468 0.05011 0.003138 0.9 VDD 81.913,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U582
0.8469 0.04992 0.003133 0.9 VDD 81.778,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U583
0.8466 0.04992 0.003508 0.9 VDD 81.778,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U584
0.8462 0.05024 0.003541 0.9 VDD 86.998,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U585
0.8466 0.05037 0.003008 0.9 VDD 86.143,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U586
0.8463 0.05022 0.003512 0.9 VDD 86.278,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U587
0.8463 0.0502 0.00347 0.9 VDD 85.288,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U588
0.8462 0.05017 0.003678 0.9 VDD 83.533,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U589
0.8465 0.05016 0.003296 0.9 VDD 83.488,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U590
0.8484 0.04897 0.002613 0.9 VDD 86.278,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U591
0.8484 0.04912 0.002521 0.9 VDD 89.158,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U592
0.8483 0.04913 0.002538 0.9 VDD 88.573,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U593
0.8485 0.04895 0.002551 0.9 VDD 88.078,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U594
0.8466 0.05011 0.003301 0.9 VDD 81.913,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U595
0.8467 0.05015 0.003179 0.9 VDD 83.128,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U597
0.8465 0.05019 0.003325 0.9 VDD 83.938,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U598
0.8475 0.04914 0.003316 0.9 VDD 83.803,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U599
0.8465 0.0506 0.002946 0.9 VDD 78.493,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U600
0.8469 0.0502 0.002928 0.9 VDD 77.458,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U601
0.847 0.0499 0.003113 0.9 VDD 81.238,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U602
0.8482 0.04914 0.002628 0.9 VDD 83.533,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U603
0.8484 0.04897 0.002626 0.9 VDD 83.758,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U604
0.8487 0.04863 0.002626 0.9 VDD 83.623,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U605
0.8488 0.04863 0.00252 0.9 VDD 83.578,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U606
0.8509 0.047 0.00205 0.9 VDD 87.178,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U607
0.8485 0.04897 0.002575 0.9 VDD 87.043,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U608
0.8485 0.04894 0.002562 0.9 VDD 89.158,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U609
0.8484 0.04896 0.002592 0.9 VDD 87.718,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U610
0.8493 0.04816 0.00255 0.9 VDD 86.458,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U611
0.8495 0.04793 0.00255 0.9 VDD 86.458,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U612
0.8507 0.04725 0.002008 0.9 VDD 89.248,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U613
0.8507 0.04726 0.00203 0.9 VDD 88.258,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U614
0.851 0.04699 0.002031 0.9 VDD 88.168,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U615
0.8507 0.04728 0.002061 0.9 VDD 86.188,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U616
0.8509 0.04701 0.002039 0.9 VDD 83.308,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U617
0.8521 0.04617 0.001721 0.9 VDD 83.038,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U618
0.8468 0.04999 0.00323 0.9 VDD 85.153,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U619
0.8462 0.04999 0.003821 0.9 VDD 85.108,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U620
0.8463 0.05026 0.00339 0.9 VDD 85.018,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U621
0.8488 0.04863 0.002518 0.9 VDD 84.298,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U622
0.8466 0.05038 0.002969 0.9 VDD 89.608,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U623
0.8461 0.0509 0.003007 0.9 VDD 84.343,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U624
0.8466 0.05038 0.003003 0.9 VDD 86.908,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U625
0.8461 0.05038 0.003512 0.9 VDD 86.278,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U626
0.8474 0.04915 0.003411 0.9 VDD 85.378,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U627
0.8466 0.05036 0.003009 0.9 VDD 84.973,145.104 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U628
0.8462 0.05036 0.003458 0.9 VDD 85.018,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U629
0.8464 0.05019 0.00345 0.9 VDD 84.838,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U630
0.8466 0.05021 0.003237 0.9 VDD 85.513,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U631
0.8463 0.05021 0.00349 0.9 VDD 85.738,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U632
0.8459 0.05027 0.003821 0.9 VDD 85.108,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U633
0.8484 0.04898 0.002623 0.9 VDD 85.243,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U634
0.8455 0.05044 0.004073 0.9 VDD 88.213,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U635
0.8473 0.04913 0.003561 0.9 VDD 88.303,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U636
0.8487 0.04863 0.002623 0.9 VDD 85.108,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U638
0.851 0.04701 0.001998 0.9 VDD 86.278,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U639
0.8493 0.04815 0.002554 0.9 VDD 87.178,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U640
0.85 0.04789 0.002112 0.9 VDD 91.408,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U641
0.8504 0.04745 0.002112 0.9 VDD 91.408,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U642
0.8505 0.04744 0.002083 0.9 VDD 92.308,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U643
0.8507 0.04743 0.001922 0.9 VDD 92.758,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U644
0.8506 0.04745 0.001955 0.9 VDD 91.768,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U645
0.8507 0.04726 0.002053 0.9 VDD 88.258,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U646
0.8513 0.04675 0.001959 0.9 VDD 88.258,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U647
0.851 0.047 0.001985 0.9 VDD 86.998,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U648
0.8513 0.04657 0.002094 0.9 VDD 82.138,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U649
0.8489 0.04863 0.002515 0.9 VDD 85.018,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U650
0.8496 0.04792 0.002527 0.9 VDD 84.298,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U651
0.8491 0.04841 0.002454 0.9 VDD 83.938,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U652
0.8493 0.04811 0.002548 0.9 VDD 89.518,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U653
0.8495 0.04793 0.002543 0.9 VDD 85.558,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U654
0.8491 0.04841 0.002519 0.9 VDD 83.848,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U655
0.8491 0.04841 0.002457 0.9 VDD 83.578,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U656
0.8485 0.04891 0.002599 0.9 VDD 79.888,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U657
0.8485 0.04892 0.002605 0.9 VDD 80.338,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U658
0.8485 0.04892 0.002629 0.9 VDD 80.158,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U659
0.8484 0.04893 0.002632 0.9 VDD 80.608,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U660
0.8492 0.04838 0.002465 0.9 VDD 80.428,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U661
0.8499 0.04787 0.002248 0.9 VDD 80.608,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U662
0.8516 0.04657 0.00181 0.9 VDD 82.228,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U663
0.8461 0.05026 0.003625 0.9 VDD 89.788,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U664
0.8461 0.05026 0.003614 0.9 VDD 89.383,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U665
0.8461 0.05026 0.003601 0.9 VDD 88.888,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U666
0.8462 0.05025 0.003588 0.9 VDD 88.438,143.952 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U667
0.8465 0.05025 0.003273 0.9 VDD 87.853,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U668
0.8468 0.04998 0.003219 0.9 VDD 84.658,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U669
0.8467 0.05001 0.003259 0.9 VDD 86.773,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U670
0.8456 0.05041 0.004032 0.9 VDD 87.673,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U672
0.8473 0.04911 0.003595 0.9 VDD 89.608,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U673
0.846 0.05042 0.003544 0.9 VDD 87.898,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U674
0.8488 0.04861 0.002584 0.9 VDD 88.168,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U675
0.8468 0.05 0.003249 0.9 VDD 86.233,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U676
0.8465 0.05024 0.003268 0.9 VDD 87.448,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U677
0.8467 0.05001 0.003269 0.9 VDD 87.493,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U678
0.846 0.05001 0.003986 0.9 VDD 87.088,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U679
0.8486 0.04891 0.002535 0.9 VDD 90.148,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U680
0.8486 0.04892 0.002492 0.9 VDD 90.058,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U681
0.8486 0.04893 0.002515 0.9 VDD 89.338,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U682
0.8473 0.04914 0.003509 0.9 VDD 87.178,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U683
0.8484 0.04897 0.002604 0.9 VDD 86.998,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U684
0.8489 0.04862 0.002495 0.9 VDD 87.223,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U685
0.8491 0.0484 0.002483 0.9 VDD 87.988,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U686
0.8483 0.04914 0.002561 0.9 VDD 87.673,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U687
0.8495 0.04793 0.002554 0.9 VDD 87.358,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U688
0.8496 0.04809 0.002341 0.9 VDD 90.103,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U689
0.8494 0.04809 0.002541 0.9 VDD 90.148,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U690
0.85 0.0479 0.002144 0.9 VDD 90.328,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U691
0.8505 0.04747 0.002004 0.9 VDD 90.148,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U692
0.8507 0.04727 0.002068 0.9 VDD 87.628,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U693
0.8507 0.04727 0.002053 0.9 VDD 86.953,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U694
0.8464 0.05008 0.003557 0.9 VDD 82.273,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U695
0.8483 0.04911 0.002632 0.9 VDD 80.653,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U696
0.8484 0.04895 0.002634 0.9 VDD 81.643,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U697
0.8466 0.05017 0.003199 0.9 VDD 83.848,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U698
0.8469 0.04996 0.003187 0.9 VDD 83.398,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U699
0.8468 0.04997 0.003198 0.9 VDD 83.803,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U700
0.8468 0.04998 0.00321 0.9 VDD 84.298,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U701
0.846 0.05023 0.003774 0.9 VDD 84.568,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U702
0.8498 0.04792 0.00224 0.9 VDD 85.018,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U703
0.851 0.04701 0.002018 0.9 VDD 85.018,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U704
0.8492 0.04841 0.002428 0.9 VDD 86.368,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U705
0.8494 0.04816 0.002439 0.9 VDD 85.468,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U706
0.8513 0.04658 0.002106 0.9 VDD 83.668,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U707
0.8511 0.0468 0.002108 0.9 VDD 84.028,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U708
0.8512 0.0468 0.002036 0.9 VDD 83.578,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U709
0.8512 0.0468 0.002026 0.9 VDD 84.388,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U710
0.851 0.04701 0.002025 0.9 VDD 84.478,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U711
0.8512 0.04679 0.002013 0.9 VDD 85.378,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U712
0.8511 0.04679 0.002107 0.9 VDD 85.378,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U713
0.8485 0.04894 0.002574 0.9 VDD 88.618,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U715
0.8495 0.04792 0.002554 0.9 VDD 88.168,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U716
0.8459 0.05001 0.004109 0.9 VDD 88.708,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U717
0.846 0.05001 0.004025 0.9 VDD 87.583,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U718
0.8459 0.05001 0.00407 0.9 VDD 88.168,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U719
0.8457 0.05036 0.003957 0.9 VDD 86.728,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U720
0.8488 0.04862 0.002593 0.9 VDD 87.673,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U721
0.8492 0.0484 0.002406 0.9 VDD 87.718,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U722
0.8495 0.04814 0.002402 0.9 VDD 87.943,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U723
0.8499 0.04792 0.0022 0.9 VDD 87.988,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U724
0.8483 0.04915 0.002588 0.9 VDD 86.413,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U725
0.8483 0.04914 0.002573 0.9 VDD 87.133,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U726
0.8484 0.04897 0.002585 0.9 VDD 86.593,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U727
0.8484 0.04897 0.002594 0.9 VDD 86.098,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U728
0.8476 0.04913 0.00324 0.9 VDD 82.633,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U729
0.8477 0.04913 0.003203 0.9 VDD 82.093,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U730
0.8482 0.04913 0.002633 0.9 VDD 82.633,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U731
0.8491 0.04841 0.00252 0.9 VDD 83.038,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U732
0.8494 0.04816 0.002461 0.9 VDD 82.768,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U733
0.8495 0.04813 0.002407 0.9 VDD 78.448,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U734
0.8498 0.04781 0.002391 0.9 VDD 77.818,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U735
0.8494 0.04812 0.002451 0.9 VDD 77.908,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U736
0.8495 0.04811 0.002376 0.9 VDD 77.278,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U737
0.8495 0.0481 0.002441 0.9 VDD 76.738,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U738
0.8503 0.04743 0.002223 0.9 VDD 77.548,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U739
0.8525 0.04591 0.001589 0.9 VDD 74.488,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U740
0.8461 0.05086 0.002991 0.9 VDD 88.303,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U741
0.8461 0.05092 0.002998 0.9 VDD 87.538,145.680 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U742
0.8461 0.05038 0.003554 0.9 VDD 87.358,144.528 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U743
0.8463 0.04997 0.003728 0.9 VDD 84.073,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U744
0.8461 0.0502 0.003728 0.9 VDD 84.073,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U745
0.8464 0.05022 0.003347 0.9 VDD 84.298,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U746
0.8468 0.05001 0.00315 0.9 VDD 81.328,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U747
0.8482 0.04913 0.002634 0.9 VDD 82.183,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U748
0.8484 0.04896 0.002632 0.9 VDD 82.768,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U749
0.8484 0.04898 0.002615 0.9 VDD 84.793,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U750
0.8484 0.04897 0.002626 0.9 VDD 84.388,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U751
0.85 0.04788 0.002095 0.9 VDD 91.948,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U752
0.8496 0.04787 0.002517 0.9 VDD 92.128,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U753
0.8496 0.04789 0.00253 0.9 VDD 91.138,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U754
0.8506 0.04746 0.001983 0.9 VDD 90.868,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U755
0.8505 0.04749 0.002051 0.9 VDD 88.348,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U756
0.8504 0.04751 0.002092 0.9 VDD 86.503,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U757
0.8503 0.04751 0.002227 0.9 VDD 86.278,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U759
0.8484 0.04896 0.002625 0.9 VDD 82.768,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U760
0.8487 0.04863 0.002626 0.9 VDD 83.083,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U761
0.8502 0.04751 0.002246 0.9 VDD 84.118,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U762
0.8493 0.04814 0.002553 0.9 VDD 88.528,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U763
0.8492 0.0484 0.002394 0.9 VDD 88.303,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U764
0.8493 0.04814 0.002555 0.9 VDD 87.988,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U765
0.8513 0.04658 0.002105 0.9 VDD 85.603,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U766
0.8511 0.0468 0.00211 0.9 VDD 84.478,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U767
0.8513 0.04658 0.00211 0.9 VDD 84.658,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U768
0.8513 0.04658 0.002109 0.9 VDD 85.153,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U769
0.851 0.04701 0.002012 0.9 VDD 85.468,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U770
0.8509 0.04701 0.002078 0.9 VDD 84.118,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U771
0.852 0.04617 0.001807 0.9 VDD 83.848,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U772
0.8494 0.04816 0.002457 0.9 VDD 83.488,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U774
0.8493 0.04816 0.002512 0.9 VDD 83.308,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U775
0.8493 0.04817 0.002527 0.9 VDD 84.298,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U776
0.8494 0.04817 0.002446 0.9 VDD 84.838,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U777
0.8491 0.04842 0.002451 0.9 VDD 84.298,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U778
0.8497 0.04785 0.002437 0.9 VDD 79.618,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U779
0.8494 0.04814 0.002437 0.9 VDD 79.618,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U780
0.8492 0.04837 0.002463 0.9 VDD 79.888,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U781
0.8494 0.04814 0.002462 0.9 VDD 79.708,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U782
0.8494 0.04813 0.002459 0.9 VDD 78.988,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U783
0.8499 0.04783 0.002237 0.9 VDD 78.808,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U784
0.8523 0.04606 0.001653 0.9 VDD 78.448,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U785
0.852 0.04618 0.0018 0.9 VDD 84.748,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U786
0.8482 0.04914 0.00262 0.9 VDD 84.343,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U787
0.8475 0.04915 0.003372 0.9 VDD 84.703,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U788
0.8484 0.04897 0.002622 0.9 VDD 84.163,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U789
0.8477 0.04912 0.003156 0.9 VDD 81.418,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U790
0.8484 0.04895 0.002634 0.9 VDD 82.183,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U791
0.8484 0.04895 0.00262 0.9 VDD 81.778,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U792
0.8463 0.05012 0.003618 0.9 VDD 82.903,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U793
0.8465 0.05003 0.003486 0.9 VDD 81.553,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U794
0.8476 0.04914 0.003276 0.9 VDD 83.173,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U795
0.8484 0.04897 0.002626 0.9 VDD 83.488,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U796
0.8487 0.04863 0.002626 0.9 VDD 84.208,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U797
0.8493 0.04816 0.002547 0.9 VDD 86.008,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U798
0.8511 0.04678 0.002098 0.9 VDD 86.368,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U799
0.8511 0.04679 0.002103 0.9 VDD 85.828,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U800
0.8506 0.04728 0.002105 0.9 VDD 85.738,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U801
0.8509 0.04701 0.002062 0.9 VDD 86.098,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U802
0.8509 0.04701 0.002068 0.9 VDD 85.468,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U803
0.8509 0.04701 0.002073 0.9 VDD 84.928,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U804
0.8516 0.04658 0.001796 0.9 VDD 85.108,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U805
0.8484 0.04895 0.002622 0.9 VDD 82.228,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U807
0.8488 0.04862 0.002623 0.9 VDD 82.363,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U808
0.8498 0.04791 0.002247 0.9 VDD 83.848,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U809
0.8491 0.04841 0.002499 0.9 VDD 86.908,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U810
0.8491 0.04842 0.002444 0.9 VDD 85.018,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U811
0.8491 0.04842 0.002516 0.9 VDD 84.928,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U812
0.8479 0.04909 0.003011 0.9 VDD 79.438,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U813
0.8483 0.04909 0.002623 0.9 VDD 79.438,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U814
0.8489 0.04853 0.002545 0.9 VDD 76.738,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U815
0.849 0.04854 0.002465 0.9 VDD 77.548,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U816
0.8492 0.04832 0.002463 0.9 VDD 77.458,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U817
0.85 0.0478 0.00222 0.9 VDD 77.278,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U818
0.8521 0.04626 0.001688 0.9 VDD 74.578,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U819
0.8466 0.05018 0.003215 0.9 VDD 84.478,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U820
0.8466 0.05019 0.003224 0.9 VDD 84.883,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U821
0.8461 0.05 0.003916 0.9 VDD 86.233,142.224 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U822
0.8458 0.05033 0.003909 0.9 VDD 86.143,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U823
0.8494 0.04816 0.002426 0.9 VDD 86.458,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U824
0.851 0.04701 0.002003 0.9 VDD 86.008,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U825
0.8512 0.04674 0.002063 0.9 VDD 88.438,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U826
0.8512 0.04675 0.002074 0.9 VDD 87.898,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U827
0.8503 0.0475 0.0022 0.9 VDD 87.988,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U828
0.851 0.04699 0.001963 0.9 VDD 88.078,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U829
0.8509 0.04701 0.002056 0.9 VDD 86.728,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U830
0.8512 0.04678 0.001993 0.9 VDD 86.548,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U831
0.8512 0.04679 0.002003 0.9 VDD 86.008,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U832
0.8493 0.04817 0.002537 0.9 VDD 85.018,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U834
0.8489 0.04863 0.002519 0.9 VDD 82.768,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U835
0.8491 0.0484 0.002519 0.9 VDD 82.453,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U836
0.8511 0.0468 0.002106 0.9 VDD 83.578,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U837
0.8511 0.0468 0.002096 0.9 VDD 82.318,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U838
0.8512 0.0468 0.002045 0.9 VDD 82.678,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U839
0.8511 0.0468 0.002102 0.9 VDD 83.038,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U840
0.8509 0.04701 0.002048 0.9 VDD 82.408,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U841
0.8509 0.04701 0.002052 0.9 VDD 81.958,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U842
0.852 0.04614 0.001808 0.9 VDD 81.688,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U843
0.8499 0.04793 0.002219 0.9 VDD 86.818,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U845
0.8498 0.04793 0.002228 0.9 VDD 86.188,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U846
0.8503 0.04751 0.002237 0.9 VDD 85.378,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U847
0.8494 0.04815 0.00241 0.9 VDD 87.448,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U848
0.8492 0.04841 0.002417 0.9 VDD 87.043,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U849
0.8491 0.04842 0.002435 0.9 VDD 85.828,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U850
0.8491 0.04842 0.002511 0.9 VDD 85.693,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U851
0.8483 0.04906 0.002611 0.9 VDD 78.268,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U852
0.8485 0.04888 0.002615 0.9 VDD 78.628,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U853
0.8489 0.04856 0.002572 0.9 VDD 78.178,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U854
0.849 0.04857 0.002481 0.9 VDD 78.628,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U855
0.8492 0.04835 0.002485 0.9 VDD 78.898,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U856
0.8503 0.04746 0.002239 0.9 VDD 79.078,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U857
0.8527 0.04567 0.001578 0.9 VDD 75.748,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U858
0.8507 0.04725 0.002022 0.9 VDD 89.518,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U861
0.8507 0.04726 0.002038 0.9 VDD 88.888,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U862
0.8505 0.04748 0.002014 0.9 VDD 89.788,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U863
0.8504 0.04748 0.002165 0.9 VDD 89.518,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U864
0.8505 0.04749 0.002031 0.9 VDD 89.158,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U865
0.8504 0.0475 0.002074 0.9 VDD 87.358,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U866
0.8506 0.04728 0.002093 0.9 VDD 86.458,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U867
0.8506 0.04723 0.002151 0.9 VDD 78.448,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U868
0.8464 0.05026 0.003289 0.9 VDD 89.563,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U869
0.8465 0.05026 0.003285 0.9 VDD 89.023,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U870
0.8465 0.05023 0.00326 0.9 VDD 86.863,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U871
0.8465 0.05025 0.00328 0.9 VDD 88.438,143.376 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U872
0.8467 0.05001 0.003283 0.9 VDD 88.708,142.800 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U873
0.8489 0.0486 0.002456 0.9 VDD 89.248,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U874
0.8489 0.04863 0.002502 0.9 VDD 86.638,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U875
0.8488 0.04862 0.002602 0.9 VDD 87.133,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U876
0.8492 0.04838 0.002454 0.9 VDD 89.338,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U877
0.8493 0.04812 0.002551 0.9 VDD 89.068,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U878
0.8511 0.04695 0.001906 0.9 VDD 90.373,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U879
0.8511 0.04695 0.001978 0.9 VDD 90.373,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U880
0.851 0.04696 0.001995 0.9 VDD 89.788,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U881
0.851 0.04698 0.002017 0.9 VDD 88.888,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U882
0.8504 0.04707 0.002533 0.9 VDD 70.708,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U883
0.8521 0.04612 0.001802 0.9 VDD 80.608,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U884
0.8489 0.04858 0.002489 0.9 VDD 79.213,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U885
0.8485 0.0489 0.002624 0.9 VDD 79.528,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U886
0.8488 0.04859 0.002599 0.9 VDD 79.888,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U887
0.8489 0.04859 0.002498 0.9 VDD 79.933,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U888
0.8491 0.04837 0.002497 0.9 VDD 79.798,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U889
0.8503 0.04749 0.002249 0.9 VDD 80.698,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U890
0.8522 0.04612 0.001698 0.9 VDD 80.788,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U891
0.8485 0.04885 0.002602 0.9 VDD 77.548,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U893
0.8486 0.04881 0.002585 0.9 VDD 76.378,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U894
0.8486 0.04878 0.00257 0.9 VDD 75.388,139.344 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U895
0.8484 0.04899 0.002569 0.9 VDD 75.298,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U896
0.8487 0.04881 0.002532 0.9 VDD 76.108,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U897
0.8493 0.04829 0.002442 0.9 VDD 76.198,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U898
0.8499 0.04778 0.002353 0.9 VDD 76.468,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U899
0.8509 0.0468 0.002267 0.9 VDD 72.778,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U900
0.8481 0.04903 0.002821 0.9 VDD 77.008,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U902
0.8483 0.04899 0.002688 0.9 VDD 75.388,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U903
0.8483 0.04896 0.00273 0.9 VDD 74.128,140.496 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U904
0.8477 0.04943 0.002848 0.9 VDD 74.398,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U905
0.8476 0.04954 0.002846 0.9 VDD 75.658,141.648 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U906
0.8493 0.04829 0.002438 0.9 VDD 76.378,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U907
0.8504 0.04741 0.002208 0.9 VDD 76.378,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U908
0.8527 0.04556 0.001716 0.9 VDD 73.318,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U909
0.853 0.04558 0.001393 0.9 VDD 89.788,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U910
0.8528 0.04563 0.001611 0.9 VDD 88.528,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U911
0.8526 0.04571 0.001687 0.9 VDD 85.468,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U912
0.8525 0.04584 0.001682 0.9 VDD 85.738,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U913
0.8526 0.04578 0.001655 0.9 VDD 78.538,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U914
0.8522 0.04605 0.001762 0.9 VDD 78.088,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U915
0.8519 0.04639 0.001745 0.9 VDD 77.368,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U916
0.8519 0.04636 0.001725 0.9 VDD 76.693,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U919
0.8507 0.04722 0.002062 0.9 VDD 77.998,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U920
0.851 0.04699 0.002042 0.9 VDD 79.483,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U921
0.8513 0.04668 0.001987 0.9 VDD 91.003,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U923
0.8518 0.04636 0.001832 0.9 VDD 93.658,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U925
0.8527 0.04592 0.001354 0.9 VDD 95.098,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U926
0.8526 0.04593 0.001485 0.9 VDD 94.828,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U927
0.8522 0.04628 0.001475 0.9 VDD 95.053,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U928
0.8519 0.04648 0.001637 0.9 VDD 91.318,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U929
0.8508 0.04722 0.001953 0.9 VDD 91.048,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U931
0.8509 0.04719 0.001919 0.9 VDD 91.858,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U932
0.8494 0.04806 0.002529 0.9 VDD 91.228,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U933
0.8508 0.04721 0.001968 0.9 VDD 91.363,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U935
0.8508 0.04723 0.001996 0.9 VDD 90.418,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U936
0.8511 0.04696 0.001924 0.9 VDD 89.698,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U937
0.8518 0.0465 0.001659 0.9 VDD 90.778,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U938
0.8483 0.04905 0.002603 0.9 VDD 77.638,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U939
0.8484 0.04902 0.002587 0.9 VDD 76.468,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U940
0.8484 0.04897 0.002612 0.9 VDD 74.488,139.920 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U941
0.8479 0.04948 0.002651 0.9 VDD 74.938,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U942
0.8476 0.0496 0.002762 0.9 VDD 76.288,141.072 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U943
0.8492 0.04834 0.002455 0.9 VDD 78.358,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U944
0.8503 0.04745 0.002233 0.9 VDD 78.448,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U945
0.8524 0.04601 0.001613 0.9 VDD 76.918,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U946
0.8486 0.04885 0.002562 0.9 VDD 77.638,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U947
0.8486 0.04887 0.002576 0.9 VDD 78.358,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U948
0.8488 0.04857 0.002585 0.9 VDD 78.898,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U949
0.8485 0.0489 0.00259 0.9 VDD 79.258,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U950
0.8485 0.04888 0.002583 0.9 VDD 78.808,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U951
0.8492 0.04836 0.00246 0.9 VDD 79.258,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U952
0.8499 0.04785 0.002242 0.9 VDD 79.528,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U953
0.8508 0.0472 0.002045 0.9 VDD 77.098,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U954
0.8516 0.04655 0.001807 0.9 VDD 81.328,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U955
0.8491 0.04839 0.002465 0.9 VDD 80.968,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U956
0.8491 0.04839 0.002465 0.9 VDD 81.418,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U957
0.8491 0.04838 0.002504 0.9 VDD 80.428,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U958
0.8491 0.04839 0.002512 0.9 VDD 81.328,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U959
0.8491 0.0484 0.002464 0.9 VDD 82.048,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U960
0.8506 0.04728 0.00208 0.9 VDD 83.578,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U961
0.8509 0.04701 0.002082 0.9 VDD 83.218,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U962
0.8521 0.04613 0.001806 0.9 VDD 81.238,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U963
0.8527 0.04572 0.001615 0.9 VDD 77.008,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U964
0.8488 0.0486 0.002608 0.9 VDD 80.518,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U965
0.8485 0.04893 0.002611 0.9 VDD 80.788,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U966
0.8488 0.04861 0.002616 0.9 VDD 81.328,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U967
0.8484 0.04894 0.002615 0.9 VDD 81.238,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U968
0.8488 0.04861 0.002613 0.9 VDD 80.968,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U969
0.8509 0.04701 0.002085 0.9 VDD 81.238,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U970
0.8509 0.047 0.002052 0.9 VDD 81.148,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U971
0.8523 0.04608 0.001667 0.9 VDD 79.078,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U972
0.8497 0.04786 0.00245 0.9 VDD 80.158,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U974
0.8494 0.04815 0.002458 0.9 VDD 80.518,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U975
0.8494 0.04815 0.002464 0.9 VDD 80.158,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U976
0.8494 0.04815 0.002465 0.9 VDD 80.518,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U977
0.8494 0.04815 0.002465 0.9 VDD 80.968,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U978
0.8506 0.04726 0.002154 0.9 VDD 80.698,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U979
0.8506 0.04727 0.002085 0.9 VDD 80.968,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U980
0.8511 0.04686 0.002042 0.9 VDD 74.488,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U981
0.8491 0.04838 0.002508 0.9 VDD 80.878,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U983
0.8489 0.04861 0.00251 0.9 VDD 81.058,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U984
0.8489 0.04861 0.002514 0.9 VDD 81.598,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U985
0.8488 0.04862 0.002619 0.9 VDD 81.688,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U986
0.8491 0.0484 0.002516 0.9 VDD 81.868,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U987
0.8506 0.04728 0.002116 0.9 VDD 85.018,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U988
0.8506 0.04728 0.002075 0.9 VDD 84.658,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U989
0.8508 0.04675 0.002452 0.9 VDD 71.338,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U990
0.8506 0.04727 0.002149 0.9 VDD 81.598,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U992
0.8504 0.0475 0.002147 0.9 VDD 81.958,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U993
0.8503 0.04748 0.002246 0.9 VDD 80.158,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U994
0.8503 0.04749 0.00225 0.9 VDD 81.328,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U995
0.8502 0.0475 0.002251 0.9 VDD 82.138,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U996
0.8504 0.04751 0.00213 0.9 VDD 83.938,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U997
0.8506 0.04728 0.002128 0.9 VDD 84.118,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U998
0.8501 0.04701 0.002844 0.9 VDD 71.338,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U999
0.8499 0.04788 0.002251 0.9 VDD 81.418,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1001
0.8499 0.0479 0.002251 0.9 VDD 82.588,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1002
0.8499 0.04789 0.002251 0.9 VDD 81.958,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1003
0.8496 0.04789 0.002493 0.9 VDD 82.228,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1004
0.8496 0.0479 0.002508 0.9 VDD 83.038,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1005
0.8502 0.04751 0.002241 0.9 VDD 84.838,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1006
0.8504 0.04751 0.002118 0.9 VDD 84.928,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1007
0.8497 0.04743 0.002868 0.9 VDD 69.358,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1008
0.8497 0.04787 0.002464 0.9 VDD 80.788,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1010
0.8494 0.04815 0.002471 0.9 VDD 81.148,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1011
0.8496 0.04788 0.002481 0.9 VDD 81.598,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1012
0.8494 0.04816 0.002465 0.9 VDD 81.508,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1013
0.8493 0.04816 0.002493 0.9 VDD 82.228,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1014
0.8498 0.04791 0.00225 0.9 VDD 83.218,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1015
0.8502 0.04751 0.00225 0.9 VDD 83.038,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1016
0.8496 0.04732 0.003036 0.9 VDD 70.348,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1017
0.8509 0.04701 0.002084 0.9 VDD 82.228,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1019
0.8506 0.04728 0.002084 0.9 VDD 82.408,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1020
0.8504 0.04748 0.002154 0.9 VDD 80.518,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1021
0.8504 0.04749 0.002152 0.9 VDD 81.148,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1022
0.8506 0.04728 0.002145 0.9 VDD 82.228,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1023
0.8504 0.04751 0.002137 0.9 VDD 83.218,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1024
0.8506 0.04728 0.002136 0.9 VDD 83.308,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1025
0.8506 0.04721 0.002144 0.9 VDD 77.368,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1026
0.8504 0.04746 0.002153 0.9 VDD 78.718,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1027
0.8504 0.04747 0.002144 0.9 VDD 90.328,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1028
0.8499 0.04791 0.002167 0.9 VDD 89.428,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1029
0.8503 0.04749 0.002183 0.9 VDD 88.798,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1030
0.8503 0.0475 0.002213 0.9 VDD 87.268,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1031
0.8504 0.04751 0.002104 0.9 VDD 85.828,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1032
0.8504 0.04744 0.002149 0.9 VDD 77.998,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/U1033
0.8511 0.04628 0.002614 0.9 VDD 64.273,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_RC_2_0
0.8512 0.04627 0.002545 0.9 VDD 64.318,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC60_n808
0.8504 0.04719 0.002436 0.9 VDD 50.998,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC52_multdiv_operand_b_ex_1
0.8382 0.05462 0.007218 0.9 VDD 57.433,152.592 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC47_multdiv_operand_a_ex_19
0.8494 0.0475 0.003122 0.9 VDD 53.068,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC37_multdiv_operand_a_ex_23
0.853 0.04551 0.001498 0.9 VDD 75.703,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC33_FE_OFN182_data_wdata_ex_10
0.853 0.0456 0.001426 0.9 VDD 77.278,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC4_FE_OFN185_data_wdata_ex_9
0.8523 0.04555 0.002117 0.9 VDD 45.868,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC927_n134
0.8537 0.04463 0.001633 0.9 VDD 25.708,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC924_n222
0.854 0.04437 0.00163 0.9 VDD 26.608,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC923_n237
0.8557 0.04281 0.001536 0.9 VDD 48.478,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC903_n942
0.8542 0.04414 0.00171 0.9 VDD 28.498,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC896_n173
0.8581 0.04065 0.001229 0.9 VDD 29.488,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC895_n173
0.8573 0.04141 0.001292 0.9 VDD 27.508,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC842_n343
0.8535 0.04383 0.00266 0.9 VDD 52.438,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC834_n910
0.8555 0.04302 0.001453 0.9 VDD 26.068,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC833_n312
0.8563 0.0423 0.001405 0.9 VDD 27.328,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC832_n308
0.8534 0.04481 0.001789 0.9 VDD 71.788,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC820_multdiv_operand_a_ex_10
0.8487 0.04768 0.003571 0.9 VDD 66.658,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC819_multdiv_operand_a_ex_10
0.8568 0.04182 0.001397 0.9 VDD 27.148,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC799_n323
0.8491 0.04753 0.003411 0.9 VDD 68.368,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC798_multdiv_operand_a_ex_8
0.8565 0.04139 0.002087 0.9 VDD 53.068,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC797_n947
0.8586 0.04001 0.001359 0.9 VDD 42.628,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC789_n502
0.8539 0.04442 0.00168 0.9 VDD 27.778,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC788_n236
0.8537 0.04399 0.002283 0.9 VDD 55.678,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC787_multdiv_operand_a_ex_20
0.855 0.04321 0.00174 0.9 VDD 46.678,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC784_n384
0.8533 0.04474 0.00192 0.9 VDD 72.508,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC780_multdiv_operand_a_ex_9
0.8501 0.04731 0.002572 0.9 VDD 72.688,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC779_multdiv_operand_a_ex_9
0.8588 0.04001 0.001167 0.9 VDD 42.808,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC777_n506
0.8594 0.03948 0.001162 0.9 VDD 38.263,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC776_n369
0.8535 0.04459 0.001927 0.9 VDD 45.238,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC773_n87
0.8543 0.04394 0.001765 0.9 VDD 66.118,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC770_multdiv_operand_a_ex_1
0.8513 0.04656 0.002152 0.9 VDD 74.038,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC767_n13
0.8537 0.04438 0.001969 0.9 VDD 66.748,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC763_multdiv_operand_a_ex_5
0.8518 0.04595 0.002294 0.9 VDD 41.458,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC731_n519
0.8556 0.04258 0.001821 0.9 VDD 38.218,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC637_n730
0.8538 0.04429 0.001873 0.9 VDD 45.193,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC635_n117
0.8554 0.04305 0.001515 0.9 VDD 26.698,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC629_n268
0.8527 0.04532 0.002004 0.9 VDD 29.038,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC618_n225
0.853 0.04527 0.001753 0.9 VDD 72.058,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC607_n1582
0.8582 0.04042 0.001364 0.9 VDD 41.278,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC605_n104
0.8542 0.04415 0.001658 0.9 VDD 28.768,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC591_n249
0.8495 0.04735 0.003132 0.9 VDD 55.768,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC584_n1380
0.8527 0.04443 0.002823 0.9 VDD 60.898,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC583_n46
0.8461 0.04993 0.003991 0.9 VDD 63.238,138.768 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC580_data_wdata_ex_18
0.8507 0.04655 0.002725 0.9 VDD 56.758,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC565_n1361
0.8521 0.0454 0.002539 0.9 VDD 60.178,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC560_n1321
0.8535 0.04464 0.001848 0.9 VDD 46.858,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC559_n1321
0.8531 0.0451 0.001837 0.9 VDD 47.038,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC553_n69
0.8542 0.04396 0.001803 0.9 VDD 42.268,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC539_n390
0.85 0.0474 0.002624 0.9 VDD 52.888,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC531_n1432
0.8504 0.04659 0.002975 0.9 VDD 43.528,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC530_n1432
0.8472 0.04864 0.004115 0.9 VDD 64.948,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC524_multdiv_operand_a_ex_17
0.8537 0.0444 0.001944 0.9 VDD 60.448,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC521_n1317
0.8539 0.04392 0.002205 0.9 VDD 55.048,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC520_multdiv_operand_a_ex_19
0.8527 0.04528 0.001988 0.9 VDD 43.618,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC518_n219
0.851 0.04657 0.002406 0.9 VDD 66.388,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC517_multdiv_operand_a_ex_15
0.8534 0.04466 0.001925 0.9 VDD 42.808,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC515_n292
0.8508 0.04645 0.00274 0.9 VDD 67.558,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC511_multdiv_operand_a_ex_13
0.8501 0.04721 0.002724 0.9 VDD 58.738,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC508_multdiv_operand_a_ex_22
0.8544 0.04388 0.001748 0.9 VDD 54.238,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC495_data_wdata_ex_0
0.8515 0.04628 0.002186 0.9 VDD 69.178,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC488_n1281
0.8535 0.04402 0.002446 0.9 VDD 56.038,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC487_n1281
0.8509 0.04636 0.002774 0.9 VDD 62.428,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC484_n1504
0.8536 0.04463 0.001802 0.9 VDD 46.768,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC483_n1504
0.851 0.04637 0.002614 0.9 VDD 62.248,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC481_n1447
0.8549 0.0436 0.001553 0.9 VDD 50.278,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC480_n1447
0.8499 0.0472 0.002857 0.9 VDD 65.218,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC475_multdiv_operand_a_ex_14
0.8547 0.04376 0.001563 0.9 VDD 50.188,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC447_mult_state_q_1
0.8542 0.0438 0.001983 0.9 VDD 52.573,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC446_mult_state_q_1
0.853 0.04519 0.001844 0.9 VDD 71.248,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC438_multdiv_signed_mode_ex_1
0.8543 0.04387 0.00185 0.9 VDD 45.328,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC411_n1
0.8487 0.04775 0.003546 0.9 VDD 62.338,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC403_multdiv_operand_a_ex_28
0.8549 0.04324 0.001843 0.9 VDD 44.518,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC387_data_wdata_ex_2
0.8543 0.04394 0.001773 0.9 VDD 57.928,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC380_multdiv_operand_a_ex_0
0.8494 0.04759 0.003034 0.9 VDD 64.948,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC379_multdiv_operand_a_ex_30
0.8495 0.0476 0.002879 0.9 VDD 67.648,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC377_multdiv_operand_a_ex_7
0.8535 0.04473 0.001807 0.9 VDD 28.138,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC375_n221
0.8534 0.04479 0.001799 0.9 VDD 29.488,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC374_n254
0.8456 0.05029 0.004145 0.9 VDD 64.768,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC369_multdiv_operand_a_ex_21
0.8488 0.04776 0.003448 0.9 VDD 63.148,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC367_multdiv_operand_a_ex_16
0.8534 0.0446 0.002033 0.9 VDD 80.338,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC366_n1569
0.8537 0.04283 0.003479 0.9 VDD 68.908,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC365_n1569
0.8587 0.03996 0.001328 0.9 VDD 36.418,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC364_n415
0.8488 0.04772 0.003452 0.9 VDD 60.448,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC359_multdiv_operand_a_ex_29
0.8532 0.04405 0.00276 0.9 VDD 64.138,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC351_n1523
0.8488 0.0477 0.003452 0.9 VDD 59.458,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC343_multdiv_operand_a_ex_27
0.8432 0.05128 0.005502 0.9 VDD 57.568,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC333_data_wdata_ex_20
0.8529 0.04494 0.002168 0.9 VDD 69.088,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC324_n1532
0.8487 0.04776 0.003579 0.9 VDD 63.508,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC317_multdiv_operand_a_ex_24
0.849 0.04804 0.002988 0.9 VDD 52.528,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC306_FE_OFN176_data_wdata_ex_12
0.8533 0.04469 0.001995 0.9 VDD 37.228,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC304_n48
0.8542 0.044 0.001827 0.9 VDD 37.768,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC303_n48
0.8493 0.04771 0.002969 0.9 VDD 66.298,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC302_FE_OFN179_data_wdata_ex_11
0.8546 0.04377 0.001631 0.9 VDD 52.258,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC300_multdiv_operand_a_ex_18
0.8528 0.045 0.002239 0.9 VDD 68.278,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC294_FE_OFN188_data_wdata_ex_8
0.8514 0.0462 0.002391 0.9 VDD 46.048,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC287_n50
0.848 0.04826 0.003738 0.9 VDD 67.198,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC283_FE_OFN170_data_wdata_ex_15
0.8461 0.04936 0.004587 0.9 VDD 67.288,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC271_FE_OFN173_data_wdata_ex_14
0.8502 0.04713 0.002714 0.9 VDD 60.268,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC83_n1
0.8498 0.04738 0.002829 0.9 VDD 68.323,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/FE_OFC82_n1
0.8558 0.04136 0.002854 0.9 VDD 71.923,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_op_quotient_q_reg/latch
0.8547 0.04166 0.003653 0.9 VDD 65.533,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_div_counter_q_reg/latch
0.8568 0.04045 0.002792 0.9 VDD 71.113,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_divcurr_state_q_reg/latch
0.8533 0.04235 0.004363 0.9 VDD 70.033,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/clk_gate_op_numerator_q_reg/latch
0.8556 0.04121 0.00318 0.9 VDD 69.943,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[0]
0.8558 0.04118 0.003025 0.9 VDD 70.123,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[1]
0.8558 0.04096 0.003219 0.9 VDD 69.043,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/divcurr_state_q_reg[2]
0.8576 0.04084 0.001549 0.9 VDD 62.833,107.664 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[0]
0.8554 0.04084 0.00372 0.9 VDD 62.743,108.240 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[1]
0.856 0.04052 0.003516 0.9 VDD 65.983,108.240 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[2]
0.8552 0.0411 0.003682 0.9 VDD 64.003,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[3]
0.8578 0.04065 0.001538 0.9 VDD 64.993,107.664 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/div_counter_q_reg[4]
0.8513 0.04618 0.00256 0.9 VDD 54.733,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[33]
0.8512 0.04624 0.002556 0.9 VDD 65.533,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[31]
0.8486 0.04777 0.003632 0.9 VDD 65.893,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[30]
0.8442 0.04987 0.005967 0.9 VDD 61.303,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[29]
0.8441 0.04998 0.005894 0.9 VDD 59.323,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[28]
0.8462 0.04916 0.004662 0.9 VDD 56.533,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[27]
0.8427 0.05133 0.005967 0.9 VDD 61.303,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[26]
0.8442 0.05115 0.004676 0.9 VDD 56.623,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[25]
0.8437 0.05145 0.004798 0.9 VDD 58.783,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[24]
0.8427 0.05146 0.005857 0.9 VDD 59.053,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[23]
0.8475 0.04911 0.003395 0.9 VDD 55.543,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[22]
0.844 0.05131 0.004676 0.9 VDD 61.393,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[21]
0.8509 0.04658 0.002475 0.9 VDD 56.533,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[20]
0.8518 0.0455 0.0027 0.9 VDD 56.803,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[19]
0.8511 0.0462 0.002733 0.9 VDD 56.803,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[18]
0.8478 0.04875 0.00344 0.9 VDD 64.273,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[17]
0.8436 0.0508 0.005631 0.9 VDD 63.373,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[16]
0.8492 0.04717 0.003658 0.9 VDD 66.253,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[15]
0.849 0.04755 0.003436 0.9 VDD 68.233,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[14]
0.8507 0.0467 0.002612 0.9 VDD 69.853,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[13]
0.8494 0.04723 0.00333 0.9 VDD 69.223,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[12]
0.8488 0.04754 0.003628 0.9 VDD 67.063,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[11]
0.8526 0.04545 0.001968 0.9 VDD 77.413,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[10]
0.8529 0.04519 0.001923 0.9 VDD 76.963,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[9]
0.8534 0.04464 0.001978 0.9 VDD 71.563,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[8]
0.8536 0.04451 0.001864 0.9 VDD 71.833,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[7]
0.8534 0.04456 0.002008 0.9 VDD 72.013,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[6]
0.8527 0.0455 0.001826 0.9 VDD 78.313,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[5]
0.8522 0.04512 0.002716 0.9 VDD 81.103,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[4]
0.8519 0.04481 0.003264 0.9 VDD 80.923,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[3]
0.852 0.045 0.003041 0.9 VDD 79.753,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[2]
0.8534 0.0446 0.001969 0.9 VDD 78.493,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[1]
0.8531 0.04434 0.002527 0.9 VDD 79.303,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_denominator_q_reg[0]
0.8529 0.04413 0.002931 0.9 VDD 65.623,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[31]
0.8529 0.04431 0.00277 0.9 VDD 64.003,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[30]
0.8503 0.04534 0.004361 0.9 VDD 61.123,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[29]
0.8496 0.04504 0.005397 0.9 VDD 61.753,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[28]
0.8495 0.04511 0.005392 0.9 VDD 62.833,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[27]
0.8516 0.04388 0.004566 0.9 VDD 62.383,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[26]
0.8521 0.04491 0.00301 0.9 VDD 63.643,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[25]
0.8499 0.04484 0.005308 0.9 VDD 64.273,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[24]
0.8544 0.0426 0.003039 0.9 VDD 59.143,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[23]
0.8523 0.04357 0.004086 0.9 VDD 58.423,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[22]
0.8519 0.04388 0.004177 0.9 VDD 58.963,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[21]
0.8535 0.04356 0.002942 0.9 VDD 58.153,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[20]
0.8529 0.0434 0.003658 0.9 VDD 56.533,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[19]
0.8527 0.04362 0.003708 0.9 VDD 56.713,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[18]
0.8519 0.04388 0.004202 0.9 VDD 58.873,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[17]
0.8517 0.04392 0.004361 0.9 VDD 61.123,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[16]
0.852 0.04333 0.004708 0.9 VDD 64.993,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[15]
0.85 0.04475 0.005258 0.9 VDD 64.723,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[14]
0.8508 0.04421 0.004937 0.9 VDD 66.703,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[13]
0.8526 0.04449 0.002873 0.9 VDD 66.253,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[12]
0.8513 0.04456 0.004116 0.9 VDD 65.533,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[11]
0.8522 0.04366 0.004189 0.9 VDD 64.813,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[10]
0.8527 0.04338 0.003937 0.9 VDD 66.703,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[9]
0.8519 0.04334 0.004708 0.9 VDD 66.883,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[8]
0.8546 0.0418 0.003599 0.9 VDD 65.083,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[7]
0.8542 0.04224 0.003568 0.9 VDD 65.893,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[6]
0.8493 0.04535 0.00536 0.9 VDD 60.943,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[5]
0.8549 0.04219 0.002879 0.9 VDD 66.253,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[4]
0.8541 0.04309 0.002804 0.9 VDD 66.883,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[3]
0.8522 0.04309 0.004708 0.9 VDD 66.883,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[2]
0.8543 0.04256 0.003151 0.9 VDD 61.753,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[1]
0.8533 0.04353 0.003146 0.9 VDD 62.203,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_numerator_q_reg[0]
0.8538 0.04373 0.002486 0.9 VDD 76.783,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[0]
0.8542 0.04287 0.002943 0.9 VDD 79.033,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[1]
0.8532 0.04388 0.002952 0.9 VDD 79.123,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[2]
0.8528 0.04473 0.002443 0.9 VDD 79.303,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[3]
0.8523 0.04466 0.00299 0.9 VDD 79.393,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[4]
0.8523 0.04473 0.002975 0.9 VDD 79.303,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[5]
0.8543 0.04323 0.002496 0.9 VDD 73.813,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[6]
0.854 0.04371 0.002305 0.9 VDD 73.813,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[7]
0.8546 0.04314 0.00227 0.9 VDD 73.453,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[8]
0.8538 0.04425 0.001948 0.9 VDD 75.973,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[9]
0.8551 0.04271 0.002211 0.9 VDD 75.883,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[10]
0.8544 0.04214 0.003435 0.9 VDD 72.193,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[11]
0.8538 0.04226 0.003993 0.9 VDD 71.023,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[12]
0.8542 0.04298 0.002837 0.9 VDD 71.743,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[13]
0.8524 0.04351 0.00407 0.9 VDD 69.763,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[14]
0.8512 0.04413 0.004687 0.9 VDD 67.873,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[15]
0.8526 0.04446 0.002983 0.9 VDD 61.573,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[16]
0.8497 0.04507 0.005253 0.9 VDD 59.863,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[17]
0.8502 0.0449 0.004855 0.9 VDD 57.883,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[18]
0.8499 0.0453 0.004773 0.9 VDD 57.613,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[19]
0.8503 0.04541 0.004245 0.9 VDD 59.143,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[20]
0.8505 0.04656 0.002961 0.9 VDD 60.133,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[21]
0.851 0.04521 0.003822 0.9 VDD 57.073,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[22]
0.8508 0.04651 0.002644 0.9 VDD 55.813,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[23]
0.8499 0.04735 0.002723 0.9 VDD 55.903,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[24]
0.8498 0.04722 0.002991 0.9 VDD 53.653,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[25]
0.8486 0.04823 0.00321 0.9 VDD 53.653,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[26]
0.8485 0.04825 0.003252 0.9 VDD 54.013,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[27]
0.849 0.04767 0.003354 0.9 VDD 55.363,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[28]
0.8496 0.04731 0.003139 0.9 VDD 55.273,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[29]
0.8506 0.04655 0.00287 0.9 VDD 56.623,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[30]
0.8505 0.04669 0.002783 0.9 VDD 59.863,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[31]
0.8577 0.04094 0.001378 0.9 VDD 76.243,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[0]
0.8561 0.04215 0.001741 0.9 VDD 77.323,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[1]
0.8559 0.04216 0.00192 0.9 VDD 77.503,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[2]
0.8574 0.0408 0.001813 0.9 VDD 73.813,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[3]
0.8564 0.04202 0.001582 0.9 VDD 77.503,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[4]
0.8575 0.04105 0.001486 0.9 VDD 77.323,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[5]
0.8564 0.0419 0.00168 0.9 VDD 75.883,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[6]
0.8557 0.04139 0.002893 0.9 VDD 71.743,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[7]
0.8562 0.04143 0.002404 0.9 VDD 72.283,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[8]
0.8581 0.04059 0.001319 0.9 VDD 73.723,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[9]
0.8577 0.0409 0.001347 0.9 VDD 75.883,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[10]
0.8576 0.04027 0.002126 0.9 VDD 72.103,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[11]
0.8568 0.04032 0.002862 0.9 VDD 69.583,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[12]
0.8584 0.04011 0.001505 0.9 VDD 71.473,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[13]
0.8569 0.04002 0.003099 0.9 VDD 68.593,108.240 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[14]
0.856 0.04069 0.00332 0.9 VDD 67.423,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[15]
0.8544 0.04197 0.003627 0.9 VDD 61.393,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[16]
0.855 0.0413 0.003671 0.9 VDD 60.673,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[17]
0.8555 0.0408 0.003657 0.9 VDD 60.493,108.240 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[18]
0.8553 0.0413 0.003393 0.9 VDD 58.423,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[19]
0.8547 0.04196 0.003377 0.9 VDD 59.593,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[20]
0.8545 0.04198 0.003492 0.9 VDD 59.503,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[21]
0.8573 0.04112 0.001551 0.9 VDD 55.633,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[22]
0.8549 0.04188 0.003253 0.9 VDD 57.613,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[23]
0.8555 0.04167 0.002786 0.9 VDD 55.183,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[24]
0.8554 0.04167 0.002912 0.9 VDD 55.723,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[25]
0.856 0.04063 0.003361 0.9 VDD 58.243,108.240 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[26]
0.8549 0.04235 0.002738 0.9 VDD 55.723,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[27]
0.8541 0.04332 0.002613 0.9 VDD 55.993,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[28]
0.8542 0.04257 0.003191 0.9 VDD 58.153,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[29]
0.8559 0.04119 0.002903 0.9 VDD 56.263,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[30]
0.8545 0.04197 0.00354 0.9 VDD 61.753,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/op_quotient_q_reg[31]
0.8513 0.04617 0.002527 0.9 VDD 54.643,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mac_res_q_reg[32]
0.8528 0.04436 0.002832 0.9 VDD 59.323,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[1]
0.853 0.0442 0.00284 0.9 VDD 59.458,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/mult_state_q_reg[0]
0.8545 0.0436 0.001889 0.9 VDD 42.898,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U3
0.8546 0.04382 0.001616 0.9 VDD 51.763,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U4
0.8521 0.04562 0.002265 0.9 VDD 43.753,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U5
0.8546 0.0438 0.001589 0.9 VDD 51.043,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U6
0.8554 0.04284 0.001733 0.9 VDD 44.428,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U8
0.8511 0.04665 0.002244 0.9 VDD 49.378,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U9
0.8512 0.04629 0.00256 0.9 VDD 64.003,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U10
0.8543 0.04401 0.001697 0.9 VDD 48.658,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U11
0.8544 0.04388 0.001745 0.9 VDD 44.923,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U12
0.8575 0.04113 0.001336 0.9 VDD 47.848,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U13
0.8549 0.04325 0.001859 0.9 VDD 44.293,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U14
0.8539 0.0443 0.001827 0.9 VDD 46.228,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U17
0.8522 0.04563 0.002191 0.9 VDD 43.213,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U19
0.8577 0.04084 0.001417 0.9 VDD 42.763,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U21
0.8563 0.04208 0.001603 0.9 VDD 44.923,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U23
0.8543 0.04393 0.001776 0.9 VDD 47.263,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U25
0.8542 0.04401 0.001794 0.9 VDD 64.993,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U26
0.8507 0.04696 0.002347 0.9 VDD 49.108,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U27
0.8542 0.0439 0.001865 0.9 VDD 44.563,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U28
0.8521 0.04536 0.002549 0.9 VDD 54.913,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U30
0.853 0.04529 0.001758 0.9 VDD 50.503,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U31
0.8541 0.044 0.001911 0.9 VDD 39.028,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U32
0.8547 0.04335 0.001907 0.9 VDD 39.388,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U33
0.855 0.04341 0.001545 0.9 VDD 26.518,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U34
0.8543 0.04394 0.00179 0.9 VDD 43.033,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U35
0.8548 0.04355 0.00168 0.9 VDD 46.813,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U36
0.8546 0.0436 0.001792 0.9 VDD 42.943,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U37
0.8548 0.04349 0.001713 0.9 VDD 45.913,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U38
0.8533 0.04482 0.001833 0.9 VDD 30.433,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U39
0.8544 0.04398 0.001625 0.9 VDD 48.163,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U40
0.8582 0.04041 0.00136 0.9 VDD 39.613,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U42
0.8582 0.04041 0.001363 0.9 VDD 42.043,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U43
0.8506 0.04665 0.002769 0.9 VDD 46.858,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U46
0.8553 0.04307 0.001589 0.9 VDD 48.253,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U47
0.8535 0.04456 0.00189 0.9 VDD 46.138,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U48
0.8538 0.04434 0.001817 0.9 VDD 46.363,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U49
0.8505 0.04673 0.002722 0.9 VDD 47.443,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U52
0.8546 0.04356 0.001861 0.9 VDD 44.248,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U53
0.8501 0.047 0.002929 0.9 VDD 44.383,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U54
0.8547 0.04364 0.001693 0.9 VDD 50.728,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U55
0.8523 0.04567 0.002061 0.9 VDD 47.083,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U57
0.8512 0.04628 0.002487 0.9 VDD 42.223,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U58
0.8553 0.04282 0.001829 0.9 VDD 44.923,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U59
0.8506 0.04655 0.002881 0.9 VDD 45.193,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U60
0.8525 0.04541 0.002078 0.9 VDD 31.153,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U62
0.8523 0.04563 0.002043 0.9 VDD 30.118,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U63
0.8528 0.04516 0.002048 0.9 VDD 32.053,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U64
0.8577 0.04084 0.001423 0.9 VDD 43.078,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U65
0.855 0.04316 0.00179 0.9 VDD 45.823,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U66
0.8562 0.04207 0.001726 0.9 VDD 45.733,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U67
0.8546 0.04354 0.001835 0.9 VDD 44.968,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U70
0.8553 0.04285 0.001853 0.9 VDD 44.203,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U72
0.8539 0.04429 0.001851 0.9 VDD 45.283,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U73
0.8547 0.04367 0.001589 0.9 VDD 51.043,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U75
0.8582 0.04041 0.001357 0.9 VDD 42.853,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U80
0.8583 0.04035 0.00137 0.9 VDD 35.383,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U81
0.8583 0.04036 0.001319 0.9 VDD 35.788,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U82
0.8568 0.04165 0.00154 0.9 VDD 46.183,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U92
0.8554 0.04298 0.001618 0.9 VDD 49.063,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U93
0.8583 0.04037 0.00133 0.9 VDD 36.553,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U94
0.8582 0.04039 0.001412 0.9 VDD 37.948,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U95
0.8535 0.0446 0.001878 0.9 VDD 45.058,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U96
0.8547 0.04356 0.001759 0.9 VDD 44.428,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U97
0.8553 0.04289 0.001777 0.9 VDD 42.763,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U99
0.8557 0.04253 0.001785 0.9 VDD 42.403,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U100
0.8543 0.0441 0.001576 0.9 VDD 50.413,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U101
0.8542 0.04397 0.001814 0.9 VDD 41.503,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U105
0.8542 0.04399 0.001823 0.9 VDD 37.048,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U106
0.8534 0.04465 0.001916 0.9 VDD 43.393,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U108
0.8533 0.04469 0.001998 0.9 VDD 37.588,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U109
0.8517 0.04606 0.002259 0.9 VDD 52.168,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U110
0.8546 0.04364 0.001809 0.9 VDD 35.698,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U111
0.8503 0.04723 0.002473 0.9 VDD 51.358,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U112
0.8545 0.04362 0.001902 0.9 VDD 41.143,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U113
0.8538 0.04432 0.001912 0.9 VDD 43.573,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U114
0.8538 0.04435 0.001869 0.9 VDD 35.878,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U115
0.8533 0.04484 0.00185 0.9 VDD 30.928,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U116
0.8532 0.0449 0.001907 0.9 VDD 32.728,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U117
0.8539 0.04424 0.001817 0.9 VDD 31.468,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U118
0.8539 0.04428 0.001861 0.9 VDD 32.908,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U119
0.8569 0.0416 0.00152 0.9 VDD 34.708,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U120
0.8543 0.04391 0.001745 0.9 VDD 32.278,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U121
0.8554 0.04283 0.001775 0.9 VDD 32.998,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U122
0.854 0.04422 0.001796 0.9 VDD 30.838,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U123
0.8544 0.0439 0.001732 0.9 VDD 31.828,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U124
0.8547 0.04356 0.001716 0.9 VDD 31.378,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U125
0.8546 0.04361 0.001772 0.9 VDD 33.448,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U126
0.852 0.0458 0.0022 0.9 VDD 35.158,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U127
0.8531 0.04497 0.001964 0.9 VDD 43.663,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U128
0.8527 0.04519 0.002074 0.9 VDD 32.818,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U129
0.8534 0.04464 0.001964 0.9 VDD 43.663,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U130
0.8521 0.04587 0.002082 0.9 VDD 48.928,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U131
0.8534 0.04466 0.001969 0.9 VDD 35.428,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U132
0.8525 0.04529 0.002173 0.9 VDD 36.463,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U133
0.8524 0.04552 0.002124 0.9 VDD 34.393,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U134
0.8531 0.04492 0.001931 0.9 VDD 33.628,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U135
0.8531 0.04493 0.00199 0.9 VDD 33.763,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U136
0.8534 0.04465 0.001955 0.9 VDD 34.663,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U137
0.8529 0.04516 0.001946 0.9 VDD 32.053,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U138
0.8485 0.04834 0.00317 0.9 VDD 66.748,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U139
0.8487 0.04823 0.003098 0.9 VDD 67.378,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U140
0.8506 0.04704 0.002348 0.9 VDD 72.148,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U141
0.8548 0.04267 0.002493 0.9 VDD 68.683,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U142
0.8519 0.04543 0.002639 0.9 VDD 59.323,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U144
0.8557 0.04252 0.001748 0.9 VDD 42.943,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U145
0.8558 0.0425 0.001745 0.9 VDD 43.573,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U146
0.8545 0.04364 0.001828 0.9 VDD 38.038,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U147
0.8545 0.04364 0.001893 0.9 VDD 38.218,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U148
0.8527 0.04516 0.002106 0.9 VDD 52.348,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U149
0.8541 0.04399 0.001876 0.9 VDD 36.328,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U150
0.8578 0.04082 0.001412 0.9 VDD 37.948,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U151
0.8558 0.04248 0.001738 0.9 VDD 44.248,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U152
0.8535 0.04476 0.001769 0.9 VDD 28.723,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U153
0.8508 0.04679 0.002389 0.9 VDD 50.548,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U154
0.853 0.045 0.002033 0.9 VDD 41.053,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U155
0.853 0.04499 0.002002 0.9 VDD 38.128,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U156
0.8557 0.04258 0.001738 0.9 VDD 38.533,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U157
0.8568 0.04166 0.001585 0.9 VDD 38.218,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U158
0.8564 0.04205 0.001528 0.9 VDD 35.113,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U159
0.8563 0.04205 0.001695 0.9 VDD 35.653,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U160
0.8548 0.04332 0.00184 0.9 VDD 35.203,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U161
0.8562 0.0421 0.001745 0.9 VDD 39.523,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U162
0.8549 0.04322 0.001839 0.9 VDD 44.878,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U163
0.8524 0.04548 0.002148 0.9 VDD 33.358,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U164
0.8541 0.044 0.001891 0.9 VDD 37.273,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U165
0.8538 0.04435 0.001879 0.9 VDD 36.508,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U166
0.8533 0.04486 0.001868 0.9 VDD 31.468,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U167
0.8554 0.04285 0.001795 0.9 VDD 33.628,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U168
0.8531 0.04491 0.001973 0.9 VDD 33.088,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U169
0.8557 0.04255 0.001765 0.9 VDD 35.113,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U170
0.8565 0.04203 0.001513 0.9 VDD 34.438,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U171
0.8535 0.04461 0.001923 0.9 VDD 33.313,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U172
0.8535 0.04459 0.001901 0.9 VDD 32.503,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U173
0.8537 0.04434 0.00192 0.9 VDD 35.383,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U174
0.8558 0.04253 0.001659 0.9 VDD 34.123,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U175
0.8538 0.0443 0.001879 0.9 VDD 33.583,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U176
0.8539 0.04426 0.001839 0.9 VDD 32.143,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U177
0.8539 0.04428 0.00179 0.9 VDD 32.683,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U178
0.8549 0.04328 0.001786 0.9 VDD 33.313,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U179
0.8543 0.04393 0.001762 0.9 VDD 32.953,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U180
0.855 0.04324 0.001739 0.9 VDD 31.963,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U181
0.8547 0.04359 0.001753 0.9 VDD 32.593,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U182
0.8555 0.04278 0.001706 0.9 VDD 31.198,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U183
0.8559 0.04248 0.001599 0.9 VDD 32.233,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U184
0.8555 0.04281 0.001741 0.9 VDD 32.053,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U185
0.8513 0.04624 0.002431 0.9 VDD 36.823,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U187
0.8515 0.04615 0.002314 0.9 VDD 34.213,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U188
0.8515 0.04619 0.002345 0.9 VDD 35.113,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U189
0.853 0.04499 0.002047 0.9 VDD 37.453,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U190
0.853 0.04499 0.001993 0.9 VDD 37.048,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U191
0.8528 0.04524 0.002006 0.9 VDD 34.483,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U192
0.8524 0.04549 0.0021 0.9 VDD 33.583,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U193
0.8534 0.04463 0.001939 0.9 VDD 33.988,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U194
0.853 0.04498 0.002037 0.9 VDD 36.463,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U195
0.853 0.04497 0.001979 0.9 VDD 36.058,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U196
0.8561 0.04191 0.001941 0.9 VDD 52.753,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U198
0.8533 0.0447 0.002007 0.9 VDD 39.028,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U200
0.8537 0.04437 0.001961 0.9 VDD 39.208,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U201
0.8542 0.044 0.001831 0.9 VDD 39.118,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U202
0.8547 0.04335 0.001911 0.9 VDD 39.388,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U203
0.8524 0.0452 0.002414 0.9 VDD 65.353,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U204
0.8522 0.04529 0.002467 0.9 VDD 65.578,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U205
0.8498 0.04742 0.002759 0.9 VDD 68.908,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U207
0.8535 0.04317 0.003311 0.9 VDD 69.673,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U208
0.8536 0.04386 0.002513 0.9 VDD 67.108,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U209
0.8547 0.04372 0.001611 0.9 VDD 51.628,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U210
0.8537 0.04393 0.002341 0.9 VDD 55.183,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U211
0.8535 0.0439 0.002553 0.9 VDD 66.658,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U213
0.8503 0.0466 0.003067 0.9 VDD 38.578,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U214
0.8518 0.04592 0.00229 0.9 VDD 39.298,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U215
0.8521 0.04563 0.002293 0.9 VDD 39.568,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U216
0.8526 0.04532 0.002053 0.9 VDD 39.118,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U217
0.8541 0.04405 0.001802 0.9 VDD 64.228,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U218
0.853 0.04526 0.001774 0.9 VDD 71.968,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U219
0.8531 0.04441 0.002491 0.9 VDD 65.128,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U221
0.8537 0.04381 0.002447 0.9 VDD 67.783,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U222
0.8522 0.04561 0.002174 0.9 VDD 43.978,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U223
0.8558 0.04243 0.001722 0.9 VDD 45.958,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U224
0.8586 0.04 0.001361 0.9 VDD 39.793,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U225
0.8568 0.04165 0.001565 0.9 VDD 44.293,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U226
0.8519 0.04359 0.004487 0.9 VDD 68.503,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U228
0.8582 0.04041 0.001414 0.9 VDD 43.078,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U229
0.8549 0.04347 0.001622 0.9 VDD 28.318,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U230
0.8525 0.04542 0.00203 0.9 VDD 31.558,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U231
0.8537 0.04449 0.001805 0.9 VDD 29.668,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U232
0.8572 0.04144 0.001327 0.9 VDD 28.408,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U233
0.8549 0.04352 0.001568 0.9 VDD 49.513,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U234
0.8558 0.04247 0.001737 0.9 VDD 44.743,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U237
0.8546 0.0428 0.002643 0.9 VDD 53.428,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U239
0.8568 0.04164 0.001557 0.9 VDD 45.013,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U240
0.8573 0.0414 0.001287 0.9 VDD 49.423,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U241
0.8541 0.04419 0.001761 0.9 VDD 29.803,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U242
0.851 0.04657 0.002471 0.9 VDD 44.248,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U243
0.852 0.04542 0.002611 0.9 VDD 55.678,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U244
0.8534 0.04487 0.001739 0.9 VDD 90.463,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U245
0.8541 0.04395 0.001944 0.9 VDD 60.448,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U246
0.854 0.04417 0.001788 0.9 VDD 58.828,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U247
0.8543 0.04395 0.001791 0.9 VDD 59.233,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U248
0.8495 0.04735 0.003129 0.9 VDD 56.038,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U251
0.8536 0.04419 0.002163 0.9 VDD 52.618,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U253
0.851 0.04642 0.002575 0.9 VDD 55.318,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U254
0.8517 0.04614 0.002193 0.9 VDD 51.718,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U255
0.8506 0.04648 0.002947 0.9 VDD 59.458,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U256
0.8515 0.04622 0.002324 0.9 VDD 52.618,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U257
0.8501 0.04715 0.002711 0.9 VDD 47.578,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U261
0.8505 0.04712 0.002374 0.9 VDD 50.413,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U263
0.8509 0.0466 0.002485 0.9 VDD 42.763,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U264
0.851 0.04665 0.002333 0.9 VDD 49.423,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U266
0.8512 0.04629 0.002477 0.9 VDD 40.828,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U270
0.8512 0.04629 0.002479 0.9 VDD 41.773,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U271
0.8516 0.04595 0.002479 0.9 VDD 41.773,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U272
0.8519 0.04585 0.002242 0.9 VDD 36.823,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U274
0.8519 0.04587 0.002254 0.9 VDD 37.408,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U275
0.8522 0.0456 0.002198 0.9 VDD 38.128,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U276
0.8521 0.04563 0.002287 0.9 VDD 42.223,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U277
0.851 0.04642 0.002623 0.9 VDD 54.958,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U278
0.8529 0.04532 0.001749 0.9 VDD 48.253,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U282
0.853 0.04517 0.001813 0.9 VDD 47.398,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U283
0.85 0.04734 0.002618 0.9 VDD 48.613,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U285
0.8505 0.04682 0.002673 0.9 VDD 48.028,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U286
0.853 0.04511 0.001873 0.9 VDD 47.083,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U287
0.8529 0.04529 0.001831 0.9 VDD 48.073,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U288
0.8519 0.046 0.00209 0.9 VDD 50.278,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U289
0.8494 0.04767 0.002916 0.9 VDD 56.038,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U290
0.8517 0.0461 0.002209 0.9 VDD 51.268,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U291
0.8501 0.04705 0.002817 0.9 VDD 52.753,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U292
0.8504 0.04696 0.002667 0.9 VDD 51.988,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U293
0.8528 0.04536 0.001877 0.9 VDD 46.993,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U294
0.8525 0.04549 0.00202 0.9 VDD 47.893,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U295
0.8535 0.04469 0.001778 0.9 VDD 47.263,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U296
0.8535 0.04478 0.001756 0.9 VDD 48.163,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U297
0.8511 0.04638 0.002561 0.9 VDD 63.958,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U298
0.8529 0.04517 0.001965 0.9 VDD 52.438,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U299
0.8529 0.04547 0.001681 0.9 VDD 49.108,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U300
0.852 0.04602 0.002004 0.9 VDD 50.458,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U301
0.8522 0.04583 0.001984 0.9 VDD 48.568,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U302
0.8528 0.04525 0.001908 0.9 VDD 46.183,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U304
0.8526 0.04532 0.002078 0.9 VDD 46.723,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U305
0.8521 0.04579 0.002115 0.9 VDD 48.208,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U306
0.8485 0.0482 0.003299 0.9 VDD 55.498,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U307
0.851 0.04678 0.002187 0.9 VDD 51.088,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U308
0.8492 0.04755 0.003244 0.9 VDD 54.328,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U309
0.8507 0.04695 0.002303 0.9 VDD 52.078,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U310
0.8493 0.04752 0.00317 0.9 VDD 53.383,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U312
0.8492 0.04792 0.002927 0.9 VDD 51.808,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U313
0.849 0.04759 0.003385 0.9 VDD 55.453,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U315
0.8492 0.04756 0.003264 0.9 VDD 54.418,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U316
0.8491 0.04759 0.003295 0.9 VDD 55.408,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U319
0.8505 0.04658 0.002944 0.9 VDD 44.113,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U320
0.8523 0.04557 0.002173 0.9 VDD 36.463,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U321
0.8522 0.04559 0.002189 0.9 VDD 37.408,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U322
0.8521 0.0456 0.002265 0.9 VDD 37.948,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U323
0.8516 0.04593 0.00247 0.9 VDD 40.333,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U324
0.8536 0.04457 0.001846 0.9 VDD 45.823,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U327
0.8582 0.04042 0.001364 0.9 VDD 40.963,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U328
0.8542 0.04414 0.00162 0.9 VDD 51.313,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U331
0.8537 0.04455 0.001776 0.9 VDD 47.263,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U333
0.8588 0.04001 0.00117 0.9 VDD 41.323,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U336
0.8593 0.03951 0.00117 0.9 VDD 41.098,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U337
0.8549 0.04326 0.001862 0.9 VDD 43.888,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U339
0.8582 0.04041 0.001424 0.9 VDD 39.523,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U340
0.8531 0.04496 0.001905 0.9 VDD 46.273,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U343
0.8587 0.03999 0.001349 0.9 VDD 38.263,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U344
0.8527 0.04523 0.002107 0.9 VDD 46.093,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U346
0.8524 0.0458 0.001793 0.9 VDD 51.133,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U348
0.8583 0.04036 0.001325 0.9 VDD 36.193,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U349
0.8587 0.03997 0.001337 0.9 VDD 37.183,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U350
0.8582 0.04041 0.001423 0.9 VDD 39.163,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U352
0.8594 0.03948 0.001165 0.9 VDD 38.803,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U354
0.8589 0.03995 0.001137 0.9 VDD 35.923,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U357
0.8589 0.03996 0.001145 0.9 VDD 36.508,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U358
0.8594 0.03946 0.001153 0.9 VDD 37.138,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U359
0.8503 0.04689 0.002816 0.9 VDD 46.183,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U360
0.8506 0.04654 0.002816 0.9 VDD 46.183,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U362
0.8532 0.04492 0.001905 0.9 VDD 45.823,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U363
0.8562 0.04236 0.001463 0.9 VDD 28.678,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U364
0.8562 0.04233 0.001431 0.9 VDD 27.913,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U365
0.8503 0.04705 0.002611 0.9 VDD 52.753,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U366
0.852 0.04594 0.002097 0.9 VDD 52.033,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U367
0.8557 0.04271 0.001621 0.9 VDD 29.263,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U368
0.85 0.04748 0.002545 0.9 VDD 49.378,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U372
0.855 0.04344 0.001546 0.9 VDD 27.373,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U373
0.855 0.04345 0.001587 0.9 VDD 27.463,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U374
0.8548 0.04351 0.001657 0.9 VDD 29.353,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U376
0.8539 0.04442 0.001727 0.9 VDD 27.733,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U378
0.8538 0.04444 0.00175 0.9 VDD 28.273,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U379
0.8576 0.04104 0.001341 0.9 VDD 28.813,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U381
0.8567 0.04188 0.001469 0.9 VDD 28.813,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U383
0.8564 0.04226 0.001366 0.9 VDD 26.473,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U385
0.8557 0.04268 0.001583 0.9 VDD 28.453,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U386
0.8553 0.04314 0.001605 0.9 VDD 28.723,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U388
0.8551 0.04339 0.001482 0.9 VDD 26.023,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U390
0.8545 0.04382 0.001669 0.9 VDD 29.083,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U391
0.8526 0.04538 0.001991 0.9 VDD 30.568,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U395
0.853 0.04504 0.001926 0.9 VDD 28.903,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U396
0.8534 0.04476 0.001832 0.9 VDD 28.768,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U397
0.8538 0.04446 0.00177 0.9 VDD 28.768,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U398
0.8538 0.04446 0.001721 0.9 VDD 28.768,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U399
0.8517 0.04586 0.002405 0.9 VDD 37.138,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U400
0.8517 0.04588 0.002421 0.9 VDD 37.768,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U401
0.8518 0.04594 0.002283 0.9 VDD 42.583,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U402
0.8524 0.04571 0.001932 0.9 VDD 49.468,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U403
0.8517 0.04622 0.002132 0.9 VDD 47.848,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U404
0.8519 0.04583 0.002221 0.9 VDD 35.968,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U407
0.8518 0.04584 0.002384 0.9 VDD 36.328,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U408
0.8514 0.04622 0.002385 0.9 VDD 36.373,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U409
0.8522 0.04565 0.002169 0.9 VDD 46.948,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U410
0.8519 0.0459 0.002219 0.9 VDD 45.508,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U411
0.8528 0.04525 0.00194 0.9 VDD 45.283,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U412
0.8526 0.04524 0.002127 0.9 VDD 45.553,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U413
0.8518 0.046 0.002178 0.9 VDD 46.678,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U414
0.8498 0.04719 0.003038 0.9 VDD 54.148,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U415
0.8503 0.04697 0.002703 0.9 VDD 52.168,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U416
0.8531 0.04494 0.001945 0.9 VDD 45.103,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U417
0.8523 0.04559 0.00215 0.9 VDD 44.833,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U418
0.8517 0.04591 0.002422 0.9 VDD 44.968,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U419
0.8536 0.04466 0.001739 0.9 VDD 26.473,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U424
0.8528 0.04527 0.001881 0.9 VDD 27.778,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U427
0.8532 0.04497 0.001866 0.9 VDD 27.418,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U428
0.8535 0.04471 0.001782 0.9 VDD 27.508,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U429
0.8532 0.04485 0.001916 0.9 VDD 31.063,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U431
0.8518 0.04581 0.002356 0.9 VDD 35.428,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U432
0.8519 0.04579 0.002335 0.9 VDD 34.798,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U433
0.8514 0.04621 0.002412 0.9 VDD 35.923,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U434
0.8522 0.04558 0.00223 0.9 VDD 45.148,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U435
0.8531 0.04495 0.00194 0.9 VDD 44.743,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U436
0.8528 0.04527 0.001968 0.9 VDD 44.383,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U437
0.8518 0.04592 0.002253 0.9 VDD 44.248,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U438
0.8508 0.04654 0.00271 0.9 VDD 57.568,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U439
0.8496 0.04731 0.003114 0.9 VDD 56.848,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U440
0.852 0.04594 0.002112 0.9 VDD 51.178,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U441
0.8543 0.04406 0.001639 0.9 VDD 49.603,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U443
0.8547 0.04374 0.001531 0.9 VDD 49.828,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U444
0.8506 0.04687 0.002499 0.9 VDD 51.178,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U447
0.8495 0.04777 0.002711 0.9 VDD 50.998,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U450
0.8543 0.04384 0.001829 0.9 VDD 46.003,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U451
0.853 0.04498 0.001987 0.9 VDD 36.553,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U453
0.8522 0.04558 0.002181 0.9 VDD 36.958,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U454
0.8522 0.04558 0.002243 0.9 VDD 36.868,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U455
0.8513 0.04625 0.002416 0.9 VDD 37.543,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U456
0.8513 0.04634 0.002351 0.9 VDD 47.038,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U457
0.8513 0.04625 0.002444 0.9 VDD 44.068,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U458
0.8522 0.04555 0.002216 0.9 VDD 35.788,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U459
0.8522 0.04557 0.002232 0.9 VDD 36.418,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U460
0.8516 0.04593 0.002458 0.9 VDD 43.348,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U461
0.8525 0.04528 0.002179 0.9 VDD 43.798,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U462
0.8534 0.04462 0.001944 0.9 VDD 44.563,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U463
0.8531 0.04496 0.001973 0.9 VDD 44.203,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U464
0.8506 0.04653 0.002883 0.9 VDD 57.028,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U466
0.8516 0.04612 0.002324 0.9 VDD 52.618,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U467
0.8535 0.04463 0.001899 0.9 VDD 44.203,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U468
0.854 0.04436 0.001665 0.9 VDD 26.383,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U469
0.8536 0.04472 0.001729 0.9 VDD 27.778,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U470
0.8536 0.04468 0.001688 0.9 VDD 26.878,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U471
0.853 0.04509 0.001881 0.9 VDD 30.028,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U473
0.8519 0.04576 0.002301 0.9 VDD 33.898,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U474
0.8516 0.04612 0.002287 0.9 VDD 33.538,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U475
0.8514 0.04618 0.002389 0.9 VDD 35.023,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U476
0.8513 0.04626 0.002479 0.9 VDD 43.528,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U477
0.8509 0.04661 0.002487 0.9 VDD 41.368,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U478
0.8546 0.04376 0.001601 0.9 VDD 27.238,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U479
0.8546 0.0438 0.001617 0.9 VDD 28.183,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U481
0.8527 0.04526 0.002023 0.9 VDD 35.428,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U482
0.8527 0.04521 0.002104 0.9 VDD 33.718,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U483
0.8523 0.04553 0.002195 0.9 VDD 34.978,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U484
0.8522 0.04563 0.002204 0.9 VDD 41.998,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U485
0.8543 0.04404 0.001612 0.9 VDD 26.203,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U486
0.8542 0.0441 0.001669 0.9 VDD 27.508,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U487
0.8543 0.0441 0.001615 0.9 VDD 27.598,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U488
0.8523 0.04551 0.002169 0.9 VDD 34.078,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U490
0.8521 0.04576 0.002159 0.9 VDD 33.718,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U491
0.8515 0.04615 0.002355 0.9 VDD 34.033,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U492
0.8512 0.04629 0.002483 0.9 VDD 40.378,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U493
0.8509 0.04661 0.002475 0.9 VDD 39.478,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U494
0.8554 0.04308 0.00153 0.9 VDD 27.463,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U495
0.8559 0.04261 0.001483 0.9 VDD 26.608,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U496
0.8554 0.04307 0.001536 0.9 VDD 27.148,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U497
0.8553 0.04312 0.001579 0.9 VDD 28.363,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U499
0.8531 0.04494 0.001952 0.9 VDD 34.528,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U500
0.8524 0.04545 0.00212 0.9 VDD 32.458,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U501
0.8533 0.04468 0.001985 0.9 VDD 36.418,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U502
0.8538 0.04431 0.001897 0.9 VDD 44.293,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U503
0.8509 0.04641 0.002678 0.9 VDD 61.258,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U504
0.8519 0.04608 0.002035 0.9 VDD 52.978,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U505
0.8512 0.04607 0.002703 0.9 VDD 58.288,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U506
0.8552 0.04315 0.00161 0.9 VDD 48.838,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U509
0.8553 0.04296 0.001695 0.9 VDD 47.398,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U512
0.8555 0.04281 0.001669 0.9 VDD 46.363,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U513
0.8554 0.04294 0.001634 0.9 VDD 47.263,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U514
0.8558 0.04247 0.001686 0.9 VDD 47.353,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U515
0.856 0.04241 0.001574 0.9 VDD 47.173,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U516
0.8542 0.04397 0.001803 0.9 VDD 35.203,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U517
0.853 0.04499 0.001987 0.9 VDD 42.268,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U518
0.8538 0.04431 0.001869 0.9 VDD 44.383,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U519
0.8513 0.04603 0.002658 0.9 VDD 58.648,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U521
0.8522 0.04567 0.002095 0.9 VDD 52.258,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U522
0.8542 0.04392 0.001878 0.9 VDD 43.843,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U523
0.8527 0.0453 0.002008 0.9 VDD 42.718,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U524
0.853 0.04499 0.002017 0.9 VDD 42.268,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U525
0.853 0.04499 0.001998 0.9 VDD 37.498,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U526
0.8513 0.04627 0.002459 0.9 VDD 38.308,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U527
0.8513 0.04628 0.002449 0.9 VDD 39.028,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U528
0.8563 0.04226 0.001413 0.9 VDD 26.428,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U530
0.8562 0.04231 0.00146 0.9 VDD 27.418,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U531
0.8561 0.04235 0.001509 0.9 VDD 28.453,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U533
0.8535 0.04463 0.001887 0.9 VDD 33.898,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U534
0.8525 0.04545 0.002062 0.9 VDD 32.458,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U535
0.8528 0.04519 0.001969 0.9 VDD 32.908,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U536
0.8573 0.04141 0.001323 0.9 VDD 27.418,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U537
0.8568 0.04186 0.001348 0.9 VDD 28.183,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U539
0.8549 0.0433 0.001817 0.9 VDD 34.348,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U540
0.8532 0.04488 0.001888 0.9 VDD 32.098,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U541
0.8525 0.04531 0.002208 0.9 VDD 41.278,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U542
0.8525 0.04531 0.002193 0.9 VDD 37.678,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U543
0.8522 0.04563 0.002211 0.9 VDD 39.568,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U544
0.8533 0.04468 0.001991 0.9 VDD 41.908,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U545
0.8569 0.04159 0.001504 0.9 VDD 34.078,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U548
0.8543 0.04394 0.001783 0.9 VDD 58.468,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U549
0.8539 0.04416 0.001973 0.9 VDD 51.628,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U550
0.8543 0.04391 0.001771 0.9 VDD 43.933,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U551
0.8538 0.04435 0.001901 0.9 VDD 42.178,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U552
0.8536 0.04452 0.001838 0.9 VDD 30.568,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U553
0.8542 0.04398 0.001867 0.9 VDD 35.788,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U554
0.8532 0.04489 0.001957 0.9 VDD 32.458,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U555
0.8527 0.0453 0.002045 0.9 VDD 37.228,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U556
0.8526 0.04526 0.002146 0.9 VDD 35.248,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U557
0.8525 0.04532 0.00221 0.9 VDD 39.388,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U558
0.8536 0.04459 0.001856 0.9 VDD 32.728,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U559
0.8589 0.03998 0.001158 0.9 VDD 37.678,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U561
0.8587 0.03995 0.001322 0.9 VDD 35.968,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U562
0.8588 0.03993 0.001298 0.9 VDD 34.663,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U564
0.8569 0.04161 0.001533 0.9 VDD 35.338,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U565
0.8536 0.04456 0.001823 0.9 VDD 31.648,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U566
0.8542 0.04395 0.001898 0.9 VDD 42.448,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U567
0.8549 0.04348 0.001575 0.9 VDD 49.198,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U572
0.855 0.04317 0.00179 0.9 VDD 45.778,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U573
0.855 0.0432 0.001818 0.9 VDD 45.193,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U575
0.8545 0.04364 0.001887 0.9 VDD 37.723,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U576
0.8546 0.04358 0.001775 0.9 VDD 43.753,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U578
0.8542 0.04397 0.001855 0.9 VDD 35.158,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U579
0.8534 0.04468 0.001942 0.9 VDD 41.548,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U580
0.853 0.04495 0.002017 0.9 VDD 35.068,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U581
0.853 0.045 0.002003 0.9 VDD 40.288,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U582
0.8529 0.045 0.002052 0.9 VDD 39.298,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U583
0.8554 0.04286 0.001728 0.9 VDD 33.988,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U584
0.8543 0.0439 0.001762 0.9 VDD 31.828,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U585
0.8541 0.04421 0.00172 0.9 VDD 30.568,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U586
0.8546 0.04362 0.001813 0.9 VDD 41.548,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U587
0.8568 0.04164 0.001569 0.9 VDD 37.318,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U589
0.8547 0.04353 0.001739 0.9 VDD 45.103,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U590
0.8541 0.04395 0.001928 0.9 VDD 59.728,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U591
0.8541 0.04419 0.00168 0.9 VDD 52.618,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U592
0.8545 0.04384 0.001672 0.9 VDD 52.438,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U593
0.8514 0.04616 0.00244 0.9 VDD 65.938,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U594
0.8513 0.04628 0.002376 0.9 VDD 53.923,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U595
0.8544 0.04393 0.00166 0.9 VDD 47.308,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U596
0.8519 0.04586 0.002257 0.9 VDD 53.158,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U597
0.8518 0.04566 0.002549 0.9 VDD 62.248,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U598
0.8546 0.04381 0.001629 0.9 VDD 51.493,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U599
0.8544 0.04386 0.001697 0.9 VDD 46.363,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U600
0.8537 0.04436 0.00191 0.9 VDD 40.558,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U601
0.8534 0.04466 0.001916 0.9 VDD 35.158,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U602
0.8533 0.0447 0.001959 0.9 VDD 39.748,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U603
0.8533 0.0447 0.001956 0.9 VDD 38.038,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U604
0.8556 0.04276 0.001606 0.9 VDD 30.748,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U605
0.8544 0.04388 0.001711 0.9 VDD 31.108,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U606
0.8547 0.0435 0.001767 0.9 VDD 46.228,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U607
0.8573 0.04119 0.001512 0.9 VDD 34.348,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U608
0.8569 0.04159 0.001508 0.9 VDD 34.168,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U609
0.8586 0.04 0.001355 0.9 VDD 39.028,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U610
0.8568 0.04164 0.001556 0.9 VDD 36.688,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U613
0.8568 0.04163 0.001547 0.9 VDD 36.058,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U614
0.8545 0.04364 0.001824 0.9 VDD 37.228,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U615
0.8545 0.04363 0.001907 0.9 VDD 39.478,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U616
0.8538 0.04432 0.001842 0.9 VDD 34.528,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U617
0.8537 0.04437 0.001908 0.9 VDD 38.578,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U618
0.8537 0.04436 0.001944 0.9 VDD 36.868,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U619
0.8565 0.04193 0.001541 0.9 VDD 30.658,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U620
0.856 0.04245 0.001568 0.9 VDD 31.378,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U621
0.8573 0.04121 0.001536 0.9 VDD 35.518,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U622
0.8569 0.04161 0.001529 0.9 VDD 35.158,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U623
0.8573 0.04117 0.00149 0.9 VDD 33.403,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U624
0.8545 0.04384 0.00167 0.9 VDD 29.758,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U625
0.8547 0.04364 0.001649 0.9 VDD 48.118,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U626
0.8568 0.04166 0.001584 0.9 VDD 41.278,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U628
0.8567 0.04167 0.001586 0.9 VDD 40.378,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U629
0.8542 0.04399 0.001817 0.9 VDD 36.418,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U630
0.8545 0.04364 0.00182 0.9 VDD 36.688,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U631
0.8553 0.0429 0.001774 0.9 VDD 35.428,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U632
0.8542 0.04395 0.001827 0.9 VDD 33.898,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U633
0.8545 0.04363 0.001837 0.9 VDD 35.068,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U634
0.8546 0.04363 0.001795 0.9 VDD 34.618,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U635
0.8543 0.04395 0.001778 0.9 VDD 33.718,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U636
0.8567 0.04166 0.001615 0.9 VDD 42.898,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U640
0.8563 0.0421 0.001616 0.9 VDD 42.628,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U641
0.8514 0.04638 0.002259 0.9 VDD 68.278,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U642
0.8503 0.04722 0.002492 0.9 VDD 53.743,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U643
0.8557 0.04251 0.001769 0.9 VDD 43.078,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U645
0.8522 0.04575 0.002033 0.9 VDD 70.978,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U646
0.8512 0.04627 0.002495 0.9 VDD 53.833,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U647
0.8521 0.0458 0.002081 0.9 VDD 70.438,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U648
0.851 0.04639 0.002594 0.9 VDD 54.553,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U649
0.8554 0.04287 0.00176 0.9 VDD 43.438,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U650
0.8552 0.04318 0.001665 0.9 VDD 30.118,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U651
0.8551 0.04322 0.00171 0.9 VDD 31.288,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U652
0.855 0.04325 0.001755 0.9 VDD 32.413,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U653
0.8588 0.04001 0.001168 0.9 VDD 42.493,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U654
0.8586 0.04001 0.001363 0.9 VDD 42.133,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U656
0.8567 0.04166 0.001617 0.9 VDD 42.088,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U657
0.8563 0.0421 0.001617 0.9 VDD 41.818,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U658
0.8557 0.04255 0.001751 0.9 VDD 41.323,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U659
0.8547 0.04364 0.001627 0.9 VDD 48.118,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U660
0.8572 0.04126 0.001583 0.9 VDD 38.938,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U661
0.8572 0.04125 0.001579 0.9 VDD 38.308,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U662
0.8572 0.04124 0.00157 0.9 VDD 37.633,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U663
0.8552 0.04293 0.001886 0.9 VDD 37.498,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U664
0.8546 0.04361 0.00179 0.9 VDD 33.448,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U665
0.8553 0.04289 0.001837 0.9 VDD 35.068,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U666
0.8548 0.04334 0.001874 0.9 VDD 36.778,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U667
0.8562 0.04209 0.001733 0.9 VDD 38.038,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U668
0.8576 0.04109 0.001268 0.9 VDD 30.478,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U669
0.8575 0.04112 0.001428 0.9 VDD 31.378,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U670
0.8574 0.04115 0.001461 0.9 VDD 32.413,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U671
0.8579 0.04074 0.001323 0.9 VDD 32.998,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U672
0.8575 0.04115 0.001316 0.9 VDD 32.638,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U673
0.8572 0.04123 0.001555 0.9 VDD 36.598,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U675
0.8568 0.04162 0.001541 0.9 VDD 35.788,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U676
0.8569 0.04158 0.001493 0.9 VDD 33.493,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U677
0.8547 0.04356 0.001711 0.9 VDD 31.108,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U678
0.8547 0.04359 0.001753 0.9 VDD 32.368,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U679
0.8558 0.04251 0.001704 0.9 VDD 33.268,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U680
0.8553 0.04293 0.001812 0.9 VDD 37.228,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U681
0.8556 0.04257 0.001802 0.9 VDD 36.598,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U682
0.8548 0.04331 0.001892 0.9 VDD 42.448,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U683
0.8557 0.04273 0.001565 0.9 VDD 29.758,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U684
0.8559 0.04244 0.001617 0.9 VDD 31.018,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U685
0.8548 0.0433 0.001893 0.9 VDD 42.538,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U687
0.8572 0.04126 0.001584 0.9 VDD 41.008,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U688
0.8572 0.04126 0.001586 0.9 VDD 40.378,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U689
0.8572 0.04126 0.001585 0.9 VDD 39.703,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U690
0.8578 0.0408 0.001378 0.9 VDD 36.148,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U691
0.8578 0.0408 0.001388 0.9 VDD 36.328,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U692
0.8582 0.0404 0.001418 0.9 VDD 38.533,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U693
0.8548 0.04333 0.001859 0.9 VDD 35.968,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U694
0.8557 0.04257 0.001705 0.9 VDD 36.148,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U695
0.8551 0.04294 0.001912 0.9 VDD 39.658,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U696
0.8563 0.04202 0.001646 0.9 VDD 33.628,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U697
0.8567 0.04191 0.001401 0.9 VDD 30.028,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U698
0.8566 0.04195 0.001437 0.9 VDD 31.378,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U699
0.8548 0.04352 0.001653 0.9 VDD 29.848,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U701
0.8547 0.04358 0.001737 0.9 VDD 31.918,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U702
0.8572 0.04126 0.001579 0.9 VDD 42.358,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U703
0.8572 0.04126 0.001582 0.9 VDD 41.728,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U704
0.8573 0.04126 0.001429 0.9 VDD 41.053,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U705
0.8574 0.04124 0.001403 0.9 VDD 37.858,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U706
0.8577 0.04084 0.001423 0.9 VDD 39.163,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U707
0.8552 0.04294 0.001823 0.9 VDD 39.568,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U708
0.8572 0.04125 0.001566 0.9 VDD 44.248,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U709
0.8573 0.04124 0.001413 0.9 VDD 44.518,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U710
0.8572 0.04124 0.001555 0.9 VDD 45.193,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U711
0.8538 0.04448 0.001732 0.9 VDD 77.368,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U712
0.854 0.04425 0.001743 0.9 VDD 54.103,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U713
0.8568 0.04163 0.001598 0.9 VDD 45.508,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U714
0.8529 0.04475 0.002347 0.9 VDD 78.448,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U716
0.8545 0.04386 0.001659 0.9 VDD 53.203,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U717
0.8527 0.04485 0.002462 0.9 VDD 78.988,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U718
0.854 0.04387 0.002133 0.9 VDD 53.653,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U719
0.8563 0.04207 0.0016 0.9 VDD 45.328,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U720
0.8577 0.04085 0.001429 0.9 VDD 41.458,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U722
0.8577 0.04085 0.001421 0.9 VDD 42.088,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U723
0.8578 0.04082 0.001403 0.9 VDD 45.463,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U724
0.8541 0.04376 0.002141 0.9 VDD 51.808,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U725
0.8577 0.04085 0.001426 0.9 VDD 42.448,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U726
0.8568 0.04166 0.001577 0.9 VDD 42.898,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U727
0.855 0.04278 0.002178 0.9 VDD 52.033,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U728
0.8562 0.04208 0.00174 0.9 VDD 44.338,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U729
0.8562 0.04208 0.001734 0.9 VDD 45.058,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U730
0.8528 0.0448 0.002405 0.9 VDD 78.718,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U732
0.8537 0.04396 0.002329 0.9 VDD 55.093,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U733
0.8522 0.04465 0.003171 0.9 VDD 55.003,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U734
0.8558 0.04245 0.001731 0.9 VDD 45.328,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U735
0.854 0.04417 0.001852 0.9 VDD 77.638,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U737
0.8544 0.0439 0.001683 0.9 VDD 54.103,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U738
0.8555 0.04279 0.001695 0.9 VDD 45.598,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U740
0.8549 0.04345 0.001614 0.9 VDD 50.638,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U742
0.8537 0.04454 0.001786 0.9 VDD 77.908,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U743
0.8544 0.04386 0.001713 0.9 VDD 53.383,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U744
0.8552 0.04331 0.001532 0.9 VDD 50.053,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U745
0.8546 0.04364 0.001739 0.9 VDD 51.538,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U747
0.8546 0.04358 0.001831 0.9 VDD 52.213,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U748
0.8528 0.04406 0.003142 0.9 VDD 53.608,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U750
0.852 0.04449 0.003474 0.9 VDD 54.418,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U752
0.8544 0.04353 0.002067 0.9 VDD 50.998,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U753
0.8568 0.04165 0.001572 0.9 VDD 43.528,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U754
0.8567 0.04165 0.001612 0.9 VDD 43.708,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U755
0.8543 0.04302 0.002637 0.9 VDD 53.338,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U758
0.853 0.04426 0.002724 0.9 VDD 53.608,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U759
0.8557 0.04208 0.002177 0.9 VDD 53.878,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U762
0.8535 0.04493 0.001601 0.9 VDD 74.308,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U763
0.8524 0.04526 0.002331 0.9 VDD 53.563,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U764
0.8568 0.04164 0.001605 0.9 VDD 44.788,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U765
0.8577 0.04086 0.001391 0.9 VDD 46.363,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U766
0.8578 0.04084 0.001409 0.9 VDD 43.618,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U767
0.8582 0.0404 0.001409 0.9 VDD 43.618,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U768
0.8587 0.04 0.001335 0.9 VDD 44.833,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U769
0.8577 0.04085 0.001425 0.9 VDD 40.108,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U770
0.8577 0.04085 0.001425 0.9 VDD 40.828,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U771
0.857 0.04121 0.00175 0.9 VDD 51.718,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U774
0.8563 0.04182 0.001852 0.9 VDD 52.123,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U775
0.8562 0.04147 0.002335 0.9 VDD 53.608,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U777
0.8578 0.04083 0.00141 0.9 VDD 44.788,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U778
0.8535 0.04488 0.001589 0.9 VDD 73.948,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U780
0.8533 0.04425 0.002443 0.9 VDD 54.103,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U781
0.8582 0.04041 0.001418 0.9 VDD 42.538,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U782
0.8582 0.04041 0.001361 0.9 VDD 42.448,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U783
0.8588 0.04 0.001159 0.9 VDD 44.293,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U784
0.8578 0.04081 0.001393 0.9 VDD 37.138,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U785
0.8578 0.04082 0.001405 0.9 VDD 37.408,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U786
0.8582 0.04055 0.001253 0.9 VDD 49.018,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U787
0.8571 0.04117 0.0017 0.9 VDD 51.448,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U790
0.8579 0.04077 0.00135 0.9 VDD 34.438,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U791
0.8579 0.04077 0.00136 0.9 VDD 34.888,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U792
0.8582 0.04042 0.001423 0.9 VDD 41.458,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U794
0.8582 0.04042 0.001364 0.9 VDD 41.638,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U795
0.8588 0.04001 0.001165 0.9 VDD 43.393,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U796
0.8578 0.04083 0.001416 0.9 VDD 44.158,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U797
0.8578 0.04083 0.001401 0.9 VDD 44.338,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U798
0.8536 0.04495 0.001424 0.9 VDD 74.668,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U800
0.8526 0.04529 0.002156 0.9 VDD 53.923,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U801
0.858 0.0407 0.001278 0.9 VDD 48.118,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U802
0.8585 0.04042 0.001107 0.9 VDD 48.298,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U803
0.8581 0.04042 0.001463 0.9 VDD 51.178,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U806
0.858 0.04068 0.001274 0.9 VDD 30.748,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U807
0.858 0.04071 0.001292 0.9 VDD 31.918,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U808
0.8586 0.04009 0.00131 0.9 VDD 46.588,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U809
0.8531 0.04553 0.001387 0.9 VDD 76.018,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U810
0.8514 0.04621 0.002363 0.9 VDD 53.833,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U811
0.8573 0.04125 0.00142 0.9 VDD 43.708,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U813
0.8577 0.04084 0.001421 0.9 VDD 43.528,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U814
0.8578 0.04082 0.001391 0.9 VDD 45.103,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U815
0.8582 0.04041 0.001425 0.9 VDD 40.108,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U816
0.8582 0.04041 0.001425 0.9 VDD 40.738,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U817
0.8586 0.04026 0.001106 0.9 VDD 50.188,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U822
0.8582 0.04044 0.00137 0.9 VDD 46.408,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U823
0.8571 0.04149 0.001392 0.9 VDD 30.298,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U824
0.8576 0.04114 0.001304 0.9 VDD 32.098,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U825
0.8558 0.04249 0.001742 0.9 VDD 44.068,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U826
0.8535 0.0451 0.001442 0.9 VDD 78.538,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U828
0.8516 0.04624 0.002178 0.9 VDD 54.103,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U829
0.8557 0.04266 0.001644 0.9 VDD 47.038,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U830
0.8573 0.04126 0.001425 0.9 VDD 42.628,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U831
0.8572 0.04125 0.001573 0.9 VDD 43.348,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U832
0.8572 0.04124 0.001542 0.9 VDD 46.093,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U833
0.8582 0.04037 0.001392 0.9 VDD 36.598,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U834
0.8582 0.04038 0.001404 0.9 VDD 37.318,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U835
0.8589 0.04 0.001142 0.9 VDD 46.138,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U837
0.8579 0.04085 0.001296 0.9 VDD 49.153,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U838
0.8568 0.04166 0.00158 0.9 VDD 51.043,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U840
0.8562 0.04209 0.001746 0.9 VDD 43.258,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U842
0.8563 0.04209 0.00161 0.9 VDD 43.978,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U843
0.8563 0.04208 0.001591 0.9 VDD 46.093,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U844
0.8519 0.04608 0.002033 0.9 VDD 70.978,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U845
0.8512 0.04629 0.002462 0.9 VDD 53.473,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U846
0.8556 0.04274 0.001685 0.9 VDD 47.398,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U847
0.8574 0.0412 0.001364 0.9 VDD 35.248,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U848
0.8575 0.04118 0.001345 0.9 VDD 34.168,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U849
0.858 0.04073 0.001311 0.9 VDD 32.683,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U850
0.8574 0.04123 0.001389 0.9 VDD 36.868,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U851
0.8578 0.04079 0.001378 0.9 VDD 35.788,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U852
0.8584 0.04033 0.001299 0.9 VDD 34.753,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U853
0.8561 0.0424 0.001513 0.9 VDD 29.938,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U854
0.8559 0.04246 0.001639 0.9 VDD 31.558,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U855
0.8575 0.04118 0.001361 0.9 VDD 48.118,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U856
0.8566 0.04193 0.001463 0.9 VDD 49.243,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U857
0.8562 0.04235 0.001447 0.9 VDD 49.738,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U859
0.8573 0.04126 0.001423 0.9 VDD 39.388,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U860
0.8552 0.04318 0.001651 0.9 VDD 29.938,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U861
0.855 0.04324 0.001728 0.9 VDD 31.738,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U862
0.8566 0.04185 0.001575 0.9 VDD 47.128,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U863
0.8571 0.04148 0.001396 0.9 VDD 29.848,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U864
0.857 0.04152 0.001439 0.9 VDD 31.468,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U865
0.8569 0.04161 0.001508 0.9 VDD 47.758,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U867
0.8565 0.04196 0.001509 0.9 VDD 47.713,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U868
0.8564 0.04212 0.001486 0.9 VDD 48.523,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U869
0.8556 0.04275 0.00165 0.9 VDD 48.298,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U871
0.8567 0.04167 0.001613 0.9 VDD 39.928,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U872
0.8568 0.04166 0.001581 0.9 VDD 38.488,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U873
0.8577 0.04085 0.001428 0.9 VDD 40.018,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U875
0.8563 0.0421 0.001617 0.9 VDD 41.503,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U876
0.8557 0.04253 0.00175 0.9 VDD 42.178,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U878
0.8556 0.04257 0.001821 0.9 VDD 39.928,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U879
0.8563 0.0421 0.001614 0.9 VDD 40.018,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U880
0.8557 0.04256 0.001749 0.9 VDD 40.468,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U881
0.8553 0.04293 0.001806 0.9 VDD 41.143,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U884
0.8506 0.04645 0.002961 0.9 VDD 60.133,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U885
0.8552 0.04292 0.001903 0.9 VDD 41.638,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U886
0.8513 0.04623 0.002505 0.9 VDD 63.688,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U887
0.8522 0.04535 0.002495 0.9 VDD 65.038,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U888
0.853 0.04258 0.004473 0.9 VDD 69.088,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U890
0.854 0.04264 0.003321 0.9 VDD 69.628,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U891
0.8529 0.04269 0.004431 0.9 VDD 69.448,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U893
0.8528 0.04276 0.004463 0.9 VDD 69.178,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U894
0.8523 0.04308 0.004596 0.9 VDD 67.963,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U895
0.8545 0.0419 0.003647 0.9 VDD 62.473,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U896
0.8568 0.04155 0.001635 0.9 VDD 66.118,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U897
0.8545 0.04182 0.003658 0.9 VDD 63.553,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U899
0.8546 0.04179 0.003661 0.9 VDD 64.048,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U900
0.8546 0.04173 0.00366 0.9 VDD 64.768,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U903
0.8546 0.04175 0.003653 0.9 VDD 65.488,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U904
0.8564 0.04189 0.00167 0.9 VDD 62.608,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U906
0.8544 0.04193 0.003649 0.9 VDD 62.653,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U907
0.8566 0.04173 0.001654 0.9 VDD 64.723,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U909
0.8565 0.04179 0.001661 0.9 VDD 64.003,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U910
0.8575 0.04089 0.00164 0.9 VDD 65.758,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U911
0.8566 0.04176 0.001658 0.9 VDD 64.363,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U912
0.8546 0.04176 0.003661 0.9 VDD 64.408,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U913
0.8556 0.04184 0.002579 0.9 VDD 68.188,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U915
0.8554 0.04192 0.002657 0.9 VDD 67.738,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U916
0.8546 0.04199 0.003435 0.9 VDD 67.378,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U918
0.8513 0.04623 0.002504 0.9 VDD 65.038,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U919
0.8526 0.04439 0.002999 0.9 VDD 62.788,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U921
0.8464 0.04895 0.004688 0.9 VDD 61.168,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U922
0.8538 0.04442 0.001739 0.9 VDD 76.828,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U924
0.8539 0.0436 0.002516 0.9 VDD 68.728,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U925
0.8522 0.04345 0.004353 0.9 VDD 68.908,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U927
0.8536 0.04487 0.001558 0.9 VDD 90.418,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U928
0.8543 0.04345 0.002234 0.9 VDD 69.583,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U930
0.8541 0.04348 0.002417 0.9 VDD 69.403,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U931
0.8535 0.04392 0.002549 0.9 VDD 68.503,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U932
0.8539 0.04332 0.002758 0.9 VDD 72.778,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U935
0.8528 0.04451 0.002715 0.9 VDD 78.628,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U937
0.8532 0.04415 0.002662 0.9 VDD 65.398,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U939
0.8541 0.0443 0.001588 0.9 VDD 75.748,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U941
0.8538 0.04292 0.003268 0.9 VDD 71.608,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U944
0.8521 0.0448 0.003096 0.9 VDD 80.878,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U946
0.8546 0.04372 0.001685 0.9 VDD 68.728,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U949
0.8543 0.04388 0.001847 0.9 VDD 71.968,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U951
0.8515 0.04511 0.003349 0.9 VDD 81.868,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U954
0.8548 0.04311 0.002062 0.9 VDD 71.788,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U956
0.8541 0.04409 0.001804 0.9 VDD 63.058,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U958
0.853 0.04534 0.001666 0.9 VDD 76.738,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U960
0.8537 0.04435 0.001958 0.9 VDD 67.468,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U961
0.8545 0.0438 0.001714 0.9 VDD 67.828,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U963
0.8535 0.0443 0.002241 0.9 VDD 68.908,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U966
0.8533 0.04461 0.002052 0.9 VDD 71.428,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U968
0.8535 0.04504 0.001421 0.9 VDD 76.828,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U970
0.8531 0.04486 0.002092 0.9 VDD 70.078,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U972
0.8532 0.04468 0.002158 0.9 VDD 70.033,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U975
0.8488 0.04766 0.003548 0.9 VDD 66.928,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U976
0.8525 0.04513 0.002331 0.9 VDD 66.748,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U978
0.853 0.04555 0.001401 0.9 VDD 76.468,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U980
0.8495 0.04755 0.002953 0.9 VDD 66.568,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U982
0.8532 0.04485 0.001994 0.9 VDD 70.213,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U985
0.85 0.04725 0.002737 0.9 VDD 69.088,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U987
0.8498 0.0468 0.003349 0.9 VDD 69.088,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U989
0.8516 0.04597 0.002431 0.9 VDD 66.253,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U991
0.8517 0.04592 0.002365 0.9 VDD 67.243,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U994
0.8492 0.04765 0.003119 0.9 VDD 67.198,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U996
0.8494 0.04756 0.002988 0.9 VDD 65.938,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U998
0.8509 0.04667 0.002476 0.9 VDD 65.443,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1000
0.8516 0.04609 0.00229 0.9 VDD 66.343,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1003
0.8519 0.04558 0.002522 0.9 VDD 62.968,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1006
0.847 0.04966 0.003379 0.9 VDD 62.608,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1007
0.8446 0.04963 0.005726 0.9 VDD 62.788,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1009
0.854 0.04418 0.001796 0.9 VDD 59.998,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1012
0.8486 0.04786 0.003581 0.9 VDD 63.598,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1014
0.8511 0.0462 0.002668 0.9 VDD 56.398,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1017
0.8536 0.04401 0.002435 0.9 VDD 55.948,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1019
0.8536 0.04402 0.002328 0.9 VDD 56.038,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1022
0.8522 0.04543 0.002393 0.9 VDD 55.858,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1024
0.8507 0.04659 0.002677 0.9 VDD 56.668,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1027
0.8529 0.04468 0.002416 0.9 VDD 56.758,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1029
0.8508 0.04669 0.002532 0.9 VDD 59.638,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1030
0.8537 0.04439 0.001926 0.9 VDD 59.638,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1032
0.8501 0.04715 0.002717 0.9 VDD 59.908,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1034
0.8508 0.04651 0.002725 0.9 VDD 58.378,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1035
0.849 0.04762 0.003333 0.9 VDD 56.308,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1037
0.8506 0.04665 0.002734 0.9 VDD 58.288,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1039
0.8508 0.04648 0.002722 0.9 VDD 59.278,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1042
0.8462 0.04905 0.004784 0.9 VDD 59.098,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1044
0.8493 0.04723 0.003497 0.9 VDD 63.688,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1047
0.8491 0.04785 0.003082 0.9 VDD 63.868,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1050
0.8427 0.0514 0.005926 0.9 VDD 60.178,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1051
0.8463 0.049 0.004737 0.9 VDD 60.133,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1052
0.8475 0.04905 0.003443 0.9 VDD 59.098,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1053
0.8475 0.04903 0.003447 0.9 VDD 59.503,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1054
0.8524 0.04513 0.002446 0.9 VDD 66.568,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1055
0.8572 0.041 0.001753 0.9 VDD 51.628,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1056
0.8562 0.04137 0.0024 0.9 VDD 53.833,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1058
0.8534 0.04514 0.001451 0.9 VDD 79.708,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1060
0.8546 0.04294 0.002463 0.9 VDD 52.888,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1061
0.8536 0.04329 0.003115 0.9 VDD 54.823,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1063
0.8528 0.04519 0.001966 0.9 VDD 79.798,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1065
0.8485 0.04793 0.003541 0.9 VDD 62.158,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1068
0.8489 0.04793 0.003147 0.9 VDD 62.203,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1070
0.8469 0.04878 0.00429 0.9 VDD 63.868,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1071
0.8466 0.04887 0.00451 0.9 VDD 62.473,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1072
0.8488 0.04771 0.003451 0.9 VDD 60.178,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1073
0.8488 0.0477 0.003448 0.9 VDD 59.683,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1074
0.8537 0.0442 0.002109 0.9 VDD 54.283,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1076
0.8528 0.04539 0.001817 0.9 VDD 81.058,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1078
0.8565 0.04207 0.001467 0.9 VDD 49.918,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1079
0.8555 0.04261 0.001877 0.9 VDD 51.133,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1081
0.8523 0.0458 0.001924 0.9 VDD 72.148,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1083
0.8542 0.04374 0.002015 0.9 VDD 53.563,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1085
0.8536 0.0446 0.001815 0.9 VDD 81.418,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1087
0.8581 0.04059 0.001281 0.9 VDD 52.213,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1089
0.8534 0.04513 0.00148 0.9 VDD 79.438,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1091
0.8563 0.0421 0.001617 0.9 VDD 42.178,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1092
0.8554 0.04301 0.001571 0.9 VDD 48.613,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1094
0.8523 0.04577 0.001906 0.9 VDD 71.518,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1096
0.8531 0.04347 0.003441 0.9 VDD 55.858,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1097
0.8512 0.04457 0.004192 0.9 VDD 56.173,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1099
0.8528 0.04519 0.001965 0.9 VDD 80.248,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1101
0.849 0.04764 0.003394 0.9 VDD 62.158,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1104
0.8499 0.04705 0.003001 0.9 VDD 61.168,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1106
0.8568 0.04163 0.001542 0.9 VDD 50.863,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1108
0.8529 0.04565 0.001472 0.9 VDD 79.078,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1110
0.847 0.0495 0.003494 0.9 VDD 59.188,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1111
0.8465 0.04998 0.003486 0.9 VDD 59.458,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1113
0.8467 0.0499 0.003441 0.9 VDD 60.808,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1114
0.8472 0.04934 0.003426 0.9 VDD 61.258,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1116
0.8553 0.04316 0.001499 0.9 VDD 49.693,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1118
0.8527 0.04551 0.001821 0.9 VDD 72.328,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1120
0.8561 0.04156 0.002388 0.9 VDD 54.283,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1122
0.8534 0.04519 0.001449 0.9 VDD 79.348,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1124
0.8553 0.04291 0.001793 0.9 VDD 41.953,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1126
0.852 0.04587 0.002156 0.9 VDD 69.538,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1128
0.855 0.04286 0.002139 0.9 VDD 53.698,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1129
0.8538 0.04309 0.003103 0.9 VDD 54.823,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1131
0.8529 0.04518 0.001962 0.9 VDD 80.968,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1133
0.8583 0.04058 0.001088 0.9 VDD 49.198,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1134
0.8579 0.0409 0.001182 0.9 VDD 51.043,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1136
0.8527 0.04564 0.00164 0.9 VDD 78.538,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1138
0.8489 0.0476 0.003555 0.9 VDD 64.588,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1141
0.8492 0.04768 0.00316 0.9 VDD 66.838,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1142
0.849 0.04774 0.00323 0.9 VDD 66.208,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1144
0.8515 0.04608 0.002384 0.9 VDD 65.218,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1145
0.8513 0.04627 0.002384 0.9 VDD 65.218,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1146
0.8514 0.04608 0.002527 0.9 VDD 65.218,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1147
0.8522 0.0458 0.002027 0.9 VDD 70.348,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1149
0.8545 0.04187 0.003653 0.9 VDD 62.968,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1150
0.8565 0.04184 0.001668 0.9 VDD 63.373,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1151
0.855 0.0415 0.003549 0.9 VDD 66.388,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1152
0.8552 0.04141 0.003353 0.9 VDD 68.278,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1153
0.8549 0.0418 0.003345 0.9 VDD 68.368,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1154
0.8557 0.04177 0.002516 0.9 VDD 68.548,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1156
0.8528 0.04268 0.004523 0.9 VDD 68.638,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1157
0.8552 0.04248 0.002349 0.9 VDD 69.493,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1158
0.8565 0.04135 0.002147 0.9 VDD 70.618,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1159
0.8549 0.04342 0.001664 0.9 VDD 50.998,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1160
0.8544 0.04373 0.001858 0.9 VDD 51.763,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1162
0.8536 0.04441 0.001974 0.9 VDD 64.948,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1163
0.853 0.04441 0.002599 0.9 VDD 62.068,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1164
0.8521 0.0454 0.002451 0.9 VDD 64.588,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1165
0.8522 0.04521 0.002558 0.9 VDD 65.038,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1166
0.8569 0.04145 0.001627 0.9 VDD 66.613,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1169
0.8569 0.04057 0.002479 0.9 VDD 72.058,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1170
0.858 0.04058 0.001453 0.9 VDD 72.103,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1171
0.8576 0.04076 0.001622 0.9 VDD 66.883,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1173
0.8554 0.04122 0.003383 0.9 VDD 67.738,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1174
0.8571 0.04125 0.001606 0.9 VDD 67.603,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1175
0.8569 0.04151 0.001632 0.9 VDD 66.298,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1176
0.8551 0.04142 0.0035 0.9 VDD 66.793,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1177
0.8567 0.04181 0.001488 0.9 VDD 74.938,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1178
0.8565 0.04169 0.001833 0.9 VDD 74.083,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1179
0.8571 0.04133 0.001614 0.9 VDD 67.243,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1180
0.8563 0.0416 0.002153 0.9 VDD 73.408,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1181
0.856 0.04152 0.00243 0.9 VDD 72.823,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1182
0.8551 0.04122 0.003704 0.9 VDD 62.068,108.816 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1183
0.8564 0.04197 0.001661 0.9 VDD 61.033,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1185
0.8545 0.04197 0.003561 0.9 VDD 60.448,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1186
0.8545 0.04197 0.003525 0.9 VDD 59.953,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1187
0.8579 0.04086 0.001189 0.9 VDD 74.668,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1188
0.8579 0.04068 0.001386 0.9 VDD 72.913,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1189
0.8574 0.04101 0.001638 0.9 VDD 76.648,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1190
0.8572 0.04106 0.00175 0.9 VDD 77.413,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1191
0.8563 0.042 0.00174 0.9 VDD 76.288,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1192
0.8573 0.04104 0.0017 0.9 VDD 77.053,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1193
0.858 0.04052 0.001527 0.9 VDD 70.708,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1194
0.858 0.04045 0.001515 0.9 VDD 71.113,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1195
0.8571 0.04125 0.001666 0.9 VDD 61.573,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1197
0.8539 0.04252 0.003554 0.9 VDD 62.338,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1198
0.8539 0.04257 0.0035 0.9 VDD 61.213,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1199
0.8564 0.04197 0.001665 0.9 VDD 61.393,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1200
0.8564 0.04196 0.001636 0.9 VDD 59.278,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1201
0.8571 0.0413 0.001629 0.9 VDD 58.873,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1202
0.8577 0.04076 0.001552 0.9 VDD 69.808,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1203
0.8583 0.04017 0.001541 0.9 VDD 70.213,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1204
0.8571 0.04066 0.002248 0.9 VDD 72.688,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1205
0.856 0.04097 0.003008 0.9 VDD 71.023,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1206
0.8576 0.04094 0.001485 0.9 VDD 75.658,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1207
0.8577 0.04097 0.00135 0.9 VDD 76.063,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1208
0.855 0.04186 0.003134 0.9 VDD 57.838,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1209
0.8548 0.04189 0.003356 0.9 VDD 58.423,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1210
0.8571 0.04127 0.001663 0.9 VDD 61.213,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1211
0.8552 0.0418 0.002968 0.9 VDD 56.938,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1212
0.8549 0.04243 0.00271 0.9 VDD 56.623,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1213
0.8566 0.04191 0.001457 0.9 VDD 75.928,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1214
0.8556 0.04279 0.001575 0.9 VDD 77.413,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1215
0.8572 0.04116 0.001669 0.9 VDD 63.148,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1216
0.8564 0.04194 0.001671 0.9 VDD 75.838,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1217
0.8561 0.04199 0.001867 0.9 VDD 77.143,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1218
0.858 0.04045 0.001577 0.9 VDD 68.818,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1219
0.8574 0.04105 0.001583 0.9 VDD 68.593,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1220
0.8565 0.04188 0.001579 0.9 VDD 75.388,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1221
0.8562 0.04159 0.002175 0.9 VDD 73.363,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1222
0.8579 0.04077 0.00133 0.9 VDD 73.588,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1223
0.858 0.04077 0.001185 0.9 VDD 74.983,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1224
0.8565 0.04187 0.001603 0.9 VDD 57.568,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1225
0.8567 0.04173 0.001568 0.9 VDD 56.263,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1226
0.8551 0.04183 0.003052 0.9 VDD 57.388,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1227
0.8546 0.04254 0.002902 0.9 VDD 57.883,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1228
0.8564 0.04197 0.001654 0.9 VDD 60.448,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1229
0.857 0.0413 0.001656 0.9 VDD 60.583,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1230
0.8551 0.04178 0.003084 0.9 VDD 56.668,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1231
0.8552 0.04175 0.00301 0.9 VDD 56.263,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1232
0.8546 0.04195 0.003475 0.9 VDD 59.368,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1233
0.854 0.0426 0.003354 0.9 VDD 59.413,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1234
0.8547 0.04248 0.0028 0.9 VDD 57.208,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1235
0.855 0.04237 0.002613 0.9 VDD 55.993,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1236
0.8564 0.04194 0.001667 0.9 VDD 61.798,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1237
0.8544 0.04197 0.003631 0.9 VDD 61.573,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1238
0.8554 0.04177 0.002884 0.9 VDD 56.488,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1239
0.8555 0.04173 0.002789 0.9 VDD 55.993,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1240
0.8571 0.04126 0.001603 0.9 VDD 57.568,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1241
0.8566 0.04182 0.00159 0.9 VDD 57.073,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1242
0.8565 0.04191 0.001616 0.9 VDD 58.198,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1243
0.8571 0.04129 0.001615 0.9 VDD 58.153,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1244
0.8564 0.04197 0.001647 0.9 VDD 59.908,109.968 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1245
0.8571 0.0413 0.001647 0.9 VDD 59.953,109.392 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1246
0.8541 0.04389 0.001969 0.9 VDD 66.748,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1247
0.8536 0.04441 0.001956 0.9 VDD 61.708,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1248
0.8536 0.04442 0.001972 0.9 VDD 64.138,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1249
0.8529 0.0444 0.002651 0.9 VDD 60.268,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1250
0.8538 0.04436 0.001878 0.9 VDD 58.018,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1251
0.8515 0.04583 0.002641 0.9 VDD 60.628,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1252
0.8526 0.0454 0.001962 0.9 VDD 80.968,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1254
0.8532 0.04312 0.003716 0.9 VDD 67.783,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1255
0.8541 0.04357 0.002319 0.9 VDD 68.908,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1256
0.8537 0.04379 0.002465 0.9 VDD 67.603,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1258
0.853 0.04442 0.002534 0.9 VDD 64.048,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1260
0.8533 0.04402 0.002711 0.9 VDD 64.813,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1262
0.854 0.04395 0.002023 0.9 VDD 75.838,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1263
0.8524 0.04522 0.002377 0.9 VDD 66.073,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1264
0.8532 0.04438 0.002393 0.9 VDD 66.748,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1265
0.8534 0.043 0.003613 0.9 VDD 68.278,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1266
0.8532 0.04404 0.002747 0.9 VDD 64.318,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1267
0.8545 0.04187 0.00366 0.9 VDD 63.913,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1268
0.8545 0.04185 0.003661 0.9 VDD 64.228,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1269
0.8543 0.04258 0.003097 0.9 VDD 60.403,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1270
0.854 0.04237 0.003587 0.9 VDD 64.228,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1271
0.8545 0.04183 0.00366 0.9 VDD 64.633,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1272
0.8545 0.04181 0.003659 0.9 VDD 64.948,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1273
0.8536 0.04337 0.003008 0.9 VDD 64.363,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1274
0.8509 0.04484 0.004216 0.9 VDD 64.273,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1275
0.8533 0.04355 0.003113 0.9 VDD 60.808,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1276
0.8533 0.04355 0.003097 0.9 VDD 60.403,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1277
0.8537 0.04333 0.002968 0.9 VDD 64.948,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1278
0.8546 0.04238 0.00302 0.9 VDD 64.183,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1279
0.8522 0.04356 0.004283 0.9 VDD 59.863,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1280
0.852 0.04354 0.004442 0.9 VDD 61.258,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1281
0.8519 0.0438 0.004263 0.9 VDD 63.283,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1282
0.8519 0.04384 0.004288 0.9 VDD 62.743,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1283
0.8517 0.04391 0.004356 0.9 VDD 60.493,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1284
0.852 0.04354 0.004492 0.9 VDD 61.708,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1285
0.8519 0.0435 0.004581 0.9 VDD 62.653,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1286
0.854 0.04246 0.003568 0.9 VDD 63.058,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1287
0.854 0.04258 0.003446 0.9 VDD 60.493,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1288
0.854 0.04242 0.003579 0.9 VDD 63.688,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1289
0.8508 0.04494 0.004242 0.9 VDD 63.733,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1290
0.8516 0.04372 0.00466 0.9 VDD 64.093,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1291
0.8517 0.04392 0.004417 0.9 VDD 61.033,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1292
0.8516 0.04377 0.004633 0.9 VDD 63.598,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1293
0.8535 0.04341 0.003043 0.9 VDD 63.823,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1294
0.8545 0.04187 0.003581 0.9 VDD 63.823,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1295
0.8534 0.04356 0.003068 0.9 VDD 59.773,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1296
0.8545 0.04243 0.003063 0.9 VDD 63.508,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1297
0.8497 0.04496 0.005381 0.9 VDD 63.013,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1298
0.8516 0.04367 0.004689 0.9 VDD 64.633,114.576 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1299
0.8521 0.04355 0.004386 0.9 VDD 60.763,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1300
0.8519 0.04353 0.004541 0.9 VDD 62.158,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1301
0.8519 0.04346 0.004611 0.9 VDD 63.193,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1302
0.8545 0.04188 0.003651 0.9 VDD 62.788,110.544 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1303
0.8544 0.04191 0.003654 0.9 VDD 63.103,111.120 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1304
0.8545 0.04192 0.003566 0.9 VDD 62.968,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1305
0.8545 0.04189 0.003575 0.9 VDD 63.418,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1306
0.8531 0.04408 0.002785 0.9 VDD 63.193,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1307
0.8534 0.04397 0.002639 0.9 VDD 65.668,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1308
0.8543 0.04391 0.001772 0.9 VDD 65.848,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1309
0.8546 0.04314 0.002237 0.9 VDD 70.618,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1310
0.8536 0.04412 0.002248 0.9 VDD 76.648,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1311
0.8535 0.04431 0.002173 0.9 VDD 76.378,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1312
0.8557 0.04275 0.001515 0.9 VDD 76.648,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1313
0.8543 0.04392 0.001796 0.9 VDD 64.768,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1314
0.8543 0.04395 0.0018 0.9 VDD 60.943,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1315
0.8543 0.04393 0.001804 0.9 VDD 63.778,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1316
0.8541 0.0439 0.001974 0.9 VDD 66.298,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1319
0.8541 0.04392 0.001973 0.9 VDD 64.678,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1320
0.8541 0.04393 0.00197 0.9 VDD 63.688,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1321
0.8541 0.04394 0.001963 0.9 VDD 62.473,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1322
0.8541 0.04395 0.001953 0.9 VDD 61.348,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1323
0.8541 0.04415 0.001801 0.9 VDD 61.168,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1324
0.8527 0.04445 0.002816 0.9 VDD 61.348,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1325
0.8521 0.04507 0.002822 0.9 VDD 60.178,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1326
0.8509 0.04655 0.002552 0.9 VDD 61.753,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1327
0.8541 0.04411 0.001803 0.9 VDD 62.248,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1328
0.853 0.04442 0.00257 0.9 VDD 62.968,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1329
0.8536 0.04442 0.001968 0.9 VDD 63.328,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1330
0.8543 0.04394 0.001804 0.9 VDD 63.013,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1331
0.8543 0.04394 0.001803 0.9 VDD 61.978,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1332
0.8531 0.04412 0.002803 0.9 VDD 62.158,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1333
0.8528 0.04441 0.002799 0.9 VDD 62.428,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1334
0.8528 0.04444 0.002808 0.9 VDD 61.888,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1335
0.8542 0.04394 0.001899 0.9 VDD 58.693,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1336
0.8525 0.04515 0.002368 0.9 VDD 66.208,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1338
0.8537 0.04438 0.001911 0.9 VDD 59.098,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1339
0.853 0.04431 0.002671 0.9 VDD 56.038,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1340
0.8539 0.04432 0.001825 0.9 VDD 56.398,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1341
0.8543 0.04392 0.001828 0.9 VDD 56.488,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1342
0.8543 0.04393 0.001766 0.9 VDD 57.568,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1343
0.8542 0.04393 0.001858 0.9 VDD 57.388,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1344
0.8541 0.04411 0.001771 0.9 VDD 57.838,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1345
0.8529 0.04437 0.002749 0.9 VDD 59.548,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1346
0.8523 0.045 0.002686 0.9 VDD 59.008,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1347
0.8529 0.04436 0.002708 0.9 VDD 58.063,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1348
0.8544 0.0439 0.00172 0.9 VDD 55.588,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1350
0.8543 0.04399 0.00172 0.9 VDD 55.588,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1351
0.8542 0.04406 0.001748 0.9 VDD 56.758,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1352
0.8543 0.04392 0.001746 0.9 VDD 56.668,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1353
0.8534 0.04414 0.002471 0.9 VDD 57.208,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1354
0.8533 0.0442 0.002536 0.9 VDD 57.748,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1355
0.8526 0.04489 0.002547 0.9 VDD 57.838,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1356
0.8536 0.04441 0.001962 0.9 VDD 62.338,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1357
0.8537 0.04437 0.001895 0.9 VDD 58.558,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1358
0.8518 0.04564 0.002588 0.9 VDD 62.428,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1359
0.8515 0.04609 0.002371 0.9 VDD 66.838,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1361
0.8518 0.04591 0.002255 0.9 VDD 66.748,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1362
0.8519 0.04592 0.002215 0.9 VDD 67.198,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1363
0.8519 0.04579 0.002275 0.9 VDD 67.873,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1364
0.852 0.04582 0.002167 0.9 VDD 67.738,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1365
0.8533 0.04412 0.002634 0.9 VDD 67.918,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1366
0.8517 0.04373 0.004616 0.9 VDD 68.098,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1367
0.8545 0.04362 0.001872 0.9 VDD 73.048,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1369
0.8547 0.04362 0.001693 0.9 VDD 74.218,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1370
0.8543 0.04388 0.001785 0.9 VDD 75.478,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1371
0.8535 0.04446 0.00204 0.9 VDD 77.053,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1372
0.8537 0.04413 0.00216 0.9 VDD 76.738,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1373
0.8533 0.04452 0.002225 0.9 VDD 77.818,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1374
0.8541 0.04375 0.002131 0.9 VDD 77.188,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1375
0.8539 0.04421 0.001892 0.9 VDD 75.838,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1376
0.8544 0.04388 0.001744 0.9 VDD 66.838,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1377
0.8544 0.04388 0.001739 0.9 VDD 67.018,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1378
0.8544 0.04351 0.002102 0.9 VDD 70.618,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1379
0.8538 0.0443 0.001861 0.9 VDD 76.243,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1380
0.8537 0.04429 0.002 0.9 VDD 76.198,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1381
0.8532 0.04441 0.002372 0.9 VDD 77.098,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1382
0.8547 0.04278 0.002568 0.9 VDD 77.188,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1383
0.8545 0.04373 0.001728 0.9 VDD 73.498,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1385
0.8544 0.04383 0.001721 0.9 VDD 74.038,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1386
0.8543 0.04404 0.00165 0.9 VDD 75.028,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1387
0.8531 0.04465 0.002239 0.9 VDD 77.953,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1388
0.8534 0.04426 0.002346 0.9 VDD 77.368,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1389
0.853 0.04437 0.002594 0.9 VDD 77.908,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1390
0.854 0.04379 0.002211 0.9 VDD 77.728,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1391
0.8546 0.04357 0.001822 0.9 VDD 72.778,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1393
0.8545 0.04382 0.001669 0.9 VDD 73.948,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1394
0.8543 0.04406 0.00161 0.9 VDD 75.118,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1395
0.8527 0.04468 0.002571 0.9 VDD 78.133,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1396
0.8531 0.04455 0.002373 0.9 VDD 77.458,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1397
0.8531 0.04437 0.002505 0.9 VDD 77.908,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1398
0.853 0.04449 0.00252 0.9 VDD 77.638,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1399
0.8524 0.04521 0.002428 0.9 VDD 66.208,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1401
0.8542 0.04387 0.001958 0.9 VDD 67.468,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1402
0.8542 0.04384 0.001938 0.9 VDD 68.548,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1403
0.8545 0.04383 0.001682 0.9 VDD 68.818,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1404
0.8546 0.04378 0.001613 0.9 VDD 70.798,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1405
0.8543 0.04397 0.001741 0.9 VDD 75.703,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1406
0.8542 0.04379 0.001977 0.9 VDD 74.128,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1408
0.856 0.0424 0.001553 0.9 VDD 73.858,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1409
0.8531 0.0444 0.002462 0.9 VDD 65.668,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1410
0.8541 0.04391 0.001974 0.9 VDD 65.668,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1411
0.8536 0.0444 0.001974 0.9 VDD 65.758,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1412
0.8532 0.04439 0.002422 0.9 VDD 66.298,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1413
0.8543 0.04378 0.001895 0.9 VDD 70.618,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1414
0.8536 0.0442 0.002239 0.9 VDD 77.953,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1415
0.8533 0.04424 0.002422 0.9 VDD 77.278,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1417
0.8534 0.04444 0.002144 0.9 VDD 77.278,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1418
0.8513 0.04598 0.002681 0.9 VDD 59.143,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1419
0.8531 0.04429 0.002625 0.9 VDD 55.498,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1421
0.8539 0.04429 0.00179 0.9 VDD 55.408,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1422
0.8529 0.04433 0.002732 0.9 VDD 56.848,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1423
0.8538 0.04434 0.001855 0.9 VDD 57.298,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1424
0.8533 0.04409 0.002595 0.9 VDD 57.298,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1425
0.8531 0.04428 0.002633 0.9 VDD 58.558,118.032 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1426
0.8494 0.0454 0.005154 0.9 VDD 59.368,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1427
0.8535 0.04486 0.001649 0.9 VDD 72.778,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1429
0.8531 0.04535 0.00157 0.9 VDD 73.318,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1430
0.8532 0.04544 0.001385 0.9 VDD 74.578,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1431
0.8536 0.045 0.001382 0.9 VDD 75.883,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1432
0.8537 0.04494 0.001412 0.9 VDD 74.398,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1433
0.8544 0.04371 0.001843 0.9 VDD 74.668,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1434
0.856 0.04262 0.001407 0.9 VDD 75.298,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1435
0.8502 0.04707 0.002768 0.9 VDD 67.018,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1437
0.8515 0.04609 0.002375 0.9 VDD 66.838,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1438
0.8517 0.04601 0.002279 0.9 VDD 67.828,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1439
0.8524 0.04553 0.002041 0.9 VDD 70.213,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1440
0.8519 0.04592 0.002164 0.9 VDD 68.998,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1441
0.854 0.04358 0.002397 0.9 VDD 69.538,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1442
0.8527 0.04319 0.004115 0.9 VDD 69.628,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1443
0.8507 0.04652 0.002773 0.9 VDD 66.928,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1445
0.8522 0.04568 0.002173 0.9 VDD 68.908,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1446
0.8523 0.04567 0.002053 0.9 VDD 68.998,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1447
0.8529 0.04518 0.001877 0.9 VDD 71.113,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1448
0.8525 0.04542 0.002046 0.9 VDD 69.808,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1449
0.854 0.04286 0.003116 0.9 VDD 70.528,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1450
0.8541 0.04188 0.00401 0.9 VDD 70.978,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1451
0.8534 0.04484 0.001745 0.9 VDD 73.498,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1453
0.8534 0.04484 0.001713 0.9 VDD 73.678,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1454
0.8535 0.04503 0.001503 0.9 VDD 74.848,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1455
0.8543 0.04419 0.001486 0.9 VDD 74.713,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1456
0.8534 0.04512 0.001525 0.9 VDD 75.388,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1457
0.8539 0.04415 0.001947 0.9 VDD 75.568,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1458
0.8547 0.0435 0.0018 0.9 VDD 75.388,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1459
0.8512 0.04645 0.002316 0.9 VDD 67.558,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1461
0.8521 0.0457 0.002227 0.9 VDD 68.368,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1462
0.8524 0.04556 0.002045 0.9 VDD 69.088,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1463
0.8526 0.04551 0.001925 0.9 VDD 70.393,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1464
0.8528 0.04529 0.001921 0.9 VDD 70.438,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1465
0.8535 0.04283 0.003699 0.9 VDD 70.618,116.304 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1466
0.856 0.04188 0.002081 0.9 VDD 70.978,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1467
0.8533 0.04436 0.002356 0.9 VDD 67.288,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1468
0.8537 0.04433 0.001943 0.9 VDD 68.278,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1469
0.8538 0.04427 0.001914 0.9 VDD 69.718,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1470
0.8545 0.04381 0.001658 0.9 VDD 69.538,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1471
0.8545 0.0435 0.00201 0.9 VDD 71.338,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1472
0.8547 0.04384 0.001473 0.9 VDD 74.533,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1473
0.8541 0.04345 0.002482 0.9 VDD 73.408,116.880 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1475
0.8542 0.04344 0.002404 0.9 VDD 73.048,115.728 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1476
0.8523 0.04526 0.002393 0.9 VDD 65.758,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1477
0.8534 0.04434 0.002305 0.9 VDD 68.008,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1478
0.8529 0.04486 0.002254 0.9 VDD 68.728,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1479
0.853 0.04484 0.002181 0.9 VDD 68.908,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1480
0.8539 0.04424 0.001899 0.9 VDD 70.438,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1481
0.8548 0.04369 0.001529 0.9 VDD 73.093,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1482
0.8548 0.04334 0.0019 0.9 VDD 72.868,117.456 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1484
0.855 0.04236 0.002627 0.9 VDD 73.588,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1485
0.8526 0.04502 0.002337 0.9 VDD 67.558,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1487
0.8528 0.04497 0.00225 0.9 VDD 67.918,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1488
0.8528 0.04497 0.002193 0.9 VDD 68.728,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1489
0.8532 0.04478 0.002016 0.9 VDD 71.068,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1490
0.8536 0.04499 0.001403 0.9 VDD 75.613,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1491
0.8546 0.04259 0.002763 0.9 VDD 71.968,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1493
0.856 0.04218 0.001818 0.9 VDD 72.418,113.424 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1494
0.853 0.04441 0.002623 0.9 VDD 61.258,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1495
0.8512 0.04611 0.002712 0.9 VDD 57.838,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1496
0.8517 0.04576 0.002579 0.9 VDD 61.348,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1497
0.852 0.04542 0.002532 0.9 VDD 59.593,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1498
0.8522 0.04528 0.002503 0.9 VDD 63.418,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1499
0.8523 0.04526 0.002483 0.9 VDD 63.868,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1500
0.8521 0.04532 0.002556 0.9 VDD 62.518,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1501
0.8508 0.0464 0.002845 0.9 VDD 61.573,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1502
0.8521 0.04537 0.002548 0.9 VDD 61.258,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1504
0.852 0.04539 0.002601 0.9 VDD 60.628,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1505
0.8509 0.04635 0.002774 0.9 VDD 62.428,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1506
0.8512 0.04629 0.002553 0.9 VDD 63.058,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1507
0.8509 0.04649 0.002591 0.9 VDD 62.563,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1508
0.851 0.04649 0.002556 0.9 VDD 62.518,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1509
0.8515 0.0459 0.00262 0.9 VDD 59.998,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1510
0.8511 0.04617 0.002693 0.9 VDD 57.118,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1511
0.8527 0.04362 0.003723 0.9 VDD 56.758,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1512
0.8522 0.04526 0.002561 0.9 VDD 63.958,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1514
0.854 0.0437 0.002325 0.9 VDD 68.863,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1515
0.8504 0.04693 0.002708 0.9 VDD 68.143,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1516
0.8506 0.04651 0.002923 0.9 VDD 58.513,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1517
0.8505 0.04692 0.002618 0.9 VDD 62.698,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1519
0.8511 0.04632 0.002594 0.9 VDD 63.238,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1520
0.851 0.04638 0.002649 0.9 VDD 61.978,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1521
0.8508 0.04644 0.002708 0.9 VDD 60.448,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1522
0.8506 0.04652 0.002908 0.9 VDD 57.928,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1523
0.8506 0.04654 0.002908 0.9 VDD 57.928,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1524
0.8507 0.04651 0.002786 0.9 VDD 55.993,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1525
0.8507 0.04661 0.0027 0.9 VDD 57.298,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1526
0.8511 0.04638 0.002484 0.9 VDD 63.958,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1527
0.8493 0.04774 0.002994 0.9 VDD 65.803,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1528
0.8536 0.0429 0.003536 0.9 VDD 68.638,115.152 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1529
0.8523 0.04516 0.002508 0.9 VDD 65.983,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1530
0.8513 0.04618 0.002477 0.9 VDD 65.758,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1531
0.852 0.04632 0.001693 0.9 VDD 75.748,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1532
0.8497 0.0472 0.003061 0.9 VDD 59.053,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1533
0.8498 0.04724 0.002942 0.9 VDD 62.968,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1535
0.8498 0.04723 0.002924 0.9 VDD 63.508,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1536
0.8498 0.04725 0.002963 0.9 VDD 62.338,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1537
0.8499 0.04711 0.003022 0.9 VDD 60.448,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1538
0.8497 0.04726 0.00309 0.9 VDD 57.928,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1539
0.85 0.04729 0.002726 0.9 VDD 57.298,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1540
0.8496 0.0473 0.003123 0.9 VDD 55.093,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1541
0.8491 0.04781 0.003053 0.9 VDD 64.543,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1542
0.8494 0.04758 0.003018 0.9 VDD 65.308,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1543
0.8506 0.04681 0.002566 0.9 VDD 63.868,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1545
0.8496 0.04729 0.003077 0.9 VDD 58.423,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1546
0.8508 0.04664 0.002542 0.9 VDD 60.538,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1548
0.8488 0.04798 0.003188 0.9 VDD 61.078,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1549
0.8491 0.04766 0.003261 0.9 VDD 60.358,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1550
0.8495 0.04728 0.003227 0.9 VDD 59.908,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1551
0.8491 0.04766 0.003185 0.9 VDD 59.368,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1552
0.8497 0.0473 0.002984 0.9 VDD 56.848,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1553
0.8496 0.0473 0.003113 0.9 VDD 56.938,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1554
0.8501 0.04716 0.002715 0.9 VDD 53.833,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1555
0.8486 0.0478 0.003607 0.9 VDD 64.723,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1556
0.8476 0.04899 0.003451 0.9 VDD 60.313,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1557
0.8488 0.04773 0.003453 0.9 VDD 60.988,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1558
0.8499 0.04722 0.002901 0.9 VDD 64.138,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1560
0.8476 0.0489 0.003452 0.9 VDD 61.933,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1561
0.8489 0.04767 0.003405 0.9 VDD 58.153,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1562
0.8488 0.04775 0.003451 0.9 VDD 62.518,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1563
0.8503 0.04661 0.003044 0.9 VDD 41.638,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1564
0.849 0.04767 0.003279 0.9 VDD 58.243,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1565
0.851 0.04643 0.002559 0.9 VDD 63.238,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1567
0.8487 0.04775 0.003562 0.9 VDD 62.878,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1568
0.849 0.04789 0.003117 0.9 VDD 62.968,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1569
0.8492 0.04763 0.003139 0.9 VDD 62.428,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1570
0.8485 0.04789 0.003564 0.9 VDD 62.968,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1571
0.8485 0.04813 0.00338 0.9 VDD 57.478,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1572
0.8493 0.04767 0.003043 0.9 VDD 57.568,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1573
0.8494 0.04746 0.00314 0.9 VDD 53.383,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1574
0.8442 0.05041 0.005346 0.9 VDD 64.453,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1575
0.8489 0.04764 0.003418 0.9 VDD 56.983,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1576
0.8475 0.0491 0.003434 0.9 VDD 58.108,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1577
0.8479 0.04832 0.003799 0.9 VDD 66.838,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1578
0.8477 0.04883 0.003448 0.9 VDD 63.103,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1579
0.8476 0.04894 0.003453 0.9 VDD 61.303,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1580
0.8488 0.04774 0.003453 0.9 VDD 61.798,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1581
0.8483 0.04848 0.00326 0.9 VDD 65.938,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1582
0.8473 0.04941 0.003319 0.9 VDD 64.183,137.040 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1583
0.8462 0.04903 0.004762 0.9 VDD 59.593,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1584
0.8463 0.04898 0.004714 0.9 VDD 60.628,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1585
0.8449 0.05075 0.004348 0.9 VDD 63.508,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1586
0.8496 0.04758 0.002779 0.9 VDD 54.508,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1587
0.8494 0.04727 0.003323 0.9 VDD 61.168,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1588
0.8473 0.04927 0.003393 0.9 VDD 62.203,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1589
0.8489 0.04766 0.003429 0.9 VDD 57.703,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1590
0.8474 0.04913 0.003426 0.9 VDD 57.478,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1591
0.8481 0.04855 0.00331 0.9 VDD 65.488,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1592
0.849 0.04767 0.003294 0.9 VDD 57.703,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1593
0.8485 0.04801 0.003486 0.9 VDD 60.448,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1595
0.8491 0.04766 0.003212 0.9 VDD 60.358,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1596
0.8488 0.04802 0.003221 0.9 VDD 60.088,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1597
0.8485 0.04805 0.003455 0.9 VDD 59.548,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1598
0.8485 0.04815 0.003355 0.9 VDD 56.848,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1599
0.849 0.04768 0.003317 0.9 VDD 56.848,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1600
0.8497 0.04754 0.002741 0.9 VDD 54.103,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1601
0.8451 0.04945 0.005489 0.9 VDD 63.913,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1602
0.8489 0.04768 0.003441 0.9 VDD 58.783,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1603
0.8489 0.04767 0.003436 0.9 VDD 58.288,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1604
0.8485 0.04801 0.003487 0.9 VDD 68.638,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1605
0.8489 0.04762 0.003456 0.9 VDD 63.058,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1607
0.8486 0.04776 0.003595 0.9 VDD 64.183,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1608
0.8465 0.04891 0.004607 0.9 VDD 61.843,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1610
0.8458 0.05016 0.004086 0.9 VDD 65.128,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1611
0.8447 0.05013 0.005143 0.9 VDD 65.218,135.888 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1612
0.8453 0.04937 0.005346 0.9 VDD 64.453,136.464 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1613
0.849 0.04764 0.003367 0.9 VDD 57.163,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1614
0.8461 0.04909 0.00477 0.9 VDD 58.288,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1615
0.8451 0.05059 0.004276 0.9 VDD 63.958,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1616
0.8509 0.04668 0.002416 0.9 VDD 47.038,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1617
0.8491 0.04767 0.003263 0.9 VDD 58.783,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1618
0.8485 0.04808 0.003426 0.9 VDD 58.738,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1619
0.8492 0.04765 0.003194 0.9 VDD 60.898,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1621
0.8491 0.04766 0.003242 0.9 VDD 59.458,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1622
0.8487 0.04806 0.003247 0.9 VDD 59.278,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1623
0.8486 0.0481 0.003277 0.9 VDD 58.288,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1624
0.8485 0.04816 0.003319 0.9 VDD 56.758,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1625
0.8494 0.04768 0.002969 0.9 VDD 56.668,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1626
0.8496 0.04762 0.002816 0.9 VDD 54.913,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1627
0.8466 0.04931 0.004135 0.9 VDD 61.663,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1628
0.852 0.04544 0.002523 0.9 VDD 58.963,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1629
0.8508 0.04667 0.002523 0.9 VDD 59.008,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1630
0.8445 0.051 0.004489 0.9 VDD 62.608,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1631
0.8494 0.04767 0.002893 0.9 VDD 55.768,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1632
0.8493 0.04761 0.003082 0.9 VDD 63.868,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1633
0.8512 0.04644 0.002395 0.9 VDD 47.758,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1634
0.8492 0.04767 0.003118 0.9 VDD 58.513,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1635
0.8496 0.04729 0.003062 0.9 VDD 59.008,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1636
0.8506 0.04644 0.002922 0.9 VDD 60.628,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1637
0.8488 0.04773 0.003509 0.9 VDD 61.168,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1638
0.8497 0.04727 0.003014 0.9 VDD 60.718,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1639
0.8497 0.04728 0.00304 0.9 VDD 59.818,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1640
0.8495 0.04729 0.003164 0.9 VDD 59.098,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1641
0.8497 0.0473 0.00305 0.9 VDD 57.658,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1642
0.8496 0.0473 0.003096 0.9 VDD 57.658,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1643
0.8499 0.0473 0.002841 0.9 VDD 55.183,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1644
0.8467 0.04926 0.004078 0.9 VDD 62.293,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1645
0.8519 0.04546 0.002664 0.9 VDD 58.423,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1646
0.8509 0.04664 0.002508 0.9 VDD 58.108,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1647
0.8474 0.04921 0.003366 0.9 VDD 62.968,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1648
0.8464 0.04936 0.004192 0.9 VDD 61.033,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1649
0.8512 0.0461 0.002674 0.9 VDD 57.973,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1650
0.852 0.04548 0.002501 0.9 VDD 57.748,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1651
0.8468 0.04921 0.004024 0.9 VDD 62.878,138.192 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1652
0.8495 0.04767 0.002869 0.9 VDD 55.498,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1653
0.849 0.04764 0.003349 0.9 VDD 61.528,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1654
0.8534 0.04518 0.001455 0.9 VDD 81.103,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1655
0.8534 0.04517 0.001454 0.9 VDD 81.733,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1656
0.8534 0.04518 0.001455 0.9 VDD 81.283,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1657
0.8534 0.04518 0.001454 0.9 VDD 80.293,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1658
0.8527 0.04537 0.001958 0.9 VDD 81.643,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1659
0.8529 0.04517 0.001957 0.9 VDD 81.733,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1660
0.8534 0.04517 0.00142 0.9 VDD 76.693,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1661
0.8535 0.04507 0.001433 0.9 VDD 77.728,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1662
0.8534 0.04517 0.001455 0.9 VDD 80.608,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1663
0.8529 0.04517 0.001954 0.9 VDD 82.093,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1664
0.8508 0.0465 0.002724 0.9 VDD 58.783,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1666
0.8503 0.04705 0.002678 0.9 VDD 61.258,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1667
0.8493 0.04724 0.00345 0.9 VDD 62.968,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1669
0.8501 0.04694 0.002961 0.9 VDD 62.428,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1670
0.8503 0.047 0.002656 0.9 VDD 61.798,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1671
0.8502 0.04708 0.002695 0.9 VDD 60.808,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1672
0.85 0.04725 0.002726 0.9 VDD 58.018,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1673
0.8507 0.04653 0.002726 0.9 VDD 57.568,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1674
0.8508 0.04651 0.002723 0.9 VDD 56.083,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1675
0.8543 0.04407 0.00163 0.9 VDD 73.633,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1676
0.8544 0.04407 0.001507 0.9 VDD 73.678,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1677
0.8536 0.04459 0.001803 0.9 VDD 82.588,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1678
0.8498 0.04731 0.002924 0.9 VDD 56.128,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1679
0.8494 0.04726 0.003381 0.9 VDD 61.978,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1680
0.8534 0.04518 0.001455 0.9 VDD 80.833,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1681
0.8509 0.04644 0.002669 0.9 VDD 61.483,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1682
0.8509 0.04633 0.00272 0.9 VDD 63.058,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1683
0.851 0.04627 0.002704 0.9 VDD 63.238,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1684
0.8514 0.04616 0.002449 0.9 VDD 64.408,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1685
0.8512 0.04616 0.002601 0.9 VDD 64.408,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1686
0.8507 0.04643 0.002849 0.9 VDD 61.528,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1687
0.8507 0.0466 0.002691 0.9 VDD 61.168,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1688
0.8508 0.04668 0.002537 0.9 VDD 60.043,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1689
0.8535 0.04485 0.001626 0.9 VDD 73.543,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1690
0.8534 0.04488 0.001698 0.9 VDD 73.138,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1691
0.8534 0.04511 0.001465 0.9 VDD 78.808,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1692
0.8536 0.0446 0.00182 0.9 VDD 80.383,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1693
0.8536 0.0446 0.001822 0.9 VDD 79.753,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1694
0.8536 0.0446 0.001818 0.9 VDD 80.833,120.912 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1695
0.8529 0.04532 0.0018 0.9 VDD 82.858,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1696
0.8528 0.04535 0.00181 0.9 VDD 82.003,121.488 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1697
0.8532 0.04517 0.001674 0.9 VDD 75.703,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1698
0.8527 0.04534 0.001952 0.9 VDD 82.273,122.064 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1699
0.8534 0.04516 0.001453 0.9 VDD 82.408,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1700
0.8527 0.04567 0.00167 0.9 VDD 79.843,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1701
0.853 0.04432 0.00272 0.9 VDD 82.453,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1702
0.853 0.04433 0.00266 0.9 VDD 80.563,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1703
0.853 0.04432 0.00272 0.9 VDD 82.723,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1704
0.853 0.04432 0.002721 0.9 VDD 83.218,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1705
0.8533 0.0446 0.002081 0.9 VDD 81.913,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1706
0.853 0.04433 0.002717 0.9 VDD 81.283,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1707
0.8536 0.04432 0.002095 0.9 VDD 82.453,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1708
0.8533 0.04457 0.002114 0.9 VDD 83.668,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1709
0.8538 0.04425 0.001969 0.9 VDD 78.493,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1710
0.8533 0.0446 0.002067 0.9 VDD 81.418,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1711
0.8536 0.04431 0.002116 0.9 VDD 83.758,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1712
0.8486 0.04777 0.003617 0.9 VDD 65.173,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1713
0.8488 0.04776 0.003441 0.9 VDD 64.183,133.584 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1715
0.8471 0.04873 0.004204 0.9 VDD 64.408,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1716
0.8454 0.05042 0.004204 0.9 VDD 64.408,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1717
0.8536 0.04433 0.002035 0.9 VDD 80.383,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1718
0.8537 0.04433 0.00201 0.9 VDD 79.663,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1719
0.8536 0.04433 0.002052 0.9 VDD 80.923,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1720
0.8533 0.04458 0.002107 0.9 VDD 83.128,120.336 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1721
0.8494 0.04759 0.003049 0.9 VDD 64.633,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1722
0.8468 0.04882 0.004398 0.9 VDD 63.193,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1723
0.8447 0.05088 0.004419 0.9 VDD 63.058,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1724
0.8475 0.04916 0.003346 0.9 VDD 63.508,137.616 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1725
0.8536 0.04433 0.002078 0.9 VDD 81.823,119.760 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1726
0.8525 0.04498 0.002566 0.9 VDD 79.663,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1727
0.853 0.04433 0.002719 0.9 VDD 81.913,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1728
0.853 0.04431 0.002721 0.9 VDD 84.028,119.184 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1729
0.8528 0.04567 0.001485 0.9 VDD 79.663,124.944 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1730
0.8534 0.04519 0.001437 0.9 VDD 78.043,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1731
0.8535 0.04508 0.00144 0.9 VDD 77.818,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1732
0.8533 0.04516 0.001497 0.9 VDD 80.248,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1733
0.8513 0.04648 0.002228 0.9 VDD 72.283,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1734
0.8495 0.04697 0.003529 0.9 VDD 67.783,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1735
0.8497 0.04745 0.002872 0.9 VDD 67.738,131.280 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1736
0.8519 0.04613 0.00192 0.9 VDD 72.193,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1737
0.85 0.04674 0.003244 0.9 VDD 69.583,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1738
0.8497 0.04687 0.003424 0.9 VDD 68.548,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1739
0.8502 0.0468 0.002952 0.9 VDD 70.798,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1740
0.8515 0.04609 0.002372 0.9 VDD 71.383,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1741
0.8512 0.04619 0.002598 0.9 VDD 69.943,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1742
0.851 0.04635 0.002686 0.9 VDD 68.548,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1743
0.8519 0.04627 0.001823 0.9 VDD 74.758,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1744
0.8496 0.04727 0.003166 0.9 VDD 69.673,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1745
0.8496 0.04756 0.002849 0.9 VDD 68.053,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1746
0.8495 0.04764 0.002911 0.9 VDD 67.198,131.856 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1747
0.8471 0.04926 0.003676 0.9 VDD 67.558,135.312 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1748
0.8498 0.04716 0.003062 0.9 VDD 70.213,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1749
0.85 0.04717 0.002816 0.9 VDD 66.073,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1750
0.8506 0.04659 0.002809 0.9 VDD 66.208,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1751
0.8481 0.0482 0.003676 0.9 VDD 67.558,134.736 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1752
0.8534 0.04515 0.001453 0.9 VDD 80.113,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1753
0.8526 0.04281 0.004582 0.9 VDD 68.098,114.000 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1754
0.8563 0.04146 0.002245 0.9 VDD 70.078,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1755
0.855 0.04171 0.003293 0.9 VDD 68.863,112.272 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1756
0.8553 0.04136 0.003312 0.9 VDD 68.683,111.696 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1757
0.8561 0.04156 0.002333 0.9 VDD 69.583,112.848 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1758
0.854 0.04379 0.002176 0.9 VDD 53.968,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1759
0.8539 0.04372 0.002417 0.9 VDD 68.053,118.608 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1760
0.8528 0.0454 0.00185 0.9 VDD 50.998,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1761
0.8536 0.04459 0.001769 0.9 VDD 47.443,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1762
0.8535 0.04478 0.00173 0.9 VDD 48.163,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1763
0.8531 0.04506 0.001886 0.9 VDD 51.178,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1764
0.8525 0.04553 0.001971 0.9 VDD 51.628,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1765
0.8535 0.04478 0.001721 0.9 VDD 48.253,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1766
0.8533 0.045 0.001672 0.9 VDD 49.198,123.216 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1767
0.8532 0.04513 0.001627 0.9 VDD 49.783,122.640 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1768
0.8534 0.04491 0.00165 0.9 VDD 49.558,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1769
0.8526 0.0456 0.001763 0.9 VDD 49.918,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1770
0.8534 0.04497 0.001667 0.9 VDD 50.188,124.368 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1772
0.8523 0.04524 0.002463 0.9 VDD 64.318,123.792 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1774
0.8496 0.04733 0.003121 0.9 VDD 56.488,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1775
0.8503 0.04679 0.002903 0.9 VDD 64.093,128.976 core_region_i/CORE.RISCV_CORE/ex_block_i/multdiv_fast.multdiv_i/U1776
0.8505 0.04739 0.002129 0.9 VDD 75.568,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U2
0.8494 0.04741 0.003191 0.9 VDD 69.538,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U3
0.8506 0.04711 0.00231 0.9 VDD 73.948,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/U4
0.8512 0.0472 0.001582 0.9 VDD 105.583,130.704 core_region_i/CORE.RISCV_CORE/ex_block_i/U5
0.8522 0.04616 0.001647 0.9 VDD 88.573,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U7
0.852 0.04618 0.001775 0.9 VDD 86.593,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U8
0.8524 0.04584 0.001721 0.9 VDD 82.993,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U9
0.8521 0.04617 0.001762 0.9 VDD 87.313,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U10
0.852 0.04616 0.00181 0.9 VDD 82.363,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U11
0.8525 0.04582 0.001678 0.9 VDD 87.313,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U12
0.8521 0.04618 0.001717 0.9 VDD 84.973,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U13
0.8525 0.04596 0.001573 0.9 VDD 75.613,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U14
0.8521 0.04618 0.001698 0.9 VDD 86.323,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U15
0.8524 0.04585 0.001723 0.9 VDD 83.713,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U16
0.8525 0.0458 0.001677 0.9 VDD 79.573,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U17
0.8524 0.04584 0.001718 0.9 VDD 84.883,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U18
0.8524 0.04588 0.001746 0.9 VDD 73.993,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U19
0.8525 0.04583 0.001695 0.9 VDD 86.503,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U20
0.8522 0.04614 0.001709 0.9 VDD 81.553,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U21
0.8528 0.04568 0.001514 0.9 VDD 75.973,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/U22
0.8525 0.04583 0.001704 0.9 VDD 81.193,126.672 core_region_i/CORE.RISCV_CORE/ex_block_i/U23
0.852 0.04618 0.001842 0.9 VDD 73.003,128.400 core_region_i/CORE.RISCV_CORE/ex_block_i/U24
0.853 0.04534 0.001639 0.9 VDD 73.183,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/U25
0.8522 0.04613 0.001695 0.9 VDD 89.788,127.824 core_region_i/CORE.RISCV_CORE/ex_block_i/U26
0.8531 0.04542 0.001503 0.9 VDD 74.353,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/U27
0.8527 0.04573 0.001577 0.9 VDD 77.053,126.096 core_region_i/CORE.RISCV_CORE/ex_block_i/U28
0.8526 0.04568 0.001683 0.9 VDD 80.563,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/U29
0.8527 0.04565 0.001654 0.9 VDD 79.123,125.520 core_region_i/CORE.RISCV_CORE/ex_block_i/U30
0.8514 0.04654 0.00204 0.9 VDD 73.453,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/U31
0.8512 0.04644 0.002372 0.9 VDD 71.383,129.552 core_region_i/CORE.RISCV_CORE/ex_block_i/U32
0.8508 0.04645 0.002746 0.9 VDD 71.653,130.128 core_region_i/CORE.RISCV_CORE/ex_block_i/U33
0.8493 0.04783 0.002836 0.9 VDD 69.628,134.160 core_region_i/CORE.RISCV_CORE/ex_block_i/U34
0.8522 0.04617 0.00167 0.9 VDD 87.673,127.248 core_region_i/CORE.RISCV_CORE/ex_block_i/U35
0.8507 0.04717 0.002135 0.9 VDD 76.108,132.432 core_region_i/CORE.RISCV_CORE/ex_block_i/U36
0.8499 0.04726 0.002845 0.9 VDD 71.338,133.008 core_region_i/CORE.RISCV_CORE/ex_block_i/U37
0.8528 0.04493 0.002255 0.9 VDD 107.698,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC608_data_misaligned_q
0.8518 0.04667 0.001532 0.9 VDD 98.248,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC593_data_wdata_ex_21
0.8497 0.04803 0.002268 0.9 VDD 91.858,135.888 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC581_data_wdata_ex_18
0.8509 0.04749 0.001634 0.9 VDD 99.598,132.432 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC462_FE_OFN167_data_wdata_ex_24
0.8487 0.04794 0.003393 0.9 VDD 109.318,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC383_core_lsu_gnt
0.8506 0.04741 0.002038 0.9 VDD 93.568,133.584 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC354_data_wdata_ex_16
0.8501 0.04786 0.002074 0.9 VDD 92.578,134.160 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC349_data_wdata_ex_17
0.8567 0.04188 0.001386 0.9 VDD 99.148,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC340_n297
0.8502 0.04783 0.002012 0.9 VDD 94.198,134.160 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC335_data_wdata_ex_20
0.854 0.04401 0.002029 0.9 VDD 93.928,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC321_data_wdata_ex_19
0.8515 0.04679 0.001717 0.9 VDD 94.828,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC284_FE_OFN170_data_wdata_ex_15
0.8534 0.0455 0.001131 0.9 VDD 100.498,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC277_FE_OFN161_data_wdata_ex_31
0.8515 0.04674 0.001727 0.9 VDD 95.998,131.280 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC272_FE_OFN173_data_wdata_ex_14
0.8552 0.04335 0.001495 0.9 VDD 101.038,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/FE_OFC166_n368
0.8484 0.04817 0.003404 0.9 VDD 109.723,129.552 core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_gate_CS_reg/latch
0.8526 0.04561 0.001825 0.9 VDD 106.303,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg
0.853 0.04458 0.002424 0.9 VDD 104.413,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]
0.8527 0.04531 0.001987 0.9 VDD 104.773,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]
0.8526 0.04435 0.003044 0.9 VDD 104.053,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]
0.8537 0.04451 0.001815 0.9 VDD 104.863,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg
0.8515 0.04617 0.002299 0.9 VDD 108.913,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_misaligned_q_reg
0.858 0.0404 0.001632 0.9 VDD 97.843,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]
0.8557 0.04246 0.001837 0.9 VDD 97.663,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]
0.8548 0.04336 0.00183 0.9 VDD 98.833,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]
0.8541 0.04402 0.00189 0.9 VDD 98.473,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]
0.8572 0.04016 0.002633 0.9 VDD 88.843,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]
0.8548 0.04249 0.002739 0.9 VDD 87.313,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]
0.852 0.04433 0.003712 0.9 VDD 93.433,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]
0.8516 0.04476 0.00364 0.9 VDD 88.663,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]
0.8567 0.04067 0.002628 0.9 VDD 88.483,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]
0.856 0.04122 0.002739 0.9 VDD 87.493,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]
0.8543 0.0432 0.002458 0.9 VDD 94.063,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]
0.851 0.04503 0.004005 0.9 VDD 89.203,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]
0.8567 0.04066 0.002631 0.9 VDD 88.753,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]
0.8547 0.04249 0.002857 0.9 VDD 87.313,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]
0.8529 0.04388 0.003234 0.9 VDD 94.063,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]
0.8512 0.04479 0.003977 0.9 VDD 91.273,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]
0.8582 0.04015 0.001609 0.9 VDD 89.203,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]
0.8566 0.04141 0.001983 0.9 VDD 87.583,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]
0.8521 0.04413 0.00375 0.9 VDD 93.253,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]
0.8535 0.04355 0.002961 0.9 VDD 87.673,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]
0.856 0.0414 0.002624 0.9 VDD 87.763,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]
0.8549 0.0422 0.002857 0.9 VDD 87.313,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]
0.8521 0.04441 0.00353 0.9 VDD 91.903,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]
0.853 0.0442 0.002852 0.9 VDD 88.123,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]
0.8584 0.03963 0.001991 0.9 VDD 95.953,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]
0.8566 0.04146 0.001975 0.9 VDD 96.223,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]
0.8542 0.0431 0.002694 0.9 VDD 96.313,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]
0.8539 0.04353 0.002555 0.9 VDD 96.133,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]
0.8572 0.04141 0.001393 0.9 VDD 100.813,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]
0.8569 0.04141 0.001694 0.9 VDD 100.813,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]
0.8546 0.04366 0.001689 0.9 VDD 100.813,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]
0.8536 0.04373 0.002629 0.9 VDD 96.853,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]
0.8487 0.04794 0.003347 0.9 VDD 110.533,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[2]
0.85 0.04794 0.002038 0.9 VDD 110.443,128.400 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]
0.8411 0.05441 0.004532 0.9 VDD 81.463,148.560 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[31]
0.842 0.05393 0.004023 0.9 VDD 78.313,148.560 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
0.8412 0.05428 0.004512 0.9 VDD 80.113,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
0.8429 0.05338 0.003688 0.9 VDD 76.423,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
0.8416 0.05253 0.005883 0.9 VDD 69.403,147.408 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
0.8415 0.05245 0.006069 0.9 VDD 68.863,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[26]
0.8415 0.05392 0.004527 0.9 VDD 67.423,154.320 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
0.8419 0.05271 0.00542 0.9 VDD 69.583,152.016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
0.8391 0.05355 0.007306 0.9 VDD 68.143,153.744 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
0.8399 0.05312 0.00695 0.9 VDD 68.953,151.440 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[22]
0.8413 0.05218 0.006567 0.9 VDD 69.673,153.168 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
0.8438 0.05093 0.005251 0.9 VDD 70.933,146.832 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
0.84 0.05396 0.006019 0.9 VDD 67.423,152.016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[19]
0.8445 0.05125 0.004285 0.9 VDD 73.003,147.408 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[18]
0.8434 0.05206 0.004587 0.9 VDD 68.953,149.712 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
0.8438 0.05234 0.003844 0.9 VDD 73.813,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[16]
0.8424 0.05337 0.004253 0.9 VDD 76.783,153.168 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[15]
0.8417 0.05411 0.0042 0.9 VDD 78.313,152.016 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[14]
0.842 0.05375 0.004254 0.9 VDD 78.673,152.592 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[13]
0.8408 0.05395 0.005263 0.9 VDD 80.563,153.168 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[12]
0.8393 0.05475 0.00591 0.9 VDD 81.823,151.440 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[11]
0.8416 0.05296 0.005417 0.9 VDD 79.663,150.864 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[10]
0.841 0.05439 0.004651 0.9 VDD 83.443,148.560 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[9]
0.8407 0.05431 0.004966 0.9 VDD 84.163,147.984 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[8]
0.8426 0.05251 0.004859 0.9 VDD 86.323,146.832 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[7]
0.8427 0.05253 0.004741 0.9 VDD 84.253,146.832 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[6]
0.8442 0.05098 0.004847 0.9 VDD 86.593,146.256 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[5]
0.8465 0.05013 0.00342 0.9 VDD 93.703,141.072 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[4]
0.8459 0.05007 0.004008 0.9 VDD 93.883,141.648 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[3]
0.8458 0.04997 0.004222 0.9 VDD 92.443,142.224 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[2]
0.8452 0.05052 0.004267 0.9 VDD 91.543,141.648 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[1]
0.8459 0.05052 0.003617 0.9 VDD 91.543,141.072 core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[0]
0.8525 0.04449 0.002992 0.9 VDD 103.873,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]
0.8511 0.04684 0.002038 0.9 VDD 110.443,127.824 core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]
0.8516 0.04619 0.002246 0.9 VDD 107.023,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U3
0.8502 0.04815 0.001602 0.9 VDD 107.158,130.128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U5
0.851 0.04726 0.001761 0.9 VDD 108.823,131.280 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U16
0.8543 0.04423 0.001495 0.9 VDD 101.038,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U17
0.8532 0.04526 0.001519 0.9 VDD 101.173,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U18
0.8515 0.04619 0.002269 0.9 VDD 107.833,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U22
0.8531 0.04552 0.001349 0.9 VDD 104.728,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U25
0.853 0.04558 0.001388 0.9 VDD 105.808,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U26
0.8516 0.04619 0.002259 0.9 VDD 107.473,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U37
0.8516 0.04619 0.002206 0.9 VDD 106.168,122.064 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U38
0.8502 0.04794 0.001872 0.9 VDD 107.698,128.400 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U39
0.8511 0.04726 0.001612 0.9 VDD 109.138,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U40
0.8517 0.04677 0.001488 0.9 VDD 108.328,127.248 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U41
0.8528 0.04493 0.002293 0.9 VDD 108.058,123.216 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U43
0.856 0.04194 0.002071 0.9 VDD 102.523,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U49
0.8533 0.04406 0.002675 0.9 VDD 103.018,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U50
0.8551 0.04276 0.002192 0.9 VDD 102.208,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U51
0.8549 0.04283 0.002291 0.9 VDD 102.478,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U53
0.856 0.04262 0.001411 0.9 VDD 99.823,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U55
0.8546 0.04349 0.001905 0.9 VDD 101.083,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U56
0.8557 0.04203 0.002219 0.9 VDD 102.748,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U57
0.8544 0.04335 0.00221 0.9 VDD 102.208,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U59
0.8578 0.04001 0.002236 0.9 VDD 93.478,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U61
0.8556 0.04252 0.001896 0.9 VDD 101.353,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U63
0.8566 0.04161 0.00176 0.9 VDD 101.443,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U64
0.8543 0.04309 0.00265 0.9 VDD 103.468,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U65
0.8555 0.04255 0.001908 0.9 VDD 101.443,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U66
0.8558 0.04198 0.002212 0.9 VDD 94.018,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U67
0.8553 0.04324 0.001457 0.9 VDD 99.463,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U68
0.8557 0.04191 0.002362 0.9 VDD 102.388,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U69
0.8553 0.04238 0.00234 0.9 VDD 102.613,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U70
0.856 0.04191 0.002108 0.9 VDD 102.433,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U71
0.8535 0.0437 0.002816 0.9 VDD 103.378,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U72
0.8553 0.04222 0.002482 0.9 VDD 103.513,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U73
0.8546 0.04268 0.002731 0.9 VDD 103.693,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U74
0.8536 0.04391 0.002481 0.9 VDD 102.523,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U75
0.854 0.04346 0.002498 0.9 VDD 102.568,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U76
0.853 0.04419 0.002851 0.9 VDD 103.468,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U77
0.8541 0.04349 0.002374 0.9 VDD 102.658,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U78
0.8546 0.04367 0.001717 0.9 VDD 100.948,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U80
0.8562 0.04183 0.001973 0.9 VDD 95.773,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U81
0.8599 0.03889 0.001214 0.9 VDD 96.448,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U82
0.8581 0.04018 0.001708 0.9 VDD 97.348,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U83
0.8604 0.03877 0.0008099 0.9 VDD 95.098,105.360 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U84
0.8593 0.03937 0.001313 0.9 VDD 94.873,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U85
0.8554 0.04237 0.002265 0.9 VDD 95.143,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U86
0.855 0.04282 0.002209 0.9 VDD 95.458,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U87
0.853 0.04558 0.001412 0.9 VDD 106.798,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U88
0.853 0.04575 0.001205 0.9 VDD 101.713,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U89
0.8535 0.04532 0.001221 0.9 VDD 101.983,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U90
0.8548 0.04354 0.001682 0.9 VDD 107.653,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U92
0.8543 0.04403 0.001713 0.9 VDD 108.733,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U93
0.8533 0.04516 0.001576 0.9 VDD 102.073,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U95
0.8531 0.04522 0.001637 0.9 VDD 103.063,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U96
0.8528 0.04524 0.002004 0.9 VDD 106.303,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U98
0.8535 0.0445 0.001993 0.9 VDD 105.313,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U99
0.8524 0.04617 0.001434 0.9 VDD 108.643,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U101
0.8531 0.04546 0.001435 0.9 VDD 108.733,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U102
0.8528 0.04514 0.002018 0.9 VDD 108.463,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U104
0.8532 0.04511 0.001708 0.9 VDD 109.003,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U105
0.8547 0.04351 0.001784 0.9 VDD 106.483,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U107
0.8549 0.04351 0.001639 0.9 VDD 106.303,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U108
0.8532 0.04516 0.001679 0.9 VDD 102.073,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U110
0.8529 0.04524 0.001835 0.9 VDD 103.423,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U111
0.853 0.0456 0.001402 0.9 VDD 106.393,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U113
0.8529 0.04525 0.00181 0.9 VDD 106.033,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U114
0.8551 0.04339 0.001482 0.9 VDD 102.163,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U116
0.8547 0.0438 0.001537 0.9 VDD 103.513,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U117
0.8524 0.04614 0.001438 0.9 VDD 109.183,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U119
0.8528 0.04548 0.001733 0.9 VDD 108.463,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U120
0.8539 0.04441 0.001738 0.9 VDD 108.553,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U122
0.8536 0.04438 0.002019 0.9 VDD 109.363,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U123
0.8545 0.04389 0.001611 0.9 VDD 105.493,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U125
0.8534 0.04394 0.002636 0.9 VDD 106.483,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U126
0.8551 0.04337 0.001561 0.9 VDD 101.803,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U128
0.8548 0.04374 0.00149 0.9 VDD 102.343,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U129
0.8527 0.04606 0.001287 0.9 VDD 103.153,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U131
0.8534 0.04537 0.001252 0.9 VDD 102.523,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U132
0.8547 0.04356 0.001741 0.9 VDD 108.463,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U134
0.8547 0.04356 0.001713 0.9 VDD 108.733,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U135
0.8538 0.0444 0.001825 0.9 VDD 103.333,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U137
0.854 0.04437 0.001659 0.9 VDD 102.973,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U138
0.8528 0.04522 0.002009 0.9 VDD 106.843,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U140
0.8528 0.04519 0.002013 0.9 VDD 107.383,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U141
0.8524 0.04619 0.001422 0.9 VDD 107.563,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U143
0.8527 0.04552 0.00176 0.9 VDD 107.833,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U144
0.8536 0.04441 0.002018 0.9 VDD 108.553,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U146
0.8529 0.04509 0.002019 0.9 VDD 109.273,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U147
0.8535 0.04528 0.001189 0.9 VDD 101.443,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U149
0.8529 0.04546 0.00168 0.9 VDD 103.783,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U150
0.8536 0.04389 0.002526 0.9 VDD 105.403,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U152
0.8549 0.04349 0.001614 0.9 VDD 105.583,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U153
0.8546 0.04384 0.001568 0.9 VDD 104.323,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U155
0.8551 0.0434 0.001505 0.9 VDD 102.703,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U156
0.8525 0.04616 0.001311 0.9 VDD 103.693,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U158
0.8529 0.04542 0.001648 0.9 VDD 103.243,120.336 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U159
0.8532 0.04402 0.002815 0.9 VDD 108.373,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U161
0.8533 0.04398 0.002735 0.9 VDD 107.473,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U162
0.8541 0.04428 0.001648 0.9 VDD 101.803,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U164
0.8539 0.04434 0.001732 0.9 VDD 102.523,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U165
0.8538 0.04447 0.001782 0.9 VDD 106.573,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U167
0.8535 0.04445 0.002011 0.9 VDD 107.113,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U168
0.8524 0.04618 0.001428 0.9 VDD 108.103,121.488 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U170
0.853 0.04556 0.001418 0.9 VDD 107.203,120.912 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U171
0.8528 0.04516 0.002016 0.9 VDD 107.923,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U173
0.8536 0.04443 0.002016 0.9 VDD 107.923,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U174
0.8544 0.04396 0.001659 0.9 VDD 106.933,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U176
0.8547 0.04349 0.001803 0.9 VDD 105.493,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U177
0.855 0.04346 0.001575 0.9 VDD 104.503,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U179
0.8548 0.04345 0.001763 0.9 VDD 104.233,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U180
0.8543 0.04399 0.001688 0.9 VDD 107.833,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U182
0.853 0.04405 0.0029 0.9 VDD 109.363,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U183
0.8566 0.04207 0.001302 0.9 VDD 99.778,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U185
0.8545 0.04296 0.002488 0.9 VDD 102.973,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U186
0.854 0.04319 0.002794 0.9 VDD 103.828,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U187
0.8537 0.04368 0.002601 0.9 VDD 103.288,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U188
0.8561 0.04229 0.001593 0.9 VDD 100.543,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U189
0.8544 0.04331 0.002302 0.9 VDD 102.073,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U190
0.8555 0.04287 0.001627 0.9 VDD 100.633,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U191
0.8549 0.04309 0.002013 0.9 VDD 101.353,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U192
0.8549 0.04316 0.001979 0.9 VDD 101.578,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U193
0.8553 0.04328 0.001405 0.9 VDD 99.778,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U194
0.854 0.04399 0.001994 0.9 VDD 96.403,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U195
0.8579 0.04018 0.001956 0.9 VDD 95.008,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U196
0.8567 0.04088 0.002389 0.9 VDD 90.958,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U197
0.8575 0.04077 0.00176 0.9 VDD 91.633,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U198
0.8557 0.04186 0.002422 0.9 VDD 91.273,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U199
0.8555 0.04211 0.002435 0.9 VDD 92.263,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U200
0.8559 0.04172 0.002359 0.9 VDD 91.813,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U201
0.8553 0.04215 0.002508 0.9 VDD 91.678,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U202
0.8535 0.04381 0.002715 0.9 VDD 90.508,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U203
0.8532 0.044 0.002784 0.9 VDD 89.338,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U206
0.8544 0.04315 0.00246 0.9 VDD 97.258,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U208
0.8578 0.03997 0.00221 0.9 VDD 93.748,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U209
0.8575 0.04024 0.002298 0.9 VDD 91.858,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U210
0.857 0.04074 0.002303 0.9 VDD 91.813,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U211
0.8558 0.04181 0.002359 0.9 VDD 91.813,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U212
0.856 0.04203 0.001954 0.9 VDD 93.343,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U213
0.8569 0.04084 0.002271 0.9 VDD 91.903,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U214
0.8562 0.04182 0.001932 0.9 VDD 91.678,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U215
0.8527 0.04375 0.003567 0.9 VDD 90.868,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U216
0.8514 0.04458 0.00399 0.9 VDD 90.328,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U218
0.8583 0.0395 0.002184 0.9 VDD 94.018,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U219
0.8582 0.03956 0.002227 0.9 VDD 93.568,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U220
0.8577 0.04007 0.002273 0.9 VDD 93.073,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U221
0.856 0.04175 0.002284 0.9 VDD 92.443,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U222
0.8561 0.04199 0.001959 0.9 VDD 93.883,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U223
0.8562 0.04157 0.002262 0.9 VDD 92.623,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U224
0.8563 0.04171 0.001948 0.9 VDD 92.848,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U225
0.8537 0.04366 0.002658 0.9 VDD 91.408,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U226
0.8516 0.04448 0.003972 0.9 VDD 91.318,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U228
0.86 0.03878 0.001254 0.9 VDD 95.818,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U229
0.8585 0.03938 0.002108 0.9 VDD 94.783,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U230
0.8565 0.04152 0.001994 0.9 VDD 94.783,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U231
0.8562 0.04184 0.001974 0.9 VDD 96.133,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U232
0.857 0.04109 0.001937 0.9 VDD 95.233,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U233
0.8561 0.0419 0.001967 0.9 VDD 94.918,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U234
0.8532 0.04352 0.003243 0.9 VDD 94.918,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U235
0.853 0.0438 0.003186 0.9 VDD 95.098,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U237
0.8599 0.03877 0.00138 0.9 VDD 93.748,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U238
0.8597 0.03875 0.001519 0.9 VDD 91.138,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U239
0.8587 0.0398 0.001486 0.9 VDD 91.813,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U240
0.8556 0.04192 0.002495 0.9 VDD 90.643,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U241
0.8563 0.04176 0.001942 0.9 VDD 92.353,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U242
0.8573 0.04092 0.001792 0.9 VDD 91.093,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U243
0.8562 0.04192 0.001913 0.9 VDD 90.598,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U244
0.8541 0.04314 0.002715 0.9 VDD 90.508,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U245
0.8538 0.04336 0.002799 0.9 VDD 89.068,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U247
0.8595 0.0394 0.001096 0.9 VDD 98.248,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U248
0.8584 0.04056 0.001046 0.9 VDD 98.968,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U249
0.8581 0.04054 0.001383 0.9 VDD 98.923,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U250
0.8562 0.0423 0.001467 0.9 VDD 98.833,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U251
0.8556 0.04289 0.001508 0.9 VDD 99.103,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U252
0.8566 0.04198 0.001382 0.9 VDD 99.463,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U253
0.8561 0.04234 0.00158 0.9 VDD 98.968,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U254
0.8548 0.04322 0.001939 0.9 VDD 98.518,116.880 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U255
0.8541 0.04404 0.001857 0.9 VDD 98.698,118.032 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U257
0.8598 0.03876 0.001407 0.9 VDD 93.298,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U258
0.8571 0.0404 0.00248 0.9 VDD 90.688,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U259
0.8574 0.04025 0.002384 0.9 VDD 91.813,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U260
0.8562 0.04187 0.001924 0.9 VDD 91.183,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U261
0.8559 0.04211 0.001941 0.9 VDD 92.263,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U262
0.8557 0.04186 0.002454 0.9 VDD 91.003,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U263
0.8559 0.0422 0.001922 0.9 VDD 91.048,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U264
0.8536 0.04373 0.002688 0.9 VDD 90.958,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U265
0.8525 0.04388 0.003594 0.9 VDD 90.058,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U267
0.8537 0.04344 0.002832 0.9 VDD 88.483,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U268
0.8525 0.0448 0.002705 0.9 VDD 91.183,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U269
0.8541 0.04396 0.00193 0.9 VDD 101.983,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U270
0.8577 0.0403 0.002032 0.9 VDD 94.333,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U271
0.8559 0.04212 0.002009 0.9 VDD 101.713,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U272
0.8563 0.04194 0.001771 0.9 VDD 101.083,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U273
0.8574 0.04063 0.002008 0.9 VDD 94.153,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U274
0.8553 0.04265 0.002043 0.9 VDD 101.803,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U275
0.8558 0.04245 0.001771 0.9 VDD 101.083,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U276
0.8562 0.04159 0.0022 0.9 VDD 92.533,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U277
0.8567 0.04131 0.002024 0.9 VDD 94.018,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U278
0.8535 0.04325 0.003272 0.9 VDD 93.793,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U279
0.8538 0.04382 0.002342 0.9 VDD 102.208,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U280
0.8513 0.04475 0.003966 0.9 VDD 88.753,117.456 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U283
0.8578 0.04071 0.001515 0.9 VDD 98.383,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U284
0.8575 0.04122 0.001277 0.9 VDD 98.653,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U285
0.8578 0.04087 0.001364 0.9 VDD 97.483,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U286
0.8582 0.04039 0.001374 0.9 VDD 97.348,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U287
0.8547 0.04298 0.002356 0.9 VDD 97.303,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U288
0.8565 0.04141 0.002084 0.9 VDD 93.523,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U290
0.857 0.04078 0.0022 0.9 VDD 92.533,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U291
0.856 0.04172 0.002281 0.9 VDD 91.813,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U292
0.8564 0.0415 0.002142 0.9 VDD 93.028,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U293
0.8539 0.04351 0.002597 0.9 VDD 92.263,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U294
0.8523 0.04499 0.002712 0.9 VDD 89.563,118.608 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U296
0.8581 0.03987 0.002022 0.9 VDD 94.423,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U297
0.8574 0.04044 0.002122 0.9 VDD 93.523,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U298
0.8574 0.04086 0.001754 0.9 VDD 91.723,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U299
0.8573 0.04053 0.002176 0.9 VDD 93.028,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U300
0.8547 0.04277 0.002556 0.9 VDD 92.803,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U301
0.858 0.0404 0.001622 0.9 VDD 93.793,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U303
0.8577 0.0406 0.001698 0.9 VDD 92.623,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U304
0.8574 0.04086 0.001792 0.9 VDD 91.093,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U305
0.8576 0.04074 0.001678 0.9 VDD 92.938,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U306
0.853 0.04353 0.003494 0.9 VDD 92.173,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U307
0.8533 0.04399 0.002681 0.9 VDD 94.603,119.184 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U309
0.8581 0.04002 0.001829 0.9 VDD 96.133,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U310
0.8583 0.04014 0.001524 0.9 VDD 95.233,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U311
0.8578 0.04043 0.001776 0.9 VDD 96.043,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U312
0.8581 0.04047 0.001458 0.9 VDD 96.178,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U313
0.8544 0.04273 0.002824 0.9 VDD 95.773,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U314
0.8522 0.04412 0.003634 0.9 VDD 88.573,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U316
0.8577 0.04069 0.00164 0.9 VDD 93.523,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U317
0.8575 0.0408 0.001715 0.9 VDD 92.353,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U318
0.8568 0.0409 0.002342 0.9 VDD 91.273,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U319
0.8571 0.04073 0.002132 0.9 VDD 93.118,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U320
0.8532 0.04339 0.003383 0.9 VDD 92.983,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U321
0.8537 0.04399 0.002289 0.9 VDD 102.073,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U323
0.8565 0.04136 0.002119 0.9 VDD 93.793,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U324
0.8563 0.04147 0.002197 0.9 VDD 93.163,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U327
0.8565 0.04157 0.001962 0.9 VDD 94.243,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U329
0.8561 0.04169 0.002208 0.9 VDD 93.073,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U331
0.8562 0.04163 0.00213 0.9 VDD 93.703,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U333
0.8567 0.04149 0.001798 0.9 VDD 96.313,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U335
0.8555 0.04286 0.001635 0.9 VDD 98.203,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U337
0.8568 0.04155 0.001642 0.9 VDD 101.218,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U339
0.8571 0.04165 0.00127 0.9 VDD 100.093,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U340
0.8565 0.04193 0.001582 0.9 VDD 101.038,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U341
0.856 0.04216 0.001849 0.9 VDD 101.848,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U342
0.8542 0.04365 0.002111 0.9 VDD 101.623,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U343
0.8549 0.04366 0.001423 0.9 VDD 100.813,116.304 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U345
0.8564 0.04107 0.002503 0.9 VDD 89.788,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U348
0.8567 0.04177 0.001546 0.9 VDD 100.498,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U350
0.8566 0.04098 0.002441 0.9 VDD 90.373,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U351
0.8571 0.041 0.001848 0.9 VDD 90.103,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U352
0.8572 0.04095 0.001825 0.9 VDD 90.508,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U353
0.8571 0.04107 0.001866 0.9 VDD 89.788,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U355
0.8573 0.04094 0.001782 0.9 VDD 95.998,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U356
0.8579 0.04055 0.001549 0.9 VDD 94.873,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U357
0.8575 0.04057 0.001942 0.9 VDD 94.693,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U358
0.857 0.04113 0.001904 0.9 VDD 95.008,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U359
0.8571 0.04125 0.001698 0.9 VDD 97.078,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U360
0.8552 0.04221 0.002587 0.9 VDD 88.978,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U361
0.8555 0.04197 0.002526 0.9 VDD 90.373,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U362
0.8552 0.04214 0.002636 0.9 VDD 89.383,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U363
0.8553 0.04207 0.002591 0.9 VDD 89.788,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U364
0.8551 0.04223 0.00269 0.9 VDD 88.888,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U365
0.8562 0.04197 0.001811 0.9 VDD 97.798,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U366
0.8573 0.04122 0.00145 0.9 VDD 98.653,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U367
0.8569 0.04165 0.001483 0.9 VDD 98.383,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U368
0.8568 0.04166 0.00152 0.9 VDD 98.428,111.696 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U369
0.8564 0.04194 0.001616 0.9 VDD 97.708,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U370
0.8569 0.0412 0.00191 0.9 VDD 88.978,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U371
0.8557 0.04189 0.002392 0.9 VDD 90.823,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U372
0.8564 0.04105 0.002526 0.9 VDD 89.563,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U373
0.8571 0.04105 0.001876 0.9 VDD 89.608,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U374
0.857 0.0411 0.00191 0.9 VDD 88.978,109.968 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U375
0.8551 0.04211 0.002747 0.9 VDD 88.348,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U376
0.8555 0.04196 0.002556 0.9 VDD 90.103,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U377
0.8561 0.04201 0.001892 0.9 VDD 89.563,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U378
0.8554 0.04202 0.002621 0.9 VDD 89.518,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U379
0.8552 0.04207 0.00269 0.9 VDD 88.888,112.272 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U380
0.8562 0.04114 0.002633 0.9 VDD 88.528,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U381
0.8556 0.04199 0.00245 0.9 VDD 90.283,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U382
0.8553 0.04214 0.002545 0.9 VDD 89.383,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U383
0.8554 0.04207 0.002503 0.9 VDD 89.788,111.120 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U384
0.8563 0.0411 0.002587 0.9 VDD 88.978,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U385
0.8571 0.04064 0.002242 0.9 VDD 92.398,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U386
0.8576 0.04016 0.002238 0.9 VDD 92.443,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U387
0.8572 0.04152 0.001321 0.9 VDD 99.643,110.544 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U388
0.8579 0.04075 0.001392 0.9 VDD 98.878,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U389
0.8574 0.0403 0.002339 0.9 VDD 91.453,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U390
0.8566 0.04095 0.002434 0.9 VDD 90.508,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U391
0.8595 0.03928 0.001228 0.9 VDD 96.223,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U392
0.8587 0.03934 0.001909 0.9 VDD 96.358,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U393
0.8591 0.03952 0.001375 0.9 VDD 93.838,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U394
0.859 0.03958 0.001399 0.9 VDD 93.433,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U395
0.858 0.03971 0.002321 0.9 VDD 92.533,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U396
0.8575 0.04015 0.002325 0.9 VDD 92.488,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U397
0.8598 0.03875 0.00147 0.9 VDD 92.128,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U398
0.8588 0.03973 0.001458 0.9 VDD 92.353,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U399
0.8586 0.03988 0.001512 0.9 VDD 91.273,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U400
0.8585 0.03998 0.001549 0.9 VDD 90.508,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U401
0.8598 0.03876 0.001427 0.9 VDD 92.938,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U402
0.8589 0.03966 0.001429 0.9 VDD 92.893,106.512 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U403
0.8572 0.04033 0.002438 0.9 VDD 91.183,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U404
0.857 0.04045 0.00251 0.9 VDD 90.328,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U405
0.8593 0.03963 0.00104 0.9 VDD 99.058,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U406
0.8596 0.03926 0.001129 0.9 VDD 97.753,105.936 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U407
0.858 0.04043 0.001588 0.9 VDD 97.933,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U408
0.8584 0.03997 0.001634 0.9 VDD 97.708,107.088 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U409
0.8579 0.03993 0.002184 0.9 VDD 94.018,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U410
0.8578 0.04007 0.002171 0.9 VDD 93.073,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U411
0.8572 0.04038 0.002403 0.9 VDD 90.823,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U412
0.8571 0.04046 0.00246 0.9 VDD 90.238,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U413
0.8579 0.04037 0.0017 0.9 VDD 97.258,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U414
0.8577 0.04114 0.0012 0.9 VDD 99.823,108.816 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U415
0.8575 0.04117 0.00134 0.9 VDD 100.138,107.664 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U416
0.8554 0.0422 0.002363 0.9 VDD 103.423,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U417
0.8576 0.04117 0.001209 0.9 VDD 99.913,109.392 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U418
0.8577 0.04102 0.00123 0.9 VDD 99.688,108.240 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U419
0.856 0.04213 0.001824 0.9 VDD 96.853,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U420
0.8552 0.04292 0.001913 0.9 VDD 97.078,115.728 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U421
0.8558 0.04232 0.001884 0.9 VDD 89.203,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U422
0.8538 0.04338 0.002836 0.9 VDD 88.888,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U423
0.8511 0.04726 0.001612 0.9 VDD 109.723,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U425
0.8485 0.04816 0.00336 0.9 VDD 108.148,129.552 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U426
0.8502 0.04816 0.001607 0.9 VDD 107.878,130.128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U427
0.8502 0.04817 0.00161 0.9 VDD 108.508,130.128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U429
0.8512 0.04723 0.001603 0.9 VDD 107.338,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U430
0.8511 0.04724 0.001608 0.9 VDD 108.013,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U431
0.8485 0.04817 0.003379 0.9 VDD 108.778,129.552 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U432
0.856 0.04209 0.001871 0.9 VDD 88.663,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U433
0.8548 0.04234 0.002845 0.9 VDD 88.798,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U434
0.8536 0.04465 0.001759 0.9 VDD 98.383,119.760 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U435
0.8514 0.04675 0.001895 0.9 VDD 108.058,127.824 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U436
0.8487 0.04794 0.003363 0.9 VDD 108.238,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U438
0.8487 0.04794 0.003379 0.9 VDD 108.778,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U439
0.8485 0.04816 0.003345 0.9 VDD 107.698,129.552 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U440
0.8487 0.04794 0.003346 0.9 VDD 107.743,128.976 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U441
0.8501 0.04794 0.001939 0.9 VDD 108.778,128.400 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U442
0.8512 0.0468 0.00196 0.9 VDD 109.138,127.824 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U443
0.856 0.04214 0.001856 0.9 VDD 88.033,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U444
0.8547 0.04238 0.002911 0.9 VDD 88.168,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U445
0.8558 0.04228 0.001898 0.9 VDD 89.833,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U446
0.8549 0.04231 0.002777 0.9 VDD 89.428,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U447
0.8557 0.0424 0.001852 0.9 VDD 87.853,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U448
0.8546 0.04242 0.002961 0.9 VDD 87.538,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U449
0.856 0.04191 0.002096 0.9 VDD 94.873,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U450
0.8553 0.04252 0.002176 0.9 VDD 94.288,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U451
0.8555 0.04284 0.001687 0.9 VDD 100.543,112.848 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U452
0.8551 0.04327 0.001609 0.9 VDD 100.363,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U453
0.8546 0.04362 0.001772 0.9 VDD 100.768,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U454
0.8558 0.04249 0.001699 0.9 VDD 97.753,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U455
0.8554 0.04294 0.00165 0.9 VDD 98.473,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U456
0.8555 0.04258 0.00188 0.9 VDD 97.258,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U457
0.8551 0.04223 0.002645 0.9 VDD 90.553,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U458
0.8542 0.04314 0.002645 0.9 VDD 90.553,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U459
0.8541 0.04321 0.002705 0.9 VDD 90.058,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U460
0.8559 0.04216 0.001932 0.9 VDD 91.633,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U461
0.8545 0.04295 0.002502 0.9 VDD 91.723,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U462
0.8544 0.04299 0.002652 0.9 VDD 91.498,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U463
0.856 0.04207 0.001948 0.9 VDD 92.803,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U464
0.8547 0.04285 0.002423 0.9 VDD 92.353,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U465
0.8545 0.0429 0.002614 0.9 VDD 92.038,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U466
0.8559 0.04224 0.001911 0.9 VDD 90.463,113.424 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U467
0.855 0.04227 0.00271 0.9 VDD 90.013,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U468
0.8539 0.04329 0.002767 0.9 VDD 89.518,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U469
0.8511 0.04725 0.00161 0.9 VDD 108.508,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U470
0.851 0.04724 0.001746 0.9 VDD 107.698,131.280 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U471
0.8511 0.04726 0.001611 0.9 VDD 108.778,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U472
0.8552 0.04219 0.00258 0.9 VDD 91.093,114.000 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U473
0.8544 0.04305 0.00258 0.9 VDD 91.093,114.576 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U474
0.8542 0.04308 0.002688 0.9 VDD 90.958,115.152 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U475
0.851 0.04723 0.001735 0.9 VDD 106.978,131.280 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U476
0.8512 0.04722 0.001598 0.9 VDD 106.753,130.704 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U477
0.8499 0.04832 0.001747 0.9 VDD 107.788,131.856 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U478
0.8502 0.04817 0.001612 0.9 VDD 109.273,130.128 core_region_i/CORE.RISCV_CORE/load_store_unit_i/U479
0.8421 0.05259 0.00535 0.9 VDD 91.948,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC235_n260
0.846 0.05152 0.002522 0.9 VDD 99.058,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/FE_OFC168_n242
0.8436 0.05259 0.003772 0.9 VDD 98.023,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_mcause_q_reg/latch
0.847 0.04983 0.003189 0.9 VDD 96.448,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_gate_PCER_q_reg/latch
0.843 0.05314 0.003821 0.9 VDD 91.273,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]
0.8443 0.05212 0.003631 0.9 VDD 91.453,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]
0.8446 0.05129 0.004065 0.9 VDD 91.273,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]
0.8465 0.05024 0.003298 0.9 VDD 91.633,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]
0.846 0.05037 0.003653 0.9 VDD 90.913,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]
0.8461 0.05027 0.003647 0.9 VDD 91.093,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]
0.8426 0.05233 0.005098 0.9 VDD 93.163,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]
0.8452 0.05128 0.003505 0.9 VDD 94.693,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]
0.8439 0.05209 0.004063 0.9 VDD 93.883,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]
0.8472 0.04965 0.003119 0.9 VDD 95.053,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]
0.847 0.04988 0.003129 0.9 VDD 94.963,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]
0.8464 0.04973 0.003829 0.9 VDD 94.603,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]
0.8439 0.05236 0.003708 0.9 VDD 97.123,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]
0.8444 0.05182 0.00375 0.9 VDD 97.483,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]
0.8414 0.05287 0.00568 0.9 VDD 93.343,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]
0.8436 0.05201 0.004415 0.9 VDD 95.863,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]
0.8446 0.05189 0.003478 0.9 VDD 97.393,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]
0.8415 0.05299 0.005534 0.9 VDD 93.883,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]
0.8438 0.05269 0.003522 0.9 VDD 98.833,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]
0.8444 0.05234 0.003221 0.9 VDD 98.833,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]
0.8422 0.0526 0.005177 0.9 VDD 94.153,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]
0.8401 0.05431 0.005583 0.9 VDD 92.443,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]
0.8441 0.0524 0.003522 0.9 VDD 98.833,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]
0.8439 0.0529 0.003224 0.9 VDD 100.813,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]
0.8411 0.05347 0.005418 0.9 VDD 89.833,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]
0.8414 0.0529 0.005652 0.9 VDD 91.003,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]
0.8402 0.05387 0.005888 0.9 VDD 89.383,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]
0.8415 0.05276 0.005736 0.9 VDD 90.463,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]
0.8418 0.05305 0.005196 0.9 VDD 91.993,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]
0.8448 0.05252 0.00264 0.9 VDD 98.743,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]
0.8444 0.0519 0.003701 0.9 VDD 104.323,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]
0.8448 0.05194 0.003295 0.9 VDD 105.043,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]
0.8439 0.05269 0.003383 0.9 VDD 98.833,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]
0.844 0.05326 0.002782 0.9 VDD 100.813,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]
0.839 0.05518 0.005842 0.9 VDD 90.553,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]
0.8412 0.05375 0.005068 0.9 VDD 86.233,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]
0.8408 0.05311 0.00605 0.9 VDD 87.853,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]
0.841 0.0537 0.005297 0.9 VDD 84.073,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]
0.8382 0.05591 0.005935 0.9 VDD 87.763,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]
0.8407 0.05418 0.005142 0.9 VDD 83.353,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]
0.8373 0.05606 0.006678 0.9 VDD 85.603,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]
0.8376 0.05586 0.006542 0.9 VDD 83.353,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]
0.8405 0.05469 0.004814 0.9 VDD 84.973,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]
0.8396 0.05475 0.005672 0.9 VDD 82.903,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]
0.8419 0.05361 0.004521 0.9 VDD 78.493,169.872 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]
0.8409 0.05447 0.004667 0.9 VDD 77.773,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]
0.8413 0.05433 0.004397 0.9 VDD 79.303,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]
0.84 0.05479 0.005248 0.9 VDD 79.843,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]
0.8427 0.05371 0.00362 0.9 VDD 76.333,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]
0.8422 0.0538 0.003975 0.9 VDD 76.423,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]
0.8416 0.05421 0.004218 0.9 VDD 78.853,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]
0.8399 0.05461 0.005481 0.9 VDD 81.013,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]
0.8442 0.05276 0.002995 0.9 VDD 73.453,175.056 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]
0.8426 0.05309 0.004332 0.9 VDD 66.703,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]
0.8435 0.05221 0.00431 0.9 VDD 71.383,174.480 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]
0.8426 0.05307 0.004366 0.9 VDD 66.883,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]
0.8435 0.05288 0.003665 0.9 VDD 67.243,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]
0.8423 0.05303 0.004685 0.9 VDD 66.793,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]
0.8424 0.05287 0.004743 0.9 VDD 67.423,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]
0.8427 0.05264 0.004698 0.9 VDD 66.523,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
0.8429 0.05234 0.00472 0.9 VDD 69.313,174.480 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]
0.8424 0.05247 0.005111 0.9 VDD 68.683,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]
0.8428 0.05252 0.00469 0.9 VDD 69.583,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]
0.8426 0.05249 0.004929 0.9 VDD 70.123,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]
0.8436 0.05282 0.00355 0.9 VDD 73.813,174.480 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]
0.8431 0.0523 0.004603 0.9 VDD 71.563,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]
0.8436 0.05243 0.003969 0.9 VDD 66.793,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]
0.8418 0.05303 0.005159 0.9 VDD 66.883,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]
0.8427 0.05265 0.00461 0.9 VDD 66.703,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]
0.842 0.05337 0.004587 0.9 VDD 66.343,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]
0.8426 0.05257 0.004827 0.9 VDD 67.153,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]
0.8412 0.05332 0.005489 0.9 VDD 66.523,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
0.8431 0.05257 0.004284 0.9 VDD 72.283,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]
0.843 0.05293 0.004018 0.9 VDD 73.813,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]
0.8427 0.05345 0.003895 0.9 VDD 75.883,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]
0.8426 0.05356 0.003881 0.9 VDD 76.063,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]
0.8408 0.05415 0.005024 0.9 VDD 79.393,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]
0.8414 0.05414 0.004447 0.9 VDD 79.303,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]
0.8402 0.05436 0.005486 0.9 VDD 81.643,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]
0.8408 0.05437 0.004818 0.9 VDD 82.183,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
0.8397 0.05421 0.006053 0.9 VDD 87.403,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]
0.8435 0.05207 0.004411 0.9 VDD 95.683,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]
0.8411 0.05389 0.005 0.9 VDD 87.493,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]
0.844 0.05175 0.004221 0.9 VDD 93.433,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]
0.8462 0.05029 0.003517 0.9 VDD 94.693,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]
0.8406 0.05345 0.005927 0.9 VDD 91.903,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]
0.8469 0.05078 0.002367 0.9 VDD 98.968,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U3
0.8429 0.05278 0.004289 0.9 VDD 91.858,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U6
0.8473 0.05026 0.002404 0.9 VDD 101.758,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U13
0.8457 0.0517 0.002606 0.9 VDD 99.958,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U14
0.8449 0.05172 0.003383 0.9 VDD 93.388,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U15
0.8457 0.05121 0.003067 0.9 VDD 95.728,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U16
0.8471 0.05055 0.002337 0.9 VDD 100.048,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U18
0.8476 0.05002 0.002388 0.9 VDD 101.398,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U20
0.8474 0.05023 0.002366 0.9 VDD 101.308,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U21
0.8479 0.04984 0.002298 0.9 VDD 99.643,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U22
0.8473 0.05004 0.002653 0.9 VDD 98.518,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U23
0.8476 0.0501 0.002321 0.9 VDD 99.418,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U24
0.8467 0.05098 0.002292 0.9 VDD 99.868,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U25
0.8441 0.05291 0.002995 0.9 VDD 99.283,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U26
0.8482 0.04944 0.002311 0.9 VDD 99.598,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U27
0.8475 0.05011 0.002368 0.9 VDD 99.598,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U28
0.8472 0.05047 0.00231 0.9 VDD 99.598,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U29
0.8423 0.053 0.004677 0.9 VDD 87.763,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U34
0.8424 0.0532 0.004445 0.9 VDD 90.238,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U35
0.8422 0.05242 0.005341 0.9 VDD 92.218,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U36
0.8475 0.0502 0.002322 0.9 VDD 100.813,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U38
0.8475 0.05016 0.00236 0.9 VDD 100.228,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U39
0.8454 0.05097 0.003628 0.9 VDD 94.063,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U40
0.8473 0.05038 0.002359 0.9 VDD 99.058,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U41
0.846 0.0517 0.002344 0.9 VDD 99.913,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U42
0.8477 0.04997 0.002336 0.9 VDD 100.858,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U43
0.8477 0.04997 0.002331 0.9 VDD 100.903,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U44
0.8437 0.05228 0.003979 0.9 VDD 91.813,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U46
0.8447 0.05186 0.003476 0.9 VDD 92.668,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U48
0.8454 0.05111 0.003447 0.9 VDD 92.893,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U50
0.8421 0.05289 0.004995 0.9 VDD 91.903,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U51
0.8445 0.05149 0.004048 0.9 VDD 95.368,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U52
0.8462 0.05129 0.002498 0.9 VDD 99.328,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U53
0.8453 0.05177 0.002944 0.9 VDD 102.928,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U54
0.844 0.05236 0.003623 0.9 VDD 97.573,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U55
0.846 0.0512 0.0028 0.9 VDD 97.843,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U56
0.8462 0.05114 0.002667 0.9 VDD 98.428,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U57
0.8461 0.05092 0.002953 0.9 VDD 97.168,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U58
0.8462 0.05087 0.002909 0.9 VDD 96.853,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U59
0.8443 0.05261 0.003118 0.9 VDD 101.938,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U60
0.8443 0.05275 0.002945 0.9 VDD 100.993,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U62
0.8454 0.05178 0.002783 0.9 VDD 100.633,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U63
0.8458 0.05169 0.002545 0.9 VDD 99.868,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U64
0.8444 0.05271 0.002928 0.9 VDD 100.003,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U65
0.8426 0.05255 0.004847 0.9 VDD 93.703,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U66
0.8446 0.05165 0.003777 0.9 VDD 95.638,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U68
0.8435 0.05238 0.004117 0.9 VDD 93.388,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U69
0.8452 0.05151 0.003252 0.9 VDD 94.378,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U71
0.8444 0.05175 0.003844 0.9 VDD 95.233,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U72
0.8445 0.05242 0.003092 0.9 VDD 98.743,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U73
0.8442 0.0526 0.003212 0.9 VDD 98.068,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U74
0.8473 0.05022 0.002439 0.9 VDD 98.158,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U75
0.8468 0.04991 0.003269 0.9 VDD 95.548,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U76
0.8437 0.05214 0.004146 0.9 VDD 96.763,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U77
0.847 0.05047 0.002481 0.9 VDD 97.663,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U78
0.8464 0.05042 0.003228 0.9 VDD 95.998,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U79
0.8433 0.05243 0.004308 0.9 VDD 96.718,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U80
0.8444 0.0521 0.003448 0.9 VDD 97.573,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U82
0.8439 0.05221 0.003862 0.9 VDD 97.708,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U83
0.8438 0.05307 0.003081 0.9 VDD 99.913,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U84
0.8433 0.05215 0.004551 0.9 VDD 95.053,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U85
0.844 0.05219 0.003764 0.9 VDD 94.918,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U87
0.8438 0.05282 0.003424 0.9 VDD 98.923,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U89
0.8439 0.05224 0.003809 0.9 VDD 97.888,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U90
0.8446 0.05173 0.003709 0.9 VDD 93.478,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U91
0.8441 0.052 0.003894 0.9 VDD 95.773,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U92
0.8461 0.0508 0.003119 0.9 VDD 97.573,147.408 core_region_i/CORE.RISCV_CORE/cs_registers_i/U93
0.8461 0.05075 0.003175 0.9 VDD 96.178,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U94
0.8452 0.05153 0.003255 0.9 VDD 95.278,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U95
0.8444 0.05209 0.003564 0.9 VDD 97.933,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U97
0.8443 0.05163 0.004103 0.9 VDD 96.358,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U98
0.8478 0.04976 0.002426 0.9 VDD 98.923,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U99
0.8471 0.05033 0.002582 0.9 VDD 98.788,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U100
0.8419 0.05345 0.004617 0.9 VDD 89.923,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U101
0.8417 0.05356 0.004794 0.9 VDD 88.843,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U102
0.8418 0.05363 0.004608 0.9 VDD 88.528,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U104
0.8434 0.05253 0.00412 0.9 VDD 92.848,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U105
0.8443 0.05242 0.0033 0.9 VDD 97.573,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U106
0.8444 0.05195 0.003624 0.9 VDD 95.728,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U107
0.8434 0.05192 0.004694 0.9 VDD 94.468,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U108
0.8434 0.05209 0.004459 0.9 VDD 93.883,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U109
0.8445 0.05204 0.003436 0.9 VDD 94.018,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U110
0.8443 0.05145 0.00425 0.9 VDD 94.648,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U111
0.8447 0.05193 0.003378 0.9 VDD 94.423,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U112
0.8441 0.05198 0.003895 0.9 VDD 94.918,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U113
0.8437 0.05227 0.004068 0.9 VDD 93.838,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U114
0.8439 0.05211 0.003976 0.9 VDD 94.423,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U115
0.8458 0.05082 0.003375 0.9 VDD 95.278,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U116
0.8454 0.05139 0.003178 0.9 VDD 94.918,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U117
0.846 0.05085 0.00316 0.9 VDD 95.053,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U118
0.8454 0.05093 0.00368 0.9 VDD 95.503,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U119
0.8439 0.05162 0.004472 0.9 VDD 93.838,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U120
0.8455 0.05094 0.003565 0.9 VDD 94.333,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U121
0.8452 0.05169 0.003113 0.9 VDD 102.208,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U122
0.8457 0.05156 0.002771 0.9 VDD 101.038,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U123
0.8454 0.05173 0.002883 0.9 VDD 102.568,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U124
0.8454 0.05163 0.002961 0.9 VDD 101.668,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U125
0.8448 0.0518 0.003414 0.9 VDD 103.288,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U126
0.8449 0.05176 0.003302 0.9 VDD 102.883,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U127
0.8445 0.0522 0.003268 0.9 VDD 102.793,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U128
0.8461 0.05142 0.002483 0.9 VDD 100.183,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U129
0.8449 0.05218 0.00289 0.9 VDD 102.613,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U130
0.8447 0.05227 0.003005 0.9 VDD 103.288,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U131
0.8452 0.05181 0.003012 0.9 VDD 103.333,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U132
0.843 0.0531 0.003944 0.9 VDD 89.788,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U133
0.8452 0.05105 0.003724 0.9 VDD 93.388,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U134
0.8439 0.05235 0.003745 0.9 VDD 89.878,150.288 core_region_i/CORE.RISCV_CORE/cs_registers_i/U135
0.8424 0.05369 0.003951 0.9 VDD 89.698,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U136
0.8414 0.05331 0.005296 0.9 VDD 90.778,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U137
0.8467 0.05034 0.00293 0.9 VDD 91.408,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U138
0.8465 0.05061 0.002932 0.9 VDD 91.318,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U139
0.8452 0.05065 0.004177 0.9 VDD 90.868,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/U140
0.8467 0.05037 0.002941 0.9 VDD 90.958,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U141
0.8428 0.05212 0.005128 0.9 VDD 91.408,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U142
0.8448 0.0514 0.003777 0.9 VDD 89.428,149.712 core_region_i/CORE.RISCV_CORE/cs_registers_i/U143
0.8405 0.05381 0.00568 0.9 VDD 89.338,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U144
0.8423 0.05229 0.005417 0.9 VDD 90.328,150.864 core_region_i/CORE.RISCV_CORE/cs_registers_i/U145
0.8426 0.05268 0.004707 0.9 VDD 90.598,147.984 core_region_i/CORE.RISCV_CORE/cs_registers_i/U146
0.8444 0.05138 0.004231 0.9 VDD 89.698,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U147
0.8445 0.05136 0.004184 0.9 VDD 90.148,149.136 core_region_i/CORE.RISCV_CORE/cs_registers_i/U148
0.8433 0.05262 0.004118 0.9 VDD 90.778,148.560 core_region_i/CORE.RISCV_CORE/cs_registers_i/U149
0.8467 0.05037 0.002953 0.9 VDD 90.418,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U150
0.8464 0.05069 0.002955 0.9 VDD 90.328,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U151
0.8463 0.05075 0.002967 0.9 VDD 89.698,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U152
0.8467 0.05038 0.00296 0.9 VDD 90.058,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U153
0.8467 0.04993 0.003355 0.9 VDD 94.558,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U154
0.8474 0.04995 0.002687 0.9 VDD 95.188,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U155
0.8469 0.05035 0.002775 0.9 VDD 94.108,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U156
0.8465 0.05007 0.003386 0.9 VDD 94.198,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U157
0.8471 0.04993 0.00298 0.9 VDD 97.258,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U158
0.8474 0.05002 0.002538 0.9 VDD 96.988,145.104 core_region_i/CORE.RISCV_CORE/cs_registers_i/U159
0.8469 0.04996 0.003143 0.9 VDD 96.628,144.528 core_region_i/CORE.RISCV_CORE/cs_registers_i/U160
0.8469 0.04979 0.003269 0.9 VDD 95.548,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U161
0.8469 0.04988 0.003219 0.9 VDD 93.208,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U162
0.8454 0.05056 0.004009 0.9 VDD 91.858,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/U163
0.8446 0.05148 0.003963 0.9 VDD 92.128,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U164
0.8464 0.0501 0.003492 0.9 VDD 92.938,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U165
0.8473 0.0501 0.002613 0.9 VDD 96.088,145.680 core_region_i/CORE.RISCV_CORE/cs_registers_i/U166
0.8467 0.0504 0.002922 0.9 VDD 97.348,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/U167
0.8467 0.05017 0.003147 0.9 VDD 96.358,146.256 core_region_i/CORE.RISCV_CORE/cs_registers_i/U168
0.846 0.05062 0.003388 0.9 VDD 95.278,146.832 core_region_i/CORE.RISCV_CORE/cs_registers_i/U169
0.8439 0.05212 0.004006 0.9 VDD 97.168,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U170
0.8446 0.0518 0.003556 0.9 VDD 96.943,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U172
0.8448 0.0524 0.002806 0.9 VDD 100.723,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U173
0.8445 0.05186 0.003687 0.9 VDD 95.368,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U174
0.8446 0.0517 0.003694 0.9 VDD 96.133,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U175
0.8453 0.05148 0.003204 0.9 VDD 98.113,151.440 core_region_i/CORE.RISCV_CORE/cs_registers_i/U177
0.8443 0.05146 0.004244 0.9 VDD 95.908,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U178
0.8454 0.05159 0.003053 0.9 VDD 96.673,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U179
0.8409 0.0537 0.005416 0.9 VDD 86.953,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U181
0.8416 0.05378 0.004661 0.9 VDD 87.943,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U182
0.8457 0.05164 0.002636 0.9 VDD 99.463,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U184
0.8438 0.05204 0.004129 0.9 VDD 96.718,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U185
0.8447 0.05178 0.003506 0.9 VDD 96.403,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U186
0.8417 0.05353 0.004745 0.9 VDD 89.158,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U188
0.8448 0.05205 0.003158 0.9 VDD 70.798,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U189
0.8432 0.05256 0.00428 0.9 VDD 67.333,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U190
0.8435 0.05246 0.004045 0.9 VDD 70.078,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U191
0.8437 0.05254 0.003777 0.9 VDD 73.363,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U192
0.8438 0.05217 0.004051 0.9 VDD 71.068,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U193
0.8433 0.05222 0.004431 0.9 VDD 71.383,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U194
0.844 0.05271 0.003246 0.9 VDD 76.018,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U196
0.8424 0.0533 0.004302 0.9 VDD 77.773,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U197
0.8429 0.05317 0.003959 0.9 VDD 76.648,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U198
0.8417 0.05388 0.004437 0.9 VDD 77.143,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U199
0.8423 0.05388 0.003847 0.9 VDD 76.828,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U200
0.8432 0.05313 0.003703 0.9 VDD 76.063,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U201
0.8439 0.05222 0.003845 0.9 VDD 73.588,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U203
0.8437 0.0522 0.004135 0.9 VDD 73.453,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U204
0.8433 0.05277 0.003933 0.9 VDD 73.678,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U205
0.8431 0.05305 0.00384 0.9 VDD 74.083,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U206
0.8432 0.05223 0.004612 0.9 VDD 71.968,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U207
0.8435 0.05201 0.00454 0.9 VDD 72.193,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U208
0.8404 0.05434 0.005226 0.9 VDD 83.623,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U210
0.8416 0.05356 0.004808 0.9 VDD 88.753,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U211
0.8398 0.05432 0.005832 0.9 VDD 85.063,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U213
0.8413 0.05372 0.005002 0.9 VDD 85.018,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U214
0.8414 0.0537 0.004934 0.9 VDD 84.163,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U215
0.8432 0.05312 0.003682 0.9 VDD 79.078,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U217
0.8408 0.0538 0.005377 0.9 VDD 80.923,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U218
0.8399 0.05481 0.005247 0.9 VDD 80.338,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U219
0.842 0.05338 0.004591 0.9 VDD 81.643,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U220
0.8421 0.05334 0.004511 0.9 VDD 80.608,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U221
0.8409 0.05455 0.004515 0.9 VDD 80.653,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U222
0.8419 0.05303 0.005085 0.9 VDD 82.723,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U224
0.8406 0.05398 0.005419 0.9 VDD 88.753,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U225
0.8418 0.05311 0.005126 0.9 VDD 84.883,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U227
0.8411 0.0531 0.005783 0.9 VDD 84.568,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U228
0.8412 0.05308 0.005735 0.9 VDD 84.073,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U229
0.8417 0.0534 0.004918 0.9 VDD 81.688,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U231
0.8411 0.05428 0.004592 0.9 VDD 81.013,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U232
0.8422 0.05327 0.004548 0.9 VDD 80.698,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U233
0.842 0.053 0.005028 0.9 VDD 82.093,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U234
0.8419 0.05342 0.00471 0.9 VDD 81.868,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U235
0.842 0.05336 0.004642 0.9 VDD 81.373,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U236
0.8439 0.05218 0.003874 0.9 VDD 67.918,170.448 core_region_i/CORE.RISCV_CORE/cs_registers_i/U238
0.8443 0.0522 0.00353 0.9 VDD 67.603,169.872 core_region_i/CORE.RISCV_CORE/cs_registers_i/U239
0.8443 0.05217 0.00352 0.9 VDD 68.278,169.872 core_region_i/CORE.RISCV_CORE/cs_registers_i/U240
0.8432 0.05321 0.003549 0.9 VDD 74.353,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U241
0.8433 0.05258 0.004101 0.9 VDD 69.448,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U242
0.8436 0.05232 0.004097 0.9 VDD 69.493,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U243
0.8438 0.05234 0.003881 0.9 VDD 67.828,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U245
0.8439 0.05252 0.003536 0.9 VDD 67.153,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U246
0.844 0.05249 0.003522 0.9 VDD 68.188,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U247
0.8429 0.05339 0.003697 0.9 VDD 74.173,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U248
0.8431 0.05272 0.004204 0.9 VDD 68.728,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U249
0.8432 0.05262 0.00416 0.9 VDD 69.223,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U250
0.8444 0.05202 0.003622 0.9 VDD 67.828,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U252
0.8423 0.05252 0.005157 0.9 VDD 66.973,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U253
0.8423 0.05251 0.005144 0.9 VDD 67.468,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U254
0.8439 0.05222 0.003926 0.9 VDD 71.383,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U255
0.843 0.05279 0.004193 0.9 VDD 68.368,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U256
0.8432 0.05269 0.004151 0.9 VDD 68.863,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U257
0.84 0.05413 0.005874 0.9 VDD 85.558,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U259
0.8394 0.05409 0.006508 0.9 VDD 83.173,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U260
0.8393 0.05412 0.006587 0.9 VDD 83.848,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U261
0.8403 0.0539 0.00582 0.9 VDD 86.143,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U262
0.8403 0.05412 0.005573 0.9 VDD 84.028,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U263
0.8385 0.05593 0.00559 0.9 VDD 84.163,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U264
0.8423 0.05366 0.004087 0.9 VDD 76.918,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U266
0.844 0.05242 0.003593 0.9 VDD 74.893,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U267
0.8439 0.05244 0.003652 0.9 VDD 75.028,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U268
0.8426 0.05352 0.00391 0.9 VDD 75.883,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U269
0.8432 0.05274 0.004104 0.9 VDD 77.008,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U270
0.8434 0.05268 0.00396 0.9 VDD 76.603,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U271
0.8443 0.05212 0.003541 0.9 VDD 71.608,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U273
0.8444 0.05218 0.003456 0.9 VDD 71.113,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U274
0.8442 0.05233 0.003441 0.9 VDD 71.698,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U275
0.8431 0.05297 0.003958 0.9 VDD 73.543,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U276
0.8437 0.05237 0.00389 0.9 VDD 72.148,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U277
0.8435 0.05269 0.003828 0.9 VDD 72.553,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U278
0.8435 0.05236 0.004184 0.9 VDD 71.788,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/U280
0.843 0.05248 0.004501 0.9 VDD 68.053,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U281
0.8438 0.05223 0.004 0.9 VDD 71.428,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U282
0.8436 0.05248 0.003901 0.9 VDD 71.653,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U283
0.8438 0.05218 0.004072 0.9 VDD 70.888,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U284
0.8437 0.05228 0.004004 0.9 VDD 70.933,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U285
0.8405 0.05425 0.005238 0.9 VDD 80.428,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U287
0.8424 0.05317 0.004453 0.9 VDD 80.023,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U288
0.8422 0.05318 0.004648 0.9 VDD 80.068,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U289
0.8426 0.05279 0.004658 0.9 VDD 79.213,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U290
0.8415 0.05415 0.004357 0.9 VDD 79.348,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U291
0.8427 0.05303 0.004312 0.9 VDD 79.033,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U292
0.8417 0.0535 0.004788 0.9 VDD 84.568,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U294
0.8406 0.05474 0.00469 0.9 VDD 83.083,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U295
0.8411 0.05346 0.005485 0.9 VDD 83.578,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U296
0.8408 0.05404 0.005187 0.9 VDD 82.093,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U297
0.8413 0.05343 0.005305 0.9 VDD 82.678,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U298
0.8406 0.05407 0.005351 0.9 VDD 82.903,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U299
0.8423 0.05339 0.004287 0.9 VDD 78.538,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U301
0.8427 0.05335 0.003991 0.9 VDD 77.593,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U302
0.842 0.05401 0.003983 0.9 VDD 77.548,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U303
0.8407 0.05426 0.005006 0.9 VDD 79.033,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U304
0.8413 0.05405 0.004668 0.9 VDD 77.908,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U305
0.8409 0.05449 0.004654 0.9 VDD 77.863,165.264 core_region_i/CORE.RISCV_CORE/cs_registers_i/U306
0.8422 0.05357 0.004282 0.9 VDD 79.168,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U308
0.8414 0.05357 0.004994 0.9 VDD 79.213,166.416 core_region_i/CORE.RISCV_CORE/cs_registers_i/U309
0.8404 0.05466 0.004944 0.9 VDD 78.988,165.840 core_region_i/CORE.RISCV_CORE/cs_registers_i/U310
0.8419 0.05332 0.004801 0.9 VDD 80.203,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U311
0.8405 0.05435 0.005154 0.9 VDD 79.528,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U312
0.8413 0.05432 0.00441 0.9 VDD 79.393,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U313
0.8411 0.05296 0.005922 0.9 VDD 89.068,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U315
0.8431 0.053 0.003896 0.9 VDD 90.373,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U316
0.8427 0.05281 0.00448 0.9 VDD 89.878,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U317
0.8413 0.05453 0.004145 0.9 VDD 87.223,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U318
0.8426 0.05287 0.004541 0.9 VDD 89.248,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U319
0.8412 0.05294 0.005846 0.9 VDD 88.483,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U320
0.8408 0.05418 0.004991 0.9 VDD 84.883,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U322
0.8421 0.0534 0.004519 0.9 VDD 89.473,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U323
0.8422 0.05306 0.004729 0.9 VDD 87.043,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U325
0.8412 0.05401 0.004754 0.9 VDD 86.548,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U326
0.8409 0.05405 0.005064 0.9 VDD 86.143,155.472 core_region_i/CORE.RISCV_CORE/cs_registers_i/U327
0.8432 0.05224 0.004598 0.9 VDD 66.838,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U329
0.8432 0.05239 0.004459 0.9 VDD 67.513,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U330
0.8425 0.05311 0.004361 0.9 VDD 67.378,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U331
0.8436 0.05256 0.003869 0.9 VDD 72.373,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U332
0.8434 0.05238 0.004232 0.9 VDD 68.998,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U333
0.8431 0.05264 0.004213 0.9 VDD 69.223,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U334
0.843 0.05222 0.004807 0.9 VDD 67.378,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U336
0.8416 0.0531 0.005297 0.9 VDD 67.423,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U337
0.8432 0.05222 0.004565 0.9 VDD 67.198,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U338
0.8431 0.05311 0.0038 0.9 VDD 73.813,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U339
0.8434 0.05208 0.004513 0.9 VDD 70.528,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U340
0.8436 0.05209 0.004264 0.9 VDD 70.303,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U341
0.8442 0.05237 0.003439 0.9 VDD 70.168,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U343
0.8443 0.05215 0.003509 0.9 VDD 68.863,169.872 core_region_i/CORE.RISCV_CORE/cs_registers_i/U344
0.844 0.05246 0.00351 0.9 VDD 68.818,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U345
0.843 0.05344 0.003532 0.9 VDD 75.163,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U346
0.8433 0.05236 0.004336 0.9 VDD 69.178,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U347
0.8431 0.05261 0.004303 0.9 VDD 69.403,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U348
0.8448 0.05207 0.003161 0.9 VDD 70.618,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U350
0.8442 0.0523 0.003483 0.9 VDD 70.033,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U351
0.8428 0.05227 0.004898 0.9 VDD 70.258,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U352
0.8431 0.05323 0.003664 0.9 VDD 74.443,168.144 core_region_i/CORE.RISCV_CORE/cs_registers_i/U353
0.8436 0.05224 0.004176 0.9 VDD 70.258,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U354
0.8435 0.0524 0.004142 0.9 VDD 70.483,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U355
0.8421 0.05337 0.004549 0.9 VDD 90.328,156.048 core_region_i/CORE.RISCV_CORE/cs_registers_i/U357
0.8435 0.05274 0.003771 0.9 VDD 91.633,152.592 core_region_i/CORE.RISCV_CORE/cs_registers_i/U358
0.8429 0.05271 0.0044 0.9 VDD 90.688,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U359
0.8421 0.05392 0.004006 0.9 VDD 89.023,152.016 core_region_i/CORE.RISCV_CORE/cs_registers_i/U360
0.8414 0.05285 0.005794 0.9 VDD 89.428,153.744 core_region_i/CORE.RISCV_CORE/cs_registers_i/U361
0.841 0.05318 0.005802 0.9 VDD 89.293,153.168 core_region_i/CORE.RISCV_CORE/cs_registers_i/U362
0.842 0.05262 0.005408 0.9 VDD 91.678,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U364
0.8438 0.05219 0.004058 0.9 VDD 94.558,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U365
0.8433 0.05212 0.004583 0.9 VDD 95.908,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U366
0.8435 0.05233 0.004184 0.9 VDD 93.613,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U367
0.8416 0.05277 0.005645 0.9 VDD 90.553,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U369
0.8421 0.05328 0.00464 0.9 VDD 90.103,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U371
0.8422 0.05297 0.004781 0.9 VDD 88.978,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U373
0.8415 0.05359 0.004874 0.9 VDD 88.213,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U374
0.8402 0.05413 0.005619 0.9 VDD 84.253,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U376
0.8413 0.05434 0.004323 0.9 VDD 79.393,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U378
0.843 0.05344 0.003589 0.9 VDD 77.233,170.448 core_region_i/CORE.RISCV_CORE/cs_registers_i/U380
0.8447 0.05221 0.003125 0.9 VDD 72.553,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U382
0.8448 0.05202 0.003191 0.9 VDD 68.143,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U384
0.8446 0.05222 0.003182 0.9 VDD 69.133,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U386
0.8442 0.0521 0.003663 0.9 VDD 70.303,170.448 core_region_i/CORE.RISCV_CORE/cs_registers_i/U388
0.8434 0.05216 0.004424 0.9 VDD 68.683,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U390
0.8436 0.05246 0.003933 0.9 VDD 75.973,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U392
0.8409 0.05431 0.004822 0.9 VDD 81.103,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U394
0.8428 0.05285 0.004307 0.9 VDD 91.588,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U396
0.8432 0.05252 0.004298 0.9 VDD 91.678,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U397
0.8431 0.05264 0.004223 0.9 VDD 92.398,154.896 core_region_i/CORE.RISCV_CORE/cs_registers_i/U398
0.8425 0.0526 0.004881 0.9 VDD 93.973,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U399
0.8425 0.05268 0.004847 0.9 VDD 93.703,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U400
0.8441 0.05271 0.0032 0.9 VDD 72.958,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U401
0.8408 0.05463 0.004563 0.9 VDD 81.238,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U402
0.8435 0.05233 0.004194 0.9 VDD 92.668,154.320 core_region_i/CORE.RISCV_CORE/cs_registers_i/U403
0.8443 0.05257 0.003102 0.9 VDD 75.028,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U404
0.8445 0.05227 0.003196 0.9 VDD 73.003,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U406
0.8435 0.0527 0.003832 0.9 VDD 72.913,173.904 core_region_i/CORE.RISCV_CORE/cs_registers_i/U407
0.8437 0.05216 0.004096 0.9 VDD 73.048,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U408
0.8439 0.05227 0.003829 0.9 VDD 74.128,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U409
0.844 0.05234 0.003622 0.9 VDD 74.803,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U411
0.8435 0.05256 0.003951 0.9 VDD 73.003,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U412
0.8438 0.05319 0.003056 0.9 VDD 74.578,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U413
0.8442 0.05212 0.003683 0.9 VDD 70.078,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U414
0.8443 0.05207 0.00363 0.9 VDD 70.663,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U416
0.8444 0.05254 0.003036 0.9 VDD 74.803,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U417
0.8444 0.05202 0.003594 0.9 VDD 68.188,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U418
0.8448 0.05201 0.003183 0.9 VDD 68.998,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U419
0.8448 0.05203 0.003198 0.9 VDD 67.243,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U421
0.8443 0.05203 0.003652 0.9 VDD 67.423,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U422
0.8432 0.0524 0.004411 0.9 VDD 68.818,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U423
0.8431 0.05217 0.0047 0.9 VDD 68.548,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U424
0.8433 0.05219 0.004476 0.9 VDD 68.143,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U426
0.8433 0.05246 0.004287 0.9 VDD 68.323,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U427
0.8431 0.05362 0.003271 0.9 VDD 76.018,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U428
0.8435 0.05297 0.003478 0.9 VDD 77.638,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U429
0.8437 0.05288 0.003408 0.9 VDD 77.143,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U431
0.8437 0.05286 0.003482 0.9 VDD 77.053,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U432
0.842 0.0534 0.004549 0.9 VDD 78.628,169.296 core_region_i/CORE.RISCV_CORE/cs_registers_i/U433
0.8423 0.05351 0.0042 0.9 VDD 78.718,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U434
0.8417 0.05415 0.004125 0.9 VDD 78.313,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U436
0.8424 0.05335 0.004228 0.9 VDD 78.133,168.720 core_region_i/CORE.RISCV_CORE/cs_registers_i/U437
0.8392 0.05412 0.006651 0.9 VDD 86.008,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U438
0.8392 0.05413 0.006676 0.9 VDD 85.558,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U439
0.8401 0.05413 0.005795 0.9 VDD 85.153,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U441
0.8392 0.05413 0.00666 0.9 VDD 85.063,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U442
0.8422 0.05302 0.004825 0.9 VDD 88.618,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U443
0.8405 0.05359 0.005923 0.9 VDD 88.168,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U444
0.8417 0.05351 0.00482 0.9 VDD 88.663,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U446
0.842 0.0531 0.004907 0.9 VDD 87.943,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U447
0.8413 0.05329 0.005446 0.9 VDD 91.498,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U448
0.8423 0.05317 0.004554 0.9 VDD 90.778,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U449
0.8428 0.05268 0.00449 0.9 VDD 91.273,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U451
0.8413 0.05343 0.005299 0.9 VDD 91.003,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U452
0.8409 0.05371 0.005404 0.9 VDD 89.968,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U453
0.8418 0.05267 0.005484 0.9 VDD 91.318,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U454
0.8409 0.0535 0.005607 0.9 VDD 90.733,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U456
0.8411 0.05357 0.005354 0.9 VDD 90.463,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U457
0.8444 0.05223 0.003394 0.9 VDD 70.708,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U458
0.8446 0.05218 0.003177 0.9 VDD 69.538,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U459
0.8445 0.052 0.0035 0.9 VDD 69.403,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U461
0.844 0.05252 0.003486 0.9 VDD 69.583,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U462
0.8425 0.05273 0.004776 0.9 VDD 78.583,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U464
0.8411 0.05424 0.004679 0.9 VDD 80.248,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U465
0.8412 0.05418 0.004579 0.9 VDD 79.663,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U466
0.842 0.05285 0.005108 0.9 VDD 79.798,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U467
0.8426 0.05303 0.004363 0.9 VDD 92.218,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U468
0.8437 0.05243 0.003859 0.9 VDD 95.503,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U469
0.8427 0.05282 0.004501 0.9 VDD 94.198,164.688 core_region_i/CORE.RISCV_CORE/cs_registers_i/U470
0.8419 0.05299 0.005112 0.9 VDD 93.883,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U471
0.8412 0.05352 0.005252 0.9 VDD 93.838,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U472
0.8413 0.05355 0.005137 0.9 VDD 93.793,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U473
0.8428 0.05301 0.004157 0.9 VDD 93.568,164.112 core_region_i/CORE.RISCV_CORE/cs_registers_i/U474
0.8417 0.05295 0.005367 0.9 VDD 81.058,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U475
0.8407 0.05436 0.004954 0.9 VDD 81.913,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U476
0.8406 0.05436 0.005034 0.9 VDD 82.408,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U477
0.8416 0.05345 0.004983 0.9 VDD 82.093,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U478
0.8408 0.05435 0.004889 0.9 VDD 81.508,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U479
0.8401 0.05433 0.005524 0.9 VDD 92.398,161.232 core_region_i/CORE.RISCV_CORE/cs_registers_i/U480
0.8413 0.05329 0.005462 0.9 VDD 92.623,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U481
0.8408 0.05347 0.005698 0.9 VDD 91.768,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U482
0.8438 0.05237 0.003866 0.9 VDD 95.458,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U484
0.8424 0.05276 0.004827 0.9 VDD 95.188,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U485
0.8428 0.05248 0.004685 0.9 VDD 95.413,161.808 core_region_i/CORE.RISCV_CORE/cs_registers_i/U486
0.8426 0.05247 0.004948 0.9 VDD 95.458,162.384 core_region_i/CORE.RISCV_CORE/cs_registers_i/U487
0.8405 0.05435 0.00512 0.9 VDD 82.948,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U488
0.8405 0.05408 0.005419 0.9 VDD 88.168,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U489
0.841 0.0536 0.005419 0.9 VDD 88.213,156.624 core_region_i/CORE.RISCV_CORE/cs_registers_i/U490
0.8404 0.05419 0.005417 0.9 VDD 87.538,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U491
0.8433 0.05217 0.004578 0.9 VDD 69.853,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U492
0.8432 0.05215 0.00465 0.9 VDD 69.088,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U493
0.8431 0.0523 0.004646 0.9 VDD 69.133,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U494
0.8431 0.05219 0.00475 0.9 VDD 68.008,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U495
0.8439 0.05226 0.003807 0.9 VDD 68.683,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U496
0.8439 0.0523 0.003843 0.9 VDD 68.278,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U497
0.8441 0.05214 0.00376 0.9 VDD 69.223,170.448 core_region_i/CORE.RISCV_CORE/cs_registers_i/U498
0.8441 0.05219 0.00374 0.9 VDD 69.448,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U499
0.8448 0.05208 0.003148 0.9 VDD 71.383,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U500
0.8444 0.05223 0.00334 0.9 VDD 71.338,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U501
0.8448 0.05204 0.003146 0.9 VDD 71.473,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U502
0.8446 0.05205 0.003325 0.9 VDD 71.518,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U503
0.8432 0.05248 0.004309 0.9 VDD 92.668,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U504
0.8412 0.05305 0.005713 0.9 VDD 91.498,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U506
0.8418 0.05298 0.005194 0.9 VDD 92.623,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U507
0.8423 0.05271 0.004975 0.9 VDD 93.568,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U508
0.8423 0.0528 0.004939 0.9 VDD 93.253,157.200 core_region_i/CORE.RISCV_CORE/cs_registers_i/U509
0.8428 0.05288 0.004332 0.9 VDD 92.488,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U510
0.8433 0.05308 0.003625 0.9 VDD 78.673,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U511
0.8433 0.05302 0.00367 0.9 VDD 78.088,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U512
0.8431 0.0531 0.003751 0.9 VDD 78.943,171.024 core_region_i/CORE.RISCV_CORE/cs_registers_i/U513
0.8433 0.05307 0.003606 0.9 VDD 78.538,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U514
0.8447 0.05214 0.003171 0.9 VDD 69.943,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U515
0.8446 0.05199 0.003401 0.9 VDD 70.618,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U516
0.8448 0.05199 0.003167 0.9 VDD 70.213,172.176 core_region_i/CORE.RISCV_CORE/cs_registers_i/U517
0.8446 0.05199 0.003446 0.9 VDD 70.078,172.752 core_region_i/CORE.RISCV_CORE/cs_registers_i/U518
0.8446 0.05225 0.003186 0.9 VDD 68.773,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U519
0.8438 0.05266 0.003553 0.9 VDD 68.728,173.328 core_region_i/CORE.RISCV_CORE/cs_registers_i/U520
0.8445 0.05229 0.00319 0.9 VDD 68.323,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U521
0.8445 0.05235 0.003195 0.9 VDD 67.738,171.600 core_region_i/CORE.RISCV_CORE/cs_registers_i/U522
0.8425 0.05285 0.004663 0.9 VDD 89.923,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U523
0.8424 0.0529 0.004714 0.9 VDD 89.518,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U524
0.8412 0.05291 0.005869 0.9 VDD 89.473,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U525
0.8414 0.05283 0.005748 0.9 VDD 90.058,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U526
0.8409 0.05327 0.005857 0.9 VDD 90.148,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U527
0.8387 0.05546 0.00588 0.9 VDD 89.473,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U528
0.8419 0.05336 0.004703 0.9 VDD 89.608,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U529
0.8408 0.05334 0.005871 0.9 VDD 89.743,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U530
0.841 0.0532 0.005836 0.9 VDD 90.598,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U531
0.8412 0.05439 0.004436 0.9 VDD 80.023,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U532
0.8418 0.05374 0.004509 0.9 VDD 80.428,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U533
0.842 0.05364 0.004372 0.9 VDD 79.663,166.992 core_region_i/CORE.RISCV_CORE/cs_registers_i/U534
0.8415 0.05426 0.004233 0.9 VDD 78.898,167.568 core_region_i/CORE.RISCV_CORE/cs_registers_i/U535
0.8385 0.05564 0.005903 0.9 VDD 88.798,160.656 core_region_i/CORE.RISCV_CORE/cs_registers_i/U536
0.8414 0.05367 0.004939 0.9 VDD 87.673,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U537
0.8404 0.05375 0.005894 0.9 VDD 87.178,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U538
0.8404 0.05367 0.005929 0.9 VDD 87.673,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U539
0.8406 0.05351 0.005906 0.9 VDD 88.708,160.080 core_region_i/CORE.RISCV_CORE/cs_registers_i/U540
0.8433 0.05252 0.004134 0.9 VDD 76.513,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U541
0.8431 0.0526 0.004259 0.9 VDD 77.278,158.928 core_region_i/CORE.RISCV_CORE/cs_registers_i/U542
0.8422 0.05359 0.004162 0.9 VDD 76.603,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U543
0.8432 0.05316 0.003642 0.9 VDD 74.938,157.776 core_region_i/CORE.RISCV_CORE/cs_registers_i/U544
0.8418 0.05346 0.004714 0.9 VDD 83.443,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U545
0.8418 0.05348 0.004758 0.9 VDD 84.118,163.536 core_region_i/CORE.RISCV_CORE/cs_registers_i/U546
0.8409 0.05348 0.005601 0.9 VDD 84.163,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U547
0.8408 0.0535 0.005716 0.9 VDD 84.748,162.960 core_region_i/CORE.RISCV_CORE/cs_registers_i/U548
0.8431 0.05218 0.004726 0.9 VDD 94.603,158.352 core_region_i/CORE.RISCV_CORE/cs_registers_i/U549
0.8436 0.05236 0.003997 0.9 VDD 95.008,159.504 core_region_i/CORE.RISCV_CORE/cs_registers_i/U550
0.8472 0.05023 0.002557 0.9 VDD 103.738,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U551
0.8472 0.04999 0.002829 0.9 VDD 97.843,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U552
0.847 0.05032 0.002666 0.9 VDD 102.748,143.952 core_region_i/CORE.RISCV_CORE/cs_registers_i/U553
0.8471 0.05035 0.002524 0.9 VDD 103.288,143.376 core_region_i/CORE.RISCV_CORE/cs_registers_i/U555
0.8473 0.05018 0.002514 0.9 VDD 103.153,142.800 core_region_i/CORE.RISCV_CORE/cs_registers_i/U556
0.8478 0.04961 0.00258 0.9 VDD 103.468,141.648 core_region_i/CORE.RISCV_CORE/cs_registers_i/U557
0.8472 0.05019 0.002564 0.9 VDD 103.288,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U558
0.8472 0.04946 0.003327 0.9 VDD 96.268,142.224 core_region_i/CORE.RISCV_CORE/cs_registers_i/U560
0.8431 0.05302 0.003847 0.9 VDD 109.183,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC47_stall_cs_0
0.8426 0.05301 0.004391 0.9 VDD 108.553,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC41_stall_cs_1
0.8431 0.05301 0.00387 0.9 VDD 108.733,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_PHC39_stall_cs_0
0.8431 0.05289 0.003966 0.9 VDD 105.313,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_20_0
0.8433 0.05291 0.003809 0.9 VDD 105.673,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_19_0
0.842 0.05411 0.003859 0.9 VDD 106.438,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_RC_6_0
0.8536 0.0446 0.001809 0.9 VDD 82.138,120.912 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC29_FE_OFN191_data_wdata_ex_7
0.8428 0.05341 0.003823 0.9 VDD 107.023,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00332
0.8424 0.05355 0.004001 0.9 VDD 109.633,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00333
0.8428 0.05336 0.003865 0.9 VDD 104.413,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00330
0.8425 0.05359 0.003932 0.9 VDD 108.103,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00331
0.8387 0.05488 0.00646 0.9 VDD 86.188,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_ccl_a_buf_00143
0.8422 0.05309 0.004757 0.9 VDD 86.503,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00329
0.8438 0.05282 0.003344 0.9 VDD 99.463,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00327
0.8439 0.05286 0.003196 0.9 VDD 99.823,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/CTS_cdb_buf_00328
0.8411 0.0529 0.005998 0.9 VDD 82.498,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC890_data_wdata_ex_7
0.843 0.05301 0.004024 0.9 VDD 76.558,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC765_n13
0.8431 0.0529 0.003997 0.9 VDD 105.538,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC628_debug_addr_10
0.8434 0.05304 0.003611 0.9 VDD 105.538,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC626_debug_addr_10
0.843 0.05344 0.003568 0.9 VDD 105.178,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC620_dbg_trap
0.8465 0.05004 0.003419 0.9 VDD 72.688,144.528 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC579_data_wdata_ex_18
0.8484 0.04897 0.00263 0.9 VDD 83.218,139.344 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC353_data_wdata_ex_16
0.8431 0.05247 0.00441 0.9 VDD 72.598,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC346_data_wdata_ex_17
0.8471 0.04956 0.003355 0.9 VDD 72.868,142.800 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC334_data_wdata_ex_20
0.843 0.05317 0.003807 0.9 VDD 75.568,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC282_FE_OFN170_data_wdata_ex_15
0.8428 0.05326 0.003906 0.9 VDD 76.018,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC270_FE_OFN173_data_wdata_ex_14
0.8437 0.05265 0.003688 0.9 VDD 98.518,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC170_n128
0.8427 0.05347 0.003852 0.9 VDD 101.938,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/FE_OFC169_n127
0.842 0.05352 0.004515 0.9 VDD 112.783,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_dbg_cause_q_reg/latch
0.8419 0.05415 0.003921 0.9 VDD 107.563,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_settings_q_reg/latch
0.8425 0.05341 0.0041 0.9 VDD 104.683,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_addr_q_reg/latch
0.8431 0.05331 0.003552 0.9 VDD 100.633,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_gate_rdata_sel_q_reg/latch
0.8418 0.05367 0.004491 0.9 VDD 109.363,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]
0.8425 0.05303 0.004496 0.9 VDD 109.633,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]
0.8441 0.05264 0.003291 0.9 VDD 100.813,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]
0.8425 0.05384 0.003646 0.9 VDD 103.423,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]
0.8432 0.05341 0.003372 0.9 VDD 101.263,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]
0.8423 0.05389 0.003763 0.9 VDD 103.783,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]
0.8432 0.05311 0.003643 0.9 VDD 103.783,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]
0.8425 0.0537 0.003823 0.9 VDD 108.283,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg
0.8436 0.05256 0.00388 0.9 VDD 105.403,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]
0.8436 0.05243 0.003957 0.9 VDD 105.853,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]
0.8451 0.05177 0.003157 0.9 VDD 105.673,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]
0.8464 0.0509 0.002747 0.9 VDD 103.603,144.528 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]
0.8449 0.05177 0.003298 0.9 VDD 105.853,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]
0.8453 0.05167 0.003066 0.9 VDD 103.603,146.256 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]
0.8453 0.05167 0.002993 0.9 VDD 103.603,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]
0.846 0.05134 0.0027 0.9 VDD 101.533,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]
0.8467 0.05076 0.00253 0.9 VDD 101.353,144.528 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]
0.8465 0.0508 0.002735 0.9 VDD 101.713,145.104 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]
0.8451 0.05194 0.002959 0.9 VDD 101.983,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]
0.8433 0.0532 0.00347 0.9 VDD 102.073,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]
0.8405 0.05359 0.005933 0.9 VDD 86.683,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]
0.8417 0.05396 0.004384 0.9 VDD 81.283,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]
0.8402 0.0544 0.005417 0.9 VDD 79.663,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]
0.8425 0.05281 0.004699 0.9 VDD 77.773,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]
0.8436 0.05253 0.003879 0.9 VDD 75.883,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]
0.8442 0.05263 0.003142 0.9 VDD 76.423,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]
0.8417 0.05276 0.005499 0.9 VDD 67.963,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]
0.8429 0.05247 0.004643 0.9 VDD 68.233,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]
0.8434 0.0526 0.004052 0.9 VDD 72.373,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]
0.8436 0.05204 0.004373 0.9 VDD 70.663,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]
0.8431 0.05232 0.004581 0.9 VDD 69.043,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]
0.8435 0.05261 0.003858 0.9 VDD 73.633,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]
0.842 0.0525 0.005499 0.9 VDD 67.963,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]
0.8426 0.05168 0.005671 0.9 VDD 71.203,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]
0.8436 0.05195 0.004457 0.9 VDD 71.113,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]
0.842 0.05312 0.004846 0.9 VDD 83.173,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]
0.8418 0.05387 0.004338 0.9 VDD 77.593,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]
0.8412 0.05409 0.004728 0.9 VDD 79.573,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]
0.8415 0.0539 0.004561 0.9 VDD 77.773,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]
0.8421 0.05294 0.004911 0.9 VDD 80.833,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]
0.8412 0.05311 0.005663 0.9 VDD 83.083,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]
0.8408 0.05436 0.004801 0.9 VDD 82.543,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]
0.8408 0.05488 0.004361 0.9 VDD 84.073,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]
0.8404 0.0538 0.005832 0.9 VDD 84.703,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]
0.842 0.05313 0.00486 0.9 VDD 89.203,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]
0.8419 0.05366 0.004481 0.9 VDD 87.223,148.560 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]
0.8426 0.0524 0.00497 0.9 VDD 87.223,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]
0.8435 0.05178 0.004682 0.9 VDD 90.823,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]
0.8457 0.05164 0.002619 0.9 VDD 100.993,146.832 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]
0.845 0.05202 0.002947 0.9 VDD 101.533,147.984 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]
0.8443 0.05133 0.004357 0.9 VDD 92.803,147.408 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]
0.8468 0.05027 0.002903 0.9 VDD 92.533,145.104 core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]
0.842 0.05375 0.004222 0.9 VDD 105.763,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]
0.8415 0.05353 0.004925 0.9 VDD 107.833,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg
0.8418 0.05406 0.004128 0.9 VDD 104.143,161.808 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]
0.8427 0.05366 0.003611 0.9 VDD 103.873,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]
0.8414 0.05406 0.004511 0.9 VDD 104.323,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]
0.8433 0.05311 0.003588 0.9 VDD 103.423,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg
0.842 0.05374 0.004237 0.9 VDD 108.373,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg
0.8427 0.05374 0.003586 0.9 VDD 108.373,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg
0.8427 0.05325 0.00403 0.9 VDD 105.763,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]
0.842 0.05359 0.004423 0.9 VDD 107.743,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]
0.8424 0.0535 0.004072 0.9 VDD 106.123,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]
0.8439 0.05212 0.003979 0.9 VDD 105.493,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]
0.8419 0.05408 0.004049 0.9 VDD 105.853,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]
0.843 0.05293 0.004083 0.9 VDD 106.168,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U8
0.8413 0.05392 0.004735 0.9 VDD 106.258,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U10
0.8451 0.0519 0.003038 0.9 VDD 101.623,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U17
0.8445 0.05207 0.003459 0.9 VDD 107.923,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U18
0.8427 0.05298 0.004284 0.9 VDD 107.698,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U20
0.8406 0.05448 0.004919 0.9 VDD 107.788,163.536 core_region_i/CORE.RISCV_CORE/debug_unit_i/U22
0.8421 0.05364 0.004249 0.9 VDD 107.428,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U23
0.8435 0.05292 0.003593 0.9 VDD 107.788,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U24
0.842 0.05375 0.004231 0.9 VDD 107.158,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/U25
0.8434 0.05306 0.003494 0.9 VDD 101.983,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U26
0.8427 0.05339 0.003912 0.9 VDD 104.773,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U27
0.8429 0.0533 0.003785 0.9 VDD 103.918,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U28
0.8435 0.05309 0.00343 0.9 VDD 102.253,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U29
0.8432 0.05318 0.003587 0.9 VDD 102.973,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U30
0.8418 0.05248 0.005752 0.9 VDD 89.068,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U31
0.8436 0.05328 0.00309 0.9 VDD 100.723,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U32
0.8438 0.05296 0.003211 0.9 VDD 101.263,155.472 core_region_i/CORE.RISCV_CORE/debug_unit_i/U33
0.8433 0.05292 0.003809 0.9 VDD 107.878,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U34
0.8433 0.05298 0.003768 0.9 VDD 106.708,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U35
0.8434 0.05299 0.003606 0.9 VDD 106.438,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U36
0.8433 0.05305 0.003611 0.9 VDD 105.178,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U37
0.8423 0.05399 0.003751 0.9 VDD 104.863,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U38
0.8423 0.05359 0.004149 0.9 VDD 106.663,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U40
0.8436 0.05285 0.003539 0.9 VDD 109.093,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U41
0.8434 0.05286 0.003775 0.9 VDD 108.958,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U42
0.8433 0.0529 0.003823 0.9 VDD 108.283,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U43
0.8433 0.05295 0.003788 0.9 VDD 107.248,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U44
0.842 0.05375 0.004229 0.9 VDD 106.798,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/U45
0.8426 0.05375 0.003603 0.9 VDD 106.798,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U46
0.8413 0.05389 0.004763 0.9 VDD 106.573,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U47
0.8434 0.05287 0.003748 0.9 VDD 104.818,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U48
0.8431 0.053 0.003891 0.9 VDD 108.283,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U49
0.8427 0.05342 0.003855 0.9 VDD 104.548,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U50
0.8429 0.05295 0.004131 0.9 VDD 106.528,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U51
0.8428 0.05297 0.004208 0.9 VDD 107.113,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U52
0.8431 0.05296 0.003895 0.9 VDD 107.068,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U53
0.8421 0.05404 0.003837 0.9 VDD 109.363,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U54
0.8422 0.05401 0.003816 0.9 VDD 109.768,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U55
0.8417 0.05413 0.004146 0.9 VDD 108.058,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U57
0.8431 0.05303 0.003825 0.9 VDD 109.588,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U58
0.8424 0.05355 0.004083 0.9 VDD 106.168,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U59
0.8433 0.05286 0.003868 0.9 VDD 104.638,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U61
0.8426 0.05347 0.003947 0.9 VDD 105.178,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U62
0.8418 0.05413 0.004106 0.9 VDD 106.978,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U63
0.8431 0.05302 0.003858 0.9 VDD 108.958,157.200 core_region_i/CORE.RISCV_CORE/debug_unit_i/U64
0.8421 0.05407 0.003858 0.9 VDD 108.958,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U65
0.8417 0.0541 0.004163 0.9 VDD 108.553,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U66
0.8429 0.05348 0.003649 0.9 VDD 105.763,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/U67
0.8421 0.05407 0.003809 0.9 VDD 105.673,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U68
0.8446 0.05211 0.003269 0.9 VDD 105.313,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U69
0.8422 0.05352 0.004294 0.9 VDD 106.483,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U70
0.8423 0.05348 0.004227 0.9 VDD 105.853,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U71
0.8418 0.05343 0.004772 0.9 VDD 106.618,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U72
0.8434 0.05297 0.003602 0.9 VDD 106.888,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U73
0.8431 0.05349 0.003444 0.9 VDD 102.118,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U74
0.8429 0.05355 0.003514 0.9 VDD 102.748,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U75
0.8425 0.05352 0.003943 0.9 VDD 102.478,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/U76
0.8436 0.05295 0.003499 0.9 VDD 80.563,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U77
0.8436 0.05301 0.003429 0.9 VDD 101.983,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U78
0.844 0.05287 0.003125 0.9 VDD 99.913,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U81
0.8395 0.05535 0.005127 0.9 VDD 80.833,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U82
0.8433 0.05253 0.004184 0.9 VDD 69.763,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U84
0.8434 0.05282 0.003782 0.9 VDD 73.993,161.808 core_region_i/CORE.RISCV_CORE/debug_unit_i/U85
0.8438 0.05257 0.00362 0.9 VDD 74.173,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U87
0.8418 0.05391 0.004246 0.9 VDD 76.063,161.232 core_region_i/CORE.RISCV_CORE/debug_unit_i/U88
0.8431 0.05264 0.004266 0.9 VDD 69.223,163.536 core_region_i/CORE.RISCV_CORE/debug_unit_i/U90
0.8432 0.05297 0.003809 0.9 VDD 73.003,165.264 core_region_i/CORE.RISCV_CORE/debug_unit_i/U91
0.8436 0.0525 0.003918 0.9 VDD 72.193,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U93
0.8444 0.05253 0.003089 0.9 VDD 74.263,171.600 core_region_i/CORE.RISCV_CORE/debug_unit_i/U94
0.8437 0.05224 0.004095 0.9 VDD 69.943,164.688 core_region_i/CORE.RISCV_CORE/debug_unit_i/U96
0.8439 0.05267 0.003387 0.9 VDD 73.633,169.296 core_region_i/CORE.RISCV_CORE/debug_unit_i/U97
0.8409 0.05488 0.004262 0.9 VDD 85.603,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U99
0.8408 0.05375 0.005412 0.9 VDD 86.143,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U100
0.8443 0.05177 0.003936 0.9 VDD 71.383,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U102
0.843 0.05318 0.003801 0.9 VDD 73.993,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U103
0.8437 0.05294 0.003405 0.9 VDD 79.393,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U105
0.8403 0.05491 0.004812 0.9 VDD 79.123,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U106
0.8435 0.05302 0.003475 0.9 VDD 102.118,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U110
0.8472 0.05026 0.00257 0.9 VDD 101.758,143.952 core_region_i/CORE.RISCV_CORE/debug_unit_i/U111
0.8433 0.05319 0.003476 0.9 VDD 102.028,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U112
0.8431 0.05329 0.003629 0.9 VDD 103.018,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U113
0.8431 0.0533 0.003585 0.9 VDD 103.198,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U114
0.8428 0.05348 0.003707 0.9 VDD 105.223,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U115
0.8437 0.05274 0.003546 0.9 VDD 102.478,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U116
0.8432 0.05324 0.00356 0.9 VDD 102.568,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U117
0.8429 0.05342 0.003677 0.9 VDD 104.548,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U118
0.843 0.05333 0.003709 0.9 VDD 103.558,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U119
0.8439 0.05265 0.003443 0.9 VDD 98.518,159.504 core_region_i/CORE.RISCV_CORE/debug_unit_i/U120
0.8437 0.05215 0.004173 0.9 VDD 72.823,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U121
0.8432 0.05319 0.003635 0.9 VDD 74.533,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U122
0.8443 0.05197 0.003697 0.9 VDD 72.913,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U124
0.8433 0.05286 0.003802 0.9 VDD 74.173,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U125
0.8429 0.05241 0.004711 0.9 VDD 70.123,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U127
0.8439 0.05283 0.003294 0.9 VDD 74.173,170.448 core_region_i/CORE.RISCV_CORE/debug_unit_i/U128
0.8425 0.05262 0.004888 0.9 VDD 69.313,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U130
0.8437 0.05265 0.003675 0.9 VDD 73.543,166.992 core_region_i/CORE.RISCV_CORE/debug_unit_i/U131
0.8447 0.05198 0.003312 0.9 VDD 102.703,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U134
0.845 0.05128 0.003707 0.9 VDD 96.583,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U135
0.8457 0.0513 0.003046 0.9 VDD 96.718,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U136
0.8415 0.05361 0.004869 0.9 VDD 83.353,156.048 core_region_i/CORE.RISCV_CORE/debug_unit_i/U137
0.8392 0.05555 0.005278 0.9 VDD 81.733,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U138
0.843 0.05337 0.003653 0.9 VDD 104.008,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U139
0.843 0.05333 0.003621 0.9 VDD 103.558,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U140
0.8418 0.05308 0.005135 0.9 VDD 84.118,158.928 core_region_i/CORE.RISCV_CORE/debug_unit_i/U141
0.8434 0.05244 0.004128 0.9 VDD 72.733,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U142
0.8431 0.0532 0.003716 0.9 VDD 73.633,165.840 core_region_i/CORE.RISCV_CORE/debug_unit_i/U143
0.8436 0.05224 0.004183 0.9 VDD 69.943,164.112 core_region_i/CORE.RISCV_CORE/debug_unit_i/U145
0.8442 0.05256 0.003268 0.9 VDD 74.443,171.024 core_region_i/CORE.RISCV_CORE/debug_unit_i/U146
0.8452 0.05193 0.002839 0.9 VDD 98.113,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U148
0.8445 0.05252 0.002963 0.9 VDD 98.743,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U149
0.8436 0.05276 0.003595 0.9 VDD 102.793,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U150
0.843 0.0532 0.003759 0.9 VDD 103.153,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U151
0.8447 0.05206 0.003209 0.9 VDD 98.788,153.168 core_region_i/CORE.RISCV_CORE/debug_unit_i/U152
0.844 0.05273 0.003289 0.9 VDD 102.613,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U154
0.8435 0.05182 0.004728 0.9 VDD 92.893,150.864 core_region_i/CORE.RISCV_CORE/debug_unit_i/U155
0.844 0.05239 0.00359 0.9 VDD 92.938,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U156
0.8395 0.05438 0.006118 0.9 VDD 87.673,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U157
0.8387 0.05488 0.006377 0.9 VDD 85.513,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U158
0.8421 0.05368 0.004247 0.9 VDD 85.828,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U160
0.8434 0.05277 0.003813 0.9 VDD 86.143,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U161
0.8418 0.0541 0.004049 0.9 VDD 88.483,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U162
0.841 0.05482 0.004209 0.9 VDD 86.368,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U163
0.8434 0.05281 0.003774 0.9 VDD 85.153,150.288 core_region_i/CORE.RISCV_CORE/debug_unit_i/U164
0.839 0.05468 0.006338 0.9 VDD 86.773,151.440 core_region_i/CORE.RISCV_CORE/debug_unit_i/U165
0.8457 0.05151 0.002799 0.9 VDD 98.383,152.016 core_region_i/CORE.RISCV_CORE/debug_unit_i/U167
0.843 0.05321 0.003839 0.9 VDD 103.513,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U168
0.8446 0.05249 0.002935 0.9 VDD 101.218,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U169
0.841 0.05416 0.004796 0.9 VDD 85.153,154.896 core_region_i/CORE.RISCV_CORE/debug_unit_i/U170
0.8421 0.05309 0.004767 0.9 VDD 86.143,154.320 core_region_i/CORE.RISCV_CORE/debug_unit_i/U171
0.8419 0.05378 0.004309 0.9 VDD 84.883,152.592 core_region_i/CORE.RISCV_CORE/debug_unit_i/U173
0.841 0.05313 0.005884 0.9 VDD 85.603,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U174
0.8426 0.05312 0.004248 0.9 VDD 77.593,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U176
0.8424 0.0532 0.004423 0.9 VDD 78.403,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U177
0.8399 0.05434 0.005735 0.9 VDD 84.073,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U179
0.8403 0.05399 0.005738 0.9 VDD 85.333,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U180
0.8421 0.05336 0.004552 0.9 VDD 81.103,163.536 core_region_i/CORE.RISCV_CORE/debug_unit_i/U182
0.8409 0.05401 0.005078 0.9 VDD 81.553,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U183
0.8432 0.05294 0.003876 0.9 VDD 75.883,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U185
0.8428 0.05307 0.00409 0.9 VDD 77.143,163.536 core_region_i/CORE.RISCV_CORE/debug_unit_i/U186
0.8422 0.05326 0.004557 0.9 VDD 79.033,162.960 core_region_i/CORE.RISCV_CORE/debug_unit_i/U188
0.8414 0.05385 0.004726 0.9 VDD 79.843,162.384 core_region_i/CORE.RISCV_CORE/debug_unit_i/U189
0.844 0.05265 0.003307 0.9 VDD 100.993,157.776 core_region_i/CORE.RISCV_CORE/debug_unit_i/U192
0.841 0.0531 0.005851 0.9 VDD 85.063,153.744 core_region_i/CORE.RISCV_CORE/debug_unit_i/U193
0.8409 0.05314 0.005974 0.9 VDD 86.548,158.352 core_region_i/CORE.RISCV_CORE/debug_unit_i/U194
0.8451 0.05166 0.003195 0.9 VDD 107.878,145.680 core_region_i/CORE.RISCV_CORE/debug_unit_i/U195
0.842 0.0541 0.003883 0.9 VDD 108.463,156.624 core_region_i/CORE.RISCV_CORE/debug_unit_i/U196
0.8427 0.05373 0.003611 0.9 VDD 105.268,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U197
0.8434 0.05302 0.003609 0.9 VDD 105.943,160.080 core_region_i/CORE.RISCV_CORE/debug_unit_i/U198
0.8426 0.05375 0.003608 0.9 VDD 106.123,160.656 core_region_i/CORE.RISCV_CORE/debug_unit_i/U199
0.8469 0.04975 0.003322 0.9 VDD 110.803,138.768 core_region_i/CORE.RISCV_CORE/core_busy_q_reg
0.8417 0.05415 0.004126 0.9 VDD 107.518,156.048 core_region_i/CORE.RISCV_CORE/U3
0.8431 0.05299 0.003912 0.9 VDD 107.788,157.200 core_region_i/CORE.RISCV_CORE/U4
0.8466 0.05049 0.002896 0.9 VDD 92.623,145.680 core_region_i/CORE.RISCV_CORE/U7
0.8434 0.05186 0.004704 0.9 VDD 70.933,156.624 core_region_i/CORE.RISCV_CORE/U8
0.8432 0.05247 0.004376 0.9 VDD 73.273,151.440 core_region_i/CORE.RISCV_CORE/U9
0.8433 0.05237 0.004302 0.9 VDD 72.373,157.200 core_region_i/CORE.RISCV_CORE/U10
0.842 0.05244 0.005535 0.9 VDD 69.043,156.048 core_region_i/CORE.RISCV_CORE/U11
0.8428 0.05288 0.004331 0.9 VDD 68.773,154.896 core_region_i/CORE.RISCV_CORE/U12
0.8415 0.05389 0.00461 0.9 VDD 78.043,157.776 core_region_i/CORE.RISCV_CORE/U13
0.842 0.05382 0.004228 0.9 VDD 77.683,157.200 core_region_i/CORE.RISCV_CORE/U14
0.8408 0.0548 0.004376 0.9 VDD 82.723,152.016 core_region_i/CORE.RISCV_CORE/U15
0.8434 0.05285 0.00373 0.9 VDD 84.163,150.288 core_region_i/CORE.RISCV_CORE/U16
0.844 0.0518 0.0042 0.9 VDD 90.733,146.832 core_region_i/CORE.RISCV_CORE/U17
0.8434 0.05213 0.004509 0.9 VDD 88.843,146.832 core_region_i/CORE.RISCV_CORE/U18
0.8427 0.05223 0.005071 0.9 VDD 69.583,157.200 core_region_i/CORE.RISCV_CORE/U19
0.8413 0.05438 0.004301 0.9 VDD 79.573,152.016 core_region_i/CORE.RISCV_CORE/U20
0.8457 0.05045 0.003802 0.9 VDD 93.073,146.256 core_region_i/CORE.RISCV_CORE/U21
0.8409 0.05475 0.004382 0.9 VDD 81.823,152.016 core_region_i/CORE.RISCV_CORE/U22
0.8461 0.05116 0.002704 0.9 VDD 99.013,147.408 core_region_i/CORE.RISCV_CORE/U23
0.8416 0.05432 0.004098 0.9 VDD 87.853,152.016 core_region_i/CORE.RISCV_CORE/U24
0.8454 0.05105 0.003524 0.9 VDD 72.733,149.712 core_region_i/CORE.RISCV_CORE/U25
0.8427 0.05225 0.005046 0.9 VDD 69.673,156.624 core_region_i/CORE.RISCV_CORE/U26
0.8434 0.05173 0.00483 0.9 VDD 72.553,150.864 core_region_i/CORE.RISCV_CORE/U27
0.8449 0.05074 0.004349 0.9 VDD 89.833,146.256 core_region_i/CORE.RISCV_CORE/U28
0.8417 0.05292 0.005351 0.9 VDD 81.103,153.744 core_region_i/CORE.RISCV_CORE/U29
0.8432 0.05202 0.004753 0.9 VDD 70.753,157.200 core_region_i/CORE.RISCV_CORE/U30
0.8429 0.05217 0.004887 0.9 VDD 72.463,151.440 core_region_i/CORE.RISCV_CORE/U31
0.8431 0.05228 0.004651 0.9 VDD 87.943,146.832 core_region_i/CORE.RISCV_CORE/U32
0.8448 0.05147 0.003778 0.9 VDD 85.243,149.712 core_region_i/CORE.RISCV_CORE/U33
0.8414 0.05408 0.004469 0.9 VDD 79.033,157.200 core_region_i/CORE.RISCV_CORE/U34
0.8389 0.05488 0.006199 0.9 VDD 84.073,151.440 core_region_i/CORE.RISCV_CORE/U35
0.842 0.05365 0.00431 0.9 VDD 76.873,151.440 core_region_i/CORE.RISCV_CORE/U36
0.842 0.05326 0.004747 0.9 VDD 80.653,156.624 core_region_i/CORE.RISCV_CORE/U37
0.8467 0.05072 0.002604 0.9 VDD 98.743,146.256 core_region_i/CORE.RISCV_CORE/U38
0.8466 0.051 0.002375 0.9 VDD 99.958,146.256 core_region_i/CORE.RISCV_CORE/U39
0.8434 0.0536 0.002994 0.9 VDD 102.343,150.864 core_region_i/CORE.RISCV_CORE/U40
0.8479 0.04971 0.002417 0.9 VDD 109.678,140.496 core_region_i/CORE.RISCV_CORE/U41
0.842 0.05367 0.00429 0.9 VDD 107.743,158.352 core_region_i/CORE.RISCV_CORE/U42
0.8492 0.04851 0.002239 0.9 VDD 105.898,136.464 core_region_i/CORE.RISCV_CORE/U44
0.8493 0.04852 0.002178 0.9 VDD 106.213,137.040 core_region_i/CORE.RISCV_CORE/U45
0.8492 0.04852 0.002254 0.9 VDD 106.213,136.464 core_region_i/CORE.RISCV_CORE/U46
0.8488 0.04908 0.002118 0.9 VDD 98.248,139.920 core_region_i/CORE.RISCV_CORE/U47
0.8483 0.04952 0.002203 0.9 VDD 101.353,141.072 core_region_i/CORE.RISCV_CORE/U48
0.8486 0.04918 0.002201 0.9 VDD 99.553,140.496 core_region_i/CORE.RISCV_CORE/U49
0.8484 0.04946 0.002137 0.9 VDD 99.913,141.072 core_region_i/CORE.RISCV_CORE/U50
0.8482 0.04938 0.002468 0.9 VDD 98.383,141.072 core_region_i/CORE.RISCV_CORE/U51
0.8475 0.04965 0.002821 0.9 VDD 97.933,142.224 core_region_i/CORE.RISCV_CORE/U52
0.8474 0.05011 0.002451 0.9 VDD 102.343,142.800 core_region_i/CORE.RISCV_CORE/U53
0.8481 0.04953 0.002393 0.9 VDD 101.443,141.648 core_region_i/CORE.RISCV_CORE/U54
0.8479 0.04958 0.002519 0.9 VDD 102.793,141.648 core_region_i/CORE.RISCV_CORE/U55
0.8474 0.0501 0.002469 0.9 VDD 102.253,142.224 core_region_i/CORE.RISCV_CORE/U56
0.8476 0.05003 0.002385 0.9 VDD 101.533,142.800 core_region_i/CORE.RISCV_CORE/U57
0.8482 0.04949 0.002314 0.9 VDD 100.633,141.648 core_region_i/CORE.RISCV_CORE/U58
0.8472 0.05031 0.002472 0.9 VDD 102.613,143.376 core_region_i/CORE.RISCV_CORE/U59
0.8493 0.04814 0.002557 0.9 VDD 108.013,133.008 core_region_i/CORE.RISCV_CORE/U60
0.8491 0.04855 0.002382 0.9 VDD 108.868,136.464 core_region_i/CORE.RISCV_CORE/U61
0.8485 0.0491 0.002438 0.9 VDD 98.518,140.496 core_region_i/CORE.RISCV_CORE/U62
0.8487 0.04914 0.002189 0.9 VDD 121.693,137.616 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00325
0.8482 0.05003 0.001757 0.9 VDD 124.213,137.616 core_region_i/core2axi_i/core2axi_i/CTS_cdb_buf_00326
0.8483 0.04964 0.002032 0.9 VDD 122.953,137.616 core_region_i/core2axi_i/core2axi_i/clk_gate_CS_reg/latch
0.8487 0.04898 0.002303 0.9 VDD 120.523,137.616 core_region_i/core2axi_i/core2axi_i/CS_reg[0]
0.848 0.0493 0.002682 0.9 VDD 118.453,138.192 core_region_i/core2axi_i/core2axi_i/CS_reg[1]
0.8483 0.04932 0.002401 0.9 VDD 118.273,137.616 core_region_i/core2axi_i/core2axi_i/CS_reg[2]
0.8497 0.04836 0.001929 0.9 VDD 118.588,135.888 core_region_i/core2axi_i/core2axi_i/U4
0.849 0.04918 0.001831 0.9 VDD 121.468,139.344 core_region_i/core2axi_i/core2axi_i/U5
0.8486 0.04914 0.002235 0.9 VDD 121.693,138.192 core_region_i/core2axi_i/core2axi_i/U7
0.85 0.04824 0.001739 0.9 VDD 121.198,135.888 core_region_i/core2axi_i/core2axi_i/U8
0.85 0.04834 0.001613 0.9 VDD 118.903,135.312 core_region_i/core2axi_i/core2axi_i/U9
0.8505 0.04805 0.001457 0.9 VDD 120.748,134.160 core_region_i/core2axi_i/core2axi_i/U11
0.85 0.0484 0.00164 0.9 VDD 117.913,135.312 core_region_i/core2axi_i/core2axi_i/U12
0.8503 0.04812 0.001583 0.9 VDD 119.938,134.736 core_region_i/core2axi_i/core2axi_i/U13
0.8502 0.04825 0.001567 0.9 VDD 120.478,135.312 core_region_i/core2axi_i/core2axi_i/U14
0.8496 0.04847 0.001929 0.9 VDD 118.588,136.464 core_region_i/core2axi_i/core2axi_i/U15
0.8496 0.0484 0.001984 0.9 VDD 117.778,135.888 core_region_i/core2axi_i/core2axi_i/U16
0.8491 0.04849 0.002393 0.9 VDD 117.598,137.040 core_region_i/core2axi_i/core2axi_i/U17
0.8489 0.04916 0.001935 0.9 VDD 119.038,139.344 core_region_i/core2axi_i/core2axi_i/U18
0.8491 0.04847 0.002388 0.9 VDD 118.588,137.040 core_region_i/core2axi_i/core2axi_i/U19
0.8489 0.04919 0.001883 0.9 VDD 120.298,139.920 core_region_i/core2axi_i/core2axi_i/U20
0.849 0.04907 0.001886 0.9 VDD 120.208,139.344 core_region_i/core2axi_i/core2axi_i/U21
0.8484 0.04909 0.002478 0.9 VDD 119.938,138.768 core_region_i/core2axi_i/core2axi_i/U22
0.8495 0.04849 0.002001 0.9 VDD 117.508,136.464 core_region_i/core2axi_i/core2axi_i/U23
0.8496 0.04848 0.001966 0.9 VDD 118.048,136.464 core_region_i/core2axi_i/core2axi_i/U24
0.8498 0.04833 0.001891 0.9 VDD 119.128,135.888 core_region_i/core2axi_i/core2axi_i/U26
0.8499 0.0483 0.001852 0.9 VDD 119.668,135.888 core_region_i/core2axi_i/core2axi_i/U27
0.8497 0.04846 0.001875 0.9 VDD 119.353,136.464 core_region_i/core2axi_i/core2axi_i/U28
0.8492 0.04846 0.002357 0.9 VDD 119.308,137.040 core_region_i/core2axi_i/core2axi_i/U29
0.8501 0.04828 0.001643 0.9 VDD 117.778,134.736 core_region_i/core2axi_i/core2axi_i/U30
0.8502 0.0482 0.001614 0.9 VDD 118.858,134.736 core_region_i/core2axi_i/core2axi_i/U31
0.8501 0.04823 0.001625 0.9 VDD 118.453,134.736 core_region_i/core2axi_i/core2axi_i/U32
0.8484 0.04949 0.002153 0.9 VDD 122.278,138.768 core_region_i/core2axi_i/core2axi_i/U33
0.8497 0.04859 0.001666 0.9 VDD 122.188,136.464 core_region_i/core2axi_i/core2axi_i/U34
0.8503 0.0482 0.001533 0.9 VDD 118.903,134.160 core_region_i/core2axi_i/core2axi_i/U35
0.8503 0.04817 0.001533 0.9 VDD 121.603,134.736 core_region_i/core2axi_i/core2axi_i/U36
0.8429 0.05283 0.004226 0.9 VDD 130.603,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CTS_cdb_buf_00468
0.844 0.05278 0.003223 0.9 VDD 130.153,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CTS_cdb_buf_00370
0.84 0.05596 0.00406 0.9 VDD 131.278,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FE_OFC472_n27
0.8427 0.05295 0.004381 0.9 VDD 132.538,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8432 0.05237 0.004442 0.9 VDD 131.188,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U2
0.8428 0.05288 0.004299 0.9 VDD 131.188,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/U3
0.8418 0.05421 0.003986 0.9 VDD 129.163,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8401 0.05533 0.004522 0.9 VDD 131.323,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8431 0.05396 0.002905 0.9 VDD 128.083,158.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[1]
0.8397 0.05603 0.004283 0.9 VDD 132.313,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8414 0.05426 0.004309 0.9 VDD 129.613,158.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/CS_reg[0]
0.8427 0.05292 0.004407 0.9 VDD 135.193,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8402 0.0552 0.00459 0.9 VDD 133.303,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8425 0.05385 0.00367 0.9 VDD 136.183,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8433 0.05308 0.003595 0.9 VDD 135.913,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8434 0.05312 0.003504 0.9 VDD 140.233,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8426 0.05333 0.004054 0.9 VDD 138.433,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8401 0.05517 0.004721 0.9 VDD 137.983,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8418 0.05367 0.004561 0.9 VDD 134.923,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8436 0.0529 0.003504 0.9 VDD 140.233,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8426 0.05257 0.004794 0.9 VDD 135.823,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8426 0.05373 0.003712 0.9 VDD 133.663,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8411 0.05447 0.00446 0.9 VDD 140.233,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8438 0.05282 0.003387 0.9 VDD 138.163,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8453 0.05205 0.002683 0.9 VDD 141.763,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8428 0.05253 0.004645 0.9 VDD 138.883,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8438 0.05288 0.003364 0.9 VDD 141.133,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8425 0.05394 0.003586 0.9 VDD 136.093,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8426 0.0536 0.003776 0.9 VDD 136.003,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8419 0.05402 0.004072 0.9 VDD 138.253,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8424 0.05417 0.003456 0.9 VDD 134.203,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8429 0.05372 0.003343 0.9 VDD 131.773,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8411 0.05531 0.003599 0.9 VDD 132.043,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8412 0.05511 0.003713 0.9 VDD 133.933,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8421 0.05428 0.003659 0.9 VDD 132.673,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8414 0.05432 0.004295 0.9 VDD 131.143,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8432 0.05285 0.003999 0.9 VDD 131.323,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8436 0.05217 0.004246 0.9 VDD 131.593,143.952 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8432 0.05291 0.003906 0.9 VDD 135.373,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8433 0.05285 0.003882 0.9 VDD 138.163,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8431 0.05301 0.003885 0.9 VDD 134.923,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8417 0.05396 0.004385 0.9 VDD 135.553,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8416 0.05507 0.003316 0.9 VDD 130.153,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8416 0.05475 0.003693 0.9 VDD 135.823,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8427 0.05299 0.00431 0.9 VDD 136.903,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8426 0.05314 0.004238 0.9 VDD 140.143,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8424 0.05415 0.003475 0.9 VDD 137.893,149.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8429 0.05345 0.003697 0.9 VDD 138.163,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8396 0.05584 0.004551 0.9 VDD 134.743,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8439 0.05298 0.00308 0.9 VDD 139.873,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.84 0.05541 0.004576 0.9 VDD 136.993,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8426 0.05366 0.003737 0.9 VDD 134.023,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8409 0.05475 0.004346 0.9 VDD 139.423,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8431 0.05361 0.003304 0.9 VDD 137.983,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8439 0.05244 0.003641 0.9 VDD 140.143,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8419 0.05356 0.004572 0.9 VDD 137.083,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8438 0.0531 0.00308 0.9 VDD 139.873,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8408 0.05473 0.004434 0.9 VDD 135.913,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.843 0.05361 0.00344 0.9 VDD 135.913,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8432 0.05348 0.003334 0.9 VDD 138.523,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8423 0.05315 0.004578 0.9 VDD 133.933,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8421 0.05435 0.003556 0.9 VDD 131.593,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8424 0.0531 0.00453 0.9 VDD 131.413,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8413 0.05423 0.004421 0.9 VDD 133.393,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8434 0.05295 0.00362 0.9 VDD 132.313,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8437 0.05284 0.003432 0.9 VDD 131.143,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8431 0.05288 0.004062 0.9 VDD 131.593,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8427 0.05295 0.004389 0.9 VDD 132.133,144.528 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8423 0.05299 0.004733 0.9 VDD 136.093,145.680 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8435 0.0526 0.003887 0.9 VDD 138.073,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8425 0.05307 0.004474 0.9 VDD 133.843,145.104 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8392 0.056 0.004753 0.9 VDD 133.573,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8433 0.05295 0.003715 0.9 VDD 133.213,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U12
0.8434 0.05252 0.004039 0.9 VDD 138.523,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U13
0.843 0.05276 0.004255 0.9 VDD 136.723,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U14
0.8433 0.05294 0.003779 0.9 VDD 133.843,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U16
0.8433 0.05277 0.003901 0.9 VDD 136.633,146.832 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U17
0.8434 0.05292 0.003639 0.9 VDD 132.493,146.256 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U18
0.8447 0.05256 0.002738 0.9 VDD 141.493,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U19
0.8445 0.05244 0.003012 0.9 VDD 140.143,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U20
0.8426 0.05397 0.00344 0.9 VDD 135.913,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U21
0.8423 0.05416 0.003584 0.9 VDD 134.293,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U22
0.8426 0.05359 0.003761 0.9 VDD 136.453,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U23
0.8429 0.05373 0.003404 0.9 VDD 133.033,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U24
0.8433 0.05313 0.003573 0.9 VDD 133.033,150.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U25
0.8422 0.0541 0.003709 0.9 VDD 134.473,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U26
0.8426 0.05294 0.004418 0.9 VDD 133.843,147.408 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U27
0.844 0.05264 0.003332 0.9 VDD 132.313,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U29
0.8445 0.05267 0.002854 0.9 VDD 132.718,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U30
0.8419 0.05364 0.004418 0.9 VDD 133.528,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U32
0.842 0.05361 0.004368 0.9 VDD 133.078,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U33
0.8452 0.05232 0.002484 0.9 VDD 128.128,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U34
0.8437 0.05226 0.004067 0.9 VDD 129.028,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U35
0.8446 0.05259 0.002772 0.9 VDD 131.638,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U36
0.8449 0.05235 0.002709 0.9 VDD 130.828,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U37
0.8395 0.05599 0.004507 0.9 VDD 131.683,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U38
0.8435 0.05229 0.004212 0.9 VDD 129.478,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U39
0.845 0.05242 0.002596 0.9 VDD 129.388,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U40
0.8444 0.05246 0.003094 0.9 VDD 129.928,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U41
0.8447 0.05234 0.002928 0.9 VDD 128.308,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U42
0.8434 0.05231 0.004273 0.9 VDD 129.928,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U43
0.8448 0.05251 0.002688 0.9 VDD 130.558,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U44
0.8424 0.05351 0.00408 0.9 VDD 131.368,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U45
0.8423 0.05354 0.004186 0.9 VDD 131.863,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U47
0.8422 0.05356 0.004273 0.9 VDD 132.268,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U48
0.8421 0.05359 0.004328 0.9 VDD 132.718,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U49
0.8439 0.05268 0.003388 0.9 VDD 132.898,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U50
0.8438 0.05272 0.003435 0.9 VDD 133.393,157.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U51
0.8435 0.05317 0.003293 0.9 VDD 138.973,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U52
0.8446 0.05262 0.002761 0.9 VDD 141.313,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U53
0.8428 0.05371 0.003449 0.9 VDD 134.023,152.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U54
0.8405 0.05498 0.004527 0.9 VDD 134.653,149.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U55
0.8421 0.05366 0.004224 0.9 VDD 136.993,147.984 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U56
0.843 0.05348 0.003485 0.9 VDD 137.803,148.560 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U57
0.8441 0.05292 0.002958 0.9 VDD 140.413,151.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U58
0.8447 0.05207 0.003186 0.9 VDD 141.673,150.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U59
0.8417 0.05419 0.004076 0.9 VDD 140.953,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U60
0.8428 0.05383 0.003389 0.9 VDD 136.723,152.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U61
0.8442 0.05257 0.003256 0.9 VDD 141.493,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U62
0.8432 0.05314 0.003631 0.9 VDD 138.883,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U63
0.843 0.0533 0.003708 0.9 VDD 137.893,153.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U64
0.8422 0.05337 0.004417 0.9 VDD 138.703,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U65
0.8426 0.05364 0.003767 0.9 VDD 135.463,153.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/U66
0.845 0.05158 0.003435 0.9 VDD 132.853,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CTS_cdb_buf_00369
0.8455 0.05135 0.003163 0.9 VDD 127.048,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FE_OFC465_n59
0.8473 0.04995 0.002723 0.9 VDD 132.628,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8466 0.05089 0.002489 0.9 VDD 128.308,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U2
0.8451 0.05158 0.003351 0.9 VDD 132.358,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/U3
0.8433 0.05193 0.004737 0.9 VDD 132.943,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8415 0.05306 0.005415 0.9 VDD 132.673,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8475 0.04992 0.002606 0.9 VDD 128.263,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[1]
0.8438 0.05203 0.004146 0.9 VDD 128.803,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8454 0.05104 0.003584 0.9 VDD 127.723,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/CS_reg[0]
0.8456 0.05054 0.003891 0.9 VDD 134.923,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8472 0.05001 0.002819 0.9 VDD 133.573,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8467 0.05043 0.00287 0.9 VDD 136.813,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8424 0.05252 0.005095 0.9 VDD 137.443,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8471 0.05005 0.002811 0.9 VDD 139.153,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8461 0.05007 0.003788 0.9 VDD 139.063,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8485 0.04875 0.002791 0.9 VDD 139.423,133.584 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8434 0.0518 0.004801 0.9 VDD 134.653,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8433 0.05197 0.004767 0.9 VDD 139.423,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8448 0.05146 0.003741 0.9 VDD 137.263,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8418 0.05289 0.005333 0.9 VDD 135.283,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8479 0.0494 0.002752 0.9 VDD 141.763,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8446 0.05119 0.00423 0.9 VDD 141.493,138.768 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8449 0.05119 0.003874 0.9 VDD 141.493,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8466 0.04984 0.003556 0.9 VDD 138.973,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.846 0.05078 0.003212 0.9 VDD 141.673,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8448 0.05148 0.003735 0.9 VDD 137.533,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.845 0.05154 0.003455 0.9 VDD 134.833,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8456 0.05116 0.003247 0.9 VDD 139.963,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.845 0.0515 0.003521 0.9 VDD 133.393,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8451 0.05158 0.003273 0.9 VDD 132.583,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8475 0.04986 0.002601 0.9 VDD 131.593,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8467 0.05055 0.002791 0.9 VDD 133.753,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.847 0.05043 0.002523 0.9 VDD 131.503,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8455 0.0513 0.003198 0.9 VDD 131.233,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8469 0.04986 0.003195 0.9 VDD 131.503,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.845 0.05169 0.003284 0.9 VDD 131.683,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8449 0.05148 0.00364 0.9 VDD 134.563,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8463 0.05005 0.003696 0.9 VDD 136.453,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8422 0.05305 0.004759 0.9 VDD 133.213,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8456 0.05043 0.003943 0.9 VDD 136.813,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8461 0.05 0.003897 0.9 VDD 135.013,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8462 0.04988 0.003934 0.9 VDD 137.173,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8428 0.05254 0.004621 0.9 VDD 137.353,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8471 0.04938 0.003556 0.9 VDD 140.863,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8474 0.04967 0.002953 0.9 VDD 139.063,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.847 0.04949 0.003475 0.9 VDD 141.313,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8447 0.05157 0.003688 0.9 VDD 135.463,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8437 0.05197 0.004346 0.9 VDD 139.423,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.845 0.05155 0.003499 0.9 VDD 136.543,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8423 0.05292 0.004791 0.9 VDD 135.103,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8466 0.05019 0.003256 0.9 VDD 141.313,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8447 0.05058 0.004689 0.9 VDD 139.783,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8453 0.05106 0.003596 0.9 VDD 139.423,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.847 0.05 0.002981 0.9 VDD 137.443,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8448 0.05097 0.004279 0.9 VDD 139.783,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8452 0.05131 0.00349 0.9 VDD 136.903,142.224 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8445 0.05157 0.003941 0.9 VDD 134.383,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8452 0.05121 0.003562 0.9 VDD 139.693,141.072 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8437 0.05233 0.003936 0.9 VDD 134.293,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8448 0.05155 0.003682 0.9 VDD 131.953,142.800 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8432 0.05158 0.005261 0.9 VDD 132.043,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8462 0.05044 0.003402 0.9 VDD 131.593,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8465 0.04996 0.003586 0.9 VDD 132.583,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8456 0.05129 0.003076 0.9 VDD 131.143,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8431 0.05274 0.004194 0.9 VDD 131.323,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8441 0.05221 0.003682 0.9 VDD 131.953,143.376 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8464 0.05004 0.003603 0.9 VDD 134.113,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8453 0.05106 0.003672 0.9 VDD 137.443,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8431 0.05153 0.005409 0.9 VDD 133.933,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8438 0.05147 0.0047 0.9 VDD 130.153,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8444 0.05129 0.004278 0.9 VDD 129.118,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U3
0.8457 0.05102 0.003236 0.9 VDD 128.848,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U12
0.8492 0.04904 0.00175 0.9 VDD 125.428,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U13
0.8466 0.04996 0.003435 0.9 VDD 132.853,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U14
0.8451 0.05126 0.003687 0.9 VDD 136.093,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U15
0.8446 0.05187 0.003543 0.9 VDD 133.663,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U17
0.8471 0.05005 0.002901 0.9 VDD 135.373,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U18
0.8446 0.05193 0.00346 0.9 VDD 132.943,140.496 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U19
0.8473 0.04977 0.002928 0.9 VDD 139.423,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U21
0.8442 0.05129 0.004514 0.9 VDD 138.163,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U22
0.8457 0.05047 0.003874 0.9 VDD 141.493,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U23
0.8472 0.05 0.002801 0.9 VDD 133.393,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U24
0.8451 0.05152 0.003384 0.9 VDD 133.933,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U25
0.8453 0.05145 0.003296 0.9 VDD 132.853,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U26
0.8461 0.05084 0.003056 0.9 VDD 141.403,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U27
0.8457 0.05054 0.003729 0.9 VDD 133.663,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U28
0.845 0.05155 0.003458 0.9 VDD 134.923,141.648 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U29
0.8459 0.05051 0.003635 0.9 VDD 132.943,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U30
0.8478 0.04943 0.002736 0.9 VDD 128.803,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U32
0.8468 0.05019 0.003006 0.9 VDD 129.928,134.736 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U33
0.8481 0.04961 0.00232 0.9 VDD 129.928,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U35
0.848 0.04967 0.00235 0.9 VDD 130.108,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U36
0.8473 0.05067 0.001989 0.9 VDD 126.418,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U37
0.8478 0.05041 0.001772 0.9 VDD 125.518,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U38
0.8458 0.05141 0.002794 0.9 VDD 129.793,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U39
0.8483 0.04927 0.002436 0.9 VDD 127.768,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U40
0.8487 0.04933 0.001921 0.9 VDD 127.588,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U41
0.8485 0.04929 0.002183 0.9 VDD 127.228,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U42
0.8446 0.0521 0.003324 0.9 VDD 129.073,139.344 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U43
0.8479 0.04953 0.002612 0.9 VDD 129.028,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U44
0.8461 0.05126 0.002591 0.9 VDD 128.938,137.616 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U45
0.8492 0.04913 0.001657 0.9 VDD 126.058,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U46
0.8487 0.04958 0.001679 0.9 VDD 126.958,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U47
0.8487 0.0493 0.001982 0.9 VDD 127.948,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U48
0.8491 0.04904 0.001908 0.9 VDD 126.238,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U49
0.8493 0.04902 0.001673 0.9 VDD 126.148,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U50
0.8462 0.05021 0.003613 0.9 VDD 142.393,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U51
0.8462 0.04985 0.00394 0.9 VDD 142.393,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U52
0.847 0.0496 0.003361 0.9 VDD 140.503,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U53
0.8474 0.04959 0.002985 0.9 VDD 129.838,135.312 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U54
0.8476 0.05017 0.002211 0.9 VDD 129.793,134.160 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U55
0.8471 0.05004 0.002853 0.9 VDD 134.293,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U56
0.8471 0.04995 0.002927 0.9 VDD 136.003,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U57
0.8439 0.05149 0.004643 0.9 VDD 137.083,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U58
0.8434 0.0513 0.005274 0.9 VDD 135.823,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U59
0.8437 0.05162 0.004719 0.9 VDD 136.093,139.920 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U60
0.8457 0.0501 0.004201 0.9 VDD 141.583,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U61
0.8475 0.04964 0.002869 0.9 VDD 140.233,136.464 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U62
0.8472 0.04984 0.002978 0.9 VDD 137.623,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U63
0.8483 0.04907 0.002682 0.9 VDD 142.303,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U64
0.8438 0.05106 0.005095 0.9 VDD 137.443,138.192 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U65
0.8479 0.04932 0.002801 0.9 VDD 141.133,135.888 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U66
0.8478 0.0492 0.003011 0.9 VDD 142.663,137.040 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/U67
0.8523 0.04422 0.00349 0.9 VDD 117.373,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CTS_cdb_buf_00368
0.8543 0.0445 0.001252 0.9 VDD 118.858,119.760 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FE_OFC448_n27
0.853 0.0438 0.003251 0.9 VDD 119.218,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8534 0.04503 0.001565 0.9 VDD 119.038,122.640 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U2
0.8524 0.04412 0.00344 0.9 VDD 117.868,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/U3
0.8507 0.0441 0.005205 0.9 VDD 118.183,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8501 0.04474 0.005125 0.9 VDD 117.553,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8491 0.04817 0.002691 0.9 VDD 116.923,132.432 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[1]
0.8537 0.04483 0.001496 0.9 VDD 118.273,120.912 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8499 0.04783 0.002299 0.9 VDD 120.343,133.008 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/CS_reg[0]
0.8543 0.04168 0.004044 0.9 VDD 112.423,104.784 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8513 0.04437 0.004296 0.9 VDD 111.163,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.852 0.04368 0.004347 0.9 VDD 115.933,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.853 0.0426 0.004375 0.9 VDD 118.093,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8574 0.04007 0.002556 0.9 VDD 118.093,101.904 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8548 0.04128 0.003921 0.9 VDD 118.093,104.784 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8573 0.04016 0.00249 0.9 VDD 115.753,101.904 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8551 0.04132 0.003546 0.9 VDD 117.823,104.208 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8528 0.04315 0.004007 0.9 VDD 115.483,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8514 0.04486 0.003767 0.9 VDD 112.243,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8527 0.04415 0.003142 0.9 VDD 112.243,115.728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8513 0.04395 0.004749 0.9 VDD 118.633,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8527 0.04332 0.003952 0.9 VDD 111.433,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8521 0.04389 0.004011 0.9 VDD 112.333,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8569 0.04015 0.002937 0.9 VDD 114.853,102.480 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8526 0.04345 0.003907 0.9 VDD 110.713,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8552 0.04162 0.003178 0.9 VDD 110.803,104.208 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8501 0.04486 0.005093 0.9 VDD 112.243,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8524 0.04443 0.00316 0.9 VDD 115.753,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8503 0.04445 0.005242 0.9 VDD 116.023,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8549 0.04174 0.003345 0.9 VDD 110.533,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8562 0.04061 0.003191 0.9 VDD 110.893,103.632 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8542 0.04163 0.004134 0.9 VDD 115.123,104.784 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8523 0.04368 0.004034 0.9 VDD 115.933,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8548 0.0416 0.003588 0.9 VDD 115.573,104.208 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8504 0.04436 0.005283 0.9 VDD 116.203,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8529 0.04325 0.003816 0.9 VDD 118.183,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8529 0.04316 0.003981 0.9 VDD 118.543,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8529 0.04314 0.004011 0.9 VDD 115.393,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8549 0.04154 0.003525 0.9 VDD 118.093,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8519 0.04339 0.004683 0.9 VDD 112.603,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8496 0.04518 0.005174 0.9 VDD 113.233,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][1]
0.8541 0.04181 0.004044 0.9 VDD 112.423,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8505 0.04444 0.005088 0.9 VDD 113.233,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8513 0.04438 0.004347 0.9 VDD 115.933,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8534 0.04226 0.004346 0.9 VDD 118.273,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8571 0.04007 0.002815 0.9 VDD 118.093,102.480 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8546 0.04153 0.003909 0.9 VDD 118.183,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8563 0.04081 0.002938 0.9 VDD 114.943,103.056 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.856 0.04053 0.003508 0.9 VDD 118.363,103.632 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8522 0.04315 0.004676 0.9 VDD 115.303,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8515 0.04469 0.003763 0.9 VDD 112.963,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8522 0.04464 0.003195 0.9 VDD 113.863,115.152 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8502 0.04454 0.005221 0.9 VDD 118.003,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8527 0.04332 0.004006 0.9 VDD 112.513,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8517 0.04389 0.004384 0.9 VDD 112.693,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8556 0.0408 0.003569 0.9 VDD 115.033,103.632 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8521 0.04345 0.004486 0.9 VDD 110.713,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8546 0.04159 0.00378 0.9 VDD 110.533,104.784 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8499 0.04512 0.004949 0.9 VDD 111.163,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8528 0.04409 0.003129 0.9 VDD 116.203,115.728 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8497 0.04502 0.005247 0.9 VDD 115.843,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8537 0.04283 0.003493 0.9 VDD 112.153,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8565 0.04074 0.002785 0.9 VDD 112.513,103.056 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8537 0.04274 0.003613 0.9 VDD 115.303,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8528 0.04313 0.004046 0.9 VDD 115.663,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8541 0.04177 0.004135 0.9 VDD 115.033,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8497 0.04501 0.005278 0.9 VDD 115.933,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8537 0.04266 0.003685 0.9 VDD 118.543,108.816 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8521 0.04396 0.003981 0.9 VDD 118.543,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8526 0.04274 0.004681 0.9 VDD 115.213,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8543 0.04224 0.003498 0.9 VDD 118.363,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8525 0.04284 0.004683 0.9 VDD 112.603,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8498 0.04519 0.005055 0.9 VDD 112.963,112.272 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8543 0.04376 0.00189 0.9 VDD 118.633,116.880 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8527 0.04397 0.003363 0.9 VDD 118.543,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8534 0.04461 0.002003 0.9 VDD 118.183,119.184 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8545 0.04405 0.001494 0.9 VDD 118.588,118.032 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U11
0.8505 0.04786 0.001639 0.9 VDD 118.993,131.856 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U12
0.8511 0.04729 0.001623 0.9 VDD 119.938,131.280 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U13
0.8545 0.04428 0.001191 0.9 VDD 120.118,119.760 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U16
0.8539 0.04431 0.001801 0.9 VDD 119.938,119.184 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U17
0.8504 0.04442 0.005181 0.9 VDD 114.493,111.696 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U22
0.852 0.04328 0.004685 0.9 VDD 113.863,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U23
0.8555 0.04123 0.003276 0.9 VDD 119.803,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U24
0.8541 0.04179 0.004091 0.9 VDD 113.683,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U25
0.8512 0.04443 0.004393 0.9 VDD 114.043,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U26
0.8524 0.04342 0.004164 0.9 VDD 117.283,110.544 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U27
0.8537 0.04224 0.004077 0.9 VDD 119.533,107.664 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U28
0.857 0.04036 0.002673 0.9 VDD 119.623,103.056 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U29
0.8552 0.04122 0.003608 0.9 VDD 119.893,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U30
0.8564 0.04069 0.002878 0.9 VDD 116.563,103.056 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U31
0.8557 0.04095 0.003364 0.9 VDD 119.533,104.208 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U32
0.8533 0.04283 0.003858 0.9 VDD 116.923,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U33
0.8516 0.04469 0.003713 0.9 VDD 113.863,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U34
0.8527 0.04324 0.004034 0.9 VDD 113.863,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U35
0.8518 0.04457 0.003648 0.9 VDD 114.943,114.000 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U36
0.8502 0.04464 0.005207 0.9 VDD 114.313,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U37
0.8549 0.04166 0.003438 0.9 VDD 113.503,104.208 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U38
0.853 0.04335 0.003647 0.9 VDD 119.893,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U39
0.8522 0.04425 0.003527 0.9 VDD 116.833,114.576 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U40
0.8527 0.04328 0.004012 0.9 VDD 113.863,108.240 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U41
0.8506 0.04422 0.005139 0.9 VDD 117.373,113.424 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U42
0.8557 0.04069 0.003572 0.9 VDD 116.563,103.632 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U43
0.8524 0.04349 0.004137 0.9 VDD 120.163,112.848 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U44
0.8521 0.04382 0.004035 0.9 VDD 114.043,109.968 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U45
0.8547 0.04166 0.003594 0.9 VDD 116.563,105.936 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U46
0.8537 0.04256 0.003694 0.9 VDD 118.993,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U47
0.8558 0.04077 0.003429 0.9 VDD 113.413,103.632 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U48
0.8543 0.04165 0.004027 0.9 VDD 116.653,105.360 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U49
0.8536 0.0428 0.003558 0.9 VDD 113.773,106.512 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U50
0.8516 0.04422 0.004164 0.9 VDD 117.283,111.120 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U51
0.8533 0.04284 0.003888 0.9 VDD 117.463,109.392 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U52
0.8529 0.04253 0.004524 0.9 VDD 116.743,107.088 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U53
0.8543 0.04381 0.00187 0.9 VDD 118.993,116.304 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U54
0.8507 0.04784 0.001492 0.9 VDD 119.938,133.584 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U55
0.8506 0.04789 0.001552 0.9 VDD 118.318,133.584 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U56
0.851 0.04732 0.001646 0.9 VDD 118.588,131.280 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U57
0.8504 0.04793 0.001647 0.9 VDD 118.498,131.856 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U58
0.8541 0.04402 0.001869 0.9 VDD 119.353,118.608 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U59
0.8497 0.04787 0.00244 0.9 VDD 119.128,133.008 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U60
0.8496 0.04788 0.002502 0.9 VDD 118.588,133.008 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U61
0.8497 0.04787 0.002461 0.9 VDD 118.948,132.432 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U62
0.8494 0.048 0.002564 0.9 VDD 118.048,132.432 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U63
0.8506 0.04775 0.001628 0.9 VDD 119.668,131.856 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U64
0.85 0.04769 0.002326 0.9 VDD 120.118,132.432 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U65
0.854 0.04405 0.001962 0.9 VDD 118.543,118.608 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U67
0.8541 0.0447 0.001244 0.9 VDD 119.038,120.336 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U68
0.8542 0.04463 0.001222 0.9 VDD 119.488,120.336 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U69
0.8512 0.04725 0.001515 0.9 VDD 120.568,130.704 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U70
0.8512 0.04724 0.001603 0.9 VDD 120.883,131.280 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/U71
0.8605 0.03553 0.003946 0.9 VDD 112.603,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CTS_cdb_buf_00367
0.8607 0.03541 0.003901 0.9 VDD 114.448,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8607 0.03529 0.00399 0.9 VDD 118.858,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U2
0.8606 0.03551 0.00394 0.9 VDD 113.098,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/U3
0.8549 0.0377 0.007398 0.9 VDD 113.863,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8547 0.03798 0.007315 0.9 VDD 111.793,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8606 0.0363 0.003096 0.9 VDD 122.593,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[1]
0.8612 0.03487 0.003925 0.9 VDD 120.523,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8605 0.03626 0.003192 0.9 VDD 122.503,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/CS_reg[0]
0.8614 0.03425 0.004323 0.9 VDD 116.653,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8577 0.03537 0.006956 0.9 VDD 110.713,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8634 0.03269 0.003901 0.9 VDD 115.483,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8592 0.03726 0.003524 0.9 VDD 108.373,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8611 0.03508 0.003824 0.9 VDD 107.833,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8614 0.03434 0.004239 0.9 VDD 113.323,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8612 0.03448 0.004319 0.9 VDD 110.713,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8628 0.03338 0.003838 0.9 VDD 108.733,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8618 0.03405 0.004158 0.9 VDD 115.753,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8584 0.03778 0.003807 0.9 VDD 110.623,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8611 0.03446 0.004404 0.9 VDD 114.493,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8614 0.03437 0.004191 0.9 VDD 111.343,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8596 0.03578 0.004577 0.9 VDD 112.603,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8573 0.03533 0.007397 0.9 VDD 113.323,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8595 0.03589 0.004561 0.9 VDD 115.303,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8581 0.03791 0.003944 0.9 VDD 112.513,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8615 0.03426 0.004288 0.9 VDD 116.563,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8619 0.03326 0.004857 0.9 VDD 115.393,77.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8632 0.03291 0.003894 0.9 VDD 112.963,78.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][16]
0.864 0.03263 0.003355 0.9 VDD 107.563,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8633 0.03289 0.003804 0.9 VDD 111.073,78.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8626 0.03321 0.004222 0.9 VDD 108.643,77.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8634 0.03268 0.003877 0.9 VDD 115.483,78.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8638 0.03273 0.003483 0.9 VDD 108.373,78.288 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8589 0.03472 0.006424 0.9 VDD 117.103,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8591 0.03709 0.003863 0.9 VDD 115.303,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8608 0.0354 0.00376 0.9 VDD 108.643,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8623 0.03406 0.003675 0.9 VDD 107.743,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8574 0.03698 0.005611 0.9 VDD 107.383,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8633 0.03282 0.003865 0.9 VDD 111.973,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8597 0.03612 0.004193 0.9 VDD 110.803,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8603 0.03526 0.004435 0.9 VDD 115.663,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8616 0.03403 0.00438 0.9 VDD 115.843,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8603 0.03538 0.004349 0.9 VDD 110.983,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][33]
0.863 0.03319 0.003833 0.9 VDD 116.653,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8614 0.03527 0.003346 0.9 VDD 107.383,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8618 0.03432 0.003921 0.9 VDD 108.283,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8623 0.0335 0.004214 0.9 VDD 112.153,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8615 0.03435 0.00411 0.9 VDD 110.713,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8621 0.03415 0.003769 0.9 VDD 108.373,81.168 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8628 0.03315 0.004056 0.9 VDD 116.923,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8602 0.03553 0.004233 0.9 VDD 111.073,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][25]
0.861 0.03451 0.004471 0.9 VDD 113.323,82.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8613 0.03433 0.004369 0.9 VDD 113.413,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8593 0.03612 0.004594 0.9 VDD 113.053,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8602 0.03536 0.004468 0.9 VDD 112.963,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8599 0.03568 0.004376 0.9 VDD 116.653,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8595 0.03613 0.004416 0.9 VDD 112.963,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8606 0.03502 0.004365 0.9 VDD 115.753,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8627 0.03256 0.004784 0.9 VDD 116.293,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8622 0.03289 0.004916 0.9 VDD 113.323,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8631 0.03337 0.003524 0.9 VDD 108.643,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8617 0.03358 0.004667 0.9 VDD 111.163,77.136 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8634 0.03264 0.003973 0.9 VDD 107.563,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8636 0.03258 0.003801 0.9 VDD 116.743,78.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8636 0.03276 0.003609 0.9 VDD 109.183,78.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8573 0.03627 0.006457 0.9 VDD 117.013,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8601 0.03548 0.004451 0.9 VDD 113.773,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][9]
0.86 0.03589 0.004066 0.9 VDD 108.553,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8621 0.03423 0.003639 0.9 VDD 107.563,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8587 0.03517 0.006086 0.9 VDD 108.463,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8626 0.03348 0.003913 0.9 VDD 112.963,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8594 0.03613 0.004423 0.9 VDD 110.893,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8579 0.03511 0.007035 0.9 VDD 115.213,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8598 0.0357 0.004519 0.9 VDD 115.933,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8618 0.03505 0.003096 0.9 VDD 122.548,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U10
0.8612 0.03469 0.004107 0.9 VDD 118.993,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U12
0.8609 0.03485 0.004217 0.9 VDD 118.048,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U13
0.8617 0.03477 0.003551 0.9 VDD 118.543,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U14
0.8614 0.03488 0.003693 0.9 VDD 120.478,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U15
0.8615 0.03542 0.003057 0.9 VDD 117.958,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U17
0.8606 0.03527 0.004149 0.9 VDD 118.633,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U18
0.8613 0.03563 0.003079 0.9 VDD 120.028,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U19
0.8602 0.03553 0.00426 0.9 VDD 117.373,87.504 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U21
0.8615 0.03499 0.003542 0.9 VDD 121.288,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U22
0.8619 0.03505 0.003083 0.9 VDD 120.523,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U23
0.8614 0.03554 0.003087 0.9 VDD 121.108,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U24
0.8612 0.03575 0.00307 0.9 VDD 119.083,89.232 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U25
0.8617 0.03522 0.003073 0.9 VDD 119.398,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U26
0.861 0.03518 0.003842 0.9 VDD 119.668,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U27
0.8612 0.03563 0.003184 0.9 VDD 120.028,89.808 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U28
0.8553 0.03779 0.006956 0.9 VDD 110.713,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U29
0.8608 0.03547 0.003706 0.9 VDD 109.813,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U30
0.8606 0.03505 0.004345 0.9 VDD 116.923,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U31
0.8624 0.03275 0.004876 0.9 VDD 114.763,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U32
0.8573 0.03537 0.007325 0.9 VDD 111.973,84.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U33
0.8601 0.03553 0.004373 0.9 VDD 112.513,86.352 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U34
0.8641 0.0326 0.003259 0.9 VDD 107.293,78.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U35
0.8618 0.03426 0.00395 0.9 VDD 109.633,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U36
0.8602 0.03565 0.004164 0.9 VDD 109.183,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U37
0.8614 0.03574 0.002875 0.9 VDD 114.493,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U38
0.8634 0.03273 0.003885 0.9 VDD 114.493,78.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U39
0.8615 0.03444 0.004014 0.9 VDD 110.083,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U40
0.8633 0.03277 0.003912 0.9 VDD 113.593,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U41
0.8584 0.03772 0.003921 0.9 VDD 113.773,85.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U42
0.8629 0.03279 0.004334 0.9 VDD 109.273,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U43
0.8624 0.03342 0.004225 0.9 VDD 113.773,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U44
0.8564 0.03739 0.00626 0.9 VDD 108.913,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U45
0.8597 0.03574 0.004577 0.9 VDD 114.313,88.080 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U46
0.8626 0.03285 0.004525 0.9 VDD 110.353,77.712 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U47
0.8606 0.03527 0.004129 0.9 VDD 109.543,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U48
0.8618 0.03437 0.003872 0.9 VDD 109.093,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U49
0.8613 0.03449 0.004178 0.9 VDD 111.253,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U50
0.8636 0.03277 0.0036 0.9 VDD 109.363,79.440 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U51
0.861 0.03542 0.003593 0.9 VDD 108.913,85.776 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U52
0.8586 0.03555 0.005889 0.9 VDD 118.363,84.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U53
0.8612 0.03462 0.004156 0.9 VDD 117.463,83.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U54
0.8621 0.03365 0.004213 0.9 VDD 117.553,81.744 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U55
0.8625 0.03333 0.004186 0.9 VDD 114.943,80.592 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U56
0.8611 0.03563 0.003307 0.9 VDD 106.843,86.928 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U57
0.8612 0.0345 0.004285 0.9 VDD 112.423,82.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U58
0.8633 0.03278 0.003893 0.9 VDD 113.233,78.864 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U59
0.8627 0.03334 0.003906 0.9 VDD 114.763,80.016 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U60
0.8609 0.03591 0.003177 0.9 VDD 118.903,90.384 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U61
0.8616 0.03532 0.003066 0.9 VDD 118.678,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U62
0.8614 0.03555 0.003046 0.9 VDD 117.058,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U63
0.8613 0.0357 0.00303 0.9 VDD 115.888,88.656 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/U64
0.8427 0.05239 0.004951 0.9 VDD 187.393,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/FE_PHC25_N55
0.8426 0.05244 0.004943 0.9 VDD 187.033,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00365
0.8444 0.05214 0.003447 0.9 VDD 189.013,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CTS_cdb_buf_00366
0.8447 0.05238 0.002897 0.9 VDD 188.428,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/clk_en_reg
0.8427 0.05263 0.004642 0.9 VDD 184.828,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U2
0.8445 0.05264 0.002881 0.9 VDD 187.078,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/cg_cell/U3
0.8424 0.05266 0.004891 0.9 VDD 186.043,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8425 0.05258 0.004951 0.9 VDD 187.393,157.200 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8436 0.05282 0.003546 0.9 VDD 185.953,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Pop_Pointer_CS_reg[0]
0.8443 0.05294 0.002785 0.9 VDD 184.153,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[1]
0.8426 0.0526 0.004843 0.9 VDD 185.683,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/Push_Pointer_CS_reg[0]
0.8438 0.05289 0.003307 0.9 VDD 182.893,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/CS_reg[0]
0.8444 0.05273 0.002865 0.9 VDD 186.538,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U3
0.8465 0.05068 0.002796 0.9 VDD 184.468,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U4
0.8465 0.05066 0.002853 0.9 VDD 186.178,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U6
0.8443 0.0528 0.00285 0.9 VDD 186.088,154.896 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U7
0.8439 0.05258 0.003506 0.9 VDD 187.348,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U8
0.8441 0.0524 0.003506 0.9 VDD 187.348,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U9
0.844 0.05244 0.003516 0.9 VDD 187.033,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U11
0.8427 0.05235 0.004936 0.9 VDD 187.663,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U12
0.8439 0.05255 0.003541 0.9 VDD 186.178,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U13
0.8465 0.05066 0.002836 0.9 VDD 185.638,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U14
0.8439 0.0526 0.003526 0.9 VDD 185.683,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U15
0.8466 0.05068 0.00276 0.9 VDD 183.973,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U16
0.844 0.0525 0.003529 0.9 VDD 186.583,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U17
0.8429 0.05263 0.004429 0.9 VDD 183.928,156.624 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U18
0.844 0.05262 0.003354 0.9 VDD 183.478,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U19
0.8441 0.05261 0.003318 0.9 VDD 183.028,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U20
0.844 0.05263 0.00339 0.9 VDD 183.928,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U21
0.8439 0.05261 0.003475 0.9 VDD 185.008,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U22
0.844 0.05262 0.003429 0.9 VDD 184.423,156.048 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U23
0.8436 0.05292 0.00344 0.9 VDD 184.558,155.472 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U24
0.8466 0.05069 0.002698 0.9 VDD 183.523,154.320 core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/b_buffer_i/buffer_i/U25
0.8652 0.03012 0.0047 0.9 VDD 181.678,67.344 core_region_i/instr_mem/sp_ram_wrap_i/U2
0.8847 0.01191 0.003363 0.9 VDD 180.508,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00323
0.8866 0.01006 0.003296 0.9 VDD 180.013,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/CTS_cdb_buf_00324
0.8875 0.009756 0.002696 0.9 VDD 147.748,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC615_n401
0.8858 0.01142 0.0028 0.9 VDD 151.528,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC611_n468
0.8863 0.01075 0.002912 0.9 VDD 143.608,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC604_n45
0.8898 0.007736 0.002486 0.9 VDD 146.578,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC599_n1436
0.8911 0.006415 0.002444 0.9 VDD 137.488,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC597_A_Q_4
0.8922 0.005426 0.002362 0.9 VDD 142.258,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC596_A_Q_4
0.8894 0.008124 0.002487 0.9 VDD 154.588,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC595_A_Q_4
0.8873 0.009894 0.002814 0.9 VDD 153.508,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC586_n1414
0.8877 0.009574 0.002727 0.9 VDD 146.398,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC585_n1426
0.8872 0.009959 0.002879 0.9 VDD 141.718,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC576_n2221
0.8831 0.0138 0.00307 0.9 VDD 142.618,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC572_n397
0.8858 0.01131 0.002918 0.9 VDD 142.618,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC552_n38
0.8851 0.01203 0.002904 0.9 VDD 151.888,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC550_n415
0.8826 0.01425 0.003197 0.9 VDD 151.078,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC544_n35
0.8837 0.01323 0.00308 0.9 VDD 143.338,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC534_n478
0.8882 0.00902 0.002761 0.9 VDD 143.698,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC533_n48
0.8862 0.01096 0.002869 0.9 VDD 153.418,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC529_n408
0.8868 0.01039 0.002858 0.9 VDD 168.088,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC528_n1441
0.8875 0.009953 0.002581 0.9 VDD 149.278,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC526_n1430
0.8842 0.01273 0.003028 0.9 VDD 153.508,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC523_n1397
0.8905 0.00695 0.002553 0.9 VDD 143.788,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC492_n359
0.8905 0.006878 0.002585 0.9 VDD 142.528,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC491_A_Q_0
0.8885 0.008796 0.002704 0.9 VDD 142.708,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC466_n2161
0.8883 0.009021 0.002647 0.9 VDD 165.118,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC459_A_Q_1
0.8887 0.008669 0.002624 0.9 VDD 167.188,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC457_n1764
0.8899 0.007678 0.002381 0.9 VDD 146.128,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC455_n423
0.8906 0.006903 0.002455 0.9 VDD 142.888,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC452_A_Q_6
0.8871 0.01017 0.00275 0.9 VDD 145.048,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC450_n1818
0.887 0.01016 0.002796 0.9 VDD 155.848,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC443_n2103
0.8905 0.006919 0.002574 0.9 VDD 143.158,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC439_A_Q_9
0.89 0.007606 0.002409 0.9 VDD 145.048,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC429_n154
0.8902 0.007516 0.00224 0.9 VDD 149.458,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC417_A_Q_2
0.8923 0.00531 0.00237 0.9 VDD 141.088,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC415_n1852
0.8875 0.009685 0.002836 0.9 VDD 156.838,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC410_A_Q_5
0.8869 0.01017 0.002958 0.9 VDD 155.938,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC407_n2106
0.8923 0.00529 0.00237 0.9 VDD 140.908,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC288_n704
0.891 0.006654 0.002352 0.9 VDD 152.698,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC273_A_Q_3
0.8882 0.008977 0.00285 0.9 VDD 157.198,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/FE_OFC266_n2146
0.8869 0.01016 0.002903 0.9 VDD 181.813,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/clk_gate_A_Q_reg/latch
0.8838 0.01254 0.003658 0.9 VDD 183.253,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[8]
0.884 0.01254 0.003474 0.9 VDD 183.163,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[7]
0.884 0.01241 0.003575 0.9 VDD 180.823,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[6]
0.8845 0.01194 0.003566 0.9 VDD 180.733,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[5]
0.8846 0.012 0.003433 0.9 VDD 181.633,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[4]
0.8842 0.01231 0.003481 0.9 VDD 181.543,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[3]
0.8847 0.01236 0.002965 0.9 VDD 182.533,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[2]
0.8843 0.012 0.003658 0.9 VDD 183.253,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[1]
0.8842 0.01241 0.003433 0.9 VDD 180.823,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[0]
0.8844 0.01248 0.003088 0.9 VDD 182.623,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/A_Q_reg[9]
0.8864 0.0107 0.002948 0.9 VDD 155.713,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U6
0.8864 0.01068 0.00289 0.9 VDD 155.578,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U7
0.8878 0.009481 0.002734 0.9 VDD 154.993,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U8
0.8891 0.008414 0.002482 0.9 VDD 146.713,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U10
0.8912 0.006246 0.002536 0.9 VDD 144.193,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U13
0.889 0.00835 0.002601 0.9 VDD 146.263,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U16
0.8899 0.007805 0.002337 0.9 VDD 151.798,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U18
0.8905 0.006936 0.002565 0.9 VDD 143.473,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U19
0.8881 0.00913 0.002759 0.9 VDD 144.193,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U22
0.8842 0.01276 0.003011 0.9 VDD 146.173,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U23
0.8905 0.006968 0.002536 0.9 VDD 144.193,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U24
0.8883 0.009068 0.002652 0.9 VDD 146.893,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U26
0.8904 0.007166 0.002397 0.9 VDD 146.893,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U27
0.8903 0.00745 0.002292 0.9 VDD 148.963,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U29
0.8895 0.0081 0.002386 0.9 VDD 149.503,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U31
0.885 0.01206 0.00292 0.9 VDD 152.293,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U32
0.89 0.007533 0.002435 0.9 VDD 143.923,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U33
0.8904 0.007291 0.00233 0.9 VDD 147.793,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U34
0.8899 0.007569 0.002543 0.9 VDD 144.463,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U37
0.8883 0.009 0.002702 0.9 VDD 143.608,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U38
0.8885 0.008915 0.002627 0.9 VDD 145.318,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U41
0.8884 0.008883 0.00269 0.9 VDD 144.778,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U43
0.8884 0.008934 0.002677 0.9 VDD 145.678,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U44
0.8889 0.008508 0.002563 0.9 VDD 147.388,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U45
0.8844 0.01259 0.00304 0.9 VDD 151.798,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U46
0.8911 0.006611 0.002336 0.9 VDD 152.383,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U48
0.8884 0.00902 0.002592 0.9 VDD 146.533,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U50
0.8889 0.00871 0.002409 0.9 VDD 148.873,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U51
0.8882 0.009255 0.002527 0.9 VDD 148.333,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U52
0.8873 0.01005 0.002652 0.9 VDD 150.088,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U53
0.8897 0.008035 0.002292 0.9 VDD 148.963,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U54
0.8871 0.01006 0.002873 0.9 VDD 143.293,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U55
0.8833 0.01357 0.003128 0.9 VDD 149.053,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U56
0.8864 0.01071 0.002917 0.9 VDD 142.843,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U57
0.8857 0.01134 0.002916 0.9 VDD 143.113,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U58
0.8857 0.01133 0.002981 0.9 VDD 142.978,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U59
0.8852 0.01193 0.002857 0.9 VDD 150.808,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U60
0.8844 0.01263 0.002985 0.9 VDD 152.203,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U61
0.8878 0.009477 0.002675 0.9 VDD 145.813,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U64
0.8883 0.00915 0.002558 0.9 VDD 147.523,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U65
0.8861 0.01103 0.00286 0.9 VDD 147.658,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U66
0.887 0.01019 0.002838 0.9 VDD 145.543,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U68
0.8842 0.01272 0.003087 0.9 VDD 145.498,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U69
0.8847 0.01237 0.002913 0.9 VDD 149.053,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U71
0.8892 0.008211 0.002554 0.9 VDD 144.013,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U72
0.8864 0.01073 0.002874 0.9 VDD 143.203,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U73
0.8879 0.009344 0.002748 0.9 VDD 145.183,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U74
0.8847 0.01226 0.002998 0.9 VDD 147.703,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U75
0.8864 0.01076 0.002867 0.9 VDD 143.833,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U76
0.8847 0.01243 0.002899 0.9 VDD 149.728,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U77
0.8845 0.01255 0.00295 0.9 VDD 151.258,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U78
0.8863 0.01073 0.002962 0.9 VDD 156.073,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U79
0.8885 0.009005 0.002468 0.9 VDD 151.123,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U81
0.8848 0.01227 0.002937 0.9 VDD 147.793,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U83
0.8885 0.008847 0.002697 0.9 VDD 144.193,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U84
0.8877 0.009605 0.002658 0.9 VDD 146.623,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U85
0.8876 0.009727 0.002636 0.9 VDD 147.523,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U86
0.8871 0.01013 0.002757 0.9 VDD 144.373,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U87
0.8842 0.01275 0.003086 0.9 VDD 146.083,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U88
0.8828 0.0141 0.003124 0.9 VDD 148.063,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U91
0.8849 0.01209 0.002971 0.9 VDD 145.273,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U92
0.8821 0.01474 0.003197 0.9 VDD 149.188,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U94
0.8841 0.01276 0.003103 0.9 VDD 153.958,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U95
0.8842 0.01279 0.003056 0.9 VDD 154.453,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U96
0.8888 0.008607 0.00257 0.9 VDD 159.808,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U97
0.8892 0.008183 0.002664 0.9 VDD 143.518,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U101
0.8872 0.01005 0.002762 0.9 VDD 143.113,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U102
0.8878 0.009458 0.002739 0.9 VDD 145.723,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U105
0.8888 0.008655 0.002522 0.9 VDD 148.468,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U106
0.886 0.01123 0.002734 0.9 VDD 149.638,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U108
0.8828 0.01405 0.00318 0.9 VDD 147.118,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U109
0.8848 0.0122 0.002981 0.9 VDD 153.958,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U110
0.887 0.01026 0.002726 0.9 VDD 146.443,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U111
0.8894 0.008207 0.002414 0.9 VDD 150.403,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U112
0.8863 0.01089 0.002842 0.9 VDD 152.653,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U113
0.8862 0.01095 0.002804 0.9 VDD 153.373,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U115
0.8879 0.009412 0.002696 0.9 VDD 154.408,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U119
0.8867 0.01051 0.002843 0.9 VDD 153.958,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U120
0.8865 0.01057 0.002879 0.9 VDD 154.543,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U121
0.8875 0.009852 0.002625 0.9 VDD 169.213,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U122
0.8888 0.008573 0.002639 0.9 VDD 153.553,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U124
0.888 0.009347 0.002697 0.9 VDD 153.868,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U126
0.89 0.007689 0.002295 0.9 VDD 150.853,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U127
0.8897 0.007944 0.00237 0.9 VDD 152.968,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U129
0.8892 0.008433 0.002348 0.9 VDD 152.338,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U130
0.8894 0.008276 0.0023 0.9 VDD 150.988,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U131
0.8879 0.009542 0.002512 0.9 VDD 150.628,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U132
0.8878 0.009654 0.002566 0.9 VDD 151.528,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U134
0.8873 0.009989 0.002721 0.9 VDD 154.318,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U135
0.8868 0.01037 0.002794 0.9 VDD 147.523,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U136
0.8854 0.01167 0.002895 0.9 VDD 154.183,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U137
0.8896 0.008154 0.00226 0.9 VDD 149.953,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U138
0.8887 0.008829 0.002467 0.9 VDD 149.773,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U139
0.8864 0.01064 0.002914 0.9 VDD 155.128,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U140
0.8875 0.009652 0.002821 0.9 VDD 156.523,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U141
0.8864 0.01085 0.002755 0.9 VDD 152.248,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U142
0.8859 0.01134 0.002766 0.9 VDD 150.718,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U145
0.8854 0.01164 0.002977 0.9 VDD 153.823,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U146
0.8827 0.01414 0.003127 0.9 VDD 148.873,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U147
0.8827 0.01419 0.003129 0.9 VDD 149.908,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U149
0.8826 0.01423 0.003141 0.9 VDD 150.718,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U150
0.8835 0.01336 0.003142 0.9 VDD 153.823,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U154
0.8824 0.01438 0.003172 0.9 VDD 154.138,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U155
0.8872 0.01017 0.002649 0.9 VDD 151.078,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U156
0.8875 0.009732 0.002725 0.9 VDD 152.158,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U157
0.887 0.01029 0.002719 0.9 VDD 152.068,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U158
0.8825 0.01429 0.003192 0.9 VDD 152.023,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U159
0.8839 0.01299 0.003066 0.9 VDD 148.918,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U160
0.883 0.01382 0.003166 0.9 VDD 153.148,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U162
0.8866 0.01071 0.002689 0.9 VDD 150.853,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U163
0.8864 0.01078 0.0028 0.9 VDD 151.528,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U164
0.8839 0.01311 0.002997 0.9 VDD 150.448,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U166
0.8858 0.01138 0.002869 0.9 VDD 151.078,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U167
0.8826 0.01426 0.003148 0.9 VDD 151.348,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U168
0.8854 0.01163 0.002942 0.9 VDD 147.523,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U172
0.8831 0.01371 0.003147 0.9 VDD 151.258,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U173
0.8832 0.01372 0.003094 0.9 VDD 151.483,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U174
0.8829 0.01394 0.003178 0.9 VDD 155.218,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U175
0.887 0.01021 0.002817 0.9 VDD 156.388,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U176
0.888 0.009296 0.002688 0.9 VDD 144.958,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U178
0.8863 0.01084 0.002893 0.9 VDD 145.543,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U179
0.8857 0.01145 0.002897 0.9 VDD 145.228,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U180
0.8885 0.008864 0.002646 0.9 VDD 144.463,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U181
0.887 0.01014 0.002857 0.9 VDD 144.508,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U182
0.8836 0.0133 0.003096 0.9 VDD 144.598,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U184
0.8849 0.01218 0.002953 0.9 VDD 146.758,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U185
0.8849 0.01209 0.003015 0.9 VDD 145.318,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U186
0.8888 0.008847 0.002377 0.9 VDD 149.908,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U187
0.8857 0.01136 0.00298 0.9 VDD 143.473,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U188
0.885 0.01199 0.002981 0.9 VDD 143.158,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U191
0.8849 0.01213 0.002961 0.9 VDD 146.218,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U192
0.8856 0.01139 0.002978 0.9 VDD 144.148,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U193
0.8834 0.01345 0.003119 0.9 VDD 147.253,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U194
0.8828 0.01404 0.003116 0.9 VDD 146.848,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U195
0.8828 0.014 0.003169 0.9 VDD 146.128,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U196
0.8836 0.01327 0.003085 0.9 VDD 144.058,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U197
0.8849 0.01205 0.003018 0.9 VDD 144.418,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U198
0.8882 0.00912 0.002698 0.9 VDD 144.148,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U200
0.8869 0.01026 0.002819 0.9 VDD 146.443,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U201
0.8862 0.01093 0.002877 0.9 VDD 146.713,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U202
0.8864 0.01078 0.002859 0.9 VDD 144.373,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U203
0.883 0.01394 0.003101 0.9 VDD 145.048,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U204
0.8836 0.01334 0.003088 0.9 VDD 145.363,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U205
0.8842 0.01269 0.003087 0.9 VDD 145.003,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U206
0.885 0.01206 0.002975 0.9 VDD 144.688,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U207
0.8846 0.01229 0.003072 0.9 VDD 155.083,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U209
0.8846 0.01233 0.003031 0.9 VDD 155.578,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U210
0.8841 0.01284 0.003073 0.9 VDD 155.128,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U211
0.8905 0.007033 0.002454 0.9 VDD 145.813,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U212
0.8917 0.006014 0.00232 0.9 VDD 152.428,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U213
0.8906 0.00685 0.002593 0.9 VDD 165.883,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U214
0.8881 0.009271 0.002619 0.9 VDD 169.573,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U215
0.8906 0.007037 0.002319 0.9 VDD 167.728,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U217
0.8901 0.007638 0.00225 0.9 VDD 175.018,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U219
0.8902 0.007402 0.002398 0.9 VDD 153.463,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U220
0.8918 0.005823 0.002349 0.9 VDD 152.968,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U221
0.8902 0.007271 0.002556 0.9 VDD 167.863,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U222
0.8882 0.009201 0.002639 0.9 VDD 168.178,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U224
0.89 0.007527 0.002438 0.9 VDD 171.868,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U225
0.8899 0.007644 0.002491 0.9 VDD 169.573,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U227
0.8897 0.007918 0.0024 0.9 VDD 172.948,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U228
0.8894 0.008185 0.00237 0.9 VDD 180.013,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U230
0.8902 0.007325 0.002511 0.9 VDD 168.763,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U231
0.8901 0.007364 0.002495 0.9 VDD 169.438,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U232
0.8903 0.007139 0.002593 0.9 VDD 165.883,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U234
0.8894 0.008237 0.002374 0.9 VDD 180.418,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U236
0.8881 0.0094 0.002509 0.9 VDD 171.688,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U238
0.8898 0.007727 0.00245 0.9 VDD 171.013,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U240
0.8889 0.008757 0.002376 0.9 VDD 176.908,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U241
0.8915 0.006113 0.002372 0.9 VDD 153.148,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U243
0.8901 0.007471 0.002431 0.9 VDD 172.048,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U245
0.8902 0.007345 0.002475 0.9 VDD 170.833,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U246
0.8901 0.007433 0.002478 0.9 VDD 170.743,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U250
0.8907 0.006976 0.002313 0.9 VDD 168.223,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U252
0.8882 0.009163 0.00262 0.9 VDD 167.503,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U253
0.8881 0.009303 0.002555 0.9 VDD 170.248,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U254
0.8886 0.008791 0.002562 0.9 VDD 170.023,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U255
0.8902 0.007598 0.002166 0.9 VDD 176.998,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U257
0.8902 0.00763 0.0022 0.9 VDD 175.783,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U258
0.8901 0.007391 0.002503 0.9 VDD 169.933,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U260
0.89 0.007636 0.002388 0.9 VDD 173.038,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U263
0.8897 0.007947 0.002333 0.9 VDD 176.683,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U264
0.8887 0.008604 0.002685 0.9 VDD 165.883,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U265
0.8878 0.009829 0.002391 0.9 VDD 179.023,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U267
0.8872 0.009996 0.002807 0.9 VDD 180.418,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U268
0.8896 0.008029 0.002326 0.9 VDD 179.518,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U271
0.8896 0.008092 0.002327 0.9 VDD 179.608,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U272
0.8901 0.007317 0.002538 0.9 VDD 168.628,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U273
0.8904 0.007225 0.002365 0.9 VDD 169.573,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U275
0.8905 0.007114 0.002383 0.9 VDD 168.448,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U276
0.8906 0.007067 0.002357 0.9 VDD 167.278,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U279
0.8898 0.007883 0.002293 0.9 VDD 177.088,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U282
0.8898 0.007952 0.002282 0.9 VDD 179.608,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U284
0.8897 0.008064 0.002284 0.9 VDD 179.968,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U285
0.8895 0.008133 0.002337 0.9 VDD 180.868,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U286
0.8893 0.008349 0.002351 0.9 VDD 182.938,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U288
0.8894 0.008293 0.002347 0.9 VDD 181.408,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U290
0.8893 0.00835 0.002351 0.9 VDD 182.173,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U291
0.8901 0.007553 0.002396 0.9 VDD 172.858,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U292
0.8904 0.007395 0.002188 0.9 VDD 174.568,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U294
0.8904 0.00742 0.002191 0.9 VDD 173.578,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U295
0.8903 0.007395 0.002285 0.9 VDD 172.588,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U298
0.8902 0.007499 0.00228 0.9 VDD 172.948,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U299
0.8902 0.007607 0.002221 0.9 VDD 174.703,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U300
0.8896 0.008095 0.002334 0.9 VDD 180.373,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U301
0.8899 0.007712 0.002353 0.9 VDD 173.893,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U304
0.89 0.007694 0.002281 0.9 VDD 174.298,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U305
0.8891 0.008564 0.002367 0.9 VDD 174.478,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U307
0.8887 0.008729 0.002603 0.9 VDD 168.448,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U308
0.89 0.007448 0.002544 0.9 VDD 166.423,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U309
0.8903 0.007193 0.002555 0.9 VDD 166.693,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U310
0.89 0.007477 0.002552 0.9 VDD 166.873,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U311
0.8904 0.007004 0.002566 0.9 VDD 167.368,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U313
0.8896 0.007978 0.002379 0.9 VDD 173.578,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U314
0.8892 0.008368 0.002462 0.9 VDD 172.228,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U316
0.8912 0.006193 0.002563 0.9 VDD 143.518,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U317
0.8893 0.008365 0.002371 0.9 VDD 182.173,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U320
0.8894 0.008245 0.002344 0.9 VDD 180.778,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U322
0.8893 0.008307 0.002379 0.9 VDD 181.363,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U323
0.8899 0.007655 0.00248 0.9 VDD 169.753,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U324
0.8899 0.007576 0.002507 0.9 VDD 168.448,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U325
0.8886 0.008897 0.002487 0.9 VDD 171.598,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U326
0.8887 0.008566 0.002696 0.9 VDD 165.298,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U327
0.8883 0.009308 0.002392 0.9 VDD 174.793,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U328
0.8894 0.008263 0.002378 0.9 VDD 181.003,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U329
0.8885 0.009046 0.002414 0.9 VDD 181.048,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U330
0.8898 0.007697 0.002466 0.9 VDD 170.473,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U331
0.8897 0.007869 0.002404 0.9 VDD 172.453,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U332
0.8896 0.008036 0.002357 0.9 VDD 174.208,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U333
0.8887 0.008585 0.002692 0.9 VDD 165.568,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U334
0.8898 0.007767 0.002442 0.9 VDD 171.418,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U335
0.8918 0.005878 0.002331 0.9 VDD 153.373,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U336
0.8916 0.006022 0.002384 0.9 VDD 154.498,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U337
0.8895 0.007926 0.002556 0.9 VDD 165.613,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U338
0.8895 0.007976 0.002545 0.9 VDD 166.378,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U339
0.8887 0.008758 0.002586 0.9 VDD 169.168,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U340
0.8892 0.008457 0.002391 0.9 VDD 173.218,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U341
0.8893 0.008256 0.002453 0.9 VDD 170.968,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U343
0.8884 0.009239 0.002377 0.9 VDD 174.253,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U344
0.8846 0.0124 0.003034 0.9 VDD 167.458,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U346
0.8905 0.007073 0.002397 0.9 VDD 167.368,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U347
0.8893 0.008336 0.002343 0.9 VDD 183.658,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U350
0.8895 0.008181 0.00234 0.9 VDD 181.498,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U352
0.8893 0.008355 0.002344 0.9 VDD 183.028,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U353
0.8898 0.007936 0.002305 0.9 VDD 176.998,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U354
0.8896 0.008037 0.002348 0.9 VDD 177.808,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U355
0.89 0.007783 0.002218 0.9 VDD 177.538,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U358
0.8897 0.007978 0.002343 0.9 VDD 177.493,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U359
0.8894 0.00826 0.002376 0.9 VDD 176.908,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U360
0.8903 0.007225 0.002513 0.9 VDD 169.573,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U362
0.89 0.007624 0.002389 0.9 VDD 172.903,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U364
0.89 0.007633 0.002359 0.9 VDD 173.668,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U366
0.8874 0.00984 0.002805 0.9 VDD 168.943,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U367
0.8896 0.008071 0.002324 0.9 VDD 174.613,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U370
0.8896 0.008098 0.002336 0.9 VDD 174.928,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U371
0.8891 0.008464 0.002406 0.9 VDD 179.608,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U372
0.8899 0.007806 0.002289 0.9 VDD 176.863,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U374
0.8901 0.00769 0.00225 0.9 VDD 176.458,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U375
0.8898 0.007962 0.002275 0.9 VDD 178.708,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U376
0.8895 0.008163 0.00236 0.9 VDD 179.428,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U377
0.8899 0.007817 0.002318 0.9 VDD 175.108,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U378
0.8898 0.007897 0.00233 0.9 VDD 176.548,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U379
0.8898 0.007848 0.002312 0.9 VDD 175.468,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U380
0.8895 0.0082 0.002331 0.9 VDD 176.143,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U381
0.889 0.008623 0.002343 0.9 VDD 175.198,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U382
0.8877 0.009679 0.002645 0.9 VDD 165.973,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U383
0.8875 0.00979 0.002714 0.9 VDD 176.278,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U384
0.8877 0.009713 0.002559 0.9 VDD 175.333,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U385
0.8879 0.009671 0.002391 0.9 VDD 174.838,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U386
0.8871 0.01009 0.002813 0.9 VDD 180.508,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U387
0.8857 0.01153 0.002811 0.9 VDD 171.643,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U390
0.8867 0.01049 0.002764 0.9 VDD 171.193,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U391
0.886 0.01121 0.002754 0.9 VDD 172.858,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U392
0.8861 0.01113 0.002783 0.9 VDD 172.273,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U394
0.8829 0.01408 0.002997 0.9 VDD 172.138,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U395
0.8881 0.009331 0.002593 0.9 VDD 170.833,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U396
0.8851 0.01203 0.002826 0.9 VDD 171.958,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U398
0.8868 0.01041 0.002812 0.9 VDD 168.718,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U399
0.8868 0.01043 0.002819 0.9 VDD 169.483,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U400
0.888 0.009429 0.002565 0.9 VDD 172.003,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U402
0.8868 0.01045 0.002755 0.9 VDD 170.383,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U403
0.8876 0.009808 0.002637 0.9 VDD 168.313,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U404
0.8849 0.01236 0.002778 0.9 VDD 177.448,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U405
0.8833 0.01369 0.002988 0.9 VDD 172.408,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U406
0.8832 0.01382 0.002951 0.9 VDD 173.533,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U407
0.8857 0.01139 0.002926 0.9 VDD 168.358,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U409
0.8849 0.01231 0.002765 0.9 VDD 176.458,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U411
0.8853 0.01191 0.002748 0.9 VDD 175.603,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U413
0.8845 0.01277 0.002751 0.9 VDD 175.513,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U414
0.8862 0.0109 0.002908 0.9 VDD 168.943,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U415
0.8828 0.01425 0.002915 0.9 VDD 175.468,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U417
0.8863 0.01095 0.002775 0.9 VDD 170.878,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U418
0.8852 0.01197 0.002856 0.9 VDD 171.103,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U419
0.8856 0.01161 0.002775 0.9 VDD 172.453,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U420
0.8851 0.01219 0.002723 0.9 VDD 174.433,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U421
0.8857 0.01143 0.002897 0.9 VDD 169.618,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U422
0.8857 0.01141 0.002904 0.9 VDD 169.078,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U423
0.8854 0.01185 0.00271 0.9 VDD 174.928,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U424
0.8849 0.01219 0.002916 0.9 VDD 178.888,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U425
0.8843 0.0129 0.002845 0.9 VDD 177.988,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U428
0.8856 0.01169 0.002733 0.9 VDD 173.263,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U429
0.8839 0.01328 0.002824 0.9 VDD 176.143,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U433
0.885 0.01225 0.002751 0.9 VDD 175.513,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U437
0.8829 0.01413 0.002998 0.9 VDD 176.458,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U438
0.8826 0.0143 0.003119 0.9 VDD 178.168,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U439
0.8826 0.01441 0.002956 0.9 VDD 179.338,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U440
0.8851 0.01163 0.003293 0.9 VDD 179.068,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U442
0.8862 0.01103 0.002815 0.9 VDD 171.553,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U443
0.8845 0.01274 0.002742 0.9 VDD 174.973,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U444
0.8818 0.01517 0.003041 0.9 VDD 174.748,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U448
0.8829 0.01415 0.002993 0.9 VDD 173.308,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U450
0.8832 0.01388 0.002904 0.9 VDD 174.118,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U451
0.8839 0.01317 0.002909 0.9 VDD 173.983,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U452
0.8852 0.01195 0.002877 0.9 VDD 170.383,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U453
0.8851 0.01213 0.002766 0.9 VDD 173.443,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U454
0.8826 0.0144 0.002954 0.9 VDD 178.978,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U457
0.8827 0.01431 0.00295 0.9 VDD 178.258,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U458
0.884 0.01322 0.002805 0.9 VDD 175.018,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U459
0.8834 0.0134 0.003199 0.9 VDD 179.338,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U460
0.8826 0.01443 0.002958 0.9 VDD 179.833,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U461
0.8822 0.01452 0.003281 0.9 VDD 180.553,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U463
0.8812 0.0158 0.003042 0.9 VDD 179.608,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U465
0.8842 0.01301 0.002801 0.9 VDD 180.238,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U466
0.8842 0.01297 0.002856 0.9 VDD 179.338,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U467
0.8842 0.01294 0.002851 0.9 VDD 178.708,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U468
0.8842 0.01296 0.002795 0.9 VDD 179.203,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U469
0.8845 0.01261 0.002882 0.9 VDD 172.858,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U470
0.8833 0.0137 0.002958 0.9 VDD 172.453,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U471
0.8847 0.01246 0.002797 0.9 VDD 179.518,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U472
0.8872 0.01015 0.002686 0.9 VDD 172.093,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U474
0.8861 0.0113 0.002651 0.9 VDD 175.108,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U475
0.8866 0.01078 0.002585 0.9 VDD 174.973,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U476
0.8865 0.01085 0.002649 0.9 VDD 175.333,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U478
0.8851 0.01208 0.002851 0.9 VDD 177.538,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U479
0.8857 0.01148 0.002775 0.9 VDD 176.053,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U480
0.8862 0.01117 0.002581 0.9 VDD 174.478,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U481
0.8851 0.01203 0.002824 0.9 VDD 176.998,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U483
0.886 0.01114 0.002893 0.9 VDD 176.728,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U484
0.8865 0.01092 0.002611 0.9 VDD 175.648,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U485
0.8857 0.01128 0.003009 0.9 VDD 177.403,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U487
0.8851 0.01183 0.003027 0.9 VDD 177.808,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U488
0.8854 0.01172 0.002878 0.9 VDD 176.728,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U489
0.8847 0.01253 0.002804 0.9 VDD 180.868,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U490
0.8849 0.01223 0.002902 0.9 VDD 180.868,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U491
0.8849 0.01218 0.002884 0.9 VDD 180.418,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U492
0.8846 0.01235 0.003016 0.9 VDD 181.003,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U494
0.8845 0.01271 0.002822 0.9 VDD 174.388,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U495
0.8832 0.01393 0.002886 0.9 VDD 174.613,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U496
0.8866 0.01066 0.002733 0.9 VDD 172.003,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U497
0.8845 0.01266 0.002853 0.9 VDD 173.623,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U498
0.8864 0.01097 0.002627 0.9 VDD 173.488,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U499
0.8873 0.00988 0.002773 0.9 VDD 169.888,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U500
0.8828 0.01429 0.002929 0.9 VDD 176.368,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U502
0.8822 0.01477 0.003001 0.9 VDD 177.268,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U503
0.8822 0.01481 0.002968 0.9 VDD 178.528,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U504
0.8829 0.01422 0.002905 0.9 VDD 174.838,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U506
0.8829 0.01412 0.002978 0.9 VDD 172.723,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U507
0.8823 0.01469 0.002998 0.9 VDD 174.838,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U508
0.8822 0.01484 0.002991 0.9 VDD 179.518,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U509
0.886 0.01131 0.002669 0.9 VDD 173.578,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U510
0.8811 0.01583 0.003032 0.9 VDD 181.048,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U511
0.884 0.01316 0.002848 0.9 VDD 173.758,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U512
0.8852 0.01191 0.002905 0.9 VDD 169.303,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U513
0.8839 0.01325 0.002815 0.9 VDD 175.558,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U514
0.8839 0.01323 0.002904 0.9 VDD 175.198,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U515
0.8812 0.01566 0.003109 0.9 VDD 174.298,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U516
0.8817 0.01529 0.003043 0.9 VDD 178.978,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U518
0.8817 0.01527 0.003044 0.9 VDD 178.168,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U519
0.8823 0.01464 0.003039 0.9 VDD 173.488,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U520
0.8818 0.01519 0.002999 0.9 VDD 175.108,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U521
0.8817 0.01524 0.003044 0.9 VDD 176.908,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U522
0.8812 0.01576 0.003044 0.9 VDD 178.033,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U523
0.8816 0.01532 0.003038 0.9 VDD 180.238,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U524
0.8817 0.01534 0.002981 0.9 VDD 181.048,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U525
0.8821 0.01488 0.002979 0.9 VDD 181.273,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U526
0.8825 0.01459 0.002963 0.9 VDD 181.228,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U527
0.8909 0.006524 0.002569 0.9 VDD 138.523,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U528
0.8913 0.006145 0.002579 0.9 VDD 142.933,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U529
0.8886 0.008723 0.002704 0.9 VDD 142.348,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U531
0.8893 0.007967 0.0027 0.9 VDD 140.278,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U534
0.8915 0.006098 0.002361 0.9 VDD 142.393,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U535
0.8911 0.006451 0.00245 0.9 VDD 137.803,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U538
0.8914 0.006048 0.002588 0.9 VDD 141.853,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U539
0.8905 0.0069 0.00258 0.9 VDD 142.843,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U541
0.8859 0.01115 0.002909 0.9 VDD 140.143,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U544
0.8911 0.006489 0.002455 0.9 VDD 138.163,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U545
0.89 0.00747 0.002574 0.9 VDD 143.023,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U546
0.8886 0.008713 0.002704 0.9 VDD 142.348,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U547
0.8884 0.008878 0.002762 0.9 VDD 143.068,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U548
0.8904 0.007059 0.002568 0.9 VDD 138.433,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U549
0.886 0.01107 0.002953 0.9 VDD 138.973,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U550
0.8917 0.005983 0.002362 0.9 VDD 141.178,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U551
0.8914 0.005988 0.002587 0.9 VDD 141.223,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U552
0.8893 0.008019 0.002699 0.9 VDD 140.953,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U554
0.8901 0.007318 0.00259 0.9 VDD 141.178,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U555
0.8893 0.008089 0.002585 0.9 VDD 141.988,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U556
0.8902 0.007383 0.002462 0.9 VDD 141.943,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U558
0.8894 0.00794 0.002698 0.9 VDD 139.963,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U560
0.8903 0.007208 0.002465 0.9 VDD 139.963,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U561
0.8893 0.007988 0.0027 0.9 VDD 140.548,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U562
0.8904 0.007188 0.002406 0.9 VDD 133.078,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U564
0.8906 0.006979 0.002448 0.9 VDD 137.668,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U565
0.89 0.007449 0.002578 0.9 VDD 142.753,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U566
0.8899 0.007489 0.002569 0.9 VDD 143.293,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U567
0.8894 0.007984 0.00259 0.9 VDD 140.503,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U569
0.8889 0.008333 0.002754 0.9 VDD 140.728,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U570
0.89 0.007372 0.002586 0.9 VDD 141.808,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U572
0.8897 0.007838 0.002511 0.9 VDD 132.988,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U573
0.8892 0.008148 0.002673 0.9 VDD 142.933,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U575
0.8893 0.008137 0.002578 0.9 VDD 142.753,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U576
0.8887 0.008631 0.002696 0.9 VDD 141.088,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U577
0.8893 0.008053 0.002695 0.9 VDD 141.448,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U579
0.8908 0.00666 0.002582 0.9 VDD 140.008,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U580
0.8887 0.008635 0.002697 0.9 VDD 141.133,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U581
0.8894 0.008034 0.00259 0.9 VDD 141.178,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U582
0.8901 0.007463 0.002454 0.9 VDD 142.933,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U583
0.8902 0.007213 0.002587 0.9 VDD 140.008,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U584
0.8909 0.00668 0.002465 0.9 VDD 140.233,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U585
0.8906 0.006818 0.002588 0.9 VDD 141.808,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U586
0.8908 0.006755 0.002465 0.9 VDD 141.088,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U587
0.8902 0.00731 0.002465 0.9 VDD 141.088,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U588
0.891 0.006558 0.00246 0.9 VDD 138.883,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U589
0.8904 0.007099 0.00246 0.9 VDD 138.838,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U590
0.8893 0.008107 0.002583 0.9 VDD 142.258,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U591
0.8888 0.00848 0.002689 0.9 VDD 139.243,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U592
0.8867 0.01044 0.002894 0.9 VDD 138.478,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U593
0.8894 0.008009 0.00259 0.9 VDD 140.818,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U594
0.8889 0.008448 0.002683 0.9 VDD 138.883,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U595
0.8871 0.01014 0.002778 0.9 VDD 134.788,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U596
0.8895 0.007795 0.002674 0.9 VDD 138.433,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U598
0.8897 0.007624 0.00263 0.9 VDD 136.813,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U599
0.8887 0.008607 0.002699 0.9 VDD 140.773,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U600
0.8888 0.008512 0.002694 0.9 VDD 139.603,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U601
0.8894 0.007972 0.002668 0.9 VDD 138.793,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U602
0.8895 0.007831 0.002682 0.9 VDD 138.793,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U605
0.8875 0.009725 0.002733 0.9 VDD 138.478,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U606
0.8886 0.008704 0.002687 0.9 VDD 142.078,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U607
0.8874 0.009711 0.002862 0.9 VDD 138.298,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U608
0.8877 0.009618 0.00271 0.9 VDD 137.218,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U611
0.8875 0.009618 0.002845 0.9 VDD 137.218,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U615
0.8865 0.01066 0.002879 0.9 VDD 141.898,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U617
0.8868 0.01035 0.002847 0.9 VDD 137.308,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U618
0.8888 0.008481 0.002698 0.9 VDD 141.358,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U619
0.8886 0.008665 0.002694 0.9 VDD 141.538,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U620
0.8874 0.009754 0.002868 0.9 VDD 138.838,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U621
0.889 0.008327 0.002652 0.9 VDD 137.578,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U622
0.8879 0.009454 0.002666 0.9 VDD 135.463,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U623
0.8892 0.008089 0.002688 0.9 VDD 141.988,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U624
0.8898 0.00751 0.00266 0.9 VDD 135.238,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U626
0.8879 0.009401 0.00265 0.9 VDD 134.923,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U627
0.8888 0.008549 0.002687 0.9 VDD 140.053,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U628
0.887 0.01023 0.002812 0.9 VDD 135.868,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U629
0.8871 0.01011 0.002769 0.9 VDD 134.518,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U630
0.8865 0.01071 0.00281 0.9 VDD 134.473,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U631
0.8871 0.01013 0.002816 0.9 VDD 134.698,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U632
0.8879 0.009361 0.002769 0.9 VDD 134.518,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U633
0.8899 0.007508 0.002597 0.9 VDD 135.778,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U634
0.8898 0.007632 0.002613 0.9 VDD 136.138,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U636
0.8896 0.007791 0.002567 0.9 VDD 138.388,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U638
0.8896 0.007836 0.002575 0.9 VDD 138.838,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U639
0.8894 0.008014 0.002551 0.9 VDD 134.518,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U640
0.8894 0.007888 0.002727 0.9 VDD 138.118,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U642
0.8896 0.007715 0.002654 0.9 VDD 137.668,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U643
0.89 0.00742 0.002582 0.9 VDD 142.393,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U644
0.8898 0.007624 0.002532 0.9 VDD 136.813,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U645
0.8897 0.007734 0.002556 0.9 VDD 137.848,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U646
0.8895 0.007916 0.002585 0.9 VDD 139.693,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U647
0.8905 0.006936 0.002543 0.9 VDD 137.263,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U648
0.8898 0.007677 0.002544 0.9 VDD 137.308,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U649
0.8901 0.007457 0.00249 0.9 VDD 135.328,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U650
0.8908 0.006724 0.002492 0.9 VDD 135.373,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U651
0.8905 0.007045 0.002457 0.9 VDD 138.298,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U652
0.8853 0.01174 0.00298 0.9 VDD 138.928,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U653
0.8901 0.007647 0.002277 0.9 VDD 174.478,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U655
0.8903 0.007534 0.002187 0.9 VDD 174.748,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U656
0.8899 0.00784 0.002299 0.9 VDD 176.593,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U657
0.8895 0.008159 0.002353 0.9 VDD 175.648,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U658
0.8899 0.007826 0.002285 0.9 VDD 175.738,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U659
0.8888 0.008817 0.002388 0.9 VDD 177.718,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U660
0.8888 0.008797 0.002379 0.9 VDD 177.448,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U661
0.8879 0.009565 0.002547 0.9 VDD 176.863,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U662
0.8895 0.008137 0.002322 0.9 VDD 175.378,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U664
0.8896 0.008036 0.002341 0.9 VDD 174.208,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U665
0.8897 0.007965 0.00237 0.9 VDD 173.443,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U666
0.8884 0.009144 0.002416 0.9 VDD 182.578,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U667
0.8892 0.008415 0.002401 0.9 VDD 178.933,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U668
0.8893 0.008354 0.002392 0.9 VDD 178.123,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U669
0.8886 0.009005 0.002411 0.9 VDD 180.418,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U670
0.8886 0.009008 0.002398 0.9 VDD 180.463,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U671
0.8892 0.008418 0.002373 0.9 VDD 182.938,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U672
0.8892 0.008443 0.00238 0.9 VDD 183.298,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U673
0.8889 0.00871 0.002416 0.9 VDD 183.253,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U674
0.8893 0.00834 0.00238 0.9 VDD 182.038,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U675
0.8874 0.009883 0.002739 0.9 VDD 179.473,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U676
0.8905 0.007166 0.002338 0.9 VDD 168.808,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U677
0.8905 0.007391 0.002151 0.9 VDD 174.523,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U679
0.8906 0.00723 0.002141 0.9 VDD 172.678,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U680
0.8899 0.007875 0.002266 0.9 VDD 177.673,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U681
0.8902 0.007606 0.002234 0.9 VDD 175.513,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U682
0.8905 0.007282 0.002191 0.9 VDD 173.263,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U683
0.8901 0.0076 0.002262 0.9 VDD 173.983,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U684
0.8903 0.00749 0.002227 0.9 VDD 174.298,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U685
0.8902 0.007534 0.002301 0.9 VDD 173.308,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U686
0.8901 0.007593 0.002302 0.9 VDD 173.263,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U687
0.8879 0.009572 0.002516 0.9 VDD 173.668,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U688
0.89 0.007745 0.002259 0.9 VDD 177.088,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U689
0.89 0.007728 0.00231 0.9 VDD 174.658,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U690
0.8899 0.007771 0.002315 0.9 VDD 174.568,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U691
0.89 0.007719 0.002241 0.9 VDD 175.873,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U692
0.8898 0.007885 0.002329 0.9 VDD 175.918,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U693
0.89 0.007492 0.002532 0.9 VDD 167.098,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U694
0.8893 0.00803 0.002642 0.9 VDD 167.233,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U695
0.889 0.008608 0.002353 0.9 VDD 175.018,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U696
0.8896 0.008078 0.002289 0.9 VDD 181.228,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U697
0.8898 0.008002 0.002235 0.9 VDD 180.238,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U698
0.8896 0.008116 0.002241 0.9 VDD 181.723,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U699
0.889 0.008594 0.002369 0.9 VDD 181.498,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U700
0.8889 0.008636 0.002416 0.9 VDD 182.128,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U701
0.8851 0.01171 0.003213 0.9 VDD 179.473,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U702
0.8869 0.009994 0.00315 0.9 VDD 179.068,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U703
0.8866 0.01008 0.003351 0.9 VDD 180.418,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U704
0.8895 0.008065 0.002462 0.9 VDD 154.048,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U705
0.8904 0.00702 0.002595 0.9 VDD 161.023,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U707
0.8881 0.00931 0.002591 0.9 VDD 160.933,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U708
0.8885 0.008888 0.002645 0.9 VDD 163.273,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U710
0.8909 0.006573 0.002571 0.9 VDD 159.313,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U711
0.8891 0.008205 0.002677 0.9 VDD 160.888,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U712
0.8895 0.007942 0.002604 0.9 VDD 158.188,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U714
0.8899 0.00756 0.002493 0.9 VDD 154.768,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U717
0.8901 0.007346 0.002532 0.9 VDD 158.728,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U719
0.8902 0.007298 0.002522 0.9 VDD 158.278,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U720
0.8917 0.00589 0.002373 0.9 VDD 153.463,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U722
0.8884 0.008919 0.002647 0.9 VDD 163.678,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U723
0.8884 0.008982 0.002649 0.9 VDD 164.533,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U724
0.8913 0.006299 0.002394 0.9 VDD 157.918,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U726
0.8915 0.006183 0.002309 0.9 VDD 157.693,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U727
0.8903 0.007062 0.002598 0.9 VDD 161.473,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U729
0.8894 0.007881 0.002698 0.9 VDD 164.938,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U730
0.8895 0.007801 0.002702 0.9 VDD 163.813,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U732
0.8897 0.007742 0.002539 0.9 VDD 156.343,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U736
0.8914 0.006276 0.002344 0.9 VDD 157.693,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U740
0.8901 0.007346 0.002564 0.9 VDD 164.893,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U742
0.8901 0.007317 0.002613 0.9 VDD 158.458,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U743
0.8901 0.007387 0.002539 0.9 VDD 159.133,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U744
0.8901 0.007312 0.002592 0.9 VDD 164.443,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U745
0.8905 0.006951 0.002588 0.9 VDD 160.303,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U746
0.8915 0.006159 0.002375 0.9 VDD 153.508,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U747
0.8907 0.006674 0.002604 0.9 VDD 164.263,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U750
0.89 0.007369 0.002629 0.9 VDD 158.953,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U751
0.8899 0.007422 0.002645 0.9 VDD 159.493,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U752
0.8912 0.00638 0.002409 0.9 VDD 158.728,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U756
0.8913 0.00638 0.002361 0.9 VDD 158.728,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U757
0.8913 0.006343 0.00234 0.9 VDD 159.538,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U758
0.8914 0.006258 0.002324 0.9 VDD 158.548,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U759
0.8901 0.007346 0.002587 0.9 VDD 164.893,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U760
0.8905 0.006875 0.002599 0.9 VDD 162.508,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U761
0.8896 0.007733 0.0027 0.9 VDD 162.958,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U762
0.8908 0.006781 0.002388 0.9 VDD 163.678,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U764
0.8913 0.006154 0.002558 0.9 VDD 159.673,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U765
0.8915 0.00607 0.002405 0.9 VDD 158.503,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U766
0.8895 0.00789 0.002562 0.9 VDD 165.073,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U767
0.8911 0.006384 0.002501 0.9 VDD 157.558,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U768
0.8901 0.007263 0.002598 0.9 VDD 163.813,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U769
0.8909 0.006587 0.002553 0.9 VDD 159.448,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U770
0.8912 0.0062 0.002571 0.9 VDD 160.348,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U771
0.8919 0.005689 0.002364 0.9 VDD 154.048,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U772
0.8906 0.006774 0.002587 0.9 VDD 161.383,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U773
0.8914 0.006408 0.002168 0.9 VDD 160.303,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U774
0.8912 0.006411 0.00235 0.9 VDD 160.348,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U776
0.89 0.007371 0.002581 0.9 VDD 165.253,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U777
0.8913 0.006129 0.00255 0.9 VDD 159.313,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U778
0.8902 0.007234 0.0026 0.9 VDD 163.453,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U779
0.8909 0.006533 0.002602 0.9 VDD 163.048,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U780
0.8909 0.006696 0.002436 0.9 VDD 162.238,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U781
0.8913 0.006182 0.002566 0.9 VDD 160.078,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U782
0.8915 0.006126 0.002417 0.9 VDD 159.268,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U783
0.8912 0.006424 0.002335 0.9 VDD 159.178,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U784
0.8913 0.006387 0.002362 0.9 VDD 158.773,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U785
0.8896 0.00784 0.002567 0.9 VDD 164.353,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U786
0.8908 0.006846 0.002385 0.9 VDD 164.173,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U787
0.8905 0.006939 0.0026 0.9 VDD 163.273,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U788
0.8913 0.006562 0.002177 0.9 VDD 162.283,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U789
0.8914 0.00629 0.002345 0.9 VDD 157.738,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U790
0.8913 0.00649 0.002174 0.9 VDD 161.338,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U792
0.8911 0.006532 0.002363 0.9 VDD 161.878,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U794
0.891 0.006638 0.002388 0.9 VDD 161.698,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U795
0.8898 0.007503 0.002666 0.9 VDD 160.348,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U796
0.8892 0.008213 0.002622 0.9 VDD 160.978,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U798
0.8886 0.008756 0.002629 0.9 VDD 161.608,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U799
0.8886 0.00876 0.002603 0.9 VDD 161.653,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U800
0.8901 0.007435 0.002446 0.9 VDD 153.733,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U801
0.8896 0.007949 0.002407 0.9 VDD 153.013,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U802
0.8916 0.005959 0.002396 0.9 VDD 154.003,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U803
0.8914 0.006177 0.002389 0.9 VDD 153.643,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U804
0.8901 0.007368 0.002561 0.9 VDD 165.208,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U805
0.8914 0.006216 0.002394 0.9 VDD 153.958,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U807
0.8903 0.007057 0.002602 0.9 VDD 164.758,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U809
0.8919 0.0058 0.002321 0.9 VDD 155.218,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U811
0.8912 0.006395 0.002452 0.9 VDD 155.398,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U812
0.8894 0.007997 0.002622 0.9 VDD 158.728,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U813
0.8904 0.007032 0.002563 0.9 VDD 161.158,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U814
0.8903 0.007162 0.002571 0.9 VDD 162.598,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U815
0.8901 0.007258 0.002594 0.9 VDD 157.918,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U816
0.8895 0.007899 0.002588 0.9 VDD 157.783,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U817
0.8911 0.006399 0.002528 0.9 VDD 157.693,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U818
0.8914 0.006253 0.002384 0.9 VDD 157.468,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U819
0.8915 0.006154 0.002313 0.9 VDD 156.388,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U820
0.8916 0.006134 0.002312 0.9 VDD 156.343,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U821
0.8908 0.006612 0.002604 0.9 VDD 163.723,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U822
0.8917 0.005855 0.002441 0.9 VDD 155.848,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U824
0.8918 0.005839 0.002335 0.9 VDD 155.668,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U825
0.8912 0.006423 0.002416 0.9 VDD 159.178,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U826
0.8906 0.006896 0.002549 0.9 VDD 159.763,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U827
0.8907 0.006892 0.002424 0.9 VDD 154.678,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U828
0.8908 0.006828 0.002406 0.9 VDD 154.138,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U829
0.8906 0.006955 0.002441 0.9 VDD 155.218,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U830
0.8911 0.006422 0.002453 0.9 VDD 155.623,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U831
0.8898 0.007685 0.002509 0.9 VDD 155.848,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U832
0.8909 0.006738 0.002362 0.9 VDD 163.048,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U833
0.8908 0.006839 0.002382 0.9 VDD 164.578,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U834
0.8907 0.006895 0.00238 0.9 VDD 164.848,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U835
0.8911 0.006565 0.002355 0.9 VDD 160.798,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U837
0.8895 0.007769 0.002702 0.9 VDD 163.408,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U839
0.891 0.006617 0.00236 0.9 VDD 161.428,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U840
0.8905 0.006919 0.002583 0.9 VDD 159.988,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U841
0.8911 0.006511 0.002348 0.9 VDD 160.168,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U842
0.8909 0.006694 0.002364 0.9 VDD 162.418,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U843
0.8916 0.006135 0.002273 0.9 VDD 156.208,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U844
0.8915 0.006173 0.002283 0.9 VDD 156.568,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U845
0.8892 0.008154 0.002666 0.9 VDD 160.348,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U846
0.8917 0.006067 0.002279 0.9 VDD 156.433,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U847
0.8911 0.006466 0.002421 0.9 VDD 159.628,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U848
0.8912 0.006464 0.002341 0.9 VDD 159.628,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U849
0.8911 0.006499 0.002376 0.9 VDD 160.033,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U850
0.8916 0.006097 0.002298 0.9 VDD 155.848,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U851
0.891 0.006443 0.00254 0.9 VDD 158.098,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U853
0.8905 0.006955 0.002555 0.9 VDD 160.348,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U854
0.8907 0.006698 0.002591 0.9 VDD 160.573,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U855
0.8907 0.006711 0.002577 0.9 VDD 160.708,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U856
0.8915 0.006218 0.002329 0.9 VDD 157.018,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U857
0.8893 0.008055 0.002599 0.9 VDD 159.313,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U858
0.8893 0.008094 0.002651 0.9 VDD 159.718,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U859
0.8898 0.007561 0.002679 0.9 VDD 160.978,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U860
0.891 0.006582 0.002383 0.9 VDD 160.888,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U862
0.891 0.006598 0.002433 0.9 VDD 161.068,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U863
0.8917 0.006037 0.002271 0.9 VDD 156.118,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U864
0.8914 0.006305 0.002333 0.9 VDD 159.088,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U865
0.8916 0.006138 0.002298 0.9 VDD 157.198,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U866
0.8905 0.006891 0.002579 0.9 VDD 159.718,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U867
0.8906 0.006813 0.002564 0.9 VDD 158.998,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U868
0.89 0.007444 0.002548 0.9 VDD 159.718,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U869
0.8906 0.006813 0.002537 0.9 VDD 158.998,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U870
0.8911 0.006424 0.002511 0.9 VDD 157.918,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U871
0.8907 0.006773 0.002555 0.9 VDD 158.638,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U872
0.8895 0.007946 0.002581 0.9 VDD 158.233,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U873
0.8914 0.0062 0.002429 0.9 VDD 160.348,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U874
0.8921 0.005672 0.002273 0.9 VDD 153.868,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U876
0.8919 0.005749 0.002302 0.9 VDD 154.678,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U877
0.8908 0.006728 0.002422 0.9 VDD 164.758,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U878
0.8906 0.006767 0.002599 0.9 VDD 165.118,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U879
0.8889 0.008425 0.002647 0.9 VDD 163.498,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U880
0.8889 0.008476 0.002649 0.9 VDD 164.128,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U881
0.8888 0.008542 0.002648 0.9 VDD 164.983,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U882
0.8903 0.007098 0.002568 0.9 VDD 161.878,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U883
0.8901 0.007309 0.002567 0.9 VDD 164.398,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U884
0.8888 0.008483 0.002701 0.9 VDD 164.218,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U885
0.8895 0.007884 0.002569 0.9 VDD 157.648,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U886
0.8892 0.008318 0.002486 0.9 VDD 156.613,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U887
0.8893 0.008246 0.002463 0.9 VDD 155.848,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U888
0.8886 0.008929 0.00249 0.9 VDD 156.748,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U889
0.8905 0.007172 0.002334 0.9 VDD 151.753,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U890
0.8906 0.007093 0.002265 0.9 VDD 151.168,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U891
0.893 0.004503 0.00248 0.9 VDD 141.043,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U892
0.8929 0.004667 0.002441 0.9 VDD 141.808,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U894
0.8928 0.004765 0.002392 0.9 VDD 144.733,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U895
0.893 0.004787 0.002234 0.9 VDD 143.473,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U898
0.8929 0.004905 0.002192 0.9 VDD 144.328,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U899
0.8929 0.004671 0.002441 0.9 VDD 143.203,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U900
0.8929 0.004687 0.002417 0.9 VDD 142.798,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U901
0.8929 0.004703 0.00239 0.9 VDD 143.698,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U903
0.8931 0.004733 0.002206 0.9 VDD 142.303,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U904
0.8921 0.00555 0.002346 0.9 VDD 143.653,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U906
0.8921 0.005523 0.002351 0.9 VDD 143.338,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U907
0.893 0.004605 0.002429 0.9 VDD 142.303,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U908
0.8929 0.004679 0.002469 0.9 VDD 141.853,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U909
0.8932 0.004554 0.002247 0.9 VDD 140.458,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U911
0.8931 0.004649 0.002247 0.9 VDD 141.583,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U912
0.8929 0.004605 0.002454 0.9 VDD 141.043,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U914
0.8923 0.005361 0.002368 0.9 VDD 141.583,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U915
0.893 0.004529 0.002476 0.9 VDD 141.358,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U916
0.893 0.004542 0.002456 0.9 VDD 140.863,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U917
0.8932 0.004605 0.002204 0.9 VDD 141.043,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U918
0.893 0.004503 0.002453 0.9 VDD 141.043,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U919
0.893 0.004766 0.002238 0.9 VDD 143.158,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U921
0.8932 0.004632 0.002205 0.9 VDD 141.178,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U923
0.8927 0.005005 0.002288 0.9 VDD 147.208,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U924
0.8912 0.006526 0.002295 0.9 VDD 151.753,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U925
0.8921 0.005635 0.002273 0.9 VDD 151.618,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U926
0.893 0.004785 0.002203 0.9 VDD 143.158,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U928
0.8929 0.004601 0.002462 0.9 VDD 142.258,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U930
0.893 0.004569 0.002438 0.9 VDD 141.853,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U931
0.8929 0.004615 0.002439 0.9 VDD 141.808,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U932
0.8932 0.004552 0.0022 0.9 VDD 140.458,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U935
0.8927 0.004993 0.002262 0.9 VDD 147.118,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U937
0.8925 0.005418 0.002101 0.9 VDD 150.088,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U938
0.8916 0.006045 0.002349 0.9 VDD 152.653,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U939
0.892 0.005711 0.002269 0.9 VDD 152.158,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U940
0.8924 0.005419 0.002225 0.9 VDD 151.303,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U941
0.893 0.004531 0.002456 0.9 VDD 140.728,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U943
0.893 0.004557 0.002453 0.9 VDD 141.043,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U944
0.8927 0.005285 0.002029 0.9 VDD 148.468,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U946
0.8926 0.005318 0.002099 0.9 VDD 148.828,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U947
0.892 0.005747 0.002222 0.9 VDD 150.583,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U949
0.8923 0.005508 0.00222 0.9 VDD 150.718,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U950
0.8928 0.005144 0.002028 0.9 VDD 146.758,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U951
0.8922 0.005615 0.002175 0.9 VDD 149.683,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U952
0.8916 0.006265 0.002176 0.9 VDD 149.863,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U953
0.8902 0.007396 0.002429 0.9 VDD 153.418,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U954
0.8931 0.00466 0.002206 0.9 VDD 141.673,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U957
0.8928 0.004971 0.002181 0.9 VDD 145.138,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U958
0.8929 0.004728 0.002399 0.9 VDD 143.428,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U959
0.8931 0.004995 0.001929 0.9 VDD 144.328,13.200 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U960
0.893 0.004628 0.002421 0.9 VDD 142.618,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U961
0.8929 0.004688 0.002435 0.9 VDD 142.078,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U962
0.8931 0.004685 0.002245 0.9 VDD 142.033,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U963
0.8929 0.0049 0.002188 0.9 VDD 144.688,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U964
0.893 0.004568 0.002452 0.9 VDD 141.178,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U966
0.8922 0.005451 0.002357 0.9 VDD 142.528,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U968
0.893 0.004558 0.00246 0.9 VDD 140.503,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U969
0.8926 0.005006 0.002373 0.9 VDD 145.228,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U970
0.8929 0.004703 0.002427 0.9 VDD 143.698,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U972
0.892 0.005656 0.002311 0.9 VDD 145.003,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U973
0.8922 0.005475 0.002358 0.9 VDD 142.798,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U974
0.8926 0.005234 0.002122 0.9 VDD 147.928,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U975
0.8928 0.005078 0.00215 0.9 VDD 146.758,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U976
0.8926 0.005229 0.002189 0.9 VDD 148.468,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U977
0.8929 0.00479 0.002352 0.9 VDD 142.933,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U978
0.8932 0.00483 0.002012 0.9 VDD 143.428,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U979
0.893 0.004845 0.0022 0.9 VDD 143.608,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U981
0.8928 0.00476 0.002409 0.9 VDD 143.068,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U983
0.8928 0.004835 0.002369 0.9 VDD 144.238,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U984
0.8929 0.004753 0.002385 0.9 VDD 143.833,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U985
0.8928 0.004878 0.002298 0.9 VDD 146.038,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U987
0.8927 0.005012 0.002243 0.9 VDD 147.298,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U988
0.8932 0.004776 0.002008 0.9 VDD 142.798,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U991
0.8932 0.004865 0.001914 0.9 VDD 142.798,13.200 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U992
0.8926 0.005265 0.002127 0.9 VDD 149.773,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U993
0.8926 0.005242 0.00216 0.9 VDD 149.548,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U994
0.8911 0.00666 0.002242 0.9 VDD 148.018,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U995
0.891 0.006431 0.002553 0.9 VDD 137.623,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U996
0.8933 0.004481 0.002247 0.9 VDD 139.648,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U998
0.8931 0.004477 0.002461 0.9 VDD 140.098,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1000
0.8943 0.003511 0.002212 0.9 VDD 131.548,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1002
0.8925 0.00513 0.002362 0.9 VDD 139.513,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1004
0.8933 0.00438 0.002358 0.9 VDD 139.108,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1005
0.8934 0.004152 0.002449 0.9 VDD 137.713,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1006
0.8924 0.005214 0.002367 0.9 VDD 140.233,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1007
0.8932 0.004378 0.002467 0.9 VDD 139.018,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1008
0.8933 0.004273 0.002459 0.9 VDD 137.983,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1009
0.8933 0.004239 0.002455 0.9 VDD 137.668,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1010
0.8938 0.003865 0.002367 0.9 VDD 134.698,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1011
0.8936 0.004225 0.00218 0.9 VDD 132.583,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1012
0.8934 0.004389 0.002242 0.9 VDD 138.703,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1013
0.8933 0.004227 0.002479 0.9 VDD 138.343,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1015
0.8937 0.004032 0.002306 0.9 VDD 136.273,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1016
0.8923 0.005361 0.002363 0.9 VDD 141.583,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1017
0.8931 0.004524 0.002368 0.9 VDD 140.413,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1019
0.8933 0.004495 0.002245 0.9 VDD 134.518,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1020
0.891 0.00648 0.002562 0.9 VDD 138.073,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1021
0.8931 0.004374 0.002486 0.9 VDD 139.693,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1022
0.8931 0.004424 0.002486 0.9 VDD 140.188,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1024
0.8933 0.004238 0.002472 0.9 VDD 137.893,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1025
0.8935 0.00416 0.002329 0.9 VDD 137.263,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1026
0.8914 0.0061 0.002462 0.9 VDD 134.923,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1027
0.8919 0.005541 0.002539 0.9 VDD 137.083,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1028
0.8932 0.004378 0.002462 0.9 VDD 139.738,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1029
0.8931 0.004469 0.002464 0.9 VDD 140.008,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1031
0.8934 0.004107 0.002443 0.9 VDD 137.353,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1034
0.8935 0.004074 0.002421 0.9 VDD 136.273,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1035
0.8934 0.004178 0.002435 0.9 VDD 136.768,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1036
0.8932 0.004322 0.002485 0.9 VDD 139.198,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1037
0.8936 0.004198 0.002217 0.9 VDD 136.948,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1040
0.8934 0.004298 0.002349 0.9 VDD 138.388,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1041
0.8933 0.004185 0.002474 0.9 VDD 137.983,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1042
0.8943 0.003649 0.00202 0.9 VDD 128.668,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1043
0.8932 0.004323 0.002461 0.9 VDD 138.073,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1045
0.893 0.004506 0.002465 0.9 VDD 139.918,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1046
0.8936 0.004034 0.002412 0.9 VDD 135.958,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1047
0.8937 0.004101 0.002196 0.9 VDD 136.003,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1048
0.8932 0.004311 0.002463 0.9 VDD 138.343,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1049
0.8934 0.004147 0.002428 0.9 VDD 136.498,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1050
0.8933 0.004452 0.002248 0.9 VDD 134.203,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1052
0.8931 0.00442 0.002486 0.9 VDD 139.468,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1054
0.8934 0.004141 0.002468 0.9 VDD 137.623,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1055
0.8931 0.004434 0.002467 0.9 VDD 139.153,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1057
0.8936 0.003993 0.002401 0.9 VDD 135.643,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1058
0.8942 0.003627 0.002219 0.9 VDD 133.303,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1059
0.8911 0.006368 0.002539 0.9 VDD 137.083,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1060
0.8935 0.004308 0.002167 0.9 VDD 137.668,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1061
0.8934 0.004095 0.00246 0.9 VDD 137.263,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1062
0.8933 0.00441 0.002244 0.9 VDD 138.973,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1063
0.8933 0.004204 0.002448 0.9 VDD 137.353,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1064
0.8936 0.004161 0.002209 0.9 VDD 136.543,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1065
0.8933 0.004214 0.002445 0.9 VDD 137.443,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1067
0.8931 0.004398 0.002466 0.9 VDD 138.793,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1068
0.8935 0.004049 0.00245 0.9 VDD 136.903,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1069
0.8933 0.004206 0.002455 0.9 VDD 138.163,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1071
0.8948 0.003019 0.002138 0.9 VDD 130.063,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1072
0.8939 0.003722 0.002347 0.9 VDD 133.978,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1073
0.8938 0.003772 0.002384 0.9 VDD 134.878,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1074
0.8933 0.004254 0.00245 0.9 VDD 137.803,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1075
0.8935 0.004097 0.002423 0.9 VDD 136.453,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1076
0.8935 0.004038 0.002434 0.9 VDD 136.318,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1078
0.8932 0.004361 0.002464 0.9 VDD 138.433,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1079
0.8947 0.003392 0.001927 0.9 VDD 128.938,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1080
0.894 0.003672 0.002332 0.9 VDD 133.618,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1081
0.8927 0.005096 0.002215 0.9 VDD 133.573,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1082
0.8948 0.003284 0.001937 0.9 VDD 129.208,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1083
0.8939 0.004016 0.002109 0.9 VDD 134.698,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1085
0.8932 0.004327 0.002462 0.9 VDD 139.243,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1087
0.8931 0.004445 0.002462 0.9 VDD 139.738,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1088
0.8932 0.004374 0.002461 0.9 VDD 138.973,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1089
0.8952 0.002803 0.001994 0.9 VDD 127.678,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1090
0.895 0.002975 0.002047 0.9 VDD 128.758,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1091
0.8949 0.003017 0.002077 0.9 VDD 129.028,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1092
0.8916 0.005955 0.002413 0.9 VDD 133.798,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1093
0.8928 0.004879 0.002319 0.9 VDD 137.443,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1094
0.8935 0.004283 0.002208 0.9 VDD 132.988,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1095
0.8934 0.004384 0.002219 0.9 VDD 133.708,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1096
0.8931 0.004419 0.002461 0.9 VDD 140.143,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1097
0.8934 0.00434 0.002222 0.9 VDD 133.393,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1098
0.8932 0.004568 0.002261 0.9 VDD 135.058,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1099
0.8928 0.004992 0.002188 0.9 VDD 132.808,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1100
0.8919 0.005745 0.002332 0.9 VDD 132.268,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1101
0.8926 0.005275 0.002133 0.9 VDD 129.073,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1102
0.8945 0.003372 0.002155 0.9 VDD 130.558,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1103
0.8932 0.004365 0.002484 0.9 VDD 138.973,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1105
0.8932 0.004282 0.002477 0.9 VDD 138.253,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1106
0.8937 0.003861 0.002408 0.9 VDD 135.508,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1107
0.895 0.003077 0.00193 0.9 VDD 128.488,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1109
0.8921 0.005629 0.002243 0.9 VDD 131.458,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1110
0.8937 0.003923 0.002423 0.9 VDD 135.958,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1111
0.8942 0.003556 0.002201 0.9 VDD 132.808,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1112
0.8948 0.003071 0.002157 0.9 VDD 130.378,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1114
0.8948 0.003115 0.002079 0.9 VDD 129.928,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1115
0.8951 0.002874 0.002044 0.9 VDD 128.398,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1116
0.8924 0.005187 0.002434 0.9 VDD 134.248,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1117
0.8936 0.004381 0.00201 0.9 VDD 128.533,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1118
0.8911 0.006549 0.002342 0.9 VDD 133.888,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1119
0.8933 0.004194 0.002466 0.9 VDD 137.533,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1120
0.8943 0.00342 0.002273 0.9 VDD 132.538,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1121
0.8938 0.003821 0.002377 0.9 VDD 134.698,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1122
0.8947 0.003172 0.002123 0.9 VDD 130.018,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1123
0.8937 0.003894 0.002398 0.9 VDD 135.238,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1125
0.8931 0.004616 0.002284 0.9 VDD 135.418,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1126
0.8937 0.003892 0.002403 0.9 VDD 135.733,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1127
0.8932 0.004278 0.002483 0.9 VDD 138.793,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1129
0.8937 0.004088 0.002196 0.9 VDD 136.003,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1130
0.8937 0.003965 0.002377 0.9 VDD 135.013,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1132
0.8939 0.003923 0.002151 0.9 VDD 134.428,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1133
0.8932 0.004334 0.002459 0.9 VDD 138.568,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1134
0.8935 0.004046 0.002412 0.9 VDD 136.048,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1136
0.8934 0.004135 0.002431 0.9 VDD 136.768,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1137
0.8939 0.003739 0.002331 0.9 VDD 133.798,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1138
0.8931 0.004466 0.002483 0.9 VDD 140.638,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1139
0.8938 0.003823 0.002387 0.9 VDD 135.238,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1140
0.8939 0.003759 0.002371 0.9 VDD 134.788,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1141
0.8938 0.003803 0.00235 0.9 VDD 134.248,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1142
0.8937 0.003902 0.002375 0.9 VDD 134.968,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1143
0.8937 0.004131 0.002204 0.9 VDD 136.363,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1144
0.8933 0.004443 0.002246 0.9 VDD 139.243,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1145
0.8935 0.004077 0.00241 0.9 VDD 135.913,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1146
0.8942 0.003573 0.002236 0.9 VDD 131.998,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1147
0.8936 0.004016 0.002393 0.9 VDD 135.418,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1148
0.8938 0.004056 0.002185 0.9 VDD 135.598,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1149
0.8938 0.00399 0.002168 0.9 VDD 135.013,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1150
0.8939 0.003985 0.002116 0.9 VDD 134.968,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1151
0.8922 0.005326 0.002478 0.9 VDD 135.328,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1152
0.8934 0.00433 0.002236 0.9 VDD 138.163,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1153
0.8935 0.004326 0.002173 0.9 VDD 138.118,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1154
0.8933 0.004268 0.002453 0.9 VDD 137.578,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1155
0.8942 0.003694 0.002102 0.9 VDD 132.898,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1156
0.8918 0.005846 0.002354 0.9 VDD 139.828,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1157
0.8927 0.004957 0.00233 0.9 VDD 138.073,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1159
0.894 0.003655 0.002298 0.9 VDD 133.213,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1160
0.8941 0.003613 0.002331 0.9 VDD 133.798,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1161
0.8937 0.004134 0.002134 0.9 VDD 135.868,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1162
0.8938 0.004056 0.002129 0.9 VDD 135.598,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1163
0.8942 0.00349 0.002303 0.9 VDD 132.988,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1164
0.8942 0.003741 0.002102 0.9 VDD 132.898,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1166
0.894 0.003849 0.002131 0.9 VDD 133.798,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1167
0.894 0.003907 0.002099 0.9 VDD 134.293,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1168
0.8938 0.00388 0.002349 0.9 VDD 134.338,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1169
0.8931 0.004652 0.002278 0.9 VDD 135.688,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1170
0.8864 0.0107 0.002878 0.9 VDD 142.618,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1171
0.8915 0.006146 0.002386 0.9 VDD 135.283,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1172
0.8918 0.005893 0.002321 0.9 VDD 133.348,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1173
0.8917 0.005978 0.002345 0.9 VDD 133.978,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1174
0.8885 0.008883 0.00264 0.9 VDD 144.778,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1175
0.8843 0.01259 0.00308 0.9 VDD 142.978,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1176
0.8838 0.01317 0.003023 0.9 VDD 151.258,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1177
0.884 0.01292 0.003075 0.9 VDD 148.018,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1178
0.8856 0.01152 0.002838 0.9 VDD 152.518,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1179
0.8836 0.01329 0.003073 0.9 VDD 152.878,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1180
0.8835 0.0134 0.003115 0.9 VDD 154.453,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1181
0.8859 0.01127 0.00282 0.9 VDD 149.998,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1182
0.886 0.01117 0.002832 0.9 VDD 149.008,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1183
0.8867 0.01052 0.002756 0.9 VDD 148.918,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1184
0.8827 0.01407 0.003184 0.9 VDD 147.478,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1185
0.8827 0.01412 0.003191 0.9 VDD 148.378,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1186
0.8885 0.0088 0.002703 0.9 VDD 143.473,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1187
0.8831 0.01381 0.003124 0.9 VDD 152.878,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1189
0.884 0.01304 0.002979 0.9 VDD 149.548,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1190
0.8841 0.01292 0.002995 0.9 VDD 148.018,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1191
0.8834 0.01352 0.003125 0.9 VDD 148.198,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1192
0.8829 0.01388 0.003173 0.9 VDD 154.228,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1193
0.8834 0.01342 0.003157 0.9 VDD 154.723,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1194
0.8835 0.01344 0.003081 0.9 VDD 147.118,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1196
0.8834 0.01356 0.003067 0.9 VDD 148.828,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1197
0.884 0.01299 0.002986 0.9 VDD 148.873,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1198
0.8841 0.01285 0.003081 0.9 VDD 147.208,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1199
0.8839 0.01309 0.003062 0.9 VDD 150.133,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1200
0.8833 0.01363 0.00306 0.9 VDD 150.043,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1201
0.8845 0.01249 0.002997 0.9 VDD 150.448,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1202
0.8837 0.01322 0.003046 0.9 VDD 151.978,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1203
0.8852 0.01188 0.002912 0.9 VDD 150.268,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1204
0.8825 0.01434 0.003166 0.9 VDD 153.238,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1205
0.8842 0.0127 0.003081 0.9 VDD 153.148,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1206
0.8841 0.0128 0.003118 0.9 VDD 154.543,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1207
0.8874 0.009814 0.00277 0.9 VDD 152.833,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1208
0.8872 0.009957 0.002849 0.9 VDD 154.048,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1210
0.8874 0.01004 0.002572 0.9 VDD 149.998,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1211
0.8882 0.009197 0.002625 0.9 VDD 147.883,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1212
0.8882 0.009203 0.00258 0.9 VDD 152.698,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1213
0.8881 0.009259 0.002611 0.9 VDD 153.148,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1214
0.8868 0.01043 0.0028 0.9 VDD 153.283,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1215
0.8871 0.01018 0.002705 0.9 VDD 151.168,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1217
0.8869 0.01032 0.002759 0.9 VDD 152.338,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1218
0.8891 0.00835 0.002503 0.9 VDD 151.618,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1219
0.8883 0.009136 0.002603 0.9 VDD 152.158,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1220
0.8881 0.009254 0.002656 0.9 VDD 153.103,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1221
0.8875 0.00983 0.002649 0.9 VDD 152.968,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1222
0.8871 0.01003 0.002887 0.9 VDD 154.678,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1223
0.8881 0.00934 0.00259 0.9 VDD 149.008,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1224
0.8855 0.0117 0.002848 0.9 VDD 148.288,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1225
0.8861 0.01112 0.002766 0.9 VDD 148.558,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1226
0.8843 0.01269 0.003017 0.9 VDD 144.868,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1227
0.8863 0.01079 0.002904 0.9 VDD 144.598,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1228
0.8863 0.01083 0.00284 0.9 VDD 145.453,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1229
0.885 0.01199 0.003019 0.9 VDD 143.248,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1230
0.8856 0.01154 0.002878 0.9 VDD 146.623,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1232
0.8853 0.01177 0.002914 0.9 VDD 149.008,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1233
0.887 0.0101 0.002866 0.9 VDD 143.878,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1234
0.8857 0.01138 0.00291 0.9 VDD 143.968,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1235
0.8855 0.01149 0.002962 0.9 VDD 146.128,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1236
0.8897 0.007849 0.002457 0.9 VDD 147.478,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1237
0.8862 0.01097 0.002804 0.9 VDD 147.118,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1238
0.8853 0.01176 0.002926 0.9 VDD 155.173,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1239
0.884 0.01284 0.003131 0.9 VDD 155.128,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1240
0.8834 0.01344 0.003129 0.9 VDD 155.038,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1241
0.8918 0.005973 0.00225 0.9 VDD 147.748,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1242
0.8927 0.005252 0.002029 0.9 VDD 148.108,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1243
0.8929 0.004696 0.002413 0.9 VDD 142.933,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1244
0.8929 0.004661 0.002409 0.9 VDD 143.068,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1247
0.8928 0.004953 0.002273 0.9 VDD 146.848,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1249
0.8918 0.005967 0.002239 0.9 VDD 147.703,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1250
0.893 0.004741 0.002241 0.9 VDD 142.798,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1251
0.8928 0.004787 0.002396 0.9 VDD 143.473,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1252
0.8929 0.005103 0.001984 0.9 VDD 145.633,13.776 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1253
0.893 0.005045 0.001983 0.9 VDD 145.588,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1255
0.8931 0.004936 0.001973 0.9 VDD 144.328,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1256
0.8929 0.004708 0.002408 0.9 VDD 143.113,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1257
0.8929 0.004975 0.00217 0.9 VDD 145.768,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1258
0.8931 0.004685 0.002206 0.9 VDD 141.763,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1260
0.8929 0.004827 0.00223 0.9 VDD 143.698,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1261
0.893 0.004626 0.002369 0.9 VDD 141.358,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1262
0.893 0.004566 0.00247 0.9 VDD 141.808,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1263
0.8928 0.004767 0.002452 0.9 VDD 142.708,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1264
0.8929 0.004658 0.002427 0.9 VDD 142.393,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1265
0.8931 0.004711 0.002206 0.9 VDD 142.258,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1266
0.893 0.004793 0.002237 0.9 VDD 143.248,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1267
0.8927 0.005336 0.001996 0.9 VDD 149.098,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1269
0.8926 0.005377 0.002028 0.9 VDD 149.368,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1270
0.8924 0.005484 0.00209 0.9 VDD 150.448,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1271
0.8923 0.005475 0.002181 0.9 VDD 150.493,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1272
0.8901 0.007661 0.002262 0.9 VDD 150.628,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1273
0.8885 0.008782 0.002758 0.9 VDD 155.398,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1274
0.8929 0.004652 0.00243 0.9 VDD 142.303,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1275
0.8929 0.00474 0.002391 0.9 VDD 143.608,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1276
0.893 0.004827 0.002199 0.9 VDD 143.698,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1277
0.8919 0.005833 0.002227 0.9 VDD 153.688,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1279
0.8928 0.004873 0.002307 0.9 VDD 145.948,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1280
0.8923 0.005564 0.002146 0.9 VDD 151.348,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1281
0.8927 0.005305 0.001961 0.9 VDD 148.288,13.200 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1285
0.8929 0.004721 0.002424 0.9 VDD 142.528,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1288
0.8929 0.004829 0.002223 0.9 VDD 144.148,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1289
0.8925 0.005376 0.002129 0.9 VDD 149.728,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1290
0.8931 0.004672 0.002246 0.9 VDD 141.808,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1291
0.8929 0.004634 0.002448 0.9 VDD 141.403,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1292
0.8931 0.004608 0.002247 0.9 VDD 141.088,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1293
0.8929 0.004868 0.002221 0.9 VDD 144.238,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1294
0.8914 0.006276 0.002328 0.9 VDD 144.598,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1295
0.8928 0.004823 0.002339 0.9 VDD 145.048,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1296
0.8929 0.00495 0.002198 0.9 VDD 145.408,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1297
0.8929 0.004921 0.002192 0.9 VDD 145.678,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1298
0.8924 0.005432 0.002184 0.9 VDD 151.438,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1299
0.8928 0.004807 0.002362 0.9 VDD 145.498,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1300
0.8921 0.005607 0.002325 0.9 VDD 144.373,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1301
0.892 0.005707 0.002304 0.9 VDD 145.678,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1302
0.8919 0.005866 0.002271 0.9 VDD 146.983,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1303
0.8908 0.006982 0.002245 0.9 VDD 150.358,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1304
0.8909 0.006908 0.002186 0.9 VDD 149.818,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1305
0.8924 0.00552 0.002042 0.9 VDD 150.808,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1307
0.8929 0.004731 0.002412 0.9 VDD 144.148,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1309
0.8927 0.004927 0.002325 0.9 VDD 144.373,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1310
0.892 0.005745 0.002283 0.9 VDD 146.128,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1311
0.8934 0.004629 0.00199 0.9 VDD 140.908,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1313
0.8934 0.0047 0.001945 0.9 VDD 141.673,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1314
0.8928 0.005234 0.001993 0.9 VDD 147.838,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1315
0.8928 0.004895 0.002332 0.9 VDD 145.228,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1316
0.893 0.004585 0.002447 0.9 VDD 141.403,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1317
0.8928 0.005068 0.00216 0.9 VDD 146.308,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1318
0.8928 0.004927 0.002312 0.9 VDD 146.668,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1319
0.8925 0.005145 0.00232 0.9 VDD 146.488,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1320
0.8924 0.005378 0.002229 0.9 VDD 148.063,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1321
0.8917 0.00611 0.00222 0.9 VDD 148.738,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1322
0.8922 0.00557 0.00219 0.9 VDD 149.368,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1323
0.8927 0.00491 0.002411 0.9 VDD 144.193,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1324
0.8927 0.004807 0.002443 0.9 VDD 143.113,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1325
0.8927 0.004872 0.002424 0.9 VDD 143.788,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1326
0.8927 0.005014 0.002304 0.9 VDD 145.318,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1327
0.8926 0.005303 0.002124 0.9 VDD 148.693,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1328
0.8927 0.005105 0.002218 0.9 VDD 148.198,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1329
0.8927 0.005208 0.002133 0.9 VDD 148.288,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1330
0.8925 0.005238 0.002214 0.9 VDD 148.828,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1331
0.8921 0.005614 0.00233 0.9 VDD 144.463,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1332
0.8928 0.004846 0.002342 0.9 VDD 143.518,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1333
0.8921 0.005538 0.002342 0.9 VDD 143.518,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1334
0.8913 0.006399 0.002292 0.9 VDD 146.173,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1335
0.891 0.006673 0.002325 0.9 VDD 148.108,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1336
0.8951 0.002859 0.002003 0.9 VDD 128.308,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1338
0.8935 0.004334 0.002207 0.9 VDD 133.348,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1339
0.8937 0.004148 0.002159 0.9 VDD 132.043,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1341
0.8938 0.003834 0.002355 0.9 VDD 134.473,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1342
0.8943 0.003434 0.002286 0.9 VDD 132.628,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1343
0.8942 0.003549 0.00227 0.9 VDD 132.493,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1344
0.8939 0.003984 0.002114 0.9 VDD 130.918,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1345
0.893 0.004816 0.002139 0.9 VDD 131.548,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1346
0.8926 0.004998 0.002363 0.9 VDD 132.853,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1347
0.8939 0.003782 0.002316 0.9 VDD 133.573,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1348
0.8949 0.002989 0.002134 0.9 VDD 129.883,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1349
0.8934 0.004157 0.002439 0.9 VDD 136.948,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1350
0.8946 0.003228 0.002179 0.9 VDD 130.648,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1351
0.8941 0.003709 0.002238 0.9 VDD 133.888,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1352
0.8939 0.003796 0.002258 0.9 VDD 134.518,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1353
0.8918 0.005801 0.002354 0.9 VDD 132.673,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1354
0.8945 0.003352 0.002191 0.9 VDD 131.188,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1356
0.8945 0.003333 0.002141 0.9 VDD 131.323,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1357
0.8937 0.003927 0.002383 0.9 VDD 135.148,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1358
0.894 0.003661 0.002307 0.9 VDD 133.258,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1359
0.8941 0.003595 0.002308 0.9 VDD 133.078,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1360
0.8915 0.006019 0.002436 0.9 VDD 134.293,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1361
0.8915 0.006137 0.002357 0.9 VDD 142.843,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1363
0.8918 0.005817 0.002351 0.9 VDD 139.558,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1364
0.8932 0.004352 0.002466 0.9 VDD 138.748,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1365
0.8926 0.005072 0.002357 0.9 VDD 139.018,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1366
0.8925 0.005115 0.002349 0.9 VDD 139.378,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1367
0.8933 0.004339 0.002354 0.9 VDD 138.748,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1368
0.8934 0.004142 0.002456 0.9 VDD 137.128,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1369
0.8919 0.005719 0.002339 0.9 VDD 138.658,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1370
0.8916 0.006035 0.002363 0.9 VDD 141.718,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1371
0.8916 0.005841 0.00258 0.9 VDD 139.783,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1372
0.8916 0.005778 0.002576 0.9 VDD 139.198,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1373
0.8919 0.005593 0.002551 0.9 VDD 137.533,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1374
0.8929 0.004829 0.002294 0.9 VDD 131.638,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1375
0.8926 0.005017 0.002338 0.9 VDD 138.568,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1376
0.8936 0.004084 0.002316 0.9 VDD 136.678,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1378
0.8922 0.005482 0.002301 0.9 VDD 136.588,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1379
0.8923 0.00547 0.002192 0.9 VDD 130.378,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1380
0.8941 0.003559 0.002324 0.9 VDD 133.438,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1381
0.8941 0.003865 0.00208 0.9 VDD 130.108,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1382
0.8943 0.003659 0.002041 0.9 VDD 132.223,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1383
0.8944 0.003622 0.002008 0.9 VDD 128.488,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1384
0.8929 0.004917 0.002168 0.9 VDD 132.268,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1385
0.895 0.003025 0.002008 0.9 VDD 128.128,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1387
0.8952 0.002739 0.002039 0.9 VDD 128.398,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1388
0.8935 0.00442 0.002116 0.9 VDD 128.803,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1389
0.892 0.005888 0.002118 0.9 VDD 128.848,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1390
0.8942 0.003779 0.00207 0.9 VDD 133.213,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1391
0.8941 0.003959 0.001906 0.9 VDD 133.798,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1392
0.8935 0.004113 0.00243 0.9 VDD 136.588,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1393
0.8936 0.003987 0.002398 0.9 VDD 135.598,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1394
0.8936 0.003995 0.002439 0.9 VDD 136.498,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1395
0.8934 0.00437 0.002241 0.9 VDD 138.568,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1396
0.8937 0.004165 0.002148 0.9 VDD 136.588,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1397
0.8936 0.004242 0.002161 0.9 VDD 137.308,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1398
0.8936 0.004222 0.002151 0.9 VDD 136.768,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1399
0.8938 0.004053 0.002118 0.9 VDD 135.058,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1400
0.8943 0.003579 0.002071 0.9 VDD 132.043,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1401
0.8934 0.004173 0.002438 0.9 VDD 137.083,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1402
0.894 0.003919 0.002085 0.9 VDD 133.753,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1404
0.8942 0.003933 0.001907 0.9 VDD 133.888,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1405
0.894 0.004066 0.001925 0.9 VDD 135.193,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1406
0.8938 0.004222 0.001945 0.9 VDD 136.768,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1407
0.891 0.006597 0.002356 0.9 VDD 134.293,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1408
0.8916 0.006071 0.002368 0.9 VDD 134.698,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1409
0.8912 0.006446 0.002311 0.9 VDD 133.078,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1410
0.8929 0.004746 0.002309 0.9 VDD 136.408,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1411
0.893 0.004688 0.002298 0.9 VDD 135.958,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1412
0.8924 0.005354 0.002275 0.9 VDD 135.553,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1413
0.8929 0.004816 0.002322 0.9 VDD 136.948,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1414
0.8921 0.005399 0.0025 0.9 VDD 135.913,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1415
0.8934 0.004254 0.002343 0.9 VDD 138.028,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1416
0.8927 0.004952 0.002343 0.9 VDD 138.028,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1417
0.8936 0.003966 0.002417 0.9 VDD 135.778,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1418
0.8929 0.004816 0.002309 0.9 VDD 136.948,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1419
0.8921 0.005547 0.002313 0.9 VDD 137.128,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1420
0.8938 0.003918 0.002284 0.9 VDD 135.418,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1421
0.8915 0.005924 0.002585 0.9 VDD 140.593,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1422
0.8905 0.00714 0.002365 0.9 VDD 146.713,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1423
0.8919 0.005769 0.002346 0.9 VDD 139.108,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1424
0.8908 0.006587 0.002576 0.9 VDD 139.198,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1425
0.8912 0.006302 0.002521 0.9 VDD 136.543,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1426
0.8933 0.004434 0.002231 0.9 VDD 134.068,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1427
0.8923 0.005251 0.002455 0.9 VDD 134.743,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1428
0.8925 0.005245 0.00225 0.9 VDD 134.698,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1429
0.8936 0.003959 0.002417 0.9 VDD 136.228,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1430
0.893 0.004735 0.002294 0.9 VDD 136.318,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1431
0.8935 0.00427 0.002227 0.9 VDD 137.578,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1432
0.8936 0.004214 0.002218 0.9 VDD 137.038,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1433
0.8923 0.005427 0.00229 0.9 VDD 136.138,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1434
0.8913 0.006247 0.002409 0.9 VDD 136.093,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1435
0.8913 0.006319 0.002425 0.9 VDD 136.678,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1436
0.8913 0.006174 0.002485 0.9 VDD 135.508,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1437
0.889 0.008539 0.002412 0.9 VDD 180.688,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1439
0.8895 0.008171 0.002336 0.9 VDD 180.598,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1440
0.8895 0.008189 0.002339 0.9 VDD 180.058,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1441
0.8885 0.009084 0.002402 0.9 VDD 181.633,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1442
0.8897 0.008037 0.002287 0.9 VDD 180.688,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1444
0.89 0.007763 0.00228 0.9 VDD 176.368,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1445
0.8894 0.008259 0.002343 0.9 VDD 182.578,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1446
0.8895 0.008217 0.002291 0.9 VDD 181.993,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1447
0.8887 0.008866 0.002387 0.9 VDD 178.393,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1448
0.89 0.007771 0.00225 0.9 VDD 176.458,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1450
0.8901 0.00772 0.002226 0.9 VDD 178.528,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1451
0.8895 0.008104 0.002357 0.9 VDD 178.663,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1452
0.8898 0.007707 0.00246 0.9 VDD 170.653,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1453
0.8903 0.007129 0.002572 0.9 VDD 165.748,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1454
0.8902 0.007268 0.002532 0.9 VDD 167.818,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1455
0.8893 0.008106 0.002601 0.9 VDD 168.448,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1457
0.8893 0.008176 0.002483 0.9 VDD 169.618,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1458
0.8892 0.00823 0.002528 0.9 VDD 170.518,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1459
0.8887 0.008806 0.002529 0.9 VDD 170.473,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1461
0.8886 0.008885 0.002515 0.9 VDD 171.508,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1462
0.8877 0.009692 0.002624 0.9 VDD 177.898,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1463
0.8901 0.007664 0.002257 0.9 VDD 175.288,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1464
0.8899 0.00778 0.002271 0.9 VDD 175.918,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1465
0.8889 0.008719 0.002368 0.9 VDD 176.413,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1466
0.8897 0.008032 0.002281 0.9 VDD 179.563,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1467
0.8903 0.007517 0.00216 0.9 VDD 176.008,14.352 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1468
0.8903 0.007502 0.0022 0.9 VDD 175.828,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1469
0.8889 0.008695 0.002362 0.9 VDD 176.098,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1470
0.8882 0.009421 0.002361 0.9 VDD 175.693,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1471
0.8881 0.009437 0.002467 0.9 VDD 175.828,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1472
0.8878 0.009757 0.002471 0.9 VDD 175.873,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1473
0.8874 0.009956 0.002671 0.9 VDD 178.528,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1474
0.8869 0.01018 0.002885 0.9 VDD 182.398,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1475
0.891 0.006525 0.00249 0.9 VDD 156.478,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1476
0.8909 0.00653 0.002562 0.9 VDD 158.908,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1479
0.8914 0.006052 0.002522 0.9 VDD 158.278,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1480
0.8914 0.006093 0.002537 0.9 VDD 158.818,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1481
0.8908 0.006623 0.002581 0.9 VDD 159.808,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1482
0.8912 0.006475 0.002373 0.9 VDD 159.718,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1483
0.8912 0.006436 0.002369 0.9 VDD 159.313,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1484
0.8909 0.006521 0.002537 0.9 VDD 158.818,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1485
0.8894 0.008006 0.002591 0.9 VDD 158.818,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1486
0.8916 0.005982 0.002382 0.9 VDD 157.378,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1487
0.8915 0.005993 0.002499 0.9 VDD 157.513,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1488
0.891 0.006549 0.002441 0.9 VDD 133.888,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1489
0.8881 0.009012 0.00286 0.9 VDD 157.558,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1490
0.8906 0.006955 0.002481 0.9 VDD 155.218,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1492
0.8895 0.008015 0.002439 0.9 VDD 153.598,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1493
0.8887 0.00866 0.002615 0.9 VDD 160.438,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1494
0.8898 0.00768 0.002524 0.9 VDD 155.803,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1495
0.8912 0.006272 0.002493 0.9 VDD 156.568,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1497
0.8915 0.006089 0.002438 0.9 VDD 155.038,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1498
0.8918 0.0058 0.002415 0.9 VDD 155.218,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1499
0.8914 0.006203 0.002446 0.9 VDD 155.983,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1500
0.8899 0.007613 0.002507 0.9 VDD 155.218,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1501
0.8913 0.006333 0.002318 0.9 VDD 158.188,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1502
0.8916 0.006068 0.00229 0.9 VDD 155.578,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1504
0.8915 0.006178 0.002323 0.9 VDD 156.748,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1505
0.8893 0.008167 0.00257 0.9 VDD 143.248,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1506
0.8916 0.006028 0.002327 0.9 VDD 155.398,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1508
0.8909 0.006652 0.002435 0.9 VDD 161.698,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1509
0.891 0.006646 0.002362 0.9 VDD 161.788,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1510
0.8913 0.006333 0.002353 0.9 VDD 158.188,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1511
0.891 0.006525 0.002428 0.9 VDD 160.258,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1512
0.8906 0.006803 0.002591 0.9 VDD 161.698,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1513
0.891 0.00658 0.002384 0.9 VDD 160.978,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1514
0.891 0.006629 0.002387 0.9 VDD 161.428,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1515
0.8911 0.006529 0.002379 0.9 VDD 160.303,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1516
0.8916 0.006079 0.002298 0.9 VDD 155.848,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1517
0.8917 0.006008 0.002273 0.9 VDD 155.038,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1518
0.8893 0.008164 0.0025 0.9 VDD 154.993,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1519
0.8883 0.00891 0.002824 0.9 VDD 156.568,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1520
0.8868 0.01035 0.002876 0.9 VDD 137.308,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1521
0.8869 0.01029 0.002829 0.9 VDD 136.498,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1523
0.8869 0.01023 0.002844 0.9 VDD 135.778,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1524
0.8902 0.007287 0.002535 0.9 VDD 133.663,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1525
0.8866 0.0105 0.002873 0.9 VDD 139.468,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1527
0.8875 0.009662 0.002854 0.9 VDD 137.713,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1528
0.8867 0.0104 0.002857 0.9 VDD 137.938,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1530
0.8872 0.01006 0.002746 0.9 VDD 133.888,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1531
0.887 0.01018 0.00283 0.9 VDD 135.238,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1534
0.8871 0.01008 0.002801 0.9 VDD 134.158,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1535
0.8872 0.01003 0.002784 0.9 VDD 133.573,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1536
0.8869 0.01028 0.002859 0.9 VDD 136.408,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1538
0.8894 0.007875 0.002689 0.9 VDD 139.243,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1539
0.8874 0.009841 0.00275 0.9 VDD 140.008,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1540
0.8876 0.009688 0.002726 0.9 VDD 138.028,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1541
0.8867 0.01043 0.002863 0.9 VDD 138.388,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1542
0.8861 0.01105 0.002897 0.9 VDD 138.748,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1543
0.886 0.01103 0.002946 0.9 VDD 138.388,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1544
0.8856 0.01154 0.002903 0.9 VDD 136.048,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1545
0.8863 0.01082 0.002897 0.9 VDD 135.778,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1546
0.8894 0.007908 0.002694 0.9 VDD 139.603,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1547
0.8888 0.0085 0.002679 0.9 VDD 139.468,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1548
0.8876 0.00957 0.002834 0.9 VDD 136.678,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1549
0.8862 0.01096 0.002879 0.9 VDD 137.488,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1550
0.8895 0.007955 0.002588 0.9 VDD 140.143,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1552
0.8893 0.008125 0.002597 0.9 VDD 135.553,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1553
0.887 0.01017 0.002789 0.9 VDD 135.148,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1554
0.8861 0.01099 0.002887 0.9 VDD 137.938,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1555
0.8861 0.01094 0.002926 0.9 VDD 137.218,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1556
0.8864 0.01076 0.002881 0.9 VDD 135.013,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1557
0.8895 0.007875 0.00258 0.9 VDD 139.243,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1559
0.8898 0.007559 0.00267 0.9 VDD 135.598,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1560
0.8897 0.00762 0.002683 0.9 VDD 136.048,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1561
0.8878 0.009502 0.00268 0.9 VDD 135.958,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1562
0.8906 0.006941 0.00244 0.9 VDD 137.308,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1563
0.8893 0.008087 0.002586 0.9 VDD 135.193,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1564
0.89 0.007345 0.002621 0.9 VDD 134.068,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1565
0.8877 0.00957 0.002698 0.9 VDD 136.678,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1566
0.8907 0.006896 0.002431 0.9 VDD 136.903,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1567
0.89 0.007519 0.002507 0.9 VDD 135.868,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1568
0.8892 0.008203 0.002617 0.9 VDD 136.318,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1569
0.8867 0.01041 0.00289 0.9 VDD 138.118,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1570
0.8862 0.01091 0.002868 0.9 VDD 136.858,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1572
0.8868 0.01031 0.002838 0.9 VDD 136.858,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1573
0.8877 0.009519 0.00282 0.9 VDD 136.138,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1574
0.8895 0.007973 0.002536 0.9 VDD 134.158,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1575
0.8902 0.007309 0.002532 0.9 VDD 134.068,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1576
0.8896 0.007911 0.002534 0.9 VDD 133.618,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1578
0.8897 0.007827 0.002478 0.9 VDD 132.898,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1579
0.8901 0.007413 0.00246 0.9 VDD 142.303,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1580
0.8902 0.007349 0.002464 0.9 VDD 141.538,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1581
0.8901 0.007358 0.002553 0.9 VDD 134.158,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1583
0.8891 0.00823 0.002624 0.9 VDD 136.588,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1584
0.8887 0.008575 0.0027 0.9 VDD 140.368,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1585
0.8894 0.008033 0.002571 0.9 VDD 134.698,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1586
0.89 0.007457 0.002582 0.9 VDD 135.328,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1587
0.8906 0.006872 0.002529 0.9 VDD 136.678,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1588
0.8903 0.007238 0.002465 0.9 VDD 140.278,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1589
0.8892 0.008076 0.002682 0.9 VDD 139.648,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1590
0.8899 0.007434 0.002643 0.9 VDD 134.698,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1591
0.8894 0.008068 0.00257 0.9 VDD 135.013,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1592
0.8902 0.007342 0.002457 0.9 VDD 134.338,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1593
0.8894 0.007831 0.002719 0.9 VDD 137.668,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1594
0.89 0.007447 0.002574 0.9 VDD 134.788,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1595
0.8896 0.007911 0.002511 0.9 VDD 133.618,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1596
0.8903 0.007238 0.002505 0.9 VDD 133.483,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1597
0.8904 0.007165 0.002478 0.9 VDD 132.898,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1598
0.8898 0.007565 0.0026 0.9 VDD 135.643,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1600
0.8902 0.007175 0.002577 0.9 VDD 132.898,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1601
0.8881 0.009288 0.002611 0.9 VDD 133.798,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1602
0.8882 0.009232 0.002591 0.9 VDD 133.258,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1603
0.888 0.009297 0.002746 0.9 VDD 133.888,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1604
0.888 0.009236 0.002723 0.9 VDD 133.303,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1605
0.8901 0.007254 0.002598 0.9 VDD 133.438,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1606
0.8903 0.007175 0.002507 0.9 VDD 132.898,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1607
0.8905 0.007136 0.002387 0.9 VDD 132.673,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1608
0.8903 0.007232 0.002422 0.9 VDD 133.438,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1609
0.8865 0.01065 0.002846 0.9 VDD 133.798,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1610
0.8918 0.006105 0.002127 0.9 VDD 156.838,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1612
0.8906 0.006847 0.002571 0.9 VDD 159.313,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1613
0.8915 0.006158 0.002362 0.9 VDD 156.568,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1614
0.8916 0.006199 0.002162 0.9 VDD 159.763,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1615
0.8917 0.005908 0.002359 0.9 VDD 156.478,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1616
0.8914 0.006133 0.002422 0.9 VDD 155.398,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1617
0.8907 0.006828 0.002431 0.9 VDD 154.138,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1618
0.8907 0.006892 0.002457 0.9 VDD 154.678,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1619
0.8905 0.007021 0.002507 0.9 VDD 155.803,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1620
0.8887 0.008675 0.002585 0.9 VDD 160.618,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1621
0.8913 0.006256 0.002432 0.9 VDD 160.798,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1622
0.8908 0.00665 0.002566 0.9 VDD 160.078,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1623
0.8882 0.009205 0.002567 0.9 VDD 159.673,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1624
0.8891 0.008244 0.002684 0.9 VDD 161.338,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1625
0.8911 0.006346 0.002589 0.9 VDD 161.518,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1626
0.8903 0.00707 0.002586 0.9 VDD 164.938,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1627
0.8889 0.008378 0.0027 0.9 VDD 162.913,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1628
0.8909 0.006716 0.002363 0.9 VDD 162.733,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1629
0.8905 0.006905 0.002601 0.9 VDD 162.868,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1630
0.8905 0.006905 0.002601 0.9 VDD 162.868,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1631
0.8904 0.006983 0.002598 0.9 VDD 163.813,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1632
0.8911 0.006339 0.002512 0.9 VDD 157.153,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1633
0.8908 0.00664 0.002522 0.9 VDD 157.468,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1635
0.889 0.008455 0.002578 0.9 VDD 158.098,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1636
0.8912 0.006455 0.002356 0.9 VDD 160.888,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1637
0.8915 0.006328 0.002174 0.9 VDD 161.383,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1638
0.8906 0.006811 0.002599 0.9 VDD 161.788,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1639
0.8898 0.007641 0.002568 0.9 VDD 161.878,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1640
0.889 0.008499 0.00254 0.9 VDD 158.593,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1641
0.8897 0.007617 0.002687 0.9 VDD 161.608,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1642
0.8901 0.007288 0.002595 0.9 VDD 164.128,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1643
0.8902 0.007267 0.002569 0.9 VDD 163.858,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1644
0.8909 0.006687 0.00239 0.9 VDD 162.328,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1645
0.8911 0.006441 0.002436 0.9 VDD 162.283,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1646
0.8909 0.006658 0.002427 0.9 VDD 164.128,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1647
0.8908 0.006811 0.002355 0.9 VDD 164.128,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1648
0.8907 0.006872 0.002424 0.9 VDD 164.533,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1649
0.8911 0.006511 0.002434 0.9 VDD 162.868,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1650
0.8907 0.006829 0.002428 0.9 VDD 163.948,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1651
0.8896 0.007797 0.00257 0.9 VDD 163.768,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1652
0.8914 0.006451 0.002171 0.9 VDD 160.843,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1653
0.8912 0.006592 0.002178 0.9 VDD 162.688,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1654
0.8909 0.006775 0.002359 0.9 VDD 163.588,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1655
0.8899 0.007511 0.002556 0.9 VDD 160.438,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1656
0.8906 0.006762 0.002597 0.9 VDD 161.248,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1657
0.8909 0.006726 0.00239 0.9 VDD 162.868,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1659
0.8908 0.006791 0.002389 0.9 VDD 163.453,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1660
0.891 0.006669 0.002358 0.9 VDD 163.768,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1661
0.8889 0.008548 0.002597 0.9 VDD 159.133,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1662
0.8884 0.009097 0.002536 0.9 VDD 158.458,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1663
0.8887 0.008802 0.002454 0.9 VDD 155.578,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1664
0.884 0.01311 0.00288 0.9 VDD 172.903,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1665
0.8822 0.01478 0.002966 0.9 VDD 177.628,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1666
0.8851 0.01223 0.002718 0.9 VDD 175.063,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1667
0.8853 0.01198 0.002716 0.9 VDD 176.368,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1668
0.8863 0.01108 0.00265 0.9 VDD 174.028,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1669
0.8841 0.01295 0.002989 0.9 VDD 169.258,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1670
0.8856 0.01152 0.002841 0.9 VDD 171.553,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1671
0.8845 0.01256 0.002905 0.9 VDD 172.183,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1672
0.8868 0.01033 0.002874 0.9 VDD 166.378,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1674
0.8852 0.0119 0.002893 0.9 VDD 168.898,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1676
0.8835 0.01345 0.003065 0.9 VDD 168.133,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1677
0.8849 0.01229 0.002778 0.9 VDD 176.143,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1678
0.8852 0.01195 0.002856 0.9 VDD 170.428,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1679
0.8835 0.01343 0.003123 0.9 VDD 167.368,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1680
0.8857 0.01146 0.002867 0.9 VDD 170.743,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1681
0.884 0.01304 0.002977 0.9 VDD 171.823,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1682
0.8834 0.01357 0.00299 0.9 VDD 171.328,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1683
0.8841 0.01291 0.003027 0.9 VDD 167.728,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1684
0.884 0.01291 0.003074 0.9 VDD 167.683,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1685
0.8846 0.01243 0.003001 0.9 VDD 168.808,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1686
0.884 0.01295 0.003044 0.9 VDD 169.078,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1687
0.8813 0.01561 0.003065 0.9 VDD 172.768,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1688
0.8863 0.01086 0.002869 0.9 VDD 167.593,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1689
0.8852 0.01185 0.00294 0.9 VDD 167.548,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1690
0.8852 0.01185 0.002922 0.9 VDD 167.548,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1691
0.8844 0.01276 0.002812 0.9 VDD 175.378,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1692
0.8841 0.013 0.002936 0.9 VDD 171.148,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1694
0.8847 0.01246 0.002867 0.9 VDD 169.978,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1695
0.8824 0.01459 0.003019 0.9 VDD 172.318,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1697
0.8824 0.01452 0.003081 0.9 VDD 169.663,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1698
0.8819 0.01497 0.003094 0.9 VDD 169.258,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1699
0.8814 0.01552 0.003088 0.9 VDD 170.113,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1701
0.8807 0.01606 0.003206 0.9 VDD 170.878,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1702
0.8812 0.01561 0.003151 0.9 VDD 172.858,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1703
0.8808 0.01611 0.003136 0.9 VDD 173.398,39.696 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1704
0.8819 0.01494 0.003157 0.9 VDD 168.493,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1705
0.8843 0.01285 0.002834 0.9 VDD 176.908,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1706
0.8837 0.01328 0.002978 0.9 VDD 176.188,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1707
0.8839 0.01313 0.002934 0.9 VDD 173.218,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1708
0.8824 0.01463 0.002993 0.9 VDD 173.308,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1709
0.8863 0.01094 0.002795 0.9 VDD 170.248,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1710
0.8857 0.01145 0.002859 0.9 VDD 170.383,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1711
0.8827 0.01437 0.002968 0.9 VDD 178.168,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1712
0.8827 0.01434 0.002941 0.9 VDD 177.358,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1713
0.8812 0.0157 0.003087 0.9 VDD 175.648,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1714
0.8823 0.01466 0.003021 0.9 VDD 174.118,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1715
0.8857 0.01139 0.002921 0.9 VDD 168.448,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1716
0.8818 0.01517 0.00301 0.9 VDD 174.478,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1718
0.8818 0.0152 0.003042 0.9 VDD 175.648,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1719
0.8813 0.0157 0.003042 0.9 VDD 175.828,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1720
0.8851 0.01216 0.002762 0.9 VDD 174.028,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1721
0.8854 0.01189 0.00267 0.9 VDD 175.378,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1722
0.8857 0.01153 0.002815 0.9 VDD 176.278,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1723
0.8855 0.01179 0.002755 0.9 VDD 177.268,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1724
0.8849 0.01193 0.003172 0.9 VDD 178.348,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1726
0.8848 0.01234 0.002833 0.9 VDD 177.178,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1727
0.8843 0.0129 0.002783 0.9 VDD 177.898,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1728
0.8836 0.01333 0.003075 0.9 VDD 177.538,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1729
0.8823 0.01474 0.002959 0.9 VDD 176.143,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1730
0.8823 0.01451 0.003147 0.9 VDD 168.988,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1731
0.8829 0.01397 0.003117 0.9 VDD 167.908,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1732
0.8838 0.01339 0.002853 0.9 VDD 178.888,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1734
0.8837 0.01348 0.002863 0.9 VDD 181.363,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1735
0.8826 0.01448 0.002966 0.9 VDD 181.228,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1736
0.8824 0.01453 0.003122 0.9 VDD 170.248,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1737
0.8831 0.01402 0.002925 0.9 VDD 175.468,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1738
0.8831 0.014 0.002911 0.9 VDD 175.198,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1739
0.8824 0.01469 0.002949 0.9 VDD 174.838,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1740
0.8828 0.01421 0.002957 0.9 VDD 174.568,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1741
0.8828 0.01427 0.002957 0.9 VDD 175.783,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1742
0.8822 0.01481 0.002998 0.9 VDD 178.348,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1743
0.8813 0.01555 0.0032 0.9 VDD 171.103,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1744
0.8813 0.01564 0.003055 0.9 VDD 173.668,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1745
0.8812 0.01574 0.003074 0.9 VDD 177.358,39.120 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1746
0.8817 0.01525 0.003 0.9 VDD 177.448,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1747
0.8817 0.0153 0.002994 0.9 VDD 179.158,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1748
0.8841 0.01298 0.002963 0.9 VDD 170.248,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1749
0.8846 0.01247 0.002963 0.9 VDD 170.248,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1750
0.8832 0.01389 0.002928 0.9 VDD 174.208,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1751
0.8824 0.01453 0.003052 0.9 VDD 170.968,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1753
0.8829 0.01402 0.003052 0.9 VDD 170.968,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1754
0.8824 0.01455 0.003094 0.9 VDD 171.418,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1755
0.8829 0.01401 0.003052 0.9 VDD 170.158,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1756
0.8883 0.009048 0.002643 0.9 VDD 165.568,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1757
0.8871 0.01038 0.002532 0.9 VDD 173.128,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1759
0.8855 0.01179 0.002676 0.9 VDD 174.298,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1760
0.8858 0.01152 0.002664 0.9 VDD 175.198,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1761
0.8852 0.01198 0.00279 0.9 VDD 176.368,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1762
0.8857 0.01162 0.002696 0.9 VDD 175.918,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1763
0.883 0.01409 0.002925 0.9 VDD 176.098,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1764
0.8827 0.01432 0.002964 0.9 VDD 177.043,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1765
0.8826 0.01442 0.002968 0.9 VDD 179.428,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1766
0.8822 0.01488 0.002966 0.9 VDD 181.228,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1767
0.8872 0.00989 0.002888 0.9 VDD 159.178,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1769
0.8873 0.009804 0.002866 0.9 VDD 158.143,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1770
0.8857 0.01136 0.002944 0.9 VDD 167.503,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1772
0.8831 0.01366 0.003192 0.9 VDD 158.953,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1775
0.8874 0.009731 0.002847 0.9 VDD 157.333,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1776
0.8879 0.009162 0.002894 0.9 VDD 159.178,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1777
0.8867 0.01041 0.002886 0.9 VDD 159.088,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1778
0.8826 0.01416 0.003193 0.9 VDD 159.358,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1779
0.8861 0.01093 0.00301 0.9 VDD 158.773,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1781
0.8851 0.0119 0.002968 0.9 VDD 156.928,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1782
0.8875 0.009694 0.002835 0.9 VDD 156.928,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1783
0.8862 0.01079 0.00298 0.9 VDD 156.883,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1785
0.8858 0.01125 0.002967 0.9 VDD 156.883,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1786
0.8876 0.00971 0.002645 0.9 VDD 166.513,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1787
0.887 0.01007 0.002913 0.9 VDD 161.653,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1790
0.8849 0.01207 0.002993 0.9 VDD 159.448,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1792
0.8844 0.01253 0.003086 0.9 VDD 158.503,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1793
0.8862 0.01084 0.002953 0.9 VDD 167.098,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1794
0.8857 0.01134 0.002957 0.9 VDD 166.873,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1795
0.8831 0.01371 0.003191 0.9 VDD 160.078,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1797
0.8831 0.01369 0.003189 0.9 VDD 159.583,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1798
0.8832 0.01364 0.003181 0.9 VDD 158.458,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1799
0.8873 0.0098 0.002874 0.9 VDD 158.098,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1800
0.888 0.009407 0.00261 0.9 VDD 162.148,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1801
0.8848 0.01222 0.002994 0.9 VDD 162.283,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1802
0.888 0.009076 0.002877 0.9 VDD 158.233,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1803
0.8874 0.009768 0.002865 0.9 VDD 157.738,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1804
0.8863 0.01082 0.002925 0.9 VDD 157.243,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1805
0.8832 0.01366 0.003186 0.9 VDD 158.998,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1806
0.886 0.01097 0.003016 0.9 VDD 159.538,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1807
0.8848 0.01208 0.003099 0.9 VDD 159.763,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1808
0.8843 0.0126 0.003098 0.9 VDD 159.718,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1809
0.8863 0.01071 0.003001 0.9 VDD 164.038,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1811
0.8873 0.009853 0.002887 0.9 VDD 158.728,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1812
0.8877 0.009365 0.002916 0.9 VDD 161.608,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1813
0.8863 0.01077 0.002904 0.9 VDD 165.388,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1815
0.885 0.01198 0.002983 0.9 VDD 158.143,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1816
0.8841 0.0127 0.003154 0.9 VDD 161.608,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1818
0.8867 0.01029 0.002991 0.9 VDD 157.423,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1819
0.8842 0.01261 0.003148 0.9 VDD 159.988,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1821
0.8837 0.01314 0.00315 0.9 VDD 160.303,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1822
0.8832 0.01364 0.003191 0.9 VDD 158.458,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1824
0.8827 0.01412 0.003191 0.9 VDD 158.503,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1825
0.8826 0.01416 0.003195 0.9 VDD 159.268,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1826
0.8862 0.01086 0.002934 0.9 VDD 157.783,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1827
0.8841 0.01279 0.00314 0.9 VDD 163.768,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1829
0.887 0.0101 0.002918 0.9 VDD 162.103,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1830
0.8872 0.009938 0.002901 0.9 VDD 159.808,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1831
0.8847 0.01221 0.003106 0.9 VDD 162.238,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1835
0.8851 0.01193 0.002974 0.9 VDD 157.378,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1836
0.8863 0.01082 0.00289 0.9 VDD 166.513,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1837
0.8848 0.01212 0.003103 0.9 VDD 160.303,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1838
0.8844 0.01248 0.003076 0.9 VDD 157.828,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1841
0.8868 0.0102 0.002967 0.9 VDD 156.253,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1843
0.8868 0.01023 0.002975 0.9 VDD 156.613,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1844
0.8863 0.01078 0.002915 0.9 VDD 156.658,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1845
0.887 0.01012 0.002918 0.9 VDD 162.418,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1846
0.8865 0.01057 0.002913 0.9 VDD 161.608,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1849
0.8854 0.01157 0.002995 0.9 VDD 161.878,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1850
0.8848 0.01216 0.002997 0.9 VDD 161.023,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1851
0.8849 0.01199 0.003083 0.9 VDD 158.323,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1852
0.885 0.01197 0.003077 0.9 VDD 157.918,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1853
0.8833 0.01357 0.003168 0.9 VDD 157.288,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1854
0.8832 0.01359 0.003185 0.9 VDD 157.603,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1855
0.8869 0.01024 0.002829 0.9 VDD 156.748,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1856
0.8857 0.01134 0.00294 0.9 VDD 158.188,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1858
0.8868 0.01032 0.002857 0.9 VDD 157.738,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1860
0.8826 0.01419 0.003197 0.9 VDD 159.988,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1861
0.883 0.01381 0.003188 0.9 VDD 162.508,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1862
0.8869 0.01014 0.002915 0.9 VDD 162.643,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1864
0.8831 0.01371 0.003194 0.9 VDD 160.033,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1865
0.883 0.0138 0.00319 0.9 VDD 162.148,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1866
0.883 0.01383 0.003185 0.9 VDD 162.868,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1867
0.8825 0.01434 0.003183 0.9 VDD 163.093,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1868
0.8866 0.01047 0.002897 0.9 VDD 159.898,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1869
0.8847 0.01218 0.003107 0.9 VDD 161.608,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1870
0.8872 0.009932 0.002895 0.9 VDD 159.718,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1871
0.8855 0.01153 0.002997 0.9 VDD 161.158,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1872
0.8868 0.01034 0.002867 0.9 VDD 166.693,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1873
0.8862 0.0109 0.002943 0.9 VDD 158.413,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1874
0.8854 0.01163 0.00299 0.9 VDD 162.823,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1875
0.883 0.0138 0.003189 0.9 VDD 162.148,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1876
0.8848 0.01224 0.002989 0.9 VDD 162.958,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1877
0.8846 0.01229 0.003089 0.9 VDD 164.218,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1878
0.8841 0.01281 0.003088 0.9 VDD 164.263,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1879
0.8853 0.01176 0.002966 0.9 VDD 165.388,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1880
0.8875 0.009592 0.002901 0.9 VDD 164.668,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1881
0.8836 0.01325 0.003148 0.9 VDD 162.778,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1882
0.8858 0.0112 0.002976 0.9 VDD 163.588,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1883
0.8847 0.01224 0.003103 0.9 VDD 162.778,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1884
0.8836 0.01325 0.003186 0.9 VDD 162.688,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1885
0.8854 0.01162 0.002975 0.9 VDD 162.688,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1886
0.8849 0.01212 0.002996 0.9 VDD 160.303,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1887
0.8853 0.01175 0.002964 0.9 VDD 165.253,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1889
0.885 0.01203 0.00299 0.9 VDD 158.908,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1890
0.885 0.01201 0.002987 0.9 VDD 158.548,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1891
0.8865 0.0105 0.003019 0.9 VDD 160.438,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1893
0.8866 0.01035 0.003003 0.9 VDD 158.188,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1894
0.8838 0.01305 0.003182 0.9 VDD 158.548,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1895
0.883 0.01377 0.003191 0.9 VDD 161.518,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1896
0.883 0.01384 0.003181 0.9 VDD 163.363,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1897
0.8869 0.01015 0.002917 0.9 VDD 162.823,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1898
0.8868 0.01036 0.002851 0.9 VDD 167.323,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1899
0.8874 0.009703 0.002874 0.9 VDD 166.378,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1900
0.8868 0.01032 0.002894 0.9 VDD 166.198,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1901
0.8868 0.01031 0.002898 0.9 VDD 165.928,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1902
0.8857 0.01127 0.002987 0.9 VDD 165.118,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1903
0.8871 0.01003 0.002909 0.9 VDD 161.113,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1904
0.8863 0.01067 0.003009 0.9 VDD 163.228,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1905
0.8868 0.01034 0.002886 0.9 VDD 166.738,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1906
0.8864 0.01067 0.002915 0.9 VDD 163.318,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1907
0.8869 0.01017 0.002915 0.9 VDD 163.138,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1908
0.8841 0.01275 0.003103 0.9 VDD 162.733,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1909
0.8869 0.0102 0.002914 0.9 VDD 163.723,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1911
0.887 0.01006 0.002915 0.9 VDD 161.428,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1913
0.8868 0.01027 0.002895 0.9 VDD 165.073,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1914
0.8869 0.01023 0.002912 0.9 VDD 164.308,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1915
0.8884 0.009009 0.002639 0.9 VDD 164.938,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1916
0.8857 0.01129 0.002979 0.9 VDD 165.658,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1917
0.8868 0.01026 0.002908 0.9 VDD 164.938,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1919
0.8864 0.01072 0.002912 0.9 VDD 164.218,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1920
0.8858 0.01127 0.002967 0.9 VDD 165.208,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1921
0.883 0.01386 0.003175 0.9 VDD 164.038,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1922
0.8825 0.01437 0.003178 0.9 VDD 163.768,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1923
0.8824 0.01435 0.003204 0.9 VDD 163.228,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1924
0.8916 0.005923 0.002471 0.9 VDD 156.658,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1925
0.8913 0.006277 0.002469 0.9 VDD 156.613,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1926
0.8918 0.005985 0.002254 0.9 VDD 155.578,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1927
0.8916 0.006099 0.002346 0.9 VDD 156.028,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1928
0.8913 0.006203 0.002473 0.9 VDD 155.983,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1929
0.8902 0.007185 0.002601 0.9 VDD 162.868,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1930
0.8905 0.006859 0.0026 0.9 VDD 162.328,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1931
0.891 0.006595 0.002363 0.9 VDD 162.733,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1932
0.8903 0.00713 0.002569 0.9 VDD 162.238,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1933
0.8902 0.007208 0.002571 0.9 VDD 163.138,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1934
0.8897 0.007748 0.002571 0.9 VDD 163.138,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1935
0.889 0.008348 0.002639 0.9 VDD 162.553,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1936
0.8901 0.007479 0.002429 0.9 VDD 154.093,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1937
0.8917 0.005977 0.002368 0.9 VDD 154.138,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1938
0.8913 0.006284 0.002418 0.9 VDD 154.498,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1939
0.89 0.007549 0.002457 0.9 VDD 154.678,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1940
0.8896 0.007806 0.002554 0.9 VDD 156.928,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1941
0.8912 0.006362 0.002438 0.9 VDD 155.128,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1942
0.8911 0.006471 0.002475 0.9 VDD 156.028,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1943
0.891 0.006493 0.00247 0.9 VDD 156.208,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1944
0.8896 0.007811 0.002554 0.9 VDD 156.973,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1945
0.8912 0.006344 0.002489 0.9 VDD 157.198,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1946
0.8915 0.006078 0.002404 0.9 VDD 154.948,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1947
0.8914 0.006144 0.002455 0.9 VDD 155.488,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1948
0.8909 0.006629 0.002501 0.9 VDD 157.378,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1949
0.8903 0.007183 0.002497 0.9 VDD 157.243,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1950
0.8903 0.007114 0.0026 0.9 VDD 162.058,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1951
0.8891 0.008279 0.002631 0.9 VDD 161.743,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1952
0.889 0.008314 0.002693 0.9 VDD 162.148,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1953
0.8896 0.00768 0.002695 0.9 VDD 162.328,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1954
0.8904 0.007036 0.002592 0.9 VDD 164.488,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1955
0.8904 0.007015 0.002604 0.9 VDD 164.218,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1956
0.891 0.006413 0.002595 0.9 VDD 162.058,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1957
0.8904 0.006961 0.002604 0.9 VDD 163.543,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1958
0.8897 0.007695 0.00257 0.9 VDD 162.508,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1959
0.8916 0.006266 0.00215 0.9 VDD 158.638,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1960
0.8917 0.006179 0.002137 0.9 VDD 157.648,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1961
0.8914 0.006225 0.002334 0.9 VDD 157.198,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1962
0.8914 0.006255 0.002338 0.9 VDD 157.378,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1963
0.8908 0.006781 0.002432 0.9 VDD 163.318,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1964
0.8908 0.006732 0.002434 0.9 VDD 162.688,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1965
0.8909 0.006674 0.002389 0.9 VDD 161.968,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1966
0.8909 0.006743 0.00239 0.9 VDD 162.823,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1967
0.8914 0.006273 0.002306 0.9 VDD 157.558,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1968
0.8891 0.008401 0.002511 0.9 VDD 157.513,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1969
0.8891 0.008339 0.002551 0.9 VDD 156.838,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1970
0.8892 0.008255 0.002528 0.9 VDD 155.938,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1971
0.8849 0.01216 0.00296 0.9 VDD 153.373,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1973
0.8825 0.0143 0.003158 0.9 VDD 152.293,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1974
0.8826 0.0142 0.0032 0.9 VDD 150.088,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1975
0.8832 0.01364 0.003132 0.9 VDD 150.088,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1976
0.8836 0.01327 0.003117 0.9 VDD 152.563,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1977
0.8849 0.01212 0.003011 0.9 VDD 152.968,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1978
0.8843 0.01267 0.003005 0.9 VDD 152.788,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1979
0.8856 0.01143 0.002973 0.9 VDD 144.958,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1980
0.8874 0.009899 0.002681 0.9 VDD 153.553,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1981
0.888 0.009358 0.002666 0.9 VDD 153.958,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1982
0.8878 0.009466 0.002748 0.9 VDD 154.858,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1983
0.8876 0.009754 0.002613 0.9 VDD 152.338,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1984
0.8872 0.01008 0.002759 0.9 VDD 155.083,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1985
0.8891 0.008264 0.002635 0.9 VDD 145.003,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1986
0.889 0.00857 0.002445 0.9 VDD 147.838,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1987
0.8885 0.008999 0.002539 0.9 VDD 151.078,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1988
0.887 0.0101 0.002925 0.9 VDD 155.308,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1989
0.8875 0.009849 0.002607 0.9 VDD 148.468,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1990
0.8866 0.01066 0.00275 0.9 VDD 150.358,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1991
0.8869 0.01041 0.002694 0.9 VDD 147.838,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1992
0.8868 0.01058 0.002649 0.9 VDD 149.503,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1993
0.8874 0.009907 0.002666 0.9 VDD 148.918,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1994
0.8861 0.01105 0.002846 0.9 VDD 154.408,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1995
0.886 0.01111 0.002926 0.9 VDD 155.173,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1996
0.8849 0.01211 0.003012 0.9 VDD 145.993,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1997
0.8829 0.01394 0.003155 0.9 VDD 145.048,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1998
0.8843 0.01265 0.003085 0.9 VDD 144.148,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U1999
0.8843 0.01265 0.003019 0.9 VDD 144.103,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2000
0.8858 0.01129 0.002918 0.9 VDD 142.348,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2001
0.885 0.01203 0.002979 0.9 VDD 143.968,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2002
0.8851 0.01195 0.00298 0.9 VDD 142.438,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2003
0.8849 0.01224 0.002849 0.9 VDD 179.518,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2004
0.8852 0.012 0.002827 0.9 VDD 178.978,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2005
0.8847 0.01206 0.003192 0.9 VDD 179.023,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2006
0.8859 0.01145 0.002655 0.9 VDD 174.658,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2007
0.8873 0.009928 0.002728 0.9 VDD 171.058,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2008
0.8869 0.01063 0.002496 0.9 VDD 174.298,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2009
0.8868 0.01055 0.002606 0.9 VDD 173.938,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2010
0.8868 0.01066 0.002584 0.9 VDD 174.433,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2011
0.8853 0.01148 0.003172 0.9 VDD 178.348,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2012
0.885 0.0119 0.003076 0.9 VDD 178.168,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2013
0.8846 0.01264 0.002782 0.9 VDD 173.308,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2014
0.8818 0.01515 0.003024 0.9 VDD 174.028,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2015
0.8822 0.01475 0.003002 0.9 VDD 176.548,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2016
0.8814 0.01556 0.003078 0.9 VDD 171.418,38.544 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2018
0.8834 0.01361 0.00301 0.9 VDD 171.688,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2019
0.8819 0.01505 0.003078 0.9 VDD 171.373,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2020
0.8818 0.01513 0.003057 0.9 VDD 173.578,37.968 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2021
0.886 0.01133 0.002706 0.9 VDD 173.758,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2022
0.8847 0.01207 0.003265 0.9 VDD 179.563,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2023
0.8843 0.01293 0.002789 0.9 VDD 178.528,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2024
0.8823 0.01472 0.003001 0.9 VDD 175.648,36.816 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2025
0.8818 0.01522 0.003002 0.9 VDD 176.188,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2026
0.8818 0.01507 0.003079 0.9 VDD 172.003,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2027
0.8819 0.01501 0.003121 0.9 VDD 170.293,37.392 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2028
0.8834 0.01352 0.00304 0.9 VDD 170.608,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2029
0.8835 0.01349 0.003029 0.9 VDD 169.708,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2030
0.8862 0.01095 0.002844 0.9 VDD 170.788,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2031
0.884 0.01298 0.003012 0.9 VDD 170.428,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2032
0.8829 0.014 0.003086 0.9 VDD 169.393,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2033
0.8829 0.01398 0.003099 0.9 VDD 168.358,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2034
0.8845 0.01253 0.003014 0.9 VDD 180.958,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2035
0.8839 0.01331 0.002835 0.9 VDD 176.998,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2036
0.8855 0.01173 0.002757 0.9 VDD 173.668,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2037
0.8851 0.0122 0.002747 0.9 VDD 174.568,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2038
0.8829 0.01419 0.002939 0.9 VDD 177.133,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2039
0.8833 0.01343 0.003254 0.9 VDD 180.148,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2040
0.8841 0.01304 0.002862 0.9 VDD 180.958,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2041
0.8821 0.0146 0.003337 0.9 VDD 181.408,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2042
0.8944 0.003408 0.002162 0.9 VDD 131.818,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2043
0.8943 0.003476 0.00218 0.9 VDD 132.268,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2044
0.8946 0.003242 0.002162 0.9 VDD 130.468,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2046
0.8933 0.004636 0.002088 0.9 VDD 130.288,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2047
0.8928 0.004886 0.002318 0.9 VDD 132.043,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2048
0.894 0.00368 0.00235 0.9 VDD 134.248,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2049
0.8932 0.004532 0.002266 0.9 VDD 134.788,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2050
0.8943 0.003658 0.002012 0.9 VDD 131.323,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2051
0.8943 0.003501 0.002245 0.9 VDD 132.178,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2052
0.8939 0.003739 0.002326 0.9 VDD 133.798,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2053
0.8925 0.005109 0.002406 0.9 VDD 133.663,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2054
0.8928 0.004901 0.002336 0.9 VDD 137.623,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2055
0.8942 0.003503 0.002277 0.9 VDD 132.448,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2056
0.8944 0.003354 0.002224 0.9 VDD 131.458,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2057
0.8943 0.003422 0.002248 0.9 VDD 131.908,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2058
0.892 0.005738 0.002276 0.9 VDD 132.223,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2059
0.8944 0.003348 0.002258 0.9 VDD 132.088,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2060
0.8945 0.003338 0.002197 0.9 VDD 131.098,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2061
0.8946 0.003219 0.002207 0.9 VDD 131.278,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2062
0.8946 0.003219 0.002214 0.9 VDD 131.278,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2063
0.893 0.00472 0.002247 0.9 VDD 130.873,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2064
0.8921 0.005619 0.002325 0.9 VDD 137.758,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2065
0.8947 0.003295 0.001992 0.9 VDD 130.018,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2066
0.8945 0.00351 0.002031 0.9 VDD 131.008,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2067
0.8945 0.003476 0.001992 0.9 VDD 130.738,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2068
0.8909 0.006554 0.002573 0.9 VDD 138.838,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2069
0.8917 0.005714 0.00257 0.9 VDD 138.613,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2070
0.8907 0.006874 0.002459 0.9 VDD 142.483,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2071
0.8917 0.005938 0.002359 0.9 VDD 140.728,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2072
0.8918 0.005892 0.002357 0.9 VDD 140.278,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2073
0.8918 0.005659 0.002563 0.9 VDD 138.118,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2074
0.8937 0.004102 0.002158 0.9 VDD 131.728,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2075
0.8939 0.003944 0.002112 0.9 VDD 130.648,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2076
0.8922 0.005569 0.002258 0.9 VDD 131.053,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2077
0.8916 0.006186 0.002226 0.9 VDD 131.098,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2078
0.894 0.003682 0.002278 0.9 VDD 132.808,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2079
0.8942 0.00378 0.002048 0.9 VDD 132.448,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2080
0.8941 0.003545 0.002311 0.9 VDD 133.348,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2081
0.8945 0.003533 0.001973 0.9 VDD 130.198,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2082
0.8944 0.003758 0.00187 0.9 VDD 131.683,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2083
0.8944 0.003732 0.001876 0.9 VDD 131.998,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2084
0.8906 0.007032 0.002348 0.9 VDD 131.863,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2085
0.8914 0.00634 0.002278 0.9 VDD 132.268,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2086
0.8911 0.006446 0.002406 0.9 VDD 133.078,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2087
0.8894 0.008282 0.00235 0.9 VDD 182.038,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2088
0.8894 0.008268 0.002342 0.9 VDD 181.858,17.808 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2089
0.8894 0.008218 0.002367 0.9 VDD 176.368,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2090
0.8874 0.01016 0.002403 0.9 VDD 181.813,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2091
0.8892 0.008458 0.002361 0.9 VDD 179.518,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2092
0.8895 0.008101 0.002355 0.9 VDD 178.618,20.688 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2093
0.8892 0.008428 0.00238 0.9 VDD 183.298,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2094
0.8889 0.00869 0.002373 0.9 VDD 182.938,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2095
0.8884 0.009182 0.002404 0.9 VDD 183.208,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2096
0.8874 0.01017 0.002404 0.9 VDD 182.353,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2097
0.8898 0.007842 0.00232 0.9 VDD 175.918,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2098
0.8899 0.007785 0.002309 0.9 VDD 175.288,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2099
0.8899 0.007894 0.002229 0.9 VDD 178.888,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2100
0.8887 0.008888 0.002398 0.9 VDD 178.708,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2101
0.8887 0.008919 0.002392 0.9 VDD 179.158,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2102
0.8876 0.00986 0.002574 0.9 VDD 177.223,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2103
0.89 0.007706 0.002267 0.9 VDD 175.738,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2104
0.89 0.007735 0.002279 0.9 VDD 175.423,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2105
0.8902 0.007616 0.002215 0.9 VDD 177.223,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2106
0.8899 0.007813 0.002268 0.9 VDD 177.898,16.080 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2107
0.8897 0.007947 0.002316 0.9 VDD 177.853,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2108
0.8898 0.007811 0.00243 0.9 VDD 171.868,21.840 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2109
0.8891 0.00846 0.00242 0.9 VDD 173.263,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2110
0.8885 0.009072 0.002433 0.9 VDD 172.948,23.568 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2111
0.8884 0.00913 0.002446 0.9 VDD 173.398,24.144 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2112
0.8898 0.007909 0.002307 0.9 VDD 178.078,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2113
0.8893 0.008309 0.002346 0.9 VDD 177.538,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2114
0.8896 0.008089 0.002335 0.9 VDD 179.563,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2115
0.8896 0.008046 0.002321 0.9 VDD 178.303,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2116
0.8896 0.00805 0.002354 0.9 VDD 178.348,19.536 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2117
0.8872 0.009887 0.00292 0.9 VDD 177.583,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2118
0.8857 0.01135 0.002941 0.9 VDD 177.718,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2119
0.8864 0.01018 0.003434 0.9 VDD 182.308,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2120
0.8867 0.01052 0.002832 0.9 VDD 154.048,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2121
0.8881 0.009385 0.002484 0.9 VDD 149.368,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2122
0.8879 0.009508 0.002598 0.9 VDD 150.358,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2123
0.8868 0.01044 0.002804 0.9 VDD 153.373,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2124
0.8866 0.01058 0.002853 0.9 VDD 154.588,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2125
0.8853 0.01169 0.002998 0.9 VDD 154.453,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2126
0.8856 0.01149 0.002917 0.9 VDD 152.203,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2127
0.8849 0.01211 0.002941 0.9 VDD 152.833,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2128
0.8854 0.01183 0.002818 0.9 VDD 149.638,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2129
0.885 0.01203 0.002973 0.9 VDD 151.888,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2130
0.8836 0.01332 0.003131 0.9 VDD 153.238,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2131
0.883 0.01387 0.003145 0.9 VDD 154.003,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2132
0.8848 0.01218 0.003034 0.9 VDD 153.688,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2133
0.8847 0.01224 0.003053 0.9 VDD 154.363,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2134
0.8847 0.01226 0.003004 0.9 VDD 154.678,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2135
0.886 0.01111 0.002873 0.9 VDD 155.128,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2136
0.8933 0.004745 0.002003 0.9 VDD 142.168,14.928 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2137
0.8927 0.005038 0.002263 0.9 VDD 146.848,18.384 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2138
0.8927 0.005204 0.002125 0.9 VDD 147.838,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2139
0.8931 0.004913 0.002018 0.9 VDD 144.418,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2140
0.893 0.004985 0.002023 0.9 VDD 145.318,15.504 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2141
0.8927 0.005152 0.002154 0.9 VDD 147.388,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2142
0.8929 0.004741 0.002367 0.9 VDD 144.328,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2143
0.8929 0.004782 0.002366 0.9 VDD 144.328,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2144
0.8927 0.005114 0.002198 0.9 VDD 148.288,18.960 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2145
0.8926 0.005187 0.002206 0.9 VDD 148.468,20.112 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2146
0.893 0.004726 0.002243 0.9 VDD 142.438,17.232 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2147
0.8925 0.005427 0.002071 0.9 VDD 149.818,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2148
0.8923 0.005589 0.002117 0.9 VDD 151.258,16.656 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2149
0.892 0.005687 0.002302 0.9 VDD 145.408,22.416 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2150
0.8919 0.005839 0.00225 0.9 VDD 151.213,21.264 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2151
0.8914 0.006346 0.002222 0.9 VDD 150.448,22.992 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2152
0.8903 0.007371 0.002308 0.9 VDD 148.378,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2153
0.8836 0.01321 0.003153 0.9 VDD 161.698,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2154
0.8836 0.01323 0.00319 0.9 VDD 162.148,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2156
0.8841 0.01273 0.003151 0.9 VDD 162.238,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2157
0.8841 0.01275 0.003148 0.9 VDD 162.868,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2158
0.8835 0.01336 0.003114 0.9 VDD 165.568,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2159
0.8859 0.01116 0.002976 0.9 VDD 162.958,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2160
0.8879 0.009465 0.00262 0.9 VDD 162.913,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2161
0.8876 0.009502 0.002913 0.9 VDD 163.408,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2162
0.8863 0.0108 0.002898 0.9 VDD 165.973,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2163
0.8862 0.01079 0.002977 0.9 VDD 165.793,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2164
0.8868 0.01031 0.002881 0.9 VDD 166.018,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2165
0.8868 0.01029 0.002888 0.9 VDD 165.568,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2166
0.8863 0.01073 0.002995 0.9 VDD 164.488,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2167
0.8862 0.01077 0.002985 0.9 VDD 165.253,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2168
0.8862 0.01082 0.002965 0.9 VDD 166.468,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2169
0.8857 0.01132 0.002956 0.9 VDD 166.333,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2170
0.8842 0.01268 0.003153 0.9 VDD 161.158,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2171
0.8841 0.01277 0.0031 0.9 VDD 163.183,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2173
0.8825 0.01431 0.003187 0.9 VDD 162.418,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2174
0.8825 0.01427 0.003192 0.9 VDD 161.563,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2175
0.8846 0.01231 0.003082 0.9 VDD 164.758,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2176
0.8841 0.01278 0.003144 0.9 VDD 163.408,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2178
0.8865 0.01046 0.003017 0.9 VDD 159.718,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2180
0.8864 0.01062 0.003015 0.9 VDD 162.373,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2181
0.8859 0.01113 0.003015 0.9 VDD 162.328,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2182
0.8824 0.0144 0.003169 0.9 VDD 164.668,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2183
0.8878 0.009598 0.002638 0.9 VDD 164.758,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2184
0.8875 0.009641 0.002891 0.9 VDD 165.388,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2185
0.8876 0.009435 0.002918 0.9 VDD 162.508,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2186
0.8847 0.01227 0.002983 0.9 VDD 163.678,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2188
0.8861 0.01087 0.003 0.9 VDD 157.963,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2189
0.8861 0.01092 0.002946 0.9 VDD 158.728,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2190
0.886 0.01095 0.003013 0.9 VDD 159.178,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2191
0.886 0.01102 0.003018 0.9 VDD 160.258,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2192
0.8837 0.01314 0.003192 0.9 VDD 160.348,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2193
0.8835 0.01332 0.003132 0.9 VDD 164.443,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2194
0.8841 0.01285 0.003067 0.9 VDD 165.703,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2195
0.8841 0.01283 0.003078 0.9 VDD 165.028,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2196
0.8846 0.01233 0.003075 0.9 VDD 165.208,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2197
0.8846 0.01227 0.003096 0.9 VDD 163.588,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2198
0.8835 0.01328 0.00318 0.9 VDD 163.318,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2199
0.8835 0.01333 0.003164 0.9 VDD 164.758,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2200
0.883 0.01388 0.003168 0.9 VDD 164.443,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2201
0.8829 0.01389 0.003166 0.9 VDD 164.938,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2202
0.8829 0.01391 0.003157 0.9 VDD 165.658,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2203
0.8878 0.009538 0.00263 0.9 VDD 163.903,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2204
0.8869 0.01018 0.002914 0.9 VDD 163.318,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2205
0.8877 0.009647 0.002643 0.9 VDD 165.478,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2206
0.8885 0.008842 0.002617 0.9 VDD 162.688,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2207
0.8884 0.008975 0.002635 0.9 VDD 164.443,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2208
0.8875 0.009548 0.002908 0.9 VDD 164.038,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2209
0.8869 0.01021 0.002909 0.9 VDD 163.948,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2210
0.8847 0.01238 0.002935 0.9 VDD 166.873,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2211
0.8853 0.01178 0.002955 0.9 VDD 165.793,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2212
0.8861 0.0109 0.003006 0.9 VDD 158.413,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2213
0.8853 0.0118 0.002945 0.9 VDD 166.378,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2214
0.8846 0.01237 0.003054 0.9 VDD 166.423,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2215
0.8842 0.01272 0.003106 0.9 VDD 162.148,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2216
0.8837 0.01311 0.00319 0.9 VDD 159.718,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2217
0.8854 0.01167 0.002975 0.9 VDD 163.678,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2218
0.8848 0.01219 0.002996 0.9 VDD 161.743,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2219
0.886 0.01107 0.002967 0.9 VDD 161.248,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2220
0.8859 0.01107 0.003018 0.9 VDD 161.248,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2221
0.8866 0.01041 0.003012 0.9 VDD 158.998,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2223
0.8865 0.01054 0.002908 0.9 VDD 161.068,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2224
0.8864 0.01055 0.003018 0.9 VDD 161.203,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2225
0.8853 0.01168 0.002982 0.9 VDD 163.768,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2226
0.883 0.01386 0.003176 0.9 VDD 163.768,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2227
0.8843 0.0126 0.003146 0.9 VDD 159.718,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2228
0.8843 0.01264 0.003103 0.9 VDD 160.438,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2229
0.8844 0.01251 0.00313 0.9 VDD 158.233,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2230
0.8832 0.0136 0.003174 0.9 VDD 157.738,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2231
0.8879 0.009201 0.002899 0.9 VDD 159.628,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2232
0.8862 0.01083 0.00299 0.9 VDD 157.378,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2233
0.8857 0.01139 0.002949 0.9 VDD 158.998,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2234
0.8844 0.01246 0.003118 0.9 VDD 157.378,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2235
0.8839 0.01296 0.003112 0.9 VDD 156.973,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2236
0.8833 0.01354 0.003161 0.9 VDD 156.748,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2237
0.8831 0.01374 0.003192 0.9 VDD 160.798,35.088 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2238
0.8835 0.01336 0.003154 0.9 VDD 165.523,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2239
0.8854 0.01158 0.002973 0.9 VDD 162.103,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2240
0.8856 0.01148 0.002962 0.9 VDD 160.438,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2241
0.886 0.01102 0.002961 0.9 VDD 160.348,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2242
0.8859 0.01113 0.002974 0.9 VDD 162.373,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2243
0.8847 0.01215 0.003106 0.9 VDD 160.933,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2244
0.8847 0.01233 0.002963 0.9 VDD 165.298,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2245
0.8853 0.01173 0.002971 0.9 VDD 164.713,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2246
0.8853 0.01171 0.002972 0.9 VDD 164.398,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2247
0.8847 0.01231 0.002971 0.9 VDD 164.758,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2248
0.8841 0.01281 0.003133 0.9 VDD 164.353,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2249
0.884 0.01286 0.003111 0.9 VDD 165.748,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2250
0.8835 0.01339 0.003143 0.9 VDD 166.288,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2251
0.8846 0.01239 0.003048 0.9 VDD 156.343,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2252
0.8868 0.01036 0.002871 0.9 VDD 158.368,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2253
0.8849 0.0121 0.002995 0.9 VDD 159.943,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2254
0.8856 0.01143 0.002994 0.9 VDD 159.628,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2255
0.8857 0.0113 0.002977 0.9 VDD 157.648,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2256
0.8857 0.01136 0.002987 0.9 VDD 158.548,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2257
0.8858 0.01126 0.002921 0.9 VDD 157.018,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2258
0.8859 0.01122 0.00291 0.9 VDD 156.433,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2259
0.8864 0.01073 0.002903 0.9 VDD 156.118,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2260
0.8839 0.01293 0.003157 0.9 VDD 156.478,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2261
0.8845 0.01241 0.003106 0.9 VDD 156.658,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2262
0.8847 0.01235 0.002953 0.9 VDD 165.928,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2263
0.8841 0.01288 0.003053 0.9 VDD 166.513,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2264
0.8858 0.01118 0.003009 0.9 VDD 163.273,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2265
0.8858 0.01122 0.003 0.9 VDD 164.128,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2266
0.8858 0.01123 0.002973 0.9 VDD 164.308,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2267
0.8853 0.01178 0.002962 0.9 VDD 165.838,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2268
0.8852 0.01182 0.002951 0.9 VDD 166.738,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2269
0.8869 0.01027 0.002842 0.9 VDD 157.153,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2270
0.8842 0.01269 0.003107 0.9 VDD 161.428,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2271
0.8831 0.01374 0.003193 0.9 VDD 160.798,35.664 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2272
0.8826 0.01424 0.003193 0.9 VDD 160.978,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2273
0.8826 0.0142 0.003194 0.9 VDD 160.123,36.240 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2274
0.8839 0.013 0.003123 0.9 VDD 157.738,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2275
0.8838 0.01301 0.003175 0.9 VDD 157.828,34.512 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2276
0.8835 0.0134 0.003096 0.9 VDD 166.603,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2277
0.885 0.01193 0.003068 0.9 VDD 157.378,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2278
0.8851 0.01188 0.003057 0.9 VDD 156.748,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2279
0.8845 0.01243 0.00306 0.9 VDD 156.928,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2280
0.8843 0.01257 0.003095 0.9 VDD 159.313,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2281
0.8849 0.01203 0.00309 0.9 VDD 158.908,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2282
0.8843 0.01257 0.003141 0.9 VDD 159.268,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2283
0.8838 0.0131 0.003145 0.9 VDD 159.628,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2284
0.8838 0.01305 0.003135 0.9 VDD 158.683,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2285
0.8836 0.01328 0.003144 0.9 VDD 163.408,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2286
0.8836 0.0133 0.003139 0.9 VDD 163.858,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2287
0.884 0.01283 0.003124 0.9 VDD 164.938,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2288
0.884 0.01288 0.003096 0.9 VDD 166.558,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2289
0.8873 0.00987 0.002877 0.9 VDD 140.413,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2290
0.8874 0.009885 0.002754 0.9 VDD 140.638,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2291
0.8864 0.01068 0.002879 0.9 VDD 142.303,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2292
0.8865 0.01058 0.002913 0.9 VDD 140.728,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2293
0.8866 0.01056 0.002877 0.9 VDD 140.368,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2294
0.8896 0.007685 0.002695 0.9 VDD 136.543,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2295
0.8863 0.01086 0.002855 0.9 VDD 136.228,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2296
0.8862 0.01089 0.002914 0.9 VDD 136.588,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2297
0.8855 0.01162 0.002924 0.9 VDD 137.128,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2298
0.8853 0.01178 0.00296 0.9 VDD 139.603,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2299
0.8859 0.01111 0.00296 0.9 VDD 139.558,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2300
0.8858 0.01121 0.002974 0.9 VDD 141.088,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2302
0.8853 0.01171 0.002946 0.9 VDD 138.433,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2303
0.8903 0.007293 0.002443 0.9 VDD 133.933,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2304
0.8893 0.008139 0.002594 0.9 VDD 135.688,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2305
0.8875 0.009761 0.002739 0.9 VDD 138.928,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2306
0.889 0.008377 0.002666 0.9 VDD 138.118,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2307
0.8892 0.008221 0.00262 0.9 VDD 136.498,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2308
0.8899 0.007574 0.00252 0.9 VDD 136.363,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2309
0.8901 0.007384 0.002558 0.9 VDD 134.698,27.600 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2310
0.8901 0.007389 0.002471 0.9 VDD 134.743,27.024 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2311
0.8909 0.006656 0.002473 0.9 VDD 134.788,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2312
0.891 0.006666 0.002374 0.9 VDD 134.878,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2313
0.8907 0.006841 0.002418 0.9 VDD 136.408,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2314
0.8908 0.006786 0.002404 0.9 VDD 135.913,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2315
0.8907 0.006791 0.002509 0.9 VDD 135.958,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2316
0.8854 0.01167 0.002937 0.9 VDD 137.848,33.936 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2317
0.8902 0.007178 0.002584 0.9 VDD 139.648,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2318
0.8906 0.006763 0.002587 0.9 VDD 141.178,24.720 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2319
0.8891 0.008292 0.002642 0.9 VDD 137.218,28.176 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2320
0.8909 0.006619 0.002464 0.9 VDD 139.558,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2321
0.8907 0.00681 0.002463 0.9 VDD 141.718,25.296 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2322
0.8903 0.00727 0.002465 0.9 VDD 140.638,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2323
0.8904 0.007165 0.002464 0.9 VDD 139.513,25.872 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2324
0.8903 0.007135 0.00258 0.9 VDD 139.198,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2325
0.8873 0.009821 0.002874 0.9 VDD 139.738,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2326
0.8893 0.007999 0.00274 0.9 VDD 139.018,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2327
0.8892 0.008076 0.002747 0.9 VDD 139.648,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2328
0.8895 0.007779 0.002711 0.9 VDD 137.263,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2329
0.8875 0.009802 0.002745 0.9 VDD 139.468,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2330
0.8866 0.01047 0.0029 0.9 VDD 139.018,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2331
0.8864 0.01067 0.002918 0.9 VDD 142.123,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2332
0.8895 0.007876 0.002654 0.9 VDD 138.028,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2333
0.8889 0.008419 0.002664 0.9 VDD 138.568,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2334
0.889 0.008291 0.002691 0.9 VDD 140.548,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2335
0.8876 0.00965 0.002718 0.9 VDD 137.578,30.480 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2336
0.8896 0.007761 0.002636 0.9 VDD 137.128,29.328 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2337
0.889 0.008318 0.002643 0.9 VDD 137.488,28.752 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2338
0.8861 0.01098 0.002936 0.9 VDD 137.803,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2339
0.8873 0.009788 0.002872 0.9 VDD 139.288,31.056 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2340
0.886 0.01108 0.002902 0.9 VDD 139.198,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2341
0.8865 0.01059 0.002878 0.9 VDD 140.908,31.632 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2342
0.8865 0.01054 0.002909 0.9 VDD 140.098,32.208 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2343
0.8859 0.01116 0.002967 0.9 VDD 140.278,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2344
0.8858 0.01126 0.002979 0.9 VDD 141.853,33.360 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2345
0.8901 0.007262 0.00259 0.9 VDD 140.548,26.448 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2346
0.889 0.008205 0.002751 0.9 VDD 140.188,29.904 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2347
0.8859 0.01119 0.002913 0.9 VDD 140.818,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2348
0.8859 0.01123 0.002915 0.9 VDD 141.358,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2349
0.8858 0.01126 0.002917 0.9 VDD 141.898,32.784 core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i/U2350
0.8817 0.01478 0.003468 0.9 VDD 183.433,33.936 core_region_i/instr_mem/is_boot_q_reg
0.8843 0.01269 0.003035 0.9 VDD 184.738,30.480 core_region_i/instr_mem/U4
0.8843 0.01265 0.003065 0.9 VDD 183.568,30.480 core_region_i/instr_mem/U5
0.884 0.01288 0.003146 0.9 VDD 155.803,34.512 core_region_i/instr_mem/U6
0.8836 0.01354 0.002866 0.9 VDD 182.983,32.784 core_region_i/instr_mem/U7
0.8825 0.01454 0.002963 0.9 VDD 182.893,35.088 core_region_i/instr_mem/U8
0.8847 0.01233 0.002981 0.9 VDD 138.973,35.088 core_region_i/instr_mem/U9
0.884 0.01312 0.002866 0.9 VDD 182.983,32.208 core_region_i/instr_mem/U10
0.8852 0.01184 0.002954 0.9 VDD 156.163,31.632 core_region_i/instr_mem/U11
0.8844 0.01252 0.003067 0.9 VDD 141.763,35.664 core_region_i/instr_mem/U12
0.8867 0.01057 0.002762 0.9 VDD 132.853,32.784 core_region_i/instr_mem/U13
0.8834 0.01348 0.00317 0.9 VDD 155.623,35.664 core_region_i/instr_mem/U14
0.8837 0.01321 0.003079 0.9 VDD 142.843,36.240 core_region_i/instr_mem/U15
0.8844 0.01254 0.003016 0.9 VDD 142.123,35.088 core_region_i/instr_mem/U16
0.8873 0.00994 0.002756 0.9 VDD 132.673,32.208 core_region_i/instr_mem/U17
0.8857 0.01147 0.002881 0.9 VDD 135.013,33.936 core_region_i/instr_mem/U18
0.8846 0.0126 0.002808 0.9 VDD 182.533,31.056 core_region_i/instr_mem/U19
0.8858 0.01121 0.002959 0.9 VDD 156.343,31.056 core_region_i/instr_mem/U20
0.8858 0.01138 0.00285 0.9 VDD 133.933,33.936 core_region_i/instr_mem/U21
0.8852 0.01181 0.003035 0.9 VDD 155.713,32.208 core_region_i/instr_mem/U22
0.8823 0.01448 0.003177 0.9 VDD 167.413,36.816 core_region_i/instr_mem/U23
0.8825 0.01455 0.00296 0.9 VDD 183.073,35.664 core_region_i/instr_mem/U24
0.8824 0.01438 0.003205 0.9 VDD 163.993,36.816 core_region_i/instr_mem/U25
0.8859 0.01117 0.002896 0.9 VDD 155.803,30.480 core_region_i/instr_mem/U26
0.885 0.01195 0.003019 0.9 VDD 142.483,34.512 core_region_i/instr_mem/U27
0.8823 0.01471 0.002965 0.9 VDD 182.623,34.512 core_region_i/instr_mem/U28
0.8873 0.009949 0.002701 0.9 VDD 132.763,31.632 core_region_i/instr_mem/U29
0.8841 0.01309 0.002809 0.9 VDD 182.263,31.632 core_region_i/instr_mem/U30
0.8846 0.01235 0.003092 0.9 VDD 155.893,33.360 core_region_i/instr_mem/U31
0.8838 0.01315 0.00307 0.9 VDD 141.943,36.240 core_region_i/instr_mem/U32
0.8824 0.01444 0.003196 0.9 VDD 165.793,36.816 core_region_i/instr_mem/U33
0.8824 0.01445 0.003152 0.9 VDD 166.063,36.240 core_region_i/instr_mem/U34
0.8829 0.01394 0.003136 0.9 VDD 166.783,35.088 core_region_i/instr_mem/U35
0.8854 0.01165 0.002956 0.9 VDD 137.533,34.512 core_region_i/instr_mem/U36
0.8851 0.0119 0.002978 0.9 VDD 141.583,33.936 core_region_i/instr_mem/U37
0.8454 0.05116 0.003478 0.9 VDD 182.488,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_OFC90_n1
0.8483 0.04795 0.003768 0.9 VDD 184.108,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/FE_DBTC16_grant_W
0.8454 0.05123 0.003338 0.9 VDD 178.888,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00364
0.845 0.05136 0.003638 0.9 VDD 180.868,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8438 0.0512 0.004985 0.9 VDD 187.798,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.8453 0.05127 0.003444 0.9 VDD 179.428,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.8436 0.05191 0.004468 0.9 VDD 180.868,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.843 0.05246 0.004565 0.9 VDD 180.508,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8425 0.05304 0.004467 0.9 VDD 181.408,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8442 0.05135 0.004492 0.9 VDD 179.968,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.843 0.05179 0.005234 0.9 VDD 186.673,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8434 0.05134 0.00531 0.9 VDD 188.923,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.8449 0.05114 0.003917 0.9 VDD 188.563,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8448 0.05041 0.004827 0.9 VDD 190.183,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.8434 0.05186 0.004724 0.9 VDD 186.043,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8441 0.05124 0.004689 0.9 VDD 188.833,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8478 0.05035 0.001868 0.9 VDD 173.173,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8481 0.05026 0.00166 0.9 VDD 173.263,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8446 0.05167 0.003699 0.9 VDD 178.663,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8459 0.05163 0.002422 0.9 VDD 175.873,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8466 0.05119 0.002194 0.9 VDD 177.043,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8443 0.05232 0.003358 0.9 VDD 177.853,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.843 0.05284 0.004197 0.9 VDD 180.013,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8454 0.05169 0.00294 0.9 VDD 178.843,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8446 0.05195 0.003421 0.9 VDD 182.173,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8423 0.05303 0.004679 0.9 VDD 182.173,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8422 0.0529 0.004897 0.9 VDD 184.153,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8443 0.05198 0.003758 0.9 VDD 184.423,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8481 0.04951 0.002392 0.9 VDD 173.173,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8476 0.05014 0.002312 0.9 VDD 172.903,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.845 0.05114 0.00382 0.9 VDD 178.393,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8462 0.05136 0.002443 0.9 VDD 175.873,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8469 0.05024 0.002861 0.9 VDD 175.873,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.845 0.05194 0.003042 0.9 VDD 177.763,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8453 0.05102 0.003721 0.9 VDD 177.763,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.844 0.05132 0.004698 0.9 VDD 181.183,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8427 0.0524 0.004895 0.9 VDD 182.533,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.844 0.05168 0.004363 0.9 VDD 181.633,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8441 0.05105 0.004855 0.9 VDD 184.063,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.844 0.05104 0.004968 0.9 VDD 184.333,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8474 0.05062 0.002 0.9 VDD 173.353,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8478 0.05032 0.001868 0.9 VDD 173.173,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8432 0.05279 0.003991 0.9 VDD 179.743,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8468 0.05069 0.002472 0.9 VDD 175.873,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8463 0.05131 0.002397 0.9 VDD 176.953,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8443 0.05232 0.003347 0.9 VDD 177.853,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8455 0.0511 0.003382 0.9 VDD 177.943,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8445 0.05185 0.003603 0.9 VDD 181.993,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8443 0.05198 0.003693 0.9 VDD 182.713,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.844 0.05141 0.004555 0.9 VDD 182.083,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8448 0.05181 0.003397 0.9 VDD 180.823,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8442 0.05197 0.003829 0.9 VDD 184.603,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8477 0.04987 0.002387 0.9 VDD 173.443,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8477 0.05003 0.002282 0.9 VDD 173.263,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8442 0.05233 0.003485 0.9 VDD 179.653,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8459 0.05136 0.002697 0.9 VDD 175.873,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8466 0.05057 0.002861 0.9 VDD 175.873,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8444 0.05196 0.003601 0.9 VDD 177.853,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8456 0.05064 0.003721 0.9 VDD 177.763,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8439 0.05118 0.004945 0.9 VDD 183.073,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8438 0.05246 0.003714 0.9 VDD 181.543,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8441 0.05104 0.004845 0.9 VDD 182.443,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8439 0.05113 0.004934 0.9 VDD 183.433,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8447 0.05139 0.003909 0.9 VDD 184.873,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8442 0.05088 0.004941 0.9 VDD 185.998,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.8452 0.04999 0.004849 0.9 VDD 189.508,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.8446 0.05056 0.004868 0.9 VDD 188.878,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.8441 0.05067 0.005278 0.9 VDD 187.933,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.844 0.05072 0.005261 0.9 VDD 187.438,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.8444 0.0507 0.004902 0.9 VDD 187.663,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U11
0.8443 0.0508 0.004925 0.9 VDD 186.718,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U13
0.8443 0.05076 0.004916 0.9 VDD 187.123,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.844 0.05091 0.005096 0.9 VDD 185.683,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.8442 0.05083 0.004958 0.9 VDD 185.098,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.844 0.05096 0.005017 0.9 VDD 185.143,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.844 0.05085 0.005172 0.9 VDD 186.223,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.8435 0.05165 0.004867 0.9 VDD 183.883,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.8431 0.05186 0.005057 0.9 VDD 185.413,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U21
0.844 0.05216 0.003889 0.9 VDD 184.513,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.8435 0.05154 0.004943 0.9 VDD 184.963,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U24
0.843 0.05204 0.004939 0.9 VDD 185.053,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.8448 0.05129 0.003917 0.9 VDD 186.538,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U37
0.8444 0.05168 0.003918 0.9 VDD 186.808,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.8434 0.05175 0.004853 0.9 VDD 186.448,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.8436 0.0516 0.004806 0.9 VDD 187.168,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U41
0.8437 0.05151 0.004778 0.9 VDD 187.573,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.8449 0.05122 0.003919 0.9 VDD 187.528,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.8433 0.05184 0.004879 0.9 VDD 186.043,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.8438 0.05134 0.00484 0.9 VDD 185.728,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.8435 0.05167 0.004827 0.9 VDD 186.853,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.8448 0.05126 0.003919 0.9 VDD 186.988,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.8445 0.05159 0.003919 0.9 VDD 187.213,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.8474 0.05062 0.00201 0.9 VDD 173.353,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.8482 0.04961 0.002193 0.9 VDD 173.533,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.8448 0.0514 0.003837 0.9 VDD 183.613,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U52
0.8436 0.0518 0.004619 0.9 VDD 182.893,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.8463 0.05112 0.002593 0.9 VDD 176.233,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U55
0.8472 0.05022 0.002565 0.9 VDD 175.783,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.8466 0.05078 0.002586 0.9 VDD 176.323,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U58
0.8467 0.0506 0.002738 0.9 VDD 175.963,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.8449 0.05183 0.003232 0.9 VDD 180.103,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U61
0.8444 0.05096 0.004666 0.9 VDD 181.183,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.8451 0.05131 0.003542 0.9 VDD 180.103,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U64
0.8443 0.05134 0.00436 0.9 VDD 179.923,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.8459 0.05108 0.003066 0.9 VDD 177.853,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U67
0.8456 0.05076 0.003605 0.9 VDD 178.843,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.8445 0.05172 0.003733 0.9 VDD 183.253,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U70
0.8441 0.05097 0.00498 0.9 VDD 184.333,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.8456 0.05117 0.003232 0.9 VDD 178.483,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U73
0.8447 0.05121 0.004132 0.9 VDD 178.933,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.8476 0.05037 0.002 0.9 VDD 173.353,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U76
0.8475 0.05021 0.00224 0.9 VDD 173.083,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U77
0.8432 0.05193 0.004906 0.9 VDD 185.593,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.8445 0.05059 0.004932 0.9 VDD 186.403,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.8446 0.05048 0.004919 0.9 VDD 186.988,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.8449 0.05032 0.004763 0.9 VDD 187.798,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.845 0.05024 0.004731 0.9 VDD 188.248,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.845 0.05014 0.004872 0.9 VDD 188.743,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.8447 0.05049 0.004821 0.9 VDD 186.943,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.8445 0.05066 0.004882 0.9 VDD 185.998,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.8443 0.05075 0.004909 0.9 VDD 185.548,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.8447 0.05037 0.004906 0.9 VDD 187.528,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.8452 0.05013 0.004692 0.9 VDD 188.788,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.8441 0.05061 0.005296 0.9 VDD 188.473,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U91
0.8438 0.0513 0.004882 0.9 VDD 186.268,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U92
0.8487 0.04872 0.002568 0.9 VDD 174.748,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00363
0.848 0.04896 0.003056 0.9 VDD 177.178,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8509 0.04668 0.00238 0.9 VDD 175.468,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.8483 0.04887 0.002791 0.9 VDD 175.828,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.8486 0.0484 0.002994 0.9 VDD 173.308,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8491 0.04816 0.00277 0.9 VDD 173.848,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8492 0.04796 0.00287 0.9 VDD 173.578,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8486 0.04881 0.002578 0.9 VDD 174.388,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8521 0.04475 0.003195 0.9 VDD 176.413,120.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8513 0.04546 0.003246 0.9 VDD 173.893,119.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.8501 0.04711 0.002761 0.9 VDD 176.503,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8516 0.04546 0.002951 0.9 VDD 173.893,119.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.8524 0.04498 0.002605 0.9 VDD 177.043,122.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8503 0.04711 0.002572 0.9 VDD 176.503,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8487 0.04888 0.002396 0.9 VDD 173.623,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.849 0.04853 0.002506 0.9 VDD 172.453,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.849 0.04801 0.002966 0.9 VDD 171.643,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.849 0.04794 0.003045 0.9 VDD 169.213,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8486 0.04836 0.003037 0.9 VDD 172.993,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8492 0.04757 0.003176 0.9 VDD 171.373,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8494 0.04751 0.003078 0.9 VDD 169.483,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8499 0.04738 0.002709 0.9 VDD 172.003,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8504 0.04705 0.00253 0.9 VDD 173.893,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8493 0.04817 0.00253 0.9 VDD 173.893,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8504 0.04685 0.002764 0.9 VDD 168.043,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8499 0.04711 0.003016 0.9 VDD 168.133,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8483 0.04909 0.002624 0.9 VDD 175.873,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8469 0.04975 0.003384 0.9 VDD 177.223,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8471 0.04952 0.003377 0.9 VDD 177.223,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8497 0.04767 0.002619 0.9 VDD 170.833,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8476 0.04923 0.003161 0.9 VDD 177.763,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8478 0.04899 0.003229 0.9 VDD 177.763,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8491 0.04787 0.003002 0.9 VDD 172.003,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8489 0.04832 0.00281 0.9 VDD 175.873,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8495 0.0477 0.002846 0.9 VDD 176.593,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8498 0.04734 0.002846 0.9 VDD 176.593,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8509 0.04641 0.002685 0.9 VDD 170.113,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8502 0.04699 0.002787 0.9 VDD 170.113,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8493 0.04829 0.002422 0.9 VDD 171.373,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8492 0.04824 0.002516 0.9 VDD 171.463,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8486 0.04843 0.002936 0.9 VDD 172.003,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8488 0.04821 0.003041 0.9 VDD 169.033,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8482 0.04903 0.002802 0.9 VDD 175.873,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8496 0.04743 0.003007 0.9 VDD 171.913,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8491 0.04779 0.003147 0.9 VDD 169.123,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8495 0.04747 0.002986 0.9 VDD 172.183,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8506 0.0469 0.002509 0.9 VDD 172.993,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8487 0.04855 0.002792 0.9 VDD 173.893,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8505 0.04684 0.002703 0.9 VDD 168.133,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8496 0.04735 0.00305 0.9 VDD 168.133,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8482 0.04912 0.002647 0.9 VDD 176.143,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8479 0.04949 0.002624 0.9 VDD 175.873,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8478 0.04925 0.002979 0.9 VDD 176.053,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8483 0.049 0.002679 0.9 VDD 173.893,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8483 0.04887 0.00282 0.9 VDD 175.873,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8487 0.04837 0.002957 0.9 VDD 176.413,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8492 0.04766 0.003185 0.9 VDD 171.103,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8483 0.04869 0.002979 0.9 VDD 176.503,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8496 0.04771 0.002729 0.9 VDD 176.683,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8486 0.04873 0.002709 0.9 VDD 176.773,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8509 0.04642 0.002685 0.9 VDD 170.023,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8497 0.04725 0.003061 0.9 VDD 169.843,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8528 0.04488 0.002293 0.9 VDD 176.728,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.8523 0.04529 0.002402 0.9 VDD 175.918,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.8525 0.04497 0.002572 0.9 VDD 177.178,121.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.8501 0.04711 0.002765 0.9 VDD 168.133,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.852 0.04531 0.00264 0.9 VDD 176.863,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.8506 0.04658 0.002784 0.9 VDD 170.203,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.8506 0.04659 0.002774 0.9 VDD 168.043,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.8517 0.04594 0.002314 0.9 VDD 170.203,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.8525 0.04463 0.002866 0.9 VDD 172.138,122.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.852 0.04492 0.003087 0.9 VDD 172.678,119.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.8527 0.04479 0.002477 0.9 VDD 174.253,122.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.853 0.04456 0.00248 0.9 VDD 174.568,120.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.8527 0.0448 0.002493 0.9 VDD 174.433,121.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.8528 0.0447 0.00251 0.9 VDD 175.963,120.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.8522 0.0453 0.002546 0.9 VDD 176.413,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.8526 0.04488 0.002537 0.9 VDD 176.413,122.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.8514 0.04613 0.002444 0.9 VDD 172.498,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U39
0.8502 0.04694 0.002845 0.9 VDD 176.818,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.8514 0.04645 0.002174 0.9 VDD 174.208,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.8526 0.04525 0.002162 0.9 VDD 174.388,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.8526 0.04522 0.002177 0.9 VDD 173.443,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.8521 0.04561 0.002335 0.9 VDD 170.968,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.8517 0.04606 0.002228 0.9 VDD 172.723,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.852 0.0457 0.002274 0.9 VDD 171.418,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.8512 0.04664 0.002152 0.9 VDD 174.793,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.8515 0.0463 0.002197 0.9 VDD 173.578,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.8514 0.04642 0.002142 0.9 VDD 173.983,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.8488 0.04884 0.002351 0.9 VDD 174.343,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.848 0.04918 0.00282 0.9 VDD 177.133,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.849 0.0485 0.002468 0.9 VDD 175.513,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.8497 0.04743 0.002884 0.9 VDD 178.033,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.8483 0.04897 0.002711 0.9 VDD 175.423,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.8478 0.04899 0.003208 0.9 VDD 178.123,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.8495 0.04791 0.002568 0.9 VDD 169.573,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.8486 0.0488 0.00257 0.9 VDD 174.433,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.8505 0.04684 0.002641 0.9 VDD 172.723,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.8479 0.04883 0.003254 0.9 VDD 177.763,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.849 0.04842 0.002595 0.9 VDD 173.083,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.8468 0.04963 0.00357 0.9 VDD 177.853,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.8493 0.0475 0.003156 0.9 VDD 169.573,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.8485 0.04876 0.002715 0.9 VDD 174.253,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.8503 0.04721 0.002452 0.9 VDD 175.333,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.85 0.04706 0.002914 0.9 VDD 177.493,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.8494 0.04766 0.00295 0.9 VDD 172.633,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.8483 0.04844 0.003243 0.9 VDD 177.853,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.8486 0.049 0.002418 0.9 VDD 173.893,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U78
0.8473 0.0498 0.00289 0.9 VDD 177.583,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.8526 0.04516 0.002288 0.9 VDD 171.733,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.8524 0.04531 0.002318 0.9 VDD 177.043,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.853 0.04487 0.002169 0.9 VDD 175.198,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.8526 0.04518 0.002245 0.9 VDD 172.498,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.8529 0.04485 0.002265 0.9 VDD 172.048,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.853 0.04451 0.002528 0.9 VDD 174.073,120.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.8527 0.04487 0.0024 0.9 VDD 175.153,122.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.8526 0.04527 0.002161 0.9 VDD 175.108,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.8525 0.04528 0.002213 0.9 VDD 175.738,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.853 0.04487 0.002174 0.9 VDD 174.118,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.8525 0.04486 0.002668 0.9 VDD 173.218,122.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U92
0.8527 0.0447 0.002633 0.9 VDD 172.993,121.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U93
0.8519 0.04588 0.002268 0.9 VDD 172.048,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U94
0.8581 0.03666 0.005239 0.9 VDD 177.718,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00362
0.8597 0.03571 0.004538 0.9 VDD 176.008,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FE_OFC43_n1
0.8576 0.03736 0.005014 0.9 VDD 177.898,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8589 0.03571 0.005389 0.9 VDD 181.408,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.8593 0.03557 0.005134 0.9 VDD 177.178,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.8557 0.03771 0.006628 0.9 VDD 179.833,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8583 0.0372 0.004525 0.9 VDD 182.263,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8564 0.03894 0.004696 0.9 VDD 182.173,94.992 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.8588 0.03569 0.005481 0.9 VDD 183.523,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8565 0.03889 0.004589 0.9 VDD 182.623,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.8584 0.03649 0.005156 0.9 VDD 181.633,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8578 0.03703 0.005156 0.9 VDD 181.723,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.863 0.03257 0.00446 0.9 VDD 173.173,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8647 0.03043 0.004891 0.9 VDD 173.443,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.864 0.03105 0.004934 0.9 VDD 172.543,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8628 0.03112 0.006118 0.9 VDD 182.623,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8624 0.03328 0.004322 0.9 VDD 173.893,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8603 0.03416 0.005547 0.9 VDD 183.793,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8626 0.03207 0.005369 0.9 VDD 184.693,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8651 0.03012 0.004736 0.9 VDD 173.893,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8598 0.0349 0.005255 0.9 VDD 173.083,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8574 0.03718 0.005382 0.9 VDD 183.343,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8607 0.03391 0.005401 0.9 VDD 183.703,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8641 0.03137 0.004531 0.9 VDD 172.633,74.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.858 0.0367 0.005277 0.9 VDD 185.233,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8594 0.03569 0.004954 0.9 VDD 173.263,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8626 0.03207 0.005338 0.9 VDD 184.243,74.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8614 0.03323 0.005347 0.9 VDD 184.063,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8613 0.03261 0.006126 0.9 VDD 184.423,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.858 0.03667 0.005281 0.9 VDD 177.763,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8574 0.03637 0.00628 0.9 VDD 183.883,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8604 0.03457 0.004989 0.9 VDD 172.813,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8599 0.03504 0.005103 0.9 VDD 173.083,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8577 0.03672 0.005562 0.9 VDD 179.653,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8594 0.03586 0.004784 0.9 VDD 175.873,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8634 0.03221 0.004357 0.9 VDD 173.533,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8616 0.03396 0.004436 0.9 VDD 173.893,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8628 0.03121 0.005991 0.9 VDD 180.463,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8632 0.03116 0.005589 0.9 VDD 178.573,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8654 0.02965 0.00495 0.9 VDD 173.443,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8595 0.03458 0.005886 0.9 VDD 183.523,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8636 0.03085 0.005569 0.9 VDD 177.853,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8607 0.03377 0.005547 0.9 VDD 183.793,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8632 0.03084 0.00593 0.9 VDD 184.603,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.8578 0.03684 0.005392 0.9 VDD 184.873,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.862 0.03348 0.004487 0.9 VDD 176.143,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.864 0.03145 0.004544 0.9 VDD 175.873,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8632 0.03218 0.004629 0.9 VDD 175.963,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8627 0.03123 0.006109 0.9 VDD 181.543,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8616 0.03388 0.004491 0.9 VDD 176.233,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8604 0.03429 0.005322 0.9 VDD 180.193,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8618 0.03202 0.006164 0.9 VDD 181.363,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8638 0.03144 0.004743 0.9 VDD 175.873,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8587 0.0359 0.005393 0.9 VDD 176.413,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8572 0.03661 0.006195 0.9 VDD 180.103,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8607 0.03421 0.005066 0.9 VDD 180.373,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8636 0.03211 0.004297 0.9 VDD 175.963,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8588 0.03566 0.005583 0.9 VDD 180.103,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8582 0.03699 0.00476 0.9 VDD 175.873,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8627 0.03238 0.00496 0.9 VDD 179.743,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8616 0.03338 0.005039 0.9 VDD 180.013,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8613 0.03281 0.005915 0.9 VDD 179.653,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8567 0.03735 0.005999 0.9 VDD 177.853,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8571 0.03668 0.00626 0.9 VDD 180.553,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8609 0.03433 0.004784 0.9 VDD 175.873,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8586 0.03676 0.004673 0.9 VDD 175.873,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8568 0.03659 0.006632 0.9 VDD 179.923,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8576 0.03654 0.00584 0.9 VDD 178.663,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.862 0.03352 0.004457 0.9 VDD 176.323,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8613 0.03402 0.00466 0.9 VDD 176.683,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8623 0.03227 0.005414 0.9 VDD 179.473,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8621 0.03207 0.00587 0.9 VDD 179.473,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8646 0.03069 0.004743 0.9 VDD 175.873,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8575 0.03667 0.005798 0.9 VDD 180.733,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8626 0.03202 0.005331 0.9 VDD 178.933,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8607 0.03391 0.005368 0.9 VDD 180.283,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8621 0.0324 0.005527 0.9 VDD 181.633,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.8569 0.03752 0.005533 0.9 VDD 180.373,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8627 0.03276 0.004574 0.9 VDD 172.453,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.865 0.0302 0.004749 0.9 VDD 172.183,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8643 0.03078 0.00489 0.9 VDD 171.913,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.864 0.02999 0.006052 0.9 VDD 182.983,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8623 0.03314 0.004528 0.9 VDD 172.453,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8608 0.03413 0.005048 0.9 VDD 183.973,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8625 0.03209 0.005378 0.9 VDD 184.603,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8654 0.02935 0.005262 0.9 VDD 171.913,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8601 0.03465 0.005228 0.9 VDD 172.453,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8574 0.03635 0.006275 0.9 VDD 183.973,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8601 0.03452 0.005388 0.9 VDD 183.973,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8637 0.03122 0.005055 0.9 VDD 172.183,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8594 0.03528 0.005328 0.9 VDD 184.693,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8588 0.03617 0.005066 0.9 VDD 173.173,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8623 0.0327 0.004982 0.9 VDD 183.883,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8612 0.03327 0.005566 0.9 VDD 183.793,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8622 0.03167 0.006156 0.9 VDD 184.153,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8573 0.03742 0.005303 0.9 VDD 178.033,86.928 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8574 0.03628 0.006301 0.9 VDD 183.703,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8614 0.03354 0.005068 0.9 VDD 172.453,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8594 0.03553 0.005076 0.9 VDD 173.173,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8573 0.03753 0.005166 0.9 VDD 179.113,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8601 0.0351 0.004793 0.9 VDD 173.893,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8636 0.03168 0.004676 0.9 VDD 172.003,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8622 0.03311 0.0047 0.9 VDD 172.363,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8627 0.03123 0.006027 0.9 VDD 180.913,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8638 0.03036 0.005802 0.9 VDD 178.933,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8655 0.02919 0.005284 0.9 VDD 172.273,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8579 0.03623 0.005857 0.9 VDD 183.883,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8646 0.03015 0.005283 0.9 VDD 176.953,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8607 0.03374 0.005555 0.9 VDD 183.973,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8633 0.03079 0.005906 0.9 VDD 184.603,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.8585 0.03614 0.005321 0.9 VDD 184.783,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8615 0.03392 0.004579 0.9 VDD 176.503,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8638 0.03152 0.004702 0.9 VDD 176.143,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8634 0.03224 0.00436 0.9 VDD 176.233,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8633 0.03121 0.005519 0.9 VDD 181.813,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8615 0.03399 0.004542 0.9 VDD 176.503,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8606 0.03429 0.005101 0.9 VDD 181.453,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.861 0.03286 0.00618 0.9 VDD 181.723,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.864 0.03144 0.004544 0.9 VDD 175.873,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8581 0.03679 0.005158 0.9 VDD 175.963,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8569 0.03659 0.006513 0.9 VDD 181.903,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8606 0.03417 0.005261 0.9 VDD 181.183,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8636 0.03215 0.004232 0.9 VDD 176.233,74.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8572 0.03743 0.005382 0.9 VDD 181.273,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8589 0.03632 0.004783 0.9 VDD 175.873,85.776 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8625 0.0323 0.005222 0.9 VDD 181.723,74.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8611 0.03339 0.00547 0.9 VDD 181.363,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8621 0.03287 0.005022 0.9 VDD 181.363,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8594 0.03562 0.005009 0.9 VDD 177.853,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8571 0.03659 0.00632 0.9 VDD 181.993,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8587 0.03611 0.005181 0.9 VDD 176.773,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8598 0.03545 0.004783 0.9 VDD 175.873,85.200 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8571 0.0377 0.005219 0.9 VDD 179.923,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8581 0.03652 0.005414 0.9 VDD 178.573,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8628 0.03287 0.004303 0.9 VDD 176.503,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8605 0.03456 0.004984 0.9 VDD 178.663,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8637 0.03112 0.005228 0.9 VDD 178.213,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8623 0.03231 0.005408 0.9 VDD 179.833,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8649 0.03037 0.004736 0.9 VDD 175.873,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8595 0.03464 0.005838 0.9 VDD 181.273,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8629 0.03192 0.005154 0.9 VDD 177.763,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8607 0.03391 0.005438 0.9 VDD 181.363,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8621 0.03239 0.005519 0.9 VDD 181.813,70.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8579 0.0366 0.005529 0.9 VDD 181.183,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8582 0.03739 0.004397 0.9 VDD 184.558,96.144 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.8596 0.03649 0.003882 0.9 VDD 181.588,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U7
0.8591 0.03701 0.003925 0.9 VDD 183.838,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.8588 0.03625 0.004905 0.9 VDD 183.973,90.960 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U11
0.8607 0.03546 0.003886 0.9 VDD 181.453,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U14
0.8591 0.0355 0.005362 0.9 VDD 185.053,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.859 0.03571 0.005329 0.9 VDD 180.733,88.080 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U27
0.8581 0.03725 0.004602 0.9 VDD 183.118,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.8582 0.03721 0.004561 0.9 VDD 183.523,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.8585 0.03713 0.004345 0.9 VDD 184.288,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.8586 0.03701 0.00439 0.9 VDD 183.793,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.8588 0.0372 0.004006 0.9 VDD 182.263,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.8605 0.0355 0.003958 0.9 VDD 180.643,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.859 0.03702 0.004029 0.9 VDD 181.813,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.8607 0.03543 0.003869 0.9 VDD 181.948,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U38
0.8607 0.03541 0.003899 0.9 VDD 182.398,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.8604 0.0357 0.003902 0.9 VDD 182.308,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.8583 0.0368 0.004951 0.9 VDD 183.568,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.8581 0.03686 0.005007 0.9 VDD 183.073,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.8606 0.03561 0.003831 0.9 VDD 184.198,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.8609 0.03527 0.003819 0.9 VDD 184.513,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.8573 0.03722 0.00544 0.9 VDD 182.578,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.8609 0.0353 0.00379 0.9 VDD 184.063,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.8605 0.03568 0.003856 0.9 VDD 183.568,88.656 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.8608 0.03533 0.003854 0.9 VDD 183.613,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.8602 0.03451 0.005289 0.9 VDD 178.033,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.8599 0.03458 0.005526 0.9 VDD 179.203,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.8636 0.03234 0.004053 0.9 VDD 174.073,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.8621 0.0331 0.004849 0.9 VDD 177.943,75.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.8623 0.03358 0.004167 0.9 VDD 174.523,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.8609 0.03413 0.005004 0.9 VDD 178.843,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.8651 0.03018 0.004741 0.9 VDD 181.003,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.8634 0.03119 0.005369 0.9 VDD 179.473,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.8648 0.03032 0.004836 0.9 VDD 179.383,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.8634 0.0312 0.005429 0.9 VDD 180.193,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.8655 0.02989 0.004605 0.9 VDD 174.253,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.8644 0.03076 0.00485 0.9 VDD 176.233,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.8602 0.03423 0.00561 0.9 VDD 185.233,80.592 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.8601 0.03461 0.005322 0.9 VDD 182.263,80.016 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.863 0.03287 0.00416 0.9 VDD 174.163,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.8615 0.03368 0.00487 0.9 VDD 177.943,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.8651 0.03055 0.004389 0.9 VDD 173.713,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.8634 0.03173 0.004915 0.9 VDD 177.313,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.8674 0.02782 0.004805 0.9 VDD 177.493,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.8629 0.03119 0.005857 0.9 VDD 179.833,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.8649 0.03075 0.004359 0.9 VDD 173.803,72.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.8623 0.03249 0.00524 0.9 VDD 177.673,73.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.8654 0.02999 0.004605 0.9 VDD 182.983,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.8636 0.03101 0.005442 0.9 VDD 183.343,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.8624 0.03347 0.004085 0.9 VDD 174.613,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.8611 0.0341 0.004774 0.9 VDD 178.213,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.8614 0.03375 0.00487 0.9 VDD 185.413,78.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.8603 0.03426 0.005471 0.9 VDD 182.083,77.712 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.8639 0.03077 0.005336 0.9 VDD 184.873,70.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.8628 0.0318 0.00545 0.9 VDD 183.163,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.8651 0.03018 0.004684 0.9 VDD 174.073,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.8639 0.03094 0.005163 0.9 VDD 177.223,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.8601 0.03531 0.004574 0.9 VDD 174.433,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.8583 0.03617 0.005527 0.9 VDD 177.763,82.320 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.8582 0.03586 0.005943 0.9 VDD 185.503,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.8561 0.03742 0.006518 0.9 VDD 181.813,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.8613 0.03356 0.005174 0.9 VDD 185.413,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.8609 0.03406 0.005085 0.9 VDD 182.263,78.864 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.864 0.03163 0.004383 0.9 VDD 173.803,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.8631 0.03225 0.004649 0.9 VDD 177.853,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.8614 0.03334 0.005274 0.9 VDD 185.503,77.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.8606 0.03387 0.005499 0.9 VDD 182.083,76.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.8596 0.03515 0.005248 0.9 VDD 185.413,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.8573 0.03738 0.005323 0.9 VDD 182.083,84.048 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.8593 0.03577 0.004884 0.9 VDD 173.623,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.8598 0.03549 0.004749 0.9 VDD 176.323,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.8634 0.03183 0.004789 0.9 VDD 185.503,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.8628 0.03224 0.005007 0.9 VDD 182.443,74.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.862 0.03286 0.005148 0.9 VDD 185.503,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.8614 0.03334 0.005256 0.9 VDD 182.353,75.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.8633 0.03141 0.005272 0.9 VDD 185.323,71.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.8622 0.03279 0.005004 0.9 VDD 182.623,73.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.858 0.03668 0.005312 0.9 VDD 178.123,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.8578 0.03619 0.005999 0.9 VDD 177.853,82.896 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.8581 0.03584 0.006028 0.9 VDD 185.053,81.744 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.8577 0.03647 0.00586 0.9 VDD 182.263,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.8621 0.03339 0.004483 0.9 VDD 173.623,79.440 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.8588 0.03617 0.005058 0.9 VDD 177.043,81.168 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.8592 0.03578 0.004992 0.9 VDD 173.713,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.8599 0.03544 0.004648 0.9 VDD 175.783,84.624 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.8579 0.03671 0.005428 0.9 VDD 179.293,86.352 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.8559 0.03756 0.006578 0.9 VDD 180.823,83.472 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.8644 0.02966 0.005906 0.9 VDD 184.603,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.8623 0.03224 0.005445 0.9 VDD 183.253,71.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.8598 0.03634 0.003828 0.9 VDD 183.073,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U147
0.8593 0.03676 0.003923 0.9 VDD 183.883,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.861 0.03522 0.003787 0.9 VDD 185.278,89.232 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.8601 0.03611 0.003745 0.9 VDD 185.188,90.384 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.8596 0.03656 0.003842 0.9 VDD 185.368,92.112 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.8609 0.03534 0.003811 0.9 VDD 183.523,89.808 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.8586 0.03663 0.004797 0.9 VDD 184.828,91.536 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.8593 0.03686 0.003862 0.9 VDD 185.008,92.688 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.8589 0.03683 0.004255 0.9 VDD 185.278,93.264 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.8587 0.03702 0.004255 0.9 VDD 185.278,93.840 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.8585 0.03708 0.004438 0.9 VDD 184.693,94.416 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.8573 0.0384 0.004345 0.9 VDD 185.053,95.568 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.8575 0.03703 0.005466 0.9 VDD 183.748,87.504 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.8638 0.02967 0.006494 0.9 VDD 127.228,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00361
0.864 0.02874 0.007238 0.9 VDD 128.668,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8582 0.03188 0.009964 0.9 VDD 133.978,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.8633 0.02987 0.006781 0.9 VDD 127.768,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.8577 0.03175 0.0105 0.9 VDD 136.813,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8628 0.03043 0.006821 0.9 VDD 136.813,68.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.8591 0.03156 0.009368 0.9 VDD 136.813,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8635 0.03067 0.005826 0.9 VDD 136.003,69.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.8569 0.03308 0.009977 0.9 VDD 134.023,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8568 0.03271 0.0105 0.9 VDD 136.723,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8606 0.02972 0.009638 0.9 VDD 134.203,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.8592 0.03194 0.008849 0.9 VDD 134.743,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.8622 0.02959 0.008227 0.9 VDD 130.783,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.8727 0.02169 0.005576 0.9 VDD 127.633,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.8757 0.018 0.006294 0.9 VDD 121.063,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8666 0.02789 0.005531 0.9 VDD 125.833,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8618 0.03086 0.007377 0.9 VDD 128.083,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8682 0.02678 0.005033 0.9 VDD 123.853,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8663 0.02454 0.009137 0.9 VDD 134.383,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8702 0.02513 0.004649 0.9 VDD 125.833,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8656 0.02824 0.006203 0.9 VDD 126.733,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8677 0.02707 0.005244 0.9 VDD 123.853,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8745 0.02091 0.004612 0.9 VDD 125.833,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8699 0.02513 0.00501 0.9 VDD 125.833,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8631 0.02814 0.008756 0.9 VDD 134.653,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8683 0.02344 0.00823 0.9 VDD 133.033,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8598 0.02998 0.01021 0.9 VDD 134.473,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8619 0.02936 0.008707 0.9 VDD 130.333,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8773 0.01859 0.004089 0.9 VDD 123.853,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8772 0.0175 0.005279 0.9 VDD 119.443,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8716 0.02287 0.005551 0.9 VDD 119.713,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8764 0.01901 0.004582 0.9 VDD 122.413,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8696 0.0246 0.005838 0.9 VDD 119.353,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8686 0.02565 0.005744 0.9 VDD 121.783,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8705 0.02349 0.006003 0.9 VDD 119.353,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8763 0.0184 0.005254 0.9 VDD 119.623,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8597 0.03021 0.01004 0.9 VDD 133.753,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8624 0.02834 0.00925 0.9 VDD 134.743,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8739 0.02024 0.005883 0.9 VDD 128.173,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.871 0.02231 0.006721 0.9 VDD 129.973,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8627 0.02717 0.01013 0.9 VDD 134.563,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8696 0.02256 0.007889 0.9 VDD 131.863,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8624 0.03008 0.007526 0.9 VDD 128.353,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8608 0.03074 0.008419 0.9 VDD 130.963,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.859 0.03174 0.009263 0.9 VDD 132.223,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8603 0.03125 0.0084 0.9 VDD 131.503,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.861 0.03095 0.008008 0.9 VDD 132.583,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.8618 0.02979 0.008462 0.9 VDD 129.883,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.8706 0.02333 0.006073 0.9 VDD 127.723,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.8752 0.02026 0.004578 0.9 VDD 120.793,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.864 0.02996 0.006032 0.9 VDD 126.013,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8629 0.03047 0.006663 0.9 VDD 128.443,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8688 0.02595 0.005301 0.9 VDD 126.283,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8636 0.02691 0.009505 0.9 VDD 132.493,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8692 0.02575 0.00501 0.9 VDD 125.833,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8639 0.02978 0.006301 0.9 VDD 126.733,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8657 0.02863 0.005661 0.9 VDD 123.853,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8715 0.02428 0.004252 0.9 VDD 126.013,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8678 0.02599 0.00621 0.9 VDD 127.363,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8644 0.02689 0.008692 0.9 VDD 132.853,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.867 0.02443 0.008623 0.9 VDD 132.313,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8641 0.0275 0.008407 0.9 VDD 132.493,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8653 0.02847 0.006239 0.9 VDD 126.823,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8746 0.02129 0.004094 0.9 VDD 123.853,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8738 0.02167 0.004554 0.9 VDD 122.053,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8723 0.02324 0.004474 0.9 VDD 122.503,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8739 0.02176 0.004362 0.9 VDD 123.133,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8692 0.02505 0.005769 0.9 VDD 121.603,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8669 0.02689 0.006183 0.9 VDD 122.053,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8709 0.02421 0.004907 0.9 VDD 123.133,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8733 0.02211 0.004619 0.9 VDD 121.693,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8604 0.0302 0.009388 0.9 VDD 131.863,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8632 0.02815 0.008692 0.9 VDD 132.853,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8709 0.02363 0.005424 0.9 VDD 128.533,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8654 0.0269 0.007686 0.9 VDD 129.253,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8623 0.02804 0.009707 0.9 VDD 133.033,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8682 0.02409 0.007696 0.9 VDD 130.243,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8621 0.03055 0.007346 0.9 VDD 128.713,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.861 0.03094 0.008015 0.9 VDD 130.693,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8616 0.03092 0.00744 0.9 VDD 130.513,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8588 0.03113 0.01005 0.9 VDD 134.473,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8579 0.03194 0.01011 0.9 VDD 134.743,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.862 0.03 0.008021 0.9 VDD 130.693,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8724 0.02195 0.005681 0.9 VDD 127.363,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8749 0.01907 0.006076 0.9 VDD 121.513,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8662 0.0282 0.00557 0.9 VDD 125.833,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8639 0.02912 0.007018 0.9 VDD 128.173,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8688 0.02615 0.005033 0.9 VDD 123.853,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8671 0.02531 0.007625 0.9 VDD 134.383,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8713 0.02409 0.004661 0.9 VDD 123.853,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8657 0.02842 0.005856 0.9 VDD 126.283,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.868 0.02678 0.005244 0.9 VDD 123.853,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8734 0.02248 0.004078 0.9 VDD 125.923,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8703 0.02505 0.004649 0.9 VDD 125.833,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8642 0.02702 0.008778 0.9 VDD 134.743,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8695 0.02345 0.00707 0.9 VDD 133.123,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8617 0.02984 0.008472 0.9 VDD 132.763,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8627 0.02947 0.007795 0.9 VDD 130.693,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.875 0.02037 0.00461 0.9 VDD 123.853,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8736 0.01955 0.006846 0.9 VDD 119.623,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8721 0.02349 0.004452 0.9 VDD 119.533,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8754 0.01935 0.00523 0.9 VDD 122.953,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8691 0.02505 0.005853 0.9 VDD 119.623,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8694 0.02586 0.004767 0.9 VDD 122.053,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8698 0.02449 0.005694 0.9 VDD 121.603,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8755 0.01947 0.005018 0.9 VDD 120.703,48.336 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.861 0.02983 0.009159 0.9 VDD 134.203,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8625 0.02834 0.009144 0.9 VDD 134.743,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8718 0.02193 0.006271 0.9 VDD 128.353,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8695 0.0231 0.007429 0.9 VDD 130.693,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8651 0.02718 0.007709 0.9 VDD 134.833,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8705 0.02312 0.006349 0.9 VDD 130.783,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8638 0.02915 0.007042 0.9 VDD 128.263,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8624 0.02928 0.008293 0.9 VDD 130.963,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8597 0.03106 0.009272 0.9 VDD 133.033,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8575 0.03314 0.009386 0.9 VDD 132.043,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.8583 0.03314 0.008576 0.9 VDD 132.133,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8634 0.02936 0.007275 0.9 VDD 128.713,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8699 0.02414 0.006005 0.9 VDD 127.633,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8746 0.02033 0.005063 0.9 VDD 120.433,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.865 0.02907 0.005898 0.9 VDD 125.833,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8622 0.03071 0.007043 0.9 VDD 128.353,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8661 0.02773 0.006128 0.9 VDD 126.553,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8663 0.02677 0.006892 0.9 VDD 131.863,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.869 0.02583 0.005123 0.9 VDD 126.013,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8637 0.03019 0.006129 0.9 VDD 126.463,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8663 0.02802 0.005661 0.9 VDD 123.853,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8725 0.02333 0.004143 0.9 VDD 125.833,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8685 0.02509 0.006367 0.9 VDD 127.543,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8639 0.028 0.008095 0.9 VDD 132.763,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8661 0.02523 0.008654 0.9 VDD 132.403,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.865 0.02727 0.007755 0.9 VDD 130.603,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8638 0.02864 0.007535 0.9 VDD 128.443,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8739 0.02223 0.003866 0.9 VDD 123.853,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8744 0.02096 0.004659 0.9 VDD 120.073,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8722 0.02252 0.005298 0.9 VDD 121.513,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8734 0.02258 0.004037 0.9 VDD 123.313,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8697 0.02489 0.005387 0.9 VDD 121.423,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8678 0.02602 0.006183 0.9 VDD 122.053,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8707 0.02358 0.005715 0.9 VDD 121.513,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8733 0.02187 0.004805 0.9 VDD 120.163,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8612 0.03025 0.008543 0.9 VDD 132.583,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8634 0.02811 0.008532 0.9 VDD 132.673,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8695 0.02468 0.005826 0.9 VDD 129.163,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8654 0.02624 0.008351 0.9 VDD 130.243,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8636 0.02758 0.008866 0.9 VDD 131.143,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8675 0.0249 0.007597 0.9 VDD 130.063,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8612 0.03122 0.007602 0.9 VDD 129.343,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8594 0.03278 0.00782 0.9 VDD 129.973,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8586 0.03283 0.00861 0.9 VDD 130.153,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8637 0.03044 0.005834 0.9 VDD 136.318,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.8608 0.03054 0.008681 0.9 VDD 136.678,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.858 0.0328 0.009254 0.9 VDD 136.093,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.8598 0.03155 0.008641 0.9 VDD 136.408,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.8604 0.03064 0.008956 0.9 VDD 135.778,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.8604 0.03069 0.0089 0.9 VDD 135.238,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.8604 0.0306 0.008993 0.9 VDD 136.138,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.8608 0.03058 0.008635 0.9 VDD 136.363,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.8608 0.03064 0.008547 0.9 VDD 135.778,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.8599 0.03153 0.008581 0.9 VDD 136.003,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.8609 0.03072 0.00841 0.9 VDD 134.923,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.8609 0.03083 0.00822 0.9 VDD 133.798,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.8594 0.03149 0.009088 0.9 VDD 135.058,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.8579 0.03181 0.01026 0.9 VDD 135.508,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.86 0.03151 0.008485 0.9 VDD 135.373,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.8596 0.03144 0.008931 0.9 VDD 134.113,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.8643 0.02946 0.006203 0.9 VDD 126.733,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.8644 0.02978 0.005847 0.9 VDD 126.733,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.876 0.02053 0.003458 0.9 VDD 124.213,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.8728 0.02326 0.003898 0.9 VDD 124.393,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.8614 0.02962 0.008968 0.9 VDD 133.483,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.8616 0.02971 0.008703 0.9 VDD 132.493,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.8633 0.02896 0.007728 0.9 VDD 129.613,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.863 0.02937 0.007638 0.9 VDD 129.523,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.8685 0.02447 0.007042 0.9 VDD 133.033,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.8683 0.02507 0.006644 0.9 VDD 131.233,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.869 0.02629 0.004758 0.9 VDD 122.593,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.8666 0.02718 0.006206 0.9 VDD 122.503,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.8688 0.02441 0.006794 0.9 VDD 132.223,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.8686 0.02498 0.006396 0.9 VDD 130.603,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.867 0.02771 0.005291 0.9 VDD 125.473,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.8663 0.02795 0.005774 0.9 VDD 127.003,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.8746 0.0213 0.004078 0.9 VDD 125.923,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.872 0.02341 0.00462 0.9 VDD 126.013,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.8727 0.02287 0.004446 0.9 VDD 119.443,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.8716 0.02305 0.005298 0.9 VDD 121.513,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.8721 0.02242 0.005498 0.9 VDD 128.713,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.8682 0.02589 0.005933 0.9 VDD 129.433,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.8769 0.01946 0.003675 0.9 VDD 121.153,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.8744 0.02142 0.004173 0.9 VDD 122.683,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.8639 0.02702 0.009122 0.9 VDD 134.653,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.8656 0.02672 0.007691 0.9 VDD 131.863,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.8704 0.02505 0.004554 0.9 VDD 119.533,58.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.8699 0.02547 0.004646 0.9 VDD 120.613,59.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.8617 0.02813 0.01013 0.9 VDD 134.563,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.8651 0.02758 0.007366 0.9 VDD 131.143,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.863 0.03001 0.006989 0.9 VDD 128.173,60.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.8629 0.03063 0.006491 0.9 VDD 128.083,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.8631 0.02935 0.007547 0.9 VDD 129.433,58.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.8633 0.02919 0.007468 0.9 VDD 128.353,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.8766 0.0196 0.003775 0.9 VDD 119.713,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.873 0.02219 0.004779 0.9 VDD 120.343,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.8615 0.0304 0.008094 0.9 VDD 129.613,61.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.8618 0.03098 0.007204 0.9 VDD 129.883,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.8681 0.02619 0.005712 0.9 VDD 127.003,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.8677 0.02725 0.00502 0.9 VDD 125.743,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.8603 0.02988 0.009853 0.9 VDD 133.213,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.8606 0.02979 0.009605 0.9 VDD 132.493,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.8701 0.02448 0.005472 0.9 VDD 119.533,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.872 0.02358 0.004403 0.9 VDD 121.513,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.8606 0.03127 0.008094 0.9 VDD 129.613,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.8623 0.03082 0.006866 0.9 VDD 128.983,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.8655 0.02526 0.00925 0.9 VDD 135.193,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.8656 0.02703 0.007338 0.9 VDD 133.393,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.8677 0.027 0.005279 0.9 VDD 124.033,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.866 0.0285 0.005469 0.9 VDD 123.673,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.8765 0.01967 0.003799 0.9 VDD 119.353,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.8743 0.02093 0.004728 0.9 VDD 120.343,50.640 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.8633 0.02752 0.009188 0.9 VDD 134.563,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.8637 0.02751 0.008783 0.9 VDD 133.393,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.8734 0.02187 0.004728 0.9 VDD 127.183,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.8713 0.0239 0.004793 0.9 VDD 127.093,49.488 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.8692 0.02552 0.005302 0.9 VDD 127.003,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.8687 0.0257 0.005602 0.9 VDD 127.543,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.8759 0.0205 0.003568 0.9 VDD 122.683,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.8726 0.0232 0.004227 0.9 VDD 123.223,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.8699 0.02404 0.006054 0.9 VDD 130.063,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.8691 0.02547 0.005467 0.9 VDD 128.443,50.064 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.8673 0.02758 0.005151 0.9 VDD 125.203,59.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.8659 0.02897 0.005134 0.9 VDD 125.113,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.8635 0.02997 0.0065 0.9 VDD 136.318,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.8632 0.03005 0.006768 0.9 VDD 135.373,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.8617 0.03179 0.006475 0.9 VDD 135.958,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.8635 0.03001 0.006466 0.9 VDD 135.823,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.8617 0.03181 0.006447 0.9 VDD 135.553,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.8604 0.03141 0.008197 0.9 VDD 133.663,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.858 0.03185 0.01012 0.9 VDD 134.743,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.8598 0.03177 0.008406 0.9 VDD 132.583,62.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.861 0.03104 0.007923 0.9 VDD 130.243,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.8604 0.03076 0.008812 0.9 VDD 134.563,62.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.8606 0.03134 0.008024 0.9 VDD 132.673,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.8585 0.03184 0.009702 0.9 VDD 133.483,61.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.86 0.03135 0.00869 0.9 VDD 132.763,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.8609 0.0308 0.008282 0.9 VDD 134.158,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.8602 0.03145 0.00832 0.9 VDD 134.383,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.8593 0.03151 0.009153 0.9 VDD 135.463,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.858 0.03296 0.009058 0.9 VDD 134.878,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.8618 0.03187 0.006351 0.9 VDD 134.248,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.8635 0.0301 0.006385 0.9 VDD 134.698,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.8638 0.03046 0.005756 0.9 VDD 135.463,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.858 0.03288 0.009153 0.9 VDD 135.463,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.8608 0.03068 0.008478 0.9 VDD 135.328,63.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.8601 0.03149 0.008418 0.9 VDD 134.968,63.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.8618 0.03183 0.006411 0.9 VDD 135.058,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.8635 0.03006 0.006424 0.9 VDD 135.238,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.8632 0.03 0.006788 0.9 VDD 135.913,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.8469 0.05077 0.002336 0.9 VDD 199.318,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00360
0.8467 0.05104 0.00222 0.9 VDD 199.048,150.288 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8458 0.05071 0.003529 0.9 VDD 202.018,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.8466 0.051 0.002426 0.9 VDD 198.778,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.8469 0.04966 0.003428 0.9 VDD 196.753,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8464 0.05103 0.002556 0.9 VDD 200.623,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8464 0.04986 0.003759 0.9 VDD 194.683,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8473 0.05028 0.002396 0.9 VDD 200.353,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8456 0.04995 0.004488 0.9 VDD 193.963,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.846 0.04966 0.004355 0.9 VDD 193.603,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.8465 0.05061 0.002856 0.9 VDD 200.803,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8458 0.04945 0.004776 0.9 VDD 194.233,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.8457 0.05013 0.004183 0.9 VDD 194.413,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8459 0.05071 0.003357 0.9 VDD 201.433,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8469 0.04975 0.003383 0.9 VDD 196.933,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8465 0.05003 0.003466 0.9 VDD 194.773,147.408 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8468 0.05064 0.002566 0.9 VDD 198.823,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8458 0.05158 0.002619 0.9 VDD 200.803,149.136 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8462 0.05006 0.003759 0.9 VDD 194.683,146.832 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8462 0.04978 0.004057 0.9 VDD 194.953,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.847 0.05021 0.002809 0.9 VDD 198.823,146.256 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8468 0.05021 0.002944 0.9 VDD 198.823,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8462 0.04918 0.004584 0.9 VDD 194.908,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.847 0.05014 0.002866 0.9 VDD 199.048,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.8474 0.04965 0.002909 0.9 VDD 197.923,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.8471 0.05018 0.002721 0.9 VDD 199.948,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.8472 0.04905 0.003739 0.9 VDD 194.188,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.848 0.04908 0.00294 0.9 VDD 197.653,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.8475 0.04944 0.003047 0.9 VDD 201.028,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.8463 0.05049 0.003232 0.9 VDD 201.118,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.8467 0.05049 0.002781 0.9 VDD 200.533,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.8466 0.05056 0.002887 0.9 VDD 200.983,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.8469 0.05041 0.002655 0.9 VDD 200.083,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.8469 0.05031 0.002778 0.9 VDD 199.678,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.8469 0.04917 0.00389 0.9 VDD 195.988,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.8468 0.04942 0.003769 0.9 VDD 196.393,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.8469 0.04973 0.003322 0.9 VDD 197.518,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.8468 0.04943 0.003722 0.9 VDD 196.123,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.8468 0.04965 0.003527 0.9 VDD 197.203,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.847 0.04994 0.003101 0.9 VDD 198.283,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.8479 0.0492 0.002906 0.9 VDD 198.733,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.8469 0.04996 0.003174 0.9 VDD 198.373,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.847 0.04949 0.003487 0.9 VDD 197.338,143.952 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.8477 0.04892 0.003381 0.9 VDD 196.168,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.8481 0.04872 0.003191 0.9 VDD 197.203,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.8465 0.0497 0.003844 0.9 VDD 193.603,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.8474 0.04935 0.003266 0.9 VDD 194.683,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.8474 0.04943 0.003197 0.9 VDD 195.313,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.8469 0.04955 0.003516 0.9 VDD 196.843,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.8462 0.04969 0.00409 0.9 VDD 195.313,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.847 0.04982 0.003148 0.9 VDD 196.213,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.847 0.05047 0.002499 0.9 VDD 198.283,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.847 0.04999 0.003028 0.9 VDD 196.753,147.984 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.8469 0.05064 0.002418 0.9 VDD 198.823,148.560 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.8476 0.04932 0.003045 0.9 VDD 196.708,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.8473 0.04994 0.002782 0.9 VDD 199.048,143.376 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.8481 0.04879 0.003103 0.9 VDD 198.778,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.8484 0.04881 0.002805 0.9 VDD 199.273,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.848 0.04893 0.003094 0.9 VDD 196.258,142.800 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.8477 0.04878 0.003503 0.9 VDD 195.493,141.648 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.8473 0.0488 0.00392 0.9 VDD 195.403,141.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.8424 0.05252 0.005054 0.9 VDD 187.258,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00320
0.8426 0.05241 0.005024 0.9 VDD 187.753,145.104 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00321
0.8428 0.05223 0.004991 0.9 VDD 184.153,142.224 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.8445 0.0503 0.005217 0.9 VDD 184.243,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.8468 0.04937 0.003872 0.9 VDD 186.493,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.8449 0.04995 0.005142 0.9 VDD 186.313,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.8426 0.05244 0.004983 0.9 VDD 187.663,144.528 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.8437 0.05122 0.005033 0.9 VDD 187.663,145.680 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.8461 0.05067 0.00324 0.9 VDD 177.403,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[9]
0.8475 0.04939 0.003152 0.9 VDD 177.133,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.8441 0.05162 0.004253 0.9 VDD 181.273,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.8462 0.05061 0.003216 0.9 VDD 177.583,139.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.8478 0.04939 0.002848 0.9 VDD 177.133,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.8446 0.05089 0.004479 0.9 VDD 179.923,140.496 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.8448 0.0513 0.003881 0.9 VDD 179.743,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.8464 0.04951 0.004076 0.9 VDD 180.463,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.8436 0.05185 0.00459 0.9 VDD 183.703,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.847 0.04944 0.003556 0.9 VDD 182.983,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.8462 0.05012 0.003718 0.9 VDD 184.378,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.847 0.04939 0.003593 0.9 VDD 183.973,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.8472 0.04917 0.003654 0.9 VDD 186.178,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.8469 0.04939 0.003711 0.9 VDD 184.288,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.847 0.04938 0.003658 0.9 VDD 186.358,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.8472 0.04912 0.003665 0.9 VDD 186.718,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.8456 0.04921 0.005221 0.9 VDD 184.288,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.8471 0.04933 0.003605 0.9 VDD 184.333,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.8456 0.04923 0.005162 0.9 VDD 183.973,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.847 0.04938 0.00363 0.9 VDD 185.188,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.847 0.04939 0.00362 0.9 VDD 184.828,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.8461 0.04925 0.004678 0.9 VDD 185.233,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.8462 0.05003 0.003791 0.9 VDD 185.368,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.8462 0.05009 0.003745 0.9 VDD 184.738,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.846 0.04936 0.004604 0.9 VDD 183.928,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.8468 0.04938 0.003794 0.9 VDD 185.413,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.847 0.04938 0.003646 0.9 VDD 185.818,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.8471 0.04921 0.003642 0.9 VDD 185.683,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.847 0.04939 0.003606 0.9 VDD 184.378,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.8489 0.04725 0.003841 0.9 VDD 184.423,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.8471 0.04938 0.003544 0.9 VDD 182.848,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.8471 0.04938 0.0035 0.9 VDD 182.353,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.8475 0.04945 0.003085 0.9 VDD 178.753,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.8456 0.05091 0.003439 0.9 VDD 178.303,139.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.8472 0.0495 0.003338 0.9 VDD 180.733,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.8462 0.04948 0.004328 0.9 VDD 181.723,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.8447 0.05136 0.003955 0.9 VDD 180.013,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.846 0.04939 0.004575 0.9 VDD 183.568,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.846 0.04943 0.004529 0.9 VDD 183.163,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.8461 0.04945 0.004457 0.9 VDD 182.533,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.8451 0.05118 0.003759 0.9 VDD 179.293,138.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.8468 0.04947 0.003735 0.9 VDD 179.203,138.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.8471 0.04926 0.003627 0.9 VDD 185.098,137.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.845 0.05013 0.00492 0.9 VDD 184.243,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U48
0.8448 0.05028 0.004874 0.9 VDD 183.838,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U49
0.8489 0.04728 0.003822 0.9 VDD 184.018,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U50
0.8482 0.04819 0.003632 0.9 VDD 181.048,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00317
0.8484 0.04783 0.003789 0.9 VDD 185.143,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00318
0.8452 0.05025 0.004523 0.9 VDD 181.318,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00314
0.8456 0.05016 0.004271 0.9 VDD 180.283,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00315
0.8695 0.02164 0.008837 0.9 VDD 136.273,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00311
0.8687 0.02255 0.008741 0.9 VDD 136.363,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00312
0.8633 0.02855 0.008197 0.9 VDD 157.558,57.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/FE_OFC173_n55
0.8491 0.04752 0.003423 0.9 VDD 179.653,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.8475 0.04895 0.003505 0.9 VDD 179.293,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.8616 0.0281 0.01028 0.9 VDD 135.463,51.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.8486 0.04783 0.003572 0.9 VDD 185.143,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.8489 0.04742 0.003641 0.9 VDD 180.643,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.8494 0.04726 0.003308 0.9 VDD 178.573,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.8492 0.04742 0.003392 0.9 VDD 181.183,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.8483 0.04808 0.003593 0.9 VDD 183.073,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.8494 0.04721 0.003415 0.9 VDD 185.323,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.8481 0.04846 0.003415 0.9 VDD 185.413,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.8479 0.04839 0.003665 0.9 VDD 185.863,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.8478 0.04819 0.003958 0.9 VDD 185.323,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.8477 0.04865 0.003688 0.9 VDD 185.143,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.8471 0.04928 0.003655 0.9 VDD 183.163,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.8479 0.0484 0.003707 0.9 VDD 182.803,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.8763 0.01866 0.005009 0.9 VDD 130.963,43.152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.8787 0.01691 0.004431 0.9 VDD 128.263,42.576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.8802 0.01603 0.003726 0.9 VDD 122.593,42.000 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.8777 0.0181 0.004187 0.9 VDD 127.633,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.8676 0.0264 0.005951 0.9 VDD 128.173,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.8678 0.02587 0.006359 0.9 VDD 128.083,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.868 0.02332 0.008639 0.9 VDD 135.193,46.608 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.8814 0.01546 0.003157 0.9 VDD 126.553,40.848 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.867 0.0263 0.006676 0.9 VDD 129.613,52.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.8799 0.01678 0.003275 0.9 VDD 126.553,42.000 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.8796 0.01671 0.003733 0.9 VDD 126.013,42.576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.876 0.01948 0.004491 0.9 VDD 126.013,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.8687 0.02264 0.008618 0.9 VDD 135.373,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.8733 0.02129 0.005449 0.9 VDD 133.033,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.8648 0.02749 0.007707 0.9 VDD 130.603,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.866 0.02644 0.00753 0.9 VDD 130.243,52.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.8813 0.01525 0.003469 0.9 VDD 123.763,41.424 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.8808 0.01511 0.004071 0.9 VDD 120.523,41.424 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.8796 0.01682 0.0036 0.9 VDD 122.683,43.152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.8802 0.0163 0.003483 0.9 VDD 123.763,42.576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.869 0.02602 0.004996 0.9 VDD 123.673,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.8703 0.02462 0.005065 0.9 VDD 123.493,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.8713 0.02432 0.004356 0.9 VDD 123.313,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.8807 0.01561 0.003705 0.9 VDD 120.793,42.576 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.865 0.0273 0.007684 0.9 VDD 130.783,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.8699 0.02156 0.008538 0.9 VDD 135.103,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.8771 0.01834 0.004569 0.9 VDD 128.803,43.152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.8741 0.02088 0.005009 0.9 VDD 130.783,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.8687 0.02264 0.008651 0.9 VDD 135.283,46.032 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.8758 0.01881 0.005381 0.9 VDD 132.583,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.867 0.02662 0.006364 0.9 VDD 128.173,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.8675 0.02642 0.006097 0.9 VDD 127.543,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.8516 0.04593 0.002463 0.9 VDD 168.853,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.8518 0.0459 0.002349 0.9 VDD 169.123,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.8462 0.05027 0.003576 0.9 VDD 182.533,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[9]
0.845 0.05027 0.004715 0.9 VDD 182.443,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.845 0.0502 0.004757 0.9 VDD 181.993,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.8459 0.04993 0.004121 0.9 VDD 179.563,134.160 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.8473 0.04932 0.003402 0.9 VDD 179.653,133.008 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.8483 0.04844 0.003254 0.9 VDD 177.763,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.8475 0.04899 0.00351 0.9 VDD 179.653,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.8481 0.04892 0.002984 0.9 VDD 178.753,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.8486 0.0481 0.003345 0.9 VDD 179.383,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.8488 0.04801 0.00324 0.9 VDD 178.483,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.8451 0.05022 0.00472 0.9 VDD 182.488,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U2
0.8494 0.04752 0.003057 0.9 VDD 179.608,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U8
0.848 0.04844 0.00352 0.9 VDD 179.518,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U7
0.8475 0.04885 0.003615 0.9 VDD 181.048,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U6
0.8476 0.0489 0.003519 0.9 VDD 181.228,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U5
0.8464 0.04931 0.004252 0.9 VDD 180.058,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U4
0.8459 0.0493 0.004785 0.9 VDD 182.128,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_1/U3
0.8527 0.04487 0.002447 0.9 VDD 178.798,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U5
0.8522 0.04534 0.002474 0.9 VDD 179.248,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.8514 0.04534 0.00322 0.9 VDD 180.148,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.8521 0.04534 0.002563 0.9 VDD 181.048,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.8522 0.04534 0.0025 0.9 VDD 179.698,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.8515 0.04534 0.003167 0.9 VDD 179.833,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U14
0.8492 0.04737 0.003448 0.9 VDD 179.968,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U15
0.8522 0.04533 0.002441 0.9 VDD 178.708,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.8527 0.04488 0.002395 0.9 VDD 178.033,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.8683 0.02451 0.007171 0.9 VDD 133.618,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.8637 0.02753 0.008819 0.9 VDD 135.418,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.8526 0.04485 0.002522 0.9 VDD 180.148,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.8521 0.04534 0.002547 0.9 VDD 180.688,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.8526 0.04486 0.002496 0.9 VDD 179.608,123.216 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.8523 0.04533 0.002398 0.9 VDD 178.078,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.8499 0.04722 0.00286 0.9 VDD 178.078,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.85 0.0472 0.002804 0.9 VDD 177.763,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.8474 0.04886 0.00372 0.9 VDD 181.948,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.8474 0.04881 0.003774 0.9 VDD 182.668,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.8476 0.04881 0.003627 0.9 VDD 182.758,132.432 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.8478 0.0484 0.003767 0.9 VDD 182.578,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.848 0.04866 0.003309 0.9 VDD 183.298,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.848 0.04869 0.003294 0.9 VDD 183.028,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.848 0.04871 0.003279 0.9 VDD 182.758,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.8483 0.04815 0.003543 0.9 VDD 181.948,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.849 0.04743 0.00353 0.9 VDD 181.678,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.8494 0.04743 0.003212 0.9 VDD 181.678,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U40
0.8494 0.0474 0.003246 0.9 VDD 182.218,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.849 0.0474 0.003555 0.9 VDD 182.218,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U42
0.848 0.04877 0.00324 0.9 VDD 182.128,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U43
0.848 0.04879 0.003221 0.9 VDD 181.813,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.8489 0.0474 0.003654 0.9 VDD 180.868,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.8494 0.04736 0.003289 0.9 VDD 182.938,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.8494 0.04738 0.00327 0.9 VDD 182.623,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.8491 0.04734 0.003591 0.9 VDD 183.298,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U51
0.8494 0.04734 0.003309 0.9 VDD 183.298,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.8491 0.0473 0.003586 0.9 VDD 183.883,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U53
0.848 0.04863 0.003326 0.9 VDD 183.613,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.8478 0.04853 0.003683 0.9 VDD 184.648,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.8481 0.04822 0.003677 0.9 VDD 185.053,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.8478 0.04831 0.003861 0.9 VDD 183.883,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.8474 0.04874 0.003858 0.9 VDD 183.838,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.8474 0.04867 0.003928 0.9 VDD 184.873,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.8492 0.04726 0.003578 0.9 VDD 184.603,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.8477 0.04862 0.003695 0.9 VDD 183.748,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.8491 0.04737 0.003576 0.9 VDD 182.668,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U64
0.8474 0.0487 0.003895 0.9 VDD 184.378,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.8478 0.04837 0.00381 0.9 VDD 183.163,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.8474 0.04877 0.00382 0.9 VDD 183.298,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.8498 0.04725 0.00294 0.9 VDD 178.528,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.8496 0.04731 0.003097 0.9 VDD 179.428,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.8495 0.04735 0.00319 0.9 VDD 179.968,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.849 0.04741 0.003642 0.9 VDD 181.183,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.8514 0.04534 0.00331 0.9 VDD 180.688,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.8516 0.04534 0.003043 0.9 VDD 179.113,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.8518 0.04533 0.002876 0.9 VDD 178.168,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.8489 0.04731 0.003754 0.9 VDD 183.523,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.8497 0.04728 0.003011 0.9 VDD 178.933,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.8494 0.04727 0.003345 0.9 VDD 178.798,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.8519 0.04532 0.002788 0.9 VDD 177.673,124.368 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.8801 0.01635 0.003543 0.9 VDD 120.253,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.8795 0.01717 0.003341 0.9 VDD 124.033,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.8799 0.01667 0.003443 0.9 VDD 122.233,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.8753 0.02029 0.004378 0.9 VDD 128.353,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.8716 0.02104 0.007335 0.9 VDD 131.683,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.8728 0.0206 0.006554 0.9 VDD 129.613,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.8789 0.01766 0.003453 0.9 VDD 122.053,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.868 0.02449 0.007506 0.9 VDD 135.373,47.760 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.8647 0.02757 0.007725 0.9 VDD 130.873,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.8783 0.0178 0.003874 0.9 VDD 126.463,43.152 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.8746 0.02095 0.004426 0.9 VDD 125.923,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.8693 0.02337 0.007318 0.9 VDD 134.383,47.184 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.878 0.01867 0.003341 0.9 VDD 124.033,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.8669 0.02668 0.006455 0.9 VDD 128.353,54.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.866 0.02699 0.007049 0.9 VDD 129.523,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.8697 0.02258 0.007718 0.9 VDD 132.763,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.8793 0.01739 0.003291 0.9 VDD 124.843,43.728 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.8759 0.01999 0.00413 0.9 VDD 127.453,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.8696 0.02523 0.005218 0.9 VDD 122.593,56.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.8694 0.0226 0.008035 0.9 VDD 133.663,45.456 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.877 0.01941 0.00361 0.9 VDD 125.833,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.8722 0.02083 0.006948 0.9 VDD 130.603,44.880 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.8656 0.02531 0.009093 0.9 VDD 134.203,48.912 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.8672 0.02652 0.006251 0.9 VDD 127.903,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.8749 0.02049 0.00459 0.9 VDD 129.163,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.8662 0.02691 0.006848 0.9 VDD 128.983,53.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.8792 0.01726 0.00353 0.9 VDD 120.523,44.304 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.8643 0.02745 0.008251 0.9 VDD 132.043,54.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.8725 0.02314 0.004322 0.9 VDD 123.133,51.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U108
0.8676 0.0275 0.004913 0.9 VDD 125.113,56.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.8646 0.02871 0.006685 0.9 VDD 128.623,55.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.866 0.02694 0.007076 0.9 VDD 129.343,55.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.8471 0.04938 0.003535 0.9 VDD 182.218,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.8464 0.05022 0.003365 0.9 VDD 180.913,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.849 0.04748 0.00347 0.9 VDD 180.508,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.8484 0.04812 0.003428 0.9 VDD 179.743,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.847 0.04926 0.003779 0.9 VDD 178.483,133.584 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.8463 0.04984 0.003913 0.9 VDD 179.023,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.848 0.0489 0.003105 0.9 VDD 180.193,129.552 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.8454 0.05011 0.004491 0.9 VDD 181.183,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.8481 0.04844 0.00351 0.9 VDD 179.653,131.280 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.8483 0.04819 0.003503 0.9 VDD 181.138,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.8483 0.04817 0.003523 0.9 VDD 181.543,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.8491 0.0474 0.00351 0.9 VDD 180.328,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.8483 0.04817 0.003571 0.9 VDD 180.688,127.248 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.8484 0.04816 0.003463 0.9 VDD 180.373,127.824 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.8474 0.04888 0.003687 0.9 VDD 181.543,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U127
0.8454 0.05021 0.004404 0.9 VDD 180.823,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U128
0.849 0.04745 0.003505 0.9 VDD 181.183,128.400 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U129
0.8489 0.04735 0.003764 0.9 VDD 182.848,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U130
0.8476 0.04871 0.003705 0.9 VDD 182.758,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U131
0.8476 0.04867 0.003702 0.9 VDD 183.208,130.128 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U132
0.8491 0.04734 0.00351 0.9 VDD 183.073,124.944 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.8489 0.04734 0.003742 0.9 VDD 183.028,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U2
0.8489 0.04738 0.003704 0.9 VDD 182.173,126.672 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U4
0.8489 0.04736 0.003745 0.9 VDD 182.488,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U5
0.8521 0.04533 0.002603 0.9 VDD 181.948,123.792 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U6
0.8489 0.04737 0.00373 0.9 VDD 182.218,126.096 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U7
0.8489 0.04737 0.003748 0.9 VDD 182.533,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U8
0.8489 0.04733 0.003783 0.9 VDD 183.208,125.520 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U10
0.8475 0.04931 0.003216 0.9 VDD 179.743,137.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U12
0.8494 0.04746 0.003168 0.9 VDD 181.003,128.976 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U13
0.8461 0.05001 0.003913 0.9 VDD 179.023,135.312 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U14
0.8476 0.04928 0.003108 0.9 VDD 179.023,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U15
0.8475 0.04892 0.003629 0.9 VDD 180.913,131.856 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U16
0.8472 0.04937 0.003424 0.9 VDD 181.363,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U17
0.8467 0.05008 0.003195 0.9 VDD 179.653,135.888 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U18
0.848 0.04843 0.003607 0.9 VDD 180.913,130.704 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U19
0.8459 0.04995 0.004122 0.9 VDD 179.743,134.736 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U20
0.8474 0.04934 0.003304 0.9 VDD 180.463,136.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U21
0.8679 0.02756 0.004512 0.9 VDD 184.198,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U26
0.8681 0.02748 0.004376 0.9 VDD 182.038,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U27
0.8683 0.0276 0.004101 0.9 VDD 183.388,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U28
0.8684 0.02744 0.004121 0.9 VDD 182.758,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U29
0.8685 0.02739 0.004098 0.9 VDD 183.478,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U30
0.8687 0.027 0.004326 0.9 VDD 183.478,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U31
0.8661 0.02949 0.004414 0.9 VDD 185.458,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U32
0.8653 0.03006 0.004655 0.9 VDD 182.308,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U33
0.8683 0.02756 0.004188 0.9 VDD 180.418,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U34
0.8683 0.02738 0.004317 0.9 VDD 183.748,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U35
0.8683 0.02751 0.004163 0.9 VDD 181.318,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U36
0.8686 0.02734 0.004067 0.9 VDD 184.378,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U37
0.8681 0.02752 0.004405 0.9 VDD 181.138,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U38
0.8662 0.0294 0.004378 0.9 VDD 185.908,67.344 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U39
0.8684 0.02751 0.004044 0.9 VDD 185.008,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U40
0.868 0.02778 0.004203 0.9 VDD 179.788,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U41
0.8681 0.02774 0.004181 0.9 VDD 180.688,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U42
0.8638 0.03046 0.005692 0.9 VDD 185.818,69.072 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U43
0.868 0.02751 0.00445 0.9 VDD 185.008,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U44
0.8682 0.02768 0.004145 0.9 VDD 181.948,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U45
0.8685 0.02748 0.004023 0.9 VDD 185.548,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U46
0.8687 0.02728 0.004034 0.9 VDD 185.278,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U47
0.8677 0.02766 0.004655 0.9 VDD 182.308,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U48
0.8681 0.02747 0.004393 0.9 VDD 185.728,66.768 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U49
0.8648 0.02945 0.005706 0.9 VDD 185.638,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U50
0.8684 0.02734 0.004289 0.9 VDD 184.468,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U51
0.8682 0.02743 0.004346 0.9 VDD 182.938,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U52
0.8647 0.02953 0.005776 0.9 VDD 185.278,67.920 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U53
0.8686 0.02706 0.004391 0.9 VDD 181.588,64.464 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U54
0.8682 0.02761 0.004211 0.9 VDD 179.428,65.616 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U55
0.8684 0.02755 0.004071 0.9 VDD 184.288,66.192 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U56
0.8685 0.02729 0.004254 0.9 VDD 185.188,65.040 core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/U57
0.8543 0.04143 0.00428 0.9 VDD 181.498,108.240 core_region_i/instr_mem_axi_if/U1
0.8488 0.04878 0.002448 0.9 VDD 110.353,135.888 core_region_i/instr_ram_mux_i/port1_rvalid_o_reg
0.8482 0.04817 0.003665 0.9 VDD 181.498,127.248 core_region_i/instr_ram_mux_i/U3
0.8604 0.03571 0.003936 0.9 VDD 181.318,88.656 core_region_i/instr_ram_mux_i/U4
0.8685 0.02695 0.004534 0.9 VDD 184.648,63.888 core_region_i/instr_ram_mux_i/U5
0.8694 0.02601 0.004572 0.9 VDD 183.838,61.008 core_region_i/instr_ram_mux_i/U6
0.8687 0.02696 0.004289 0.9 VDD 184.468,64.464 core_region_i/instr_ram_mux_i/U7
0.8683 0.02711 0.004613 0.9 VDD 184.558,62.736 core_region_i/instr_ram_mux_i/U8
0.8696 0.02593 0.00452 0.9 VDD 184.738,61.008 core_region_i/instr_ram_mux_i/U9
0.869 0.02639 0.004654 0.9 VDD 183.748,62.160 core_region_i/instr_ram_mux_i/U10
0.8686 0.02696 0.004453 0.9 VDD 185.908,63.312 core_region_i/instr_ram_mux_i/U11
0.8693 0.02609 0.00462 0.9 VDD 182.578,61.008 core_region_i/instr_ram_mux_i/U12
0.868 0.02727 0.004687 0.9 VDD 182.758,62.736 core_region_i/instr_ram_mux_i/U13
0.8699 0.02599 0.004065 0.9 VDD 184.018,60.432 core_region_i/instr_ram_mux_i/U14
0.8684 0.02699 0.004571 0.9 VDD 183.838,63.888 core_region_i/instr_ram_mux_i/U15
0.8691 0.02632 0.004608 0.9 VDD 184.648,62.160 core_region_i/instr_ram_mux_i/U16
0.8681 0.0272 0.004658 0.9 VDD 183.658,62.736 core_region_i/instr_ram_mux_i/U17
0.8687 0.02724 0.004008 0.9 VDD 185.908,65.616 core_region_i/instr_ram_mux_i/U18
0.8684 0.02705 0.004505 0.9 VDD 185.188,63.312 core_region_i/instr_ram_mux_i/U19
0.8683 0.02705 0.004614 0.9 VDD 181.948,63.888 core_region_i/instr_ram_mux_i/U20
0.8682 0.02719 0.004574 0.9 VDD 183.748,63.312 core_region_i/instr_ram_mux_i/U21
0.8685 0.02724 0.004217 0.9 VDD 185.908,65.040 core_region_i/instr_ram_mux_i/U22
0.8684 0.02704 0.004564 0.9 VDD 185.278,62.736 core_region_i/instr_ram_mux_i/U23
0.8689 0.02646 0.004623 0.9 VDD 182.488,61.584 core_region_i/instr_ram_mux_i/U24
0.8685 0.02696 0.00451 0.9 VDD 185.908,62.736 core_region_i/instr_ram_mux_i/U25
0.8697 0.02584 0.004455 0.9 VDD 185.638,61.008 core_region_i/instr_ram_mux_i/U26
0.8686 0.02691 0.004499 0.9 VDD 185.278,63.888 core_region_i/instr_ram_mux_i/U27
0.8687 0.02687 0.004453 0.9 VDD 185.908,63.888 core_region_i/instr_ram_mux_i/U28
0.8689 0.02687 0.004217 0.9 VDD 185.908,64.464 core_region_i/instr_ram_mux_i/U29
0.8701 0.02588 0.004012 0.9 VDD 185.278,60.432 core_region_i/instr_ram_mux_i/U30
0.869 0.0264 0.004588 0.9 VDD 183.478,61.584 core_region_i/instr_ram_mux_i/U31
0.8694 0.0262 0.004433 0.9 VDD 185.908,61.584 core_region_i/instr_ram_mux_i/U32
0.8681 0.02731 0.004614 0.9 VDD 181.948,63.312 core_region_i/instr_ram_mux_i/U33
0.8681 0.02726 0.004599 0.9 VDD 182.848,63.312 core_region_i/instr_ram_mux_i/U34
0.8691 0.02634 0.004538 0.9 VDD 184.468,61.584 core_region_i/instr_ram_mux_i/U35
0.8692 0.02626 0.004564 0.9 VDD 185.278,62.160 core_region_i/instr_ram_mux_i/U36
0.8493 0.04824 0.002446 0.9 VDD 169.798,136.464 core_region_i/instr_ram_mux_i/U37
0.8482 0.04815 0.003698 0.9 VDD 182.038,127.248 core_region_i/instr_ram_mux_i/U38
0.8473 0.04948 0.003194 0.9 VDD 179.563,137.616 core_region_i/instr_ram_mux_i/U39
0.848 0.04886 0.003162 0.9 VDD 180.913,129.552 core_region_i/instr_ram_mux_i/U40
0.8457 0.05011 0.004148 0.9 VDD 179.833,135.312 core_region_i/instr_ram_mux_i/U41
0.8477 0.04925 0.003024 0.9 VDD 178.303,137.040 core_region_i/instr_ram_mux_i/U42
0.8479 0.04842 0.003695 0.9 VDD 181.633,131.280 core_region_i/instr_ram_mux_i/U43
0.8472 0.04937 0.003425 0.9 VDD 181.543,137.040 core_region_i/instr_ram_mux_i/U44
0.8469 0.04998 0.003083 0.9 VDD 178.843,135.888 core_region_i/instr_ram_mux_i/U45
0.8476 0.04877 0.00368 0.9 VDD 182.173,130.128 core_region_i/instr_ram_mux_i/U46
0.8456 0.05004 0.004317 0.9 VDD 180.463,134.736 core_region_i/instr_ram_mux_i/U47
0.8473 0.04935 0.003328 0.9 VDD 180.643,137.040 core_region_i/instr_ram_mux_i/U48
0.8489 0.04739 0.003677 0.9 VDD 181.678,126.672 core_region_i/instr_ram_mux_i/U49
0.8599 0.03572 0.004385 0.9 VDD 110.623,88.080 core_region_i/data_mem/U2
0.8491 0.0486 0.002328 0.9 VDD 128.578,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/FE_DBTC15_grant_W
0.8433 0.053 0.003673 0.9 VDD 144.238,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CTS_cdb_buf_00359
0.8447 0.05215 0.003131 0.9 VDD 146.128,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8463 0.05192 0.001769 0.9 VDD 146.488,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U2
0.8437 0.05278 0.003525 0.9 VDD 144.778,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/U3
0.8403 0.05372 0.005962 0.9 VDD 142.798,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8418 0.05295 0.005258 0.9 VDD 144.778,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8428 0.05345 0.003774 0.9 VDD 141.403,171.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8425 0.05352 0.003967 0.9 VDD 139.153,171.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[1]
0.8446 0.05284 0.002524 0.9 VDD 143.923,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8436 0.05246 0.003963 0.9 VDD 138.883,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/CS_reg[0]
0.8438 0.05344 0.002746 0.9 VDD 141.493,171.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8438 0.0529 0.003325 0.9 VDD 143.743,171.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8434 0.05249 0.004093 0.9 VDD 143.923,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8435 0.05281 0.003727 0.9 VDD 143.743,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8434 0.05287 0.003694 0.9 VDD 144.913,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8434 0.05288 0.003723 0.9 VDD 144.013,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8429 0.05288 0.00423 0.9 VDD 143.113,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8418 0.05284 0.005319 0.9 VDD 144.643,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8447 0.05223 0.003042 0.9 VDD 146.263,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.845 0.05316 0.001854 0.9 VDD 150.853,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8447 0.05283 0.002473 0.9 VDD 148.693,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8445 0.05297 0.002484 0.9 VDD 152.473,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8443 0.05324 0.002498 0.9 VDD 152.563,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8454 0.05241 0.002219 0.9 VDD 140.233,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8425 0.05318 0.004343 0.9 VDD 140.233,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8396 0.0542 0.006209 0.9 VDD 139.243,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8422 0.05367 0.004149 0.9 VDD 140.413,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8399 0.05395 0.006145 0.9 VDD 140.863,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8395 0.05429 0.006206 0.9 VDD 138.973,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8437 0.05225 0.00403 0.9 VDD 146.803,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8453 0.05273 0.001951 0.9 VDD 151.483,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8449 0.05242 0.002641 0.9 VDD 148.783,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8463 0.05204 0.001629 0.9 VDD 151.663,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8463 0.05216 0.001559 0.9 VDD 148.873,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8429 0.05272 0.004381 0.9 VDD 142.033,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8426 0.05303 0.004346 0.9 VDD 142.483,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8453 0.05224 0.002412 0.9 VDD 145.363,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8429 0.05319 0.003867 0.9 VDD 142.933,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8419 0.05375 0.00432 0.9 VDD 142.663,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8405 0.0535 0.005971 0.9 VDD 142.753,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.844 0.05234 0.003649 0.9 VDD 145.543,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8454 0.05274 0.001877 0.9 VDD 150.853,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8451 0.05235 0.002591 0.9 VDD 147.883,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8455 0.05275 0.001704 0.9 VDD 148.873,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8449 0.05275 0.002389 0.9 VDD 148.873,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8454 0.05241 0.002234 0.9 VDD 140.233,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8429 0.05276 0.00433 0.9 VDD 140.053,166.416 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8435 0.05347 0.002984 0.9 VDD 139.513,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8423 0.05363 0.004033 0.9 VDD 140.683,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8422 0.05328 0.004492 0.9 VDD 140.953,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8421 0.05381 0.004072 0.9 VDD 138.793,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8439 0.05234 0.003793 0.9 VDD 147.163,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8449 0.05287 0.00222 0.9 VDD 151.483,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8452 0.05258 0.002189 0.9 VDD 148.873,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.846 0.05234 0.00167 0.9 VDD 151.753,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8461 0.05231 0.001621 0.9 VDD 150.853,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8459 0.05199 0.002106 0.9 VDD 142.033,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U5
0.8442 0.0522 0.003645 0.9 VDD 142.078,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U6
0.8458 0.05203 0.002211 0.9 VDD 140.368,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U7
0.8457 0.05237 0.001949 0.9 VDD 140.008,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U8
0.846 0.05204 0.001951 0.9 VDD 139.963,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U9
0.8456 0.05245 0.001971 0.9 VDD 139.108,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U10
0.8457 0.05233 0.001935 0.9 VDD 140.503,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U12
0.8461 0.05201 0.001917 0.9 VDD 141.088,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U14
0.8439 0.05229 0.003805 0.9 VDD 141.043,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U15
0.8456 0.05224 0.002125 0.9 VDD 142.168,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U17
0.8456 0.05227 0.002143 0.9 VDD 141.853,167.568 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U18
0.8459 0.05223 0.001898 0.9 VDD 141.673,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U19
0.8461 0.05198 0.001876 0.9 VDD 142.303,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U20
0.846 0.05196 0.002049 0.9 VDD 142.843,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U22
0.8448 0.05314 0.00206 0.9 VDD 150.763,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U25
0.8465 0.05196 0.001506 0.9 VDD 149.773,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U26
0.8455 0.05288 0.001624 0.9 VDD 151.033,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U28
0.846 0.05233 0.001706 0.9 VDD 152.113,168.144 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U29
0.8463 0.05196 0.001772 0.9 VDD 144.688,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U38
0.8446 0.05205 0.003333 0.9 VDD 143.698,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U39
0.8454 0.05186 0.002747 0.9 VDD 145.678,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U40
0.8462 0.05193 0.001829 0.9 VDD 143.428,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U42
0.8448 0.05201 0.003218 0.9 VDD 144.103,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U43
0.8464 0.05186 0.001754 0.9 VDD 145.048,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U44
0.8463 0.05191 0.001807 0.9 VDD 143.923,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U45
0.8463 0.05186 0.001882 0.9 VDD 145.048,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U46
0.8462 0.05203 0.001807 0.9 VDD 143.923,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U47
0.8464 0.05186 0.001723 0.9 VDD 145.678,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U48
0.8451 0.05194 0.003003 0.9 VDD 144.823,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U49
0.8449 0.05263 0.002442 0.9 VDD 147.883,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U50
0.8452 0.05237 0.002408 0.9 VDD 148.153,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U51
0.8457 0.05247 0.001793 0.9 VDD 150.223,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U53
0.8455 0.05253 0.001951 0.9 VDD 151.483,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U54
0.8427 0.05335 0.003949 0.9 VDD 142.123,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U56
0.842 0.05392 0.004086 0.9 VDD 140.953,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U57
0.8447 0.05213 0.003197 0.9 VDD 145.903,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U59
0.8432 0.05221 0.004576 0.9 VDD 145.903,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U60
0.8429 0.05325 0.003885 0.9 VDD 142.663,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U62
0.8414 0.0543 0.004248 0.9 VDD 138.883,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U63
0.843 0.05306 0.003941 0.9 VDD 141.943,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U65
0.8429 0.05313 0.004014 0.9 VDD 140.953,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U66
0.8401 0.05386 0.006054 0.9 VDD 141.853,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U68
0.8415 0.05401 0.004505 0.9 VDD 140.683,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U69
0.8411 0.05332 0.005602 0.9 VDD 143.833,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U71
0.8412 0.0542 0.004574 0.9 VDD 139.243,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U72
0.8451 0.05272 0.002133 0.9 VDD 142.033,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U74
0.845 0.05274 0.002209 0.9 VDD 140.683,166.992 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U75
0.8462 0.0519 0.001948 0.9 VDD 144.193,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U78
0.8443 0.05214 0.003516 0.9 VDD 142.753,170.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U79
0.846 0.05213 0.001852 0.9 VDD 142.888,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U80
0.8461 0.05199 0.001891 0.9 VDD 141.898,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U81
0.8458 0.05201 0.00216 0.9 VDD 141.178,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U82
0.846 0.05205 0.001976 0.9 VDD 138.883,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U83
0.8459 0.05218 0.001876 0.9 VDD 142.303,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U84
0.8461 0.05193 0.002006 0.9 VDD 143.428,168.720 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U85
0.8462 0.05196 0.001856 0.9 VDD 142.798,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U86
0.8461 0.052 0.001906 0.9 VDD 141.448,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U87
0.846 0.05202 0.001931 0.9 VDD 140.638,169.296 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U88
0.8456 0.05241 0.001961 0.9 VDD 139.513,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U89
0.8464 0.05193 0.00166 0.9 VDD 146.938,169.872 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/U90
0.8431 0.05151 0.005337 0.9 VDD 133.798,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CTS_cdb_buf_00358
0.8482 0.04893 0.002864 0.9 VDD 134.878,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8468 0.04947 0.003715 0.9 VDD 133.888,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U2
0.8484 0.0489 0.002724 0.9 VDD 133.528,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/U3
0.8427 0.05154 0.005773 0.9 VDD 135.778,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8465 0.04952 0.003954 0.9 VDD 134.968,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8498 0.04658 0.003614 0.9 VDD 132.043,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8505 0.04748 0.002047 0.9 VDD 130.243,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[1]
0.8497 0.04651 0.003832 0.9 VDD 134.203,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8512 0.04744 0.00141 0.9 VDD 129.793,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/CS_reg[0]
0.849 0.04735 0.003681 0.9 VDD 132.403,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8489 0.04733 0.003824 0.9 VDD 134.653,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8463 0.04979 0.003944 0.9 VDD 136.453,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8477 0.0484 0.003892 0.9 VDD 140.053,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.847 0.04918 0.003783 0.9 VDD 137.983,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8478 0.04913 0.003058 0.9 VDD 134.743,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8477 0.04921 0.003119 0.9 VDD 136.813,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8468 0.04924 0.003934 0.9 VDD 136.183,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8476 0.04944 0.002932 0.9 VDD 135.643,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8468 0.04941 0.003744 0.9 VDD 139.423,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8443 0.0515 0.004176 0.9 VDD 136.003,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8501 0.04721 0.002718 0.9 VDD 139.513,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8505 0.04717 0.002346 0.9 VDD 139.783,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.848 0.04941 0.00261 0.9 VDD 132.583,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8488 0.04836 0.002803 0.9 VDD 140.143,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8457 0.04892 0.005373 0.9 VDD 133.933,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8468 0.04875 0.004442 0.9 VDD 131.413,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8472 0.0496 0.00317 0.9 VDD 131.773,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8444 0.05153 0.004058 0.9 VDD 134.113,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8444 0.05016 0.005425 0.9 VDD 140.233,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8475 0.04864 0.003844 0.9 VDD 140.233,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8461 0.05008 0.00381 0.9 VDD 140.413,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8504 0.04738 0.002229 0.9 VDD 137.353,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8508 0.04685 0.002328 0.9 VDD 140.143,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8465 0.04981 0.003709 0.9 VDD 134.563,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8483 0.04879 0.002901 0.9 VDD 138.613,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8464 0.04982 0.003793 0.9 VDD 135.103,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8482 0.04906 0.002756 0.9 VDD 133.303,133.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8481 0.04908 0.002838 0.9 VDD 133.033,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8479 0.04901 0.003113 0.9 VDD 136.903,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8453 0.04891 0.005776 0.9 VDD 135.823,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8473 0.04889 0.003794 0.9 VDD 138.973,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8433 0.05096 0.005766 0.9 VDD 138.163,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8502 0.04711 0.002655 0.9 VDD 136.543,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8506 0.0467 0.00273 0.9 VDD 138.973,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8473 0.04939 0.003355 0.9 VDD 132.313,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.846 0.04848 0.005553 0.9 VDD 139.693,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8449 0.05131 0.003841 0.9 VDD 132.223,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8465 0.04976 0.003707 0.9 VDD 131.593,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8468 0.04978 0.003429 0.9 VDD 131.953,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8465 0.04971 0.003739 0.9 VDD 134.023,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8454 0.04879 0.005798 0.9 VDD 137.803,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.847 0.04941 0.003635 0.9 VDD 139.423,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8451 0.05085 0.004081 0.9 VDD 138.523,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8489 0.04705 0.004087 0.9 VDD 137.173,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.849 0.04698 0.004004 0.9 VDD 139.243,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8508 0.04747 0.001757 0.9 VDD 132.808,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U7
0.847 0.04945 0.003594 0.9 VDD 133.348,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U9
0.8503 0.04735 0.002324 0.9 VDD 132.808,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U10
0.8503 0.04734 0.002355 0.9 VDD 133.123,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U11
0.85 0.04735 0.002692 0.9 VDD 137.713,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U12
0.8498 0.04674 0.003418 0.9 VDD 132.583,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U13
0.8507 0.04702 0.002255 0.9 VDD 137.893,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U14
0.85 0.04741 0.002618 0.9 VDD 136.093,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U16
0.8508 0.04704 0.002192 0.9 VDD 136.993,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U17
0.8503 0.04665 0.003009 0.9 VDD 131.278,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U28
0.8518 0.04665 0.001585 0.9 VDD 131.278,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U29
0.851 0.04748 0.001559 0.9 VDD 131.053,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U30
0.8521 0.04652 0.0014 0.9 VDD 129.748,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U31
0.8509 0.04748 0.001642 0.9 VDD 131.773,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U33
0.8504 0.04734 0.002275 0.9 VDD 132.313,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U35
0.85 0.04672 0.003325 0.9 VDD 132.223,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U36
0.8503 0.04747 0.002247 0.9 VDD 132.043,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U37
0.8501 0.04745 0.00246 0.9 VDD 134.248,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U38
0.8502 0.04726 0.002546 0.9 VDD 135.238,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U40
0.8506 0.04744 0.001976 0.9 VDD 134.878,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U41
0.8501 0.04744 0.0025 0.9 VDD 134.698,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U43
0.8502 0.04733 0.002488 0.9 VDD 134.563,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U44
0.8501 0.04745 0.002476 0.9 VDD 134.428,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U45
0.8513 0.04683 0.001868 0.9 VDD 133.843,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U46
0.8493 0.04687 0.003835 0.9 VDD 134.428,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U47
0.8501 0.04745 0.002431 0.9 VDD 133.933,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U48
0.8501 0.04746 0.002393 0.9 VDD 133.528,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U49
0.8502 0.04734 0.002423 0.9 VDD 133.843,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U50
0.8466 0.04927 0.00413 0.9 VDD 137.263,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U51
0.8447 0.05119 0.00413 0.9 VDD 137.263,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U52
0.847 0.0491 0.003881 0.9 VDD 137.533,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U54
0.8469 0.04905 0.004081 0.9 VDD 138.523,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U55
0.8473 0.04912 0.003571 0.9 VDD 133.843,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U57
0.8463 0.04975 0.003914 0.9 VDD 132.853,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U58
0.8467 0.0493 0.004034 0.9 VDD 136.273,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U60
0.8483 0.04881 0.002915 0.9 VDD 137.443,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U61
0.8471 0.04916 0.003709 0.9 VDD 134.563,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U63
0.8466 0.04973 0.003659 0.9 VDD 133.483,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U64
0.8468 0.04915 0.004077 0.9 VDD 136.993,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U66
0.8484 0.04871 0.002906 0.9 VDD 138.253,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U67
0.8476 0.04905 0.003363 0.9 VDD 132.763,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U69
0.8469 0.04963 0.00347 0.9 VDD 132.223,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U70
0.8467 0.04952 0.003792 0.9 VDD 135.463,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U72
0.8433 0.05147 0.005204 0.9 VDD 133.393,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U73
0.8465 0.04973 0.003788 0.9 VDD 136.903,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U75
0.8462 0.04884 0.004967 0.9 VDD 132.673,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U76
0.8494 0.04684 0.003725 0.9 VDD 133.933,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U79
0.8507 0.04746 0.001801 0.9 VDD 133.213,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U80
0.8508 0.04747 0.001718 0.9 VDD 132.448,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U81
0.8517 0.04669 0.001647 0.9 VDD 131.818,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U82
0.8502 0.04667 0.00313 0.9 VDD 131.638,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U83
0.8519 0.0466 0.001517 0.9 VDD 130.693,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U84
0.8502 0.04747 0.002311 0.9 VDD 132.673,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U85
0.8514 0.0468 0.001816 0.9 VDD 133.348,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U86
0.8496 0.0468 0.003614 0.9 VDD 133.438,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U87
0.8516 0.04672 0.001698 0.9 VDD 132.268,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U88
0.848 0.04913 0.002918 0.9 VDD 131.008,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U89
0.8508 0.04656 0.002659 0.9 VDD 130.243,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U90
0.8507 0.04745 0.001873 0.9 VDD 133.888,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/U91
0.8499 0.04536 0.004768 0.9 VDD 128.128,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CTS_cdb_buf_00357
0.8514 0.04461 0.004002 0.9 VDD 129.118,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8516 0.0452 0.003208 0.9 VDD 131.818,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U2
0.8494 0.04553 0.005079 0.9 VDD 128.668,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/U3
0.8498 0.04551 0.004658 0.9 VDD 129.253,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8473 0.04618 0.006501 0.9 VDD 131.413,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8529 0.04533 0.001761 0.9 VDD 127.363,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8536 0.045 0.001371 0.9 VDD 128.533,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[1]
0.853 0.04468 0.002324 0.9 VDD 131.773,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8512 0.04629 0.002507 0.9 VDD 128.533,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/CS_reg[0]
0.8528 0.04535 0.001891 0.9 VDD 127.543,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8523 0.04539 0.002261 0.9 VDD 131.863,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.849 0.04552 0.005455 0.9 VDD 129.343,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8525 0.04432 0.003172 0.9 VDD 127.003,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8508 0.04444 0.004755 0.9 VDD 135.643,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8539 0.04279 0.003296 0.9 VDD 128.353,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8545 0.04195 0.003498 0.9 VDD 128.983,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8511 0.04418 0.004677 0.9 VDD 129.343,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8566 0.04054 0.002858 0.9 VDD 127.273,99.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8565 0.04019 0.003356 0.9 VDD 128.983,98.448 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8509 0.04444 0.004706 0.9 VDD 133.753,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.8516 0.04559 0.002847 0.9 VDD 128.983,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8513 0.04519 0.00351 0.9 VDD 135.643,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8529 0.04428 0.002801 0.9 VDD 125.923,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8523 0.04464 0.003011 0.9 VDD 126.193,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8528 0.04429 0.00294 0.9 VDD 126.643,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8556 0.04145 0.002943 0.9 VDD 126.913,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8515 0.04479 0.003704 0.9 VDD 127.273,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8537 0.04287 0.00348 0.9 VDD 127.093,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8508 0.04569 0.003507 0.9 VDD 130.603,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8513 0.04555 0.003179 0.9 VDD 128.623,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8523 0.04464 0.003023 0.9 VDD 127.903,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8538 0.04287 0.003294 0.9 VDD 127.093,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8556 0.0415 0.002905 0.9 VDD 126.823,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8528 0.04322 0.003925 0.9 VDD 128.983,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.85 0.0453 0.004745 0.9 VDD 136.003,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8511 0.04342 0.005474 0.9 VDD 133.573,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.8502 0.04479 0.005038 0.9 VDD 135.733,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8516 0.04296 0.005474 0.9 VDD 133.573,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8505 0.04478 0.004717 0.9 VDD 135.823,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.853 0.04228 0.004683 0.9 VDD 133.663,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8554 0.04019 0.004442 0.9 VDD 133.753,99.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.8505 0.0456 0.003949 0.9 VDD 128.893,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][2]
0.8515 0.04484 0.003701 0.9 VDD 129.163,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][1]
0.851 0.04571 0.003281 0.9 VDD 132.403,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8478 0.04559 0.006604 0.9 VDD 131.863,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.854 0.04289 0.003106 0.9 VDD 122.593,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8503 0.04509 0.004573 0.9 VDD 133.393,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8537 0.04228 0.003973 0.9 VDD 130.693,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8547 0.04124 0.004013 0.9 VDD 130.513,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8505 0.04453 0.005007 0.9 VDD 131.503,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8588 0.0393 0.001952 0.9 VDD 123.763,99.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8555 0.04031 0.004196 0.9 VDD 131.413,99.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8507 0.04425 0.005098 0.9 VDD 135.823,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8535 0.04435 0.002131 0.9 VDD 123.853,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8509 0.04511 0.003966 0.9 VDD 135.463,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8528 0.04333 0.00389 0.9 VDD 121.873,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.854 0.04301 0.003006 0.9 VDD 122.773,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8533 0.04395 0.002704 0.9 VDD 123.583,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8579 0.04003 0.002046 0.9 VDD 122.683,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.854 0.04257 0.003384 0.9 VDD 122.683,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8563 0.0407 0.003038 0.9 VDD 122.053,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8502 0.04509 0.004719 0.9 VDD 131.503,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8533 0.04429 0.002427 0.9 VDD 123.583,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8528 0.0445 0.002674 0.9 VDD 123.763,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8554 0.04152 0.003062 0.9 VDD 122.863,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8571 0.0406 0.002263 0.9 VDD 123.583,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8519 0.04311 0.004967 0.9 VDD 130.783,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8478 0.04543 0.006811 0.9 VDD 133.753,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8513 0.04316 0.005566 0.9 VDD 135.733,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8495 0.04551 0.005038 0.9 VDD 135.733,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8532 0.0424 0.00436 0.9 VDD 136.093,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8497 0.04566 0.004618 0.9 VDD 133.573,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8529 0.04215 0.004964 0.9 VDD 136.183,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8528 0.04218 0.005054 0.9 VDD 136.003,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8518 0.04467 0.003553 0.9 VDD 128.083,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]
0.8511 0.04475 0.004188 0.9 VDD 130.603,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][1]
0.8521 0.0452 0.002686 0.9 VDD 133.213,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8516 0.04425 0.004115 0.9 VDD 129.703,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8531 0.04401 0.002852 0.9 VDD 125.833,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.851 0.04441 0.00461 0.9 VDD 135.823,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8544 0.04197 0.003672 0.9 VDD 128.893,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8543 0.04195 0.0037 0.9 VDD 128.983,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8527 0.04378 0.003557 0.9 VDD 127.813,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.858 0.03973 0.002312 0.9 VDD 125.923,99.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8563 0.0402 0.003494 0.9 VDD 129.073,99.024 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8494 0.0455 0.005097 0.9 VDD 133.213,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8528 0.04477 0.002456 0.9 VDD 126.823,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8511 0.04543 0.003511 0.9 VDD 135.733,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8521 0.04478 0.003098 0.9 VDD 126.643,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8537 0.04326 0.003079 0.9 VDD 126.103,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8528 0.04459 0.002653 0.9 VDD 125.833,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8564 0.04121 0.002364 0.9 VDD 126.103,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8523 0.04449 0.003229 0.9 VDD 125.833,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8547 0.04227 0.003016 0.9 VDD 126.193,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8514 0.04506 0.003568 0.9 VDD 131.143,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8527 0.04506 0.002225 0.9 VDD 125.833,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8522 0.04517 0.002613 0.9 VDD 126.373,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.854 0.04319 0.002806 0.9 VDD 125.923,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8552 0.04225 0.002528 0.9 VDD 126.103,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8532 0.04279 0.004063 0.9 VDD 128.353,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8481 0.0453 0.006628 0.9 VDD 136.003,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8519 0.04347 0.004652 0.9 VDD 132.853,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8509 0.04541 0.003718 0.9 VDD 135.823,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8532 0.04248 0.004276 0.9 VDD 133.663,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8506 0.04479 0.004613 0.9 VDD 135.733,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8529 0.04247 0.00466 0.9 VDD 133.393,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8542 0.04139 0.004442 0.9 VDD 133.753,99.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8508 0.04486 0.00434 0.9 VDD 127.453,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8509 0.04519 0.003912 0.9 VDD 128.893,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][1]
0.8506 0.04568 0.003687 0.9 VDD 133.033,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8494 0.04614 0.004457 0.9 VDD 131.143,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8539 0.0434 0.002724 0.9 VDD 123.853,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8506 0.04473 0.004693 0.9 VDD 133.033,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8528 0.04312 0.004041 0.9 VDD 131.053,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8534 0.04225 0.00432 0.9 VDD 131.323,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.851 0.04454 0.004513 0.9 VDD 131.593,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8585 0.03948 0.00202 0.9 VDD 123.313,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8544 0.04136 0.004214 0.9 VDD 131.503,99.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8483 0.04499 0.006673 0.9 VDD 135.733,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8532 0.04468 0.00214 0.9 VDD 125.833,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8508 0.04521 0.003966 0.9 VDD 135.463,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8529 0.04357 0.003559 0.9 VDD 122.593,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8536 0.04312 0.003298 0.9 VDD 122.953,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8539 0.04298 0.003153 0.9 VDD 122.413,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8578 0.03979 0.002449 0.9 VDD 122.143,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8542 0.04308 0.002672 0.9 VDD 123.583,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8555 0.04177 0.002704 0.9 VDD 123.493,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8495 0.04561 0.004852 0.9 VDD 132.133,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8535 0.0442 0.002272 0.9 VDD 123.223,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8532 0.04433 0.002504 0.9 VDD 123.313,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.855 0.04193 0.003062 0.9 VDD 122.863,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8563 0.04145 0.002254 0.9 VDD 123.763,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8513 0.04349 0.005191 0.9 VDD 131.683,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8473 0.04592 0.006801 0.9 VDD 133.393,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8511 0.04423 0.00472 0.9 VDD 135.913,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8499 0.04505 0.005013 0.9 VDD 133.573,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8517 0.04272 0.00557 0.9 VDD 135.643,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8498 0.04551 0.004722 0.9 VDD 135.733,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8526 0.0424 0.004962 0.9 VDD 136.093,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8536 0.0413 0.00506 0.9 VDD 136.093,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8519 0.04446 0.003609 0.9 VDD 127.723,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8505 0.04512 0.004351 0.9 VDD 131.773,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8511 0.04526 0.003649 0.9 VDD 132.583,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8536 0.04441 0.002023 0.9 VDD 128.398,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U6
0.8538 0.04422 0.001949 0.9 VDD 129.028,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U9
0.8538 0.04432 0.001887 0.9 VDD 127.453,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U10
0.8522 0.04492 0.002836 0.9 VDD 128.803,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U13
0.8514 0.04526 0.003321 0.9 VDD 132.943,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U25
0.8512 0.04516 0.00363 0.9 VDD 132.493,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U26
0.852 0.04649 0.001459 0.9 VDD 130.918,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U28
0.8536 0.04494 0.001466 0.9 VDD 131.188,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U29
0.8522 0.04642 0.001426 0.9 VDD 129.973,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U30
0.8538 0.04497 0.001232 0.9 VDD 129.928,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U31
0.8538 0.04496 0.001258 0.9 VDD 130.423,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U33
0.8547 0.04421 0.001105 0.9 VDD 127.543,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U35
0.8524 0.04491 0.002731 0.9 VDD 128.353,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U36
0.8538 0.04432 0.001872 0.9 VDD 127.453,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U37
0.8515 0.04509 0.003373 0.9 VDD 131.278,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U39
0.8531 0.04458 0.002314 0.9 VDD 130.468,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U40
0.8517 0.04506 0.003277 0.9 VDD 130.828,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U41
0.8532 0.04457 0.002185 0.9 VDD 130.378,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U43
0.8524 0.04538 0.002253 0.9 VDD 131.053,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U44
0.8514 0.04511 0.003449 0.9 VDD 131.638,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U45
0.852 0.04497 0.002994 0.9 VDD 129.523,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U46
0.8521 0.04501 0.002923 0.9 VDD 129.568,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U47
0.8526 0.04504 0.002332 0.9 VDD 130.603,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U48
0.8529 0.04467 0.002473 0.9 VDD 131.638,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U49
0.853 0.04462 0.002394 0.9 VDD 131.053,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U50
0.8523 0.04327 0.004439 0.9 VDD 129.343,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U51
0.8517 0.04305 0.005272 0.9 VDD 132.223,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U52
0.8495 0.04577 0.004717 0.9 VDD 134.023,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U54
0.8477 0.0456 0.006743 0.9 VDD 134.743,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U55
0.8519 0.04336 0.004709 0.9 VDD 134.113,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U57
0.852 0.04324 0.004716 0.9 VDD 135.103,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U58
0.8513 0.04497 0.003702 0.9 VDD 134.293,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U60
0.8493 0.04566 0.005003 0.9 VDD 133.483,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U61
0.8528 0.04302 0.004197 0.9 VDD 132.763,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U63
0.8528 0.04285 0.004308 0.9 VDD 134.563,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U64
0.8504 0.04499 0.004649 0.9 VDD 134.203,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U66
0.8504 0.0451 0.004552 0.9 VDD 133.123,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U67
0.8532 0.04227 0.004557 0.9 VDD 132.763,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U69
0.8527 0.04244 0.004822 0.9 VDD 134.833,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U70
0.8484 0.04556 0.006093 0.9 VDD 130.603,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U72
0.8494 0.04559 0.005012 0.9 VDD 131.593,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U73
0.8536 0.04388 0.002481 0.9 VDD 125.293,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U75
0.854 0.0436 0.002432 0.9 VDD 124.483,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U76
0.8541 0.04138 0.00455 0.9 VDD 133.033,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U78
0.8538 0.04136 0.004826 0.9 VDD 134.563,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U79
0.8508 0.0446 0.004587 0.9 VDD 134.203,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U81
0.8508 0.04473 0.00452 0.9 VDD 132.943,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U82
0.8545 0.042 0.003505 0.9 VDD 129.073,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U84
0.8535 0.04239 0.004148 0.9 VDD 132.223,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U85
0.8562 0.04068 0.003074 0.9 VDD 127.903,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U87
0.8534 0.04226 0.004302 0.9 VDD 131.863,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U88
0.8524 0.04337 0.004229 0.9 VDD 130.243,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U90
0.852 0.04347 0.004494 0.9 VDD 131.503,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U91
0.858 0.03999 0.001963 0.9 VDD 125.203,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U93
0.859 0.03898 0.001989 0.9 VDD 121.963,99.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U94
0.8556 0.04091 0.003462 0.9 VDD 128.983,99.600 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U96
0.8543 0.04136 0.004341 0.9 VDD 132.043,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U97
0.8505 0.04443 0.005098 0.9 VDD 133.933,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U99
0.8497 0.04521 0.005099 0.9 VDD 134.743,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U100
0.8528 0.04479 0.002415 0.9 VDD 127.003,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U102
0.8536 0.04471 0.001705 0.9 VDD 126.283,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U103
0.851 0.04557 0.003417 0.9 VDD 134.293,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U105
0.851 0.04518 0.003778 0.9 VDD 133.753,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U106
0.8517 0.04467 0.00362 0.9 VDD 128.083,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U108
0.8533 0.0442 0.002505 0.9 VDD 124.483,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U109
0.8507 0.04504 0.004217 0.9 VDD 127.273,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U111
0.8517 0.04456 0.00369 0.9 VDD 128.623,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U112
0.8514 0.04511 0.003504 0.9 VDD 127.453,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U114
0.8535 0.04389 0.002619 0.9 VDD 124.573,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U115
0.8539 0.04379 0.002325 0.9 VDD 125.023,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U117
0.8541 0.04287 0.003074 0.9 VDD 122.143,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U118
0.8569 0.04093 0.002185 0.9 VDD 125.293,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U120
0.8575 0.04062 0.001869 0.9 VDD 124.393,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U121
0.8549 0.04275 0.002346 0.9 VDD 124.843,105.936 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U123
0.8538 0.04354 0.002619 0.9 VDD 124.573,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U124
0.8552 0.04232 0.002507 0.9 VDD 125.293,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U126
0.8559 0.04151 0.002555 0.9 VDD 123.943,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U127
0.8513 0.04569 0.003055 0.9 VDD 130.603,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U129
0.8503 0.04548 0.004195 0.9 VDD 131.143,111.120 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U130
0.852 0.0454 0.002619 0.9 VDD 127.723,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U132
0.8537 0.04399 0.002339 0.9 VDD 122.683,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U133
0.8535 0.0442 0.002354 0.9 VDD 125.563,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U135
0.8532 0.04326 0.003516 0.9 VDD 121.693,112.848 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U136
0.8551 0.04235 0.002553 0.9 VDD 125.383,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U138
0.855 0.04267 0.002373 0.9 VDD 124.663,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U139
0.8567 0.04108 0.00221 0.9 VDD 125.293,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U141
0.8575 0.0401 0.002413 0.9 VDD 122.233,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U142
0.8521 0.04462 0.003321 0.9 VDD 127.903,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U144
0.851 0.04497 0.004016 0.9 VDD 130.423,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U145
0.8519 0.04501 0.003111 0.9 VDD 130.063,115.728 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U148
0.8535 0.04446 0.002051 0.9 VDD 129.073,117.456 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U149
0.8527 0.04536 0.001949 0.9 VDD 129.028,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U150
0.8526 0.04537 0.002059 0.9 VDD 130.018,118.608 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U151
0.8536 0.04424 0.002197 0.9 VDD 131.278,119.184 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U152
0.8523 0.04634 0.001392 0.9 VDD 129.073,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U153
0.8525 0.04537 0.002144 0.9 VDD 129.973,118.032 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U154
0.8528 0.04499 0.002213 0.9 VDD 129.748,116.304 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U155
0.8533 0.04452 0.002213 0.9 VDD 129.748,116.880 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U156
0.8545 0.04423 0.001223 0.9 VDD 129.748,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U157
0.8545 0.04424 0.001296 0.9 VDD 131.188,119.760 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U158
0.8536 0.04496 0.001439 0.9 VDD 130.333,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U159
0.8517 0.04509 0.003199 0.9 VDD 130.468,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/U160
0.865 0.02998 0.005064 0.9 VDD 125.968,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CTS_cdb_buf_00356
0.8639 0.03029 0.005774 0.9 VDD 127.858,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8641 0.03049 0.005413 0.9 VDD 132.898,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U2
0.8646 0.0301 0.005277 0.9 VDD 126.508,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/U3
0.863 0.0319 0.005099 0.9 VDD 135.823,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.863 0.03232 0.004671 0.9 VDD 136.183,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[1]
0.8636 0.03069 0.005732 0.9 VDD 135.463,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.8622 0.03278 0.004992 0.9 VDD 136.093,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/CS_reg[0]
0.8634 0.03079 0.005842 0.9 VDD 135.463,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8623 0.03191 0.005837 0.9 VDD 135.733,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8641 0.03119 0.004702 0.9 VDD 130.063,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][39]
0.863 0.03252 0.004506 0.9 VDD 129.613,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][38]
0.8653 0.03019 0.004551 0.9 VDD 126.913,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][34]
0.8626 0.03039 0.006959 0.9 VDD 118.273,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][33]
0.8618 0.03182 0.006389 0.9 VDD 113.773,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][32]
0.8611 0.03257 0.006323 0.9 VDD 113.503,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][31]
0.8608 0.03313 0.00608 0.9 VDD 113.503,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][30]
0.8652 0.02747 0.007367 0.9 VDD 118.993,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][29]
0.8646 0.02991 0.00546 0.9 VDD 120.163,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][28]
0.8626 0.03192 0.005478 0.9 VDD 118.183,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][27]
0.8623 0.03228 0.005425 0.9 VDD 118.363,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][26]
0.8623 0.0306 0.007057 0.9 VDD 116.923,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][25]
0.8667 0.02663 0.006644 0.9 VDD 121.063,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][24]
0.863 0.02913 0.007842 0.9 VDD 114.493,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][23]
0.8654 0.0294 0.005212 0.9 VDD 123.853,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][22]
0.8646 0.02973 0.005714 0.9 VDD 123.583,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][21]
0.8656 0.02888 0.005477 0.9 VDD 123.583,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][20]
0.8633 0.03131 0.005439 0.9 VDD 117.913,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][19]
0.8641 0.02809 0.007767 0.9 VDD 116.743,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][18]
0.8599 0.03113 0.008926 0.9 VDD 114.853,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][17]
0.8624 0.02963 0.007957 0.9 VDD 115.123,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][16]
0.8637 0.02922 0.007076 0.9 VDD 113.593,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][15]
0.8586 0.03241 0.008976 0.9 VDD 113.413,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][14]
0.8636 0.02919 0.007187 0.9 VDD 114.673,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][13]
0.8612 0.03163 0.007194 0.9 VDD 113.233,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][12]
0.8628 0.02931 0.007841 0.9 VDD 117.103,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][11]
0.8632 0.0305 0.006343 0.9 VDD 129.973,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][10]
0.8637 0.02874 0.007514 0.9 VDD 119.173,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][9]
0.8605 0.03377 0.005758 0.9 VDD 113.413,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][8]
0.866 0.02768 0.006302 0.9 VDD 121.513,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][7]
0.8631 0.02932 0.007622 0.9 VDD 119.623,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8642 0.02865 0.007192 0.9 VDD 116.833,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8606 0.0336 0.005757 0.9 VDD 113.503,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][4]
0.8647 0.02939 0.005901 0.9 VDD 120.433,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][3]
0.864 0.03078 0.005186 0.9 VDD 129.973,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][0]
0.8631 0.03261 0.00434 0.9 VDD 130.243,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][39]
0.8626 0.03275 0.004656 0.9 VDD 130.243,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][38]
0.8604 0.03216 0.007475 0.9 VDD 128.263,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][34]
0.8625 0.03116 0.006347 0.9 VDD 116.473,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][33]
0.8623 0.03182 0.005906 0.9 VDD 109.903,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][32]
0.8617 0.03272 0.005584 0.9 VDD 109.633,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][31]
0.8611 0.0331 0.005811 0.9 VDD 109.633,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][30]
0.8654 0.02747 0.007133 0.9 VDD 118.363,60.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][29]
0.8628 0.03053 0.006651 0.9 VDD 118.363,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][28]
0.8613 0.03254 0.006108 0.9 VDD 116.203,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][27]
0.8614 0.03314 0.005441 0.9 VDD 116.293,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][26]
0.8613 0.0314 0.007346 0.9 VDD 116.383,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][25]
0.8663 0.0266 0.007085 0.9 VDD 120.253,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][24]
0.8668 0.02587 0.007377 0.9 VDD 114.493,59.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][23]
0.8638 0.03114 0.005078 0.9 VDD 126.373,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][22]
0.8632 0.03103 0.005771 0.9 VDD 125.833,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][21]
0.8633 0.03094 0.005771 0.9 VDD 125.833,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][20]
0.8621 0.03184 0.006076 0.9 VDD 116.383,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][19]
0.8668 0.02586 0.00738 0.9 VDD 116.743,59.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][18]
0.8601 0.03114 0.00876 0.9 VDD 111.073,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][17]
0.8635 0.02972 0.006792 0.9 VDD 111.433,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][16]
0.8647 0.02817 0.007085 0.9 VDD 112.873,60.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][15]
0.8601 0.03265 0.007237 0.9 VDD 111.343,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][14]
0.8634 0.02922 0.007355 0.9 VDD 111.253,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][13]
0.8614 0.03171 0.006899 0.9 VDD 111.073,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][12]
0.8628 0.02995 0.007213 0.9 VDD 110.983,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][11]
0.8593 0.03199 0.0087 0.9 VDD 130.333,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][10]
0.8655 0.02835 0.006144 0.9 VDD 121.333,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][9]
0.8606 0.03387 0.005536 0.9 VDD 109.543,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][8]
0.8644 0.02814 0.007466 0.9 VDD 119.353,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][7]
0.8652 0.0285 0.006299 0.9 VDD 120.883,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8642 0.02921 0.006584 0.9 VDD 111.163,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8608 0.03387 0.00534 0.9 VDD 109.633,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][4]
0.8644 0.02864 0.00701 0.9 VDD 120.973,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][3]
0.8646 0.03027 0.005136 0.9 VDD 129.523,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][0]
0.8633 0.03186 0.004869 0.9 VDD 131.053,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8625 0.03265 0.004831 0.9 VDD 131.503,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][38]
0.8639 0.03021 0.005886 0.9 VDD 128.173,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8601 0.03128 0.008651 0.9 VDD 116.653,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8621 0.03189 0.005977 0.9 VDD 113.143,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8614 0.03265 0.005979 0.9 VDD 112.963,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8605 0.03319 0.006312 0.9 VDD 112.963,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8643 0.02819 0.007524 0.9 VDD 118.363,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8635 0.03053 0.005985 0.9 VDD 118.363,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8625 0.03192 0.005574 0.9 VDD 118.183,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8621 0.0327 0.005152 0.9 VDD 117.643,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8608 0.03063 0.008606 0.9 VDD 116.833,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8651 0.0279 0.006971 0.9 VDD 119.083,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8639 0.02826 0.00786 0.9 VDD 114.853,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][23]
0.865 0.03001 0.005023 0.9 VDD 123.853,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8644 0.0298 0.005764 0.9 VDD 123.493,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8647 0.02991 0.005416 0.9 VDD 123.853,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][20]
0.864 0.03067 0.005362 0.9 VDD 118.273,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8643 0.02806 0.007616 0.9 VDD 116.923,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8617 0.03113 0.007146 0.9 VDD 114.853,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8621 0.02992 0.007953 0.9 VDD 115.033,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8626 0.02924 0.008148 0.9 VDD 113.953,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8602 0.03241 0.007434 0.9 VDD 113.413,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8619 0.02991 0.008187 0.9 VDD 115.123,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8617 0.03107 0.007197 0.9 VDD 113.323,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8625 0.02941 0.00804 0.9 VDD 117.193,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8631 0.03033 0.006579 0.9 VDD 131.503,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8637 0.02877 0.007514 0.9 VDD 119.173,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8601 0.03381 0.006076 0.9 VDD 113.143,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8651 0.02804 0.006864 0.9 VDD 119.623,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8636 0.02967 0.006761 0.9 VDD 118.993,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8632 0.02876 0.008055 0.9 VDD 117.103,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8615 0.03362 0.004912 0.9 VDD 113.143,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8638 0.02953 0.00663 0.9 VDD 119.353,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8627 0.03187 0.00543 0.9 VDD 131.143,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8643 0.03124 0.004502 0.9 VDD 131.413,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][39]
0.8628 0.03286 0.004307 0.9 VDD 131.413,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8627 0.03166 0.00563 0.9 VDD 128.263,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8618 0.03121 0.006998 0.9 VDD 116.293,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8623 0.03168 0.006038 0.9 VDD 110.533,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8623 0.03189 0.005771 0.9 VDD 110.623,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8609 0.03322 0.005839 0.9 VDD 110.983,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8651 0.02747 0.00747 0.9 VDD 118.363,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8635 0.02987 0.006627 0.9 VDD 118.453,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8611 0.03311 0.005821 0.9 VDD 116.383,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8625 0.03282 0.004652 0.9 VDD 117.283,77.136 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8619 0.03065 0.007422 0.9 VDD 115.663,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8661 0.02687 0.007003 0.9 VDD 120.523,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8645 0.02813 0.007413 0.9 VDD 114.943,60.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][23]
0.865 0.02991 0.005086 0.9 VDD 126.013,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8646 0.02995 0.005417 0.9 VDD 125.833,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8639 0.03019 0.005948 0.9 VDD 126.463,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8622 0.03141 0.006405 0.9 VDD 115.843,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8644 0.02794 0.007618 0.9 VDD 116.473,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8617 0.03122 0.007036 0.9 VDD 112.963,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8626 0.02977 0.007625 0.9 VDD 112.693,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8647 0.02813 0.00722 0.9 VDD 112.423,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8616 0.03123 0.007202 0.9 VDD 111.163,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8646 0.02822 0.007184 0.9 VDD 112.243,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8618 0.03123 0.00692 0.9 VDD 111.163,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][12]
0.862 0.03003 0.007931 0.9 VDD 112.333,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][11]
0.862 0.03198 0.005994 0.9 VDD 130.153,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8649 0.02842 0.00671 0.9 VDD 121.423,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8612 0.03277 0.00603 0.9 VDD 110.623,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8642 0.02847 0.007301 0.9 VDD 119.803,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8647 0.0287 0.006562 0.9 VDD 121.783,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8629 0.02919 0.007868 0.9 VDD 112.063,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.861 0.03354 0.005508 0.9 VDD 110.533,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8654 0.02877 0.005865 0.9 VDD 121.243,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8637 0.03089 0.005435 0.9 VDD 131.233,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][0]
0.8626 0.03284 0.004558 0.9 VDD 133.798,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U6
0.8635 0.03084 0.005634 0.9 VDD 133.978,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U10
0.8623 0.03192 0.005732 0.9 VDD 134.203,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U11
0.864 0.03055 0.005476 0.9 VDD 133.348,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U12
0.8635 0.03082 0.00567 0.9 VDD 134.518,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U13
0.864 0.03049 0.005488 0.9 VDD 133.438,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U14
0.8639 0.03059 0.005549 0.9 VDD 133.888,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U15
0.8635 0.03085 0.005606 0.9 VDD 133.573,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U16
0.8638 0.03061 0.005597 0.9 VDD 134.248,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U17
0.8638 0.0306 0.005643 0.9 VDD 134.113,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U18
0.8639 0.03053 0.005568 0.9 VDD 133.033,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U19
0.864 0.0305 0.005539 0.9 VDD 132.628,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U20
0.8625 0.03192 0.005615 0.9 VDD 132.898,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U21
0.863 0.03192 0.005061 0.9 VDD 134.698,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U24
0.8631 0.03192 0.004999 0.9 VDD 133.033,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U25
0.8631 0.03192 0.004975 0.9 VDD 132.583,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U27
0.8635 0.03088 0.005577 0.9 VDD 132.493,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U28
0.8635 0.03186 0.004672 0.9 VDD 119.173,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U31
0.8614 0.03309 0.005462 0.9 VDD 116.113,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U32
0.8635 0.02869 0.007771 0.9 VDD 116.653,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U34
0.8648 0.0277 0.007488 0.9 VDD 118.183,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U35
0.863 0.0305 0.006538 0.9 VDD 131.233,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U37
0.8635 0.03031 0.006136 0.9 VDD 131.683,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U38
0.8649 0.03035 0.004775 0.9 VDD 128.443,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U40
0.8607 0.03169 0.007584 0.9 VDD 128.443,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U41
0.8655 0.02916 0.005345 0.9 VDD 123.133,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U43
0.8653 0.02965 0.005093 0.9 VDD 125.203,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U44
0.8628 0.02906 0.008169 0.9 VDD 115.393,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U46
0.8632 0.02922 0.007559 0.9 VDD 112.603,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U47
0.8643 0.02859 0.007105 0.9 VDD 117.733,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U49
0.864 0.02919 0.006767 0.9 VDD 112.063,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U50
0.8656 0.0274 0.00699 0.9 VDD 120.073,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U52
0.8651 0.02752 0.007379 0.9 VDD 118.813,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U53
0.8666 0.0271 0.006329 0.9 VDD 121.423,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U55
0.8664 0.02753 0.006077 0.9 VDD 122.323,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U56
0.8632 0.02965 0.007136 0.9 VDD 114.673,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U58
0.8632 0.02971 0.007079 0.9 VDD 113.683,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U59
0.8606 0.03348 0.005968 0.9 VDD 114.763,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U61
0.8603 0.03384 0.005889 0.9 VDD 111.433,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U62
0.8626 0.03162 0.005798 0.9 VDD 114.763,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U64
0.862 0.03189 0.006147 0.9 VDD 111.523,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U65
0.8658 0.02969 0.004509 0.9 VDD 124.933,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U67
0.8648 0.03001 0.005183 0.9 VDD 126.733,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U68
0.8616 0.03092 0.007431 0.9 VDD 114.133,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U70
0.8615 0.03111 0.007375 0.9 VDD 112.783,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U71
0.8639 0.02958 0.006558 0.9 VDD 119.533,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U73
0.8654 0.02898 0.005586 0.9 VDD 122.593,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U74
0.8609 0.03289 0.006238 0.9 VDD 114.583,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U76
0.8607 0.03321 0.006139 0.9 VDD 111.523,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U77
0.8642 0.0307 0.005052 0.9 VDD 119.263,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U79
0.8631 0.03124 0.005615 0.9 VDD 116.383,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U80
0.864 0.02908 0.006903 0.9 VDD 118.003,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U82
0.8623 0.03 0.007676 0.9 VDD 113.053,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U83
0.8651 0.02901 0.005901 0.9 VDD 120.433,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U85
0.8659 0.0291 0.005048 0.9 VDD 122.863,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U86
0.8636 0.03127 0.005098 0.9 VDD 119.443,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U88
0.8617 0.03252 0.00583 0.9 VDD 116.293,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U89
0.8656 0.02883 0.005584 0.9 VDD 123.493,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U91
0.8618 0.03157 0.006592 0.9 VDD 127.003,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U92
0.8615 0.03141 0.007096 0.9 VDD 114.853,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U94
0.8621 0.03167 0.006215 0.9 VDD 112.153,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U95
0.861 0.03342 0.005585 0.9 VDD 115.033,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U97
0.8608 0.0336 0.005619 0.9 VDD 111.793,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U98
0.8651 0.03005 0.004883 0.9 VDD 119.803,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U100
0.8648 0.02964 0.005512 0.9 VDD 119.983,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U101
0.8618 0.03007 0.008163 0.9 VDD 118.093,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U103
0.8627 0.03035 0.006923 0.9 VDD 116.743,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U104
0.8592 0.03188 0.008898 0.9 VDD 115.033,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U106
0.8632 0.02974 0.007047 0.9 VDD 113.143,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U107
0.8645 0.0288 0.006739 0.9 VDD 119.083,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U109
0.8652 0.0292 0.005586 0.9 VDD 122.593,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U110
0.8616 0.03034 0.008068 0.9 VDD 118.363,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U112
0.8627 0.03102 0.006227 0.9 VDD 117.103,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U113
0.8638 0.02896 0.007189 0.9 VDD 115.303,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U115
0.8644 0.02813 0.007452 0.9 VDD 114.763,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U116
0.8619 0.02998 0.008112 0.9 VDD 113.683,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U118
0.8644 0.02824 0.007345 0.9 VDD 113.683,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U119
0.8658 0.02768 0.006507 0.9 VDD 121.513,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U121
0.8651 0.02843 0.006505 0.9 VDD 121.873,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U122
0.8619 0.03228 0.005808 0.9 VDD 114.673,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U124
0.8614 0.03272 0.00586 0.9 VDD 111.613,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U125
0.8629 0.03247 0.004608 0.9 VDD 134.248,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U127
0.8626 0.03249 0.004923 0.9 VDD 133.933,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U128
0.8643 0.03107 0.004592 0.9 VDD 133.798,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U129
0.8643 0.03104 0.004607 0.9 VDD 134.203,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U130
0.8639 0.031 0.005066 0.9 VDD 134.833,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U132
0.8639 0.03116 0.004975 0.9 VDD 132.583,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U133
0.863 0.03192 0.005044 0.9 VDD 134.203,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U134
0.8636 0.03089 0.00548 0.9 VDD 131.593,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U135
0.864 0.03047 0.005503 0.9 VDD 132.133,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U136
0.8626 0.03257 0.00488 0.9 VDD 132.763,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U138
0.8623 0.03285 0.004856 0.9 VDD 132.133,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U139
0.8639 0.03121 0.00492 0.9 VDD 131.773,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U141
0.8629 0.03262 0.004527 0.9 VDD 132.043,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U142
0.8641 0.0305 0.005362 0.9 VDD 132.538,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U144
0.8636 0.03087 0.005543 0.9 VDD 132.673,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U146
0.8635 0.03085 0.005693 0.9 VDD 133.753,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U147
0.8624 0.03192 0.005689 0.9 VDD 133.708,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U148
0.8639 0.03112 0.005001 0.9 VDD 133.078,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U149
0.8629 0.03255 0.004562 0.9 VDD 132.988,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U150
0.8622 0.03283 0.004923 0.9 VDD 133.933,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U151
0.8631 0.03192 0.005024 0.9 VDD 133.663,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U152
0.8635 0.03086 0.005648 0.9 VDD 133.258,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U153
0.8624 0.03192 0.005648 0.9 VDD 133.258,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U154
0.8639 0.03109 0.005022 0.9 VDD 133.618,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U155
0.8626 0.03253 0.004902 0.9 VDD 133.348,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U156
0.8626 0.03242 0.004952 0.9 VDD 134.833,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/U157
0.8404 0.05424 0.005318 0.9 VDD 184.018,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CTS_cdb_buf_00355
0.8412 0.05396 0.004874 0.9 VDD 184.918,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg
0.8428 0.05384 0.003322 0.9 VDD 180.418,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U2
0.8403 0.05425 0.005417 0.9 VDD 184.558,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/U3
0.8412 0.05419 0.004578 0.9 VDD 186.403,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8423 0.0544 0.003295 0.9 VDD 181.903,165.840 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8415 0.05392 0.004551 0.9 VDD 183.073,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8422 0.054 0.003798 0.9 VDD 181.633,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8428 0.05253 0.00462 0.9 VDD 184.963,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[0]
0.8436 0.05293 0.003444 0.9 VDD 185.503,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[1]
0.8433 0.05346 0.003245 0.9 VDD 179.833,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[1]
0.844 0.05252 0.003433 0.9 VDD 185.323,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/CS_reg[0]
0.842 0.05414 0.003862 0.9 VDD 184.873,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS_reg[1]
0.8427 0.05383 0.003475 0.9 VDD 180.193,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/Push_Pointer_CS_reg[0]
0.8413 0.05426 0.004398 0.9 VDD 184.603,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][6]
0.8401 0.0542 0.005687 0.9 VDD 186.313,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[3][5]
0.8409 0.0544 0.004742 0.9 VDD 181.993,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][6]
0.8413 0.05401 0.004651 0.9 VDD 181.723,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][5]
0.8416 0.05397 0.004411 0.9 VDD 184.693,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8418 0.05342 0.00482 0.9 VDD 184.513,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8426 0.05371 0.003693 0.9 VDD 181.273,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8422 0.05371 0.004049 0.9 VDD 181.273,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]
0.844 0.05284 0.003205 0.9 VDD 183.658,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U4
0.8425 0.05395 0.003518 0.9 VDD 181.948,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U5
0.843 0.05345 0.003578 0.9 VDD 182.443,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U8
0.8438 0.05229 0.003904 0.9 VDD 181.948,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U9
0.8439 0.05286 0.003219 0.9 VDD 184.018,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U10
0.8449 0.05226 0.002816 0.9 VDD 181.633,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U11
0.845 0.05222 0.002746 0.9 VDD 181.228,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U12
0.8442 0.05218 0.003619 0.9 VDD 180.778,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U14
0.8432 0.05346 0.003386 0.9 VDD 180.913,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U15
0.8431 0.05346 0.003432 0.9 VDD 181.273,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U16
0.8431 0.05345 0.003478 0.9 VDD 181.633,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U18
0.8426 0.05392 0.003461 0.9 VDD 181.498,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U19
0.8412 0.05408 0.004701 0.9 VDD 185.728,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U20
0.8428 0.05338 0.003864 0.9 VDD 185.053,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U21
0.8429 0.05344 0.003659 0.9 VDD 183.118,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U22
0.8428 0.05343 0.00378 0.9 VDD 184.153,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U23
0.8429 0.05344 0.003696 0.9 VDD 183.433,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U25
0.8429 0.05345 0.003622 0.9 VDD 182.803,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U26
0.8425 0.05398 0.003567 0.9 VDD 182.353,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U31
0.8418 0.05403 0.004197 0.9 VDD 183.163,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U32
0.8433 0.05241 0.004271 0.9 VDD 183.478,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U33
0.8441 0.0528 0.003121 0.9 VDD 182.938,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U34
0.8435 0.05236 0.004111 0.9 VDD 182.803,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U35
0.8438 0.05288 0.00329 0.9 VDD 184.423,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U37
0.8444 0.05243 0.003152 0.9 VDD 183.613,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U39
0.8413 0.05413 0.004557 0.9 VDD 184.693,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U41
0.8419 0.05344 0.004619 0.9 VDD 183.433,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U42
0.8415 0.05409 0.004431 0.9 VDD 184.153,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U43
0.8417 0.05333 0.004976 0.9 VDD 185.773,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U44
0.8422 0.05345 0.004351 0.9 VDD 182.353,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U45
0.8428 0.05342 0.003831 0.9 VDD 184.603,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U47
0.842 0.05344 0.004526 0.9 VDD 182.983,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U48
0.8416 0.05406 0.004314 0.9 VDD 183.658,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U50
0.843 0.05345 0.003518 0.9 VDD 181.948,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U51
0.843 0.05345 0.00354 0.9 VDD 182.128,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U52
0.842 0.05399 0.004046 0.9 VDD 182.533,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U53
0.8446 0.05236 0.003023 0.9 VDD 182.848,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U54
0.8443 0.05278 0.002969 0.9 VDD 182.533,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U55
0.8441 0.05282 0.003091 0.9 VDD 183.253,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/U56
0.8437 0.05324 0.00308 0.9 VDD 131.818,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/FE_RC_14_0
0.8428 0.05329 0.00388 0.9 VDD 132.628,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00307
0.8429 0.05326 0.003823 0.9 VDD 132.133,165.264 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CTS_cdb_buf_00308
0.8411 0.05455 0.004384 0.9 VDD 136.723,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_gate_AWLEN_REG_reg/latch
0.8416 0.05398 0.004447 0.9 VDD 130.063,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[1]
0.8419 0.05466 0.003485 0.9 VDD 133.933,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[0]
0.8429 0.05406 0.003055 0.9 VDD 130.693,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/CS_reg[2]
0.8455 0.05258 0.001931 0.9 VDD 152.653,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]
0.8455 0.05258 0.00194 0.9 VDD 152.653,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
0.8421 0.05395 0.003958 0.9 VDD 131.863,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[8]
0.8423 0.05394 0.003776 0.9 VDD 131.773,164.688 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[7]
0.841 0.05452 0.004486 0.9 VDD 134.743,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[6]
0.8413 0.05439 0.00431 0.9 VDD 134.473,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[5]
0.842 0.05353 0.004486 0.9 VDD 134.743,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[4]
0.8398 0.05452 0.005636 0.9 VDD 134.563,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[3]
0.8417 0.05398 0.004294 0.9 VDD 134.293,164.112 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[2]
0.8405 0.05441 0.00508 0.9 VDD 132.223,162.384 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[1]
0.8418 0.05433 0.003922 0.9 VDD 131.413,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWADDR_REG_reg[0]
0.8422 0.05447 0.003283 0.9 VDD 131.818,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U5
0.8428 0.05408 0.003079 0.9 VDD 131.773,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U6
0.8428 0.05412 0.003097 0.9 VDD 134.518,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U11
0.8412 0.05407 0.004693 0.9 VDD 131.278,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U12
0.8406 0.05411 0.005254 0.9 VDD 134.158,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U14
0.8434 0.05356 0.003026 0.9 VDD 138.388,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U15
0.8426 0.0536 0.003814 0.9 VDD 128.398,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U17
0.8436 0.0533 0.003087 0.9 VDD 132.403,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U18
0.8434 0.05373 0.002837 0.9 VDD 128.983,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U19
0.8404 0.05456 0.004996 0.9 VDD 132.808,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U20
0.841 0.05409 0.004891 0.9 VDD 132.268,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U21
0.8428 0.0541 0.003092 0.9 VDD 132.853,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U22
0.8406 0.05451 0.004891 0.9 VDD 132.268,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U23
0.8403 0.0546 0.005083 0.9 VDD 133.258,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U24
0.8435 0.05337 0.003094 0.9 VDD 133.078,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U25
0.842 0.05457 0.003384 0.9 VDD 132.853,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U26
0.8402 0.05465 0.005186 0.9 VDD 133.798,158.928 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U27
0.8428 0.05411 0.003097 0.9 VDD 133.933,160.080 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U28
0.8408 0.05411 0.005117 0.9 VDD 133.438,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U29
0.8486 0.04872 0.002661 0.9 VDD 129.703,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U31
0.8426 0.05331 0.004102 0.9 VDD 132.448,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U34
0.8427 0.05328 0.004047 0.9 VDD 132.133,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U35
0.8438 0.05316 0.003066 0.9 VDD 131.143,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U36
0.8403 0.05428 0.005403 0.9 VDD 133.573,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U37
0.8417 0.05419 0.004098 0.9 VDD 132.853,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U38
0.8413 0.05446 0.004234 0.9 VDD 133.213,161.808 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U39
0.8421 0.05399 0.003871 0.9 VDD 131.413,163.536 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U40
0.8435 0.05342 0.003096 0.9 VDD 133.573,160.656 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U41
0.8424 0.05337 0.004203 0.9 VDD 133.033,161.232 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U42
0.8408 0.0541 0.00508 0.9 VDD 132.223,162.960 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U43
0.8409 0.0541 0.004996 0.9 VDD 132.808,159.504 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U44
0.8424 0.0544 0.003208 0.9 VDD 131.053,158.352 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U45
0.8464 0.05088 0.002678 0.9 VDD 129.028,141.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U46
0.8492 0.04864 0.002131 0.9 VDD 129.208,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/U47
0.8459 0.04923 0.004883 0.9 VDD 142.078,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00304
0.8455 0.04949 0.005034 0.9 VDD 141.583,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00305
0.8529 0.04573 0.001322 0.9 VDD 120.748,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00301
0.8528 0.04619 0.0009618 0.9 VDD 123.763,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00302
0.86 0.03228 0.007727 0.9 VDD 107.923,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00298
0.859 0.03206 0.008944 0.9 VDD 114.493,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CTS_cdb_buf_00299
0.8437 0.05137 0.004908 0.9 VDD 132.493,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_ARLEN_REG_reg/latch
0.8498 0.04888 0.001292 0.9 VDD 125.383,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_CountBurst_CS_reg/latch
0.8585 0.03264 0.00885 0.9 VDD 111.613,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_gate_RDATA_REG_reg/latch
0.8526 0.04615 0.001266 0.9 VDD 121.153,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[0]
0.8528 0.04579 0.001449 0.9 VDD 122.053,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[1]
0.8536 0.04502 0.001348 0.9 VDD 121.963,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[0]
0.8532 0.04539 0.001432 0.9 VDD 122.143,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CS_reg[2]
0.8524 0.04645 0.001125 0.9 VDD 121.243,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[1]
0.8512 0.04691 0.001903 0.9 VDD 121.243,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[2]
0.8513 0.04722 0.001455 0.9 VDD 121.603,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[3]
0.8511 0.04732 0.001594 0.9 VDD 119.173,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[4]
0.8503 0.04734 0.002321 0.9 VDD 118.903,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[5]
0.8517 0.04663 0.001661 0.9 VDD 118.183,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[6]
0.8525 0.04625 0.001283 0.9 VDD 119.173,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[7]
0.8527 0.04586 0.00144 0.9 VDD 118.993,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/CountBurst_CS_reg[8]
0.8651 0.02917 0.005707 0.9 VDD 107.653,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[31]
0.8629 0.03125 0.005853 0.9 VDD 107.923,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[30]
0.8624 0.03241 0.005147 0.9 VDD 107.563,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[29]
0.8635 0.03217 0.004298 0.9 VDD 105.313,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[28]
0.8628 0.03303 0.004164 0.9 VDD 105.493,75.408 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[27]
0.8681 0.02699 0.004954 0.9 VDD 105.313,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[26]
0.8648 0.0307 0.004494 0.9 VDD 105.403,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[25]
0.8623 0.03275 0.004978 0.9 VDD 107.743,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[24]
0.8617 0.03351 0.004747 0.9 VDD 107.563,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[23]
0.8633 0.03072 0.006015 0.9 VDD 107.203,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[22]
0.8668 0.02731 0.005889 0.9 VDD 107.923,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[21]
0.8676 0.02703 0.005339 0.9 VDD 106.753,60.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[20]
0.8644 0.02943 0.006135 0.9 VDD 107.833,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[19]
0.865 0.02862 0.006382 0.9 VDD 107.653,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[18]
0.8653 0.02848 0.006231 0.9 VDD 107.563,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[17]
0.8645 0.03094 0.004527 0.9 VDD 105.493,71.952 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[16]
0.8702 0.02489 0.004905 0.9 VDD 105.493,59.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[15]
0.8639 0.02984 0.006264 0.9 VDD 105.403,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[14]
0.8657 0.02888 0.005452 0.9 VDD 105.313,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[13]
0.8668 0.02788 0.005299 0.9 VDD 105.313,62.736 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[12]
0.8634 0.03082 0.005784 0.9 VDD 107.743,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[11]
0.8664 0.02809 0.005492 0.9 VDD 105.403,64.464 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[10]
0.8645 0.03029 0.005249 0.9 VDD 105.313,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[9]
0.8659 0.0289 0.005162 0.9 VDD 105.403,65.616 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[8]
0.8618 0.03211 0.006078 0.9 VDD 107.383,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[7]
0.8664 0.02871 0.004875 0.9 VDD 105.403,66.768 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[6]
0.8639 0.03186 0.004233 0.9 VDD 105.403,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[5]
0.8661 0.02758 0.006362 0.9 VDD 107.923,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[4]
0.8634 0.03133 0.005249 0.9 VDD 105.313,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[3]
0.866 0.02859 0.005453 0.9 VDD 107.473,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[2]
0.8629 0.03303 0.00404 0.9 VDD 105.493,75.984 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[1]
0.8625 0.03244 0.005038 0.9 VDD 107.743,73.104 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RDATA_REG_reg[0]
0.8507 0.04716 0.00209 0.9 VDD 130.513,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[3]
0.8498 0.04711 0.003066 0.9 VDD 130.153,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
0.848 0.04845 0.003528 0.9 VDD 129.523,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[8]
0.8488 0.04899 0.002207 0.9 VDD 130.333,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[7]
0.846 0.05068 0.003285 0.9 VDD 130.243,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[6]
0.8481 0.0493 0.002639 0.9 VDD 129.613,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[5]
0.8477 0.04936 0.002934 0.9 VDD 129.973,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[4]
0.8476 0.0495 0.002934 0.9 VDD 129.973,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[3]
0.8491 0.04865 0.002268 0.9 VDD 130.603,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[2]
0.8475 0.04944 0.003088 0.9 VDD 129.703,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[1]
0.8489 0.04874 0.002353 0.9 VDD 129.343,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/ARADDR_REG_reg[0]
0.8519 0.04635 0.001765 0.9 VDD 127.858,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U2
0.8512 0.04749 0.001316 0.9 VDD 125.428,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U8
0.8507 0.04816 0.001139 0.9 VDD 124.978,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U7
0.8495 0.04867 0.001859 0.9 VDD 126.958,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U6
0.8489 0.04895 0.002183 0.9 VDD 127.858,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U5
0.8471 0.04997 0.002876 0.9 VDD 128.308,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U4
0.8499 0.04845 0.001669 0.9 VDD 128.398,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/intadd_3/U3
0.8538 0.04506 0.001121 0.9 VDD 122.188,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U4
0.8537 0.04524 0.00103 0.9 VDD 123.088,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U7
0.8534 0.04592 0.000724 0.9 VDD 124.528,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U9
0.8533 0.04572 0.001001 0.9 VDD 123.628,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U10
0.8535 0.04562 0.0008985 0.9 VDD 124.978,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U11
0.8531 0.04649 0.0003742 0.9 VDD 125.203,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U12
0.8508 0.04788 0.001287 0.9 VDD 127.048,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U13
0.8535 0.04562 0.0008654 0.9 VDD 124.978,121.488 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U17
0.8527 0.04585 0.001454 0.9 VDD 126.193,122.064 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U18
0.8627 0.03022 0.007082 0.9 VDD 106.798,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U19
0.8621 0.03151 0.006378 0.9 VDD 109.498,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U20
0.8544 0.04451 0.001075 0.9 VDD 122.638,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U21
0.8544 0.04462 0.000946 0.9 VDD 123.898,120.912 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U22
0.8543 0.04472 0.0009695 0.9 VDD 125.068,120.336 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U23
0.8511 0.04666 0.002284 0.9 VDD 128.038,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U24
0.852 0.04702 0.0009567 0.9 VDD 127.768,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U25
0.8513 0.04714 0.001552 0.9 VDD 128.353,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U26
0.8521 0.04712 0.0007752 0.9 VDD 123.898,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U27
0.8508 0.04711 0.002041 0.9 VDD 120.478,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U28
0.8523 0.04647 0.001205 0.9 VDD 120.208,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U29
0.8521 0.04645 0.001433 0.9 VDD 120.388,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U30
0.8511 0.04766 0.00128 0.9 VDD 123.178,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U31
0.8509 0.04791 0.001232 0.9 VDD 124.078,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U32
0.8509 0.04763 0.001468 0.9 VDD 123.088,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U33
0.8523 0.04676 0.000967 0.9 VDD 122.458,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U34
0.8522 0.04694 0.0008716 0.9 VDD 123.178,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U35
0.8519 0.04692 0.001142 0.9 VDD 123.088,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U36
0.8507 0.04779 0.001468 0.9 VDD 123.088,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U37
0.8531 0.0458 0.00107 0.9 VDD 122.188,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U38
0.8538 0.04572 0.0004402 0.9 VDD 121.828,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U39
0.8532 0.0459 0.0008889 0.9 VDD 123.133,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U41
0.8536 0.04601 0.0003834 0.9 VDD 122.998,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U44
0.8538 0.04573 0.0004574 0.9 VDD 121.468,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U45
0.8523 0.04676 0.0008896 0.9 VDD 123.043,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U46
0.8522 0.04649 0.001328 0.9 VDD 121.378,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U47
0.8515 0.04728 0.00126 0.9 VDD 122.008,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U48
0.8518 0.04682 0.001361 0.9 VDD 121.063,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U49
0.8509 0.04737 0.001692 0.9 VDD 122.143,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U50
0.8508 0.04696 0.002193 0.9 VDD 119.623,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U52
0.852 0.04651 0.001508 0.9 VDD 119.668,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U54
0.8519 0.04655 0.00155 0.9 VDD 119.263,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U55
0.8513 0.04713 0.001525 0.9 VDD 120.388,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U56
0.8512 0.04724 0.001569 0.9 VDD 119.623,130.128 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U57
0.8538 0.04574 0.0004956 0.9 VDD 120.613,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U58
0.8522 0.04653 0.001263 0.9 VDD 119.443,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U59
0.8521 0.04657 0.001288 0.9 VDD 118.948,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U60
0.8507 0.04703 0.002297 0.9 VDD 119.038,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U61
0.851 0.0472 0.001829 0.9 VDD 121.558,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U62
0.8526 0.04634 0.001061 0.9 VDD 121.738,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U63
0.8522 0.0463 0.001515 0.9 VDD 126.328,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U65
0.8527 0.04654 0.0007797 0.9 VDD 125.428,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U66
0.8529 0.04626 0.000864 0.9 VDD 124.078,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U67
0.8536 0.04609 0.0003532 0.9 VDD 125.113,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U68
0.8532 0.04586 0.0009434 0.9 VDD 124.258,122.640 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U69
0.853 0.04616 0.0008398 0.9 VDD 125.653,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U70
0.8524 0.04642 0.001163 0.9 VDD 126.868,123.216 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U71
0.8509 0.04785 0.001234 0.9 VDD 123.583,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U72
0.8521 0.04681 0.001127 0.9 VDD 126.733,123.792 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U73
0.8526 0.04675 0.0006522 0.9 VDD 126.418,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U74
0.8623 0.03295 0.004717 0.9 VDD 107.473,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U75
0.8644 0.03107 0.004483 0.9 VDD 106.123,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U76
0.8672 0.02733 0.005504 0.9 VDD 106.843,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U77
0.8621 0.03042 0.007522 0.9 VDD 107.563,67.920 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U78
0.8637 0.03189 0.004367 0.9 VDD 105.493,73.680 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U79
0.8625 0.03256 0.004911 0.9 VDD 106.933,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U80
0.8649 0.02916 0.005956 0.9 VDD 106.573,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U81
0.8637 0.02958 0.006751 0.9 VDD 108.733,65.040 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U82
0.8637 0.03052 0.005793 0.9 VDD 107.923,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U83
0.8667 0.02822 0.005123 0.9 VDD 106.573,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U84
0.8633 0.03148 0.005169 0.9 VDD 108.193,72.528 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U85
0.8631 0.03139 0.005545 0.9 VDD 108.733,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U86
0.8634 0.03253 0.004102 0.9 VDD 105.673,76.560 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U87
0.8664 0.02761 0.005944 0.9 VDD 108.103,61.584 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U88
0.8655 0.02893 0.005596 0.9 VDD 106.483,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U89
0.8619 0.0328 0.005293 0.9 VDD 108.013,74.256 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U90
0.8641 0.03086 0.005077 0.9 VDD 106.123,70.800 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U91
0.8683 0.02667 0.005019 0.9 VDD 105.493,61.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U92
0.8638 0.03112 0.005096 0.9 VDD 107.293,71.376 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U93
0.8619 0.03153 0.006529 0.9 VDD 105.853,68.496 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U94
0.8625 0.03095 0.006512 0.9 VDD 108.823,69.648 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U95
0.8635 0.03228 0.004262 0.9 VDD 105.763,74.832 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U96
0.8654 0.02876 0.005846 0.9 VDD 108.733,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U97
0.8651 0.03024 0.004642 0.9 VDD 105.133,70.224 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U98
0.8656 0.02867 0.005762 0.9 VDD 108.463,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U99
0.8673 0.02715 0.005599 0.9 VDD 106.033,62.160 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U100
0.8646 0.02922 0.006197 0.9 VDD 108.013,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U101
0.866 0.02848 0.005482 0.9 VDD 107.563,63.312 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U102
0.8664 0.02862 0.004999 0.9 VDD 105.043,66.192 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U103
0.8645 0.03016 0.00531 0.9 VDD 106.573,67.344 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U104
0.8667 0.02829 0.004989 0.9 VDD 106.213,63.888 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U105
0.8612 0.03238 0.006458 0.9 VDD 108.643,69.072 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U106
0.8524 0.04643 0.001169 0.9 VDD 128.713,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U107
0.853 0.04615 0.0008977 0.9 VDD 125.698,125.520 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U109
0.8532 0.0462 0.0006216 0.9 VDD 126.283,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U110
0.8505 0.04835 0.001189 0.9 VDD 124.258,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U111
0.8507 0.04833 0.001019 0.9 VDD 124.213,128.400 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U112
0.8521 0.04727 0.0006781 0.9 VDD 124.618,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U113
0.8519 0.04738 0.0006849 0.9 VDD 124.978,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U114
0.8502 0.04871 0.001122 0.9 VDD 125.023,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U115
0.8488 0.04894 0.002264 0.9 VDD 128.083,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U116
0.8513 0.04768 0.001039 0.9 VDD 126.193,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U117
0.8505 0.04827 0.001254 0.9 VDD 125.293,130.704 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U118
0.85 0.04827 0.001747 0.9 VDD 127.813,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U119
0.8495 0.04868 0.001849 0.9 VDD 127.003,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U120
0.8478 0.04986 0.002374 0.9 VDD 127.993,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U121
0.8502 0.04816 0.001631 0.9 VDD 128.263,127.248 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U122
0.8518 0.04715 0.001039 0.9 VDD 124.033,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U123
0.8505 0.04814 0.001315 0.9 VDD 124.708,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U124
0.8538 0.04566 0.000545 0.9 VDD 119.488,124.368 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U125
0.8536 0.04583 0.0005489 0.9 VDD 119.398,124.944 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/U126
0.8507 0.04775 0.001576 0.9 VDD 121.873,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/RR_FLAG_reg
0.8504 0.048 0.001574 0.9 VDD 123.628,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U3
0.8503 0.04787 0.001874 0.9 VDD 122.278,133.008 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U4
0.8522 0.04698 0.0007758 0.9 VDD 123.718,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U5
0.8503 0.04824 0.001423 0.9 VDD 125.563,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U6
0.8509 0.04769 0.001443 0.9 VDD 122.908,131.280 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U7
0.8503 0.0478 0.001884 0.9 VDD 122.233,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U8
0.8506 0.048 0.001349 0.9 VDD 123.628,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U10
0.8513 0.04768 0.0009889 0.9 VDD 125.923,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U12
0.8498 0.04854 0.001695 0.9 VDD 126.373,129.552 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U13
0.8497 0.04849 0.001827 0.9 VDD 127.633,132.432 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U14
0.8508 0.04797 0.001222 0.9 VDD 126.823,126.672 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U15
0.8506 0.04817 0.001212 0.9 VDD 124.933,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U16
0.8506 0.04802 0.001424 0.9 VDD 127.003,126.096 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U17
0.8499 0.04838 0.001767 0.9 VDD 126.733,131.856 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U18
0.8491 0.04925 0.001695 0.9 VDD 126.373,128.976 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U19
0.8497 0.04794 0.002318 0.9 VDD 127.273,127.824 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U20
0.8572 0.04024 0.002518 0.9 VDD 121.198,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U25
0.8545 0.04217 0.003335 0.9 VDD 120.748,108.816 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U26
0.8558 0.04072 0.003486 0.9 VDD 120.568,104.784 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U27
0.8525 0.04308 0.004392 0.9 VDD 120.478,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U28
0.8572 0.04021 0.002572 0.9 VDD 120.658,103.056 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U29
0.8541 0.04251 0.00343 0.9 VDD 120.748,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U30
0.8576 0.03987 0.002523 0.9 VDD 119.488,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U31
0.8554 0.04152 0.003098 0.9 VDD 120.928,106.512 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U32
0.8537 0.04275 0.003547 0.9 VDD 119.938,109.968 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U33
0.8589 0.03918 0.001924 0.9 VDD 120.568,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U34
0.8542 0.04227 0.00349 0.9 VDD 120.298,109.392 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U35
0.8575 0.03981 0.002643 0.9 VDD 119.938,102.480 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U36
0.8583 0.03917 0.002498 0.9 VDD 120.478,101.328 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U37
0.8561 0.04072 0.003233 0.9 VDD 120.568,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U38
0.859 0.03915 0.001871 0.9 VDD 119.668,100.752 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U39
0.8596 0.03857 0.001839 0.9 VDD 119.128,100.176 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U40
0.8555 0.04105 0.003453 0.9 VDD 120.748,105.360 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U41
0.8538 0.04355 0.002611 0.9 VDD 120.478,115.152 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U42
0.8536 0.04345 0.00291 0.9 VDD 121.108,114.576 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U43
0.8511 0.04399 0.004873 0.9 VDD 119.128,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U44
0.8543 0.04193 0.003813 0.9 VDD 120.748,107.664 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U45
0.8544 0.04216 0.003479 0.9 VDD 119.848,108.240 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U46
0.8535 0.04283 0.003703 0.9 VDD 119.668,110.544 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U47
0.8577 0.03978 0.002508 0.9 VDD 120.118,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U48
0.8544 0.0417 0.003911 0.9 VDD 120.298,107.088 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U49
0.8565 0.04024 0.003244 0.9 VDD 120.478,103.632 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U50
0.8519 0.04355 0.004553 0.9 VDD 120.028,112.272 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U51
0.8536 0.04341 0.003008 0.9 VDD 120.568,114.000 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U52
0.8524 0.04352 0.004119 0.9 VDD 120.208,113.424 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U53
0.856 0.04086 0.003103 0.9 VDD 121.558,104.208 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U54
0.8578 0.03969 0.002491 0.9 VDD 120.748,101.904 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U55
0.8514 0.04369 0.004873 0.9 VDD 119.128,111.696 core_region_i/data_mem_axi_if/axi_mem_if_SP_i/U56
0.8523 0.04686 0.0008456 0.9 VDD 123.358,126.096 core_region_i/data_mem_axi_if/U1
0.8487 0.04849 0.002761 0.9 VDD 110.263,132.432 core_region_i/data_ram_mux_i/port1_rvalid_o_reg
0.8509 0.04684 0.002293 0.9 VDD 108.058,123.792 core_region_i/data_ram_mux_i/U3
0.852 0.04646 0.001567 0.9 VDD 109.633,126.096 core_region_i/data_ram_mux_i/U4
0.8623 0.03551 0.002235 0.9 VDD 108.148,89.808 core_region_i/data_ram_mux_i/U5
0.852 0.04647 0.001568 0.9 VDD 108.913,126.096 core_region_i/data_ram_mux_i/U6
0.8551 0.04218 0.002678 0.9 VDD 103.198,107.664 core_region_i/data_ram_mux_i/U7
0.8554 0.04221 0.002407 0.9 VDD 103.288,108.240 core_region_i/data_ram_mux_i/U8
0.853 0.04603 0.001011 0.9 VDD 108.463,124.944 core_region_i/data_ram_mux_i/U9
0.852 0.04647 0.001554 0.9 VDD 108.193,126.096 core_region_i/data_ram_mux_i/U10
0.852 0.04647 0.001489 0.9 VDD 108.193,126.672 core_region_i/data_ram_mux_i/U11
0.8517 0.0468 0.001484 0.9 VDD 109.093,127.248 core_region_i/data_ram_mux_i/U12
0.853 0.04601 0.001026 0.9 VDD 107.653,124.944 core_region_i/data_ram_mux_i/U13
0.8524 0.04602 0.001554 0.9 VDD 108.193,125.520 core_region_i/data_ram_mux_i/U14
0.8524 0.04603 0.00157 0.9 VDD 109.273,125.520 core_region_i/data_ram_mux_i/U15
0.8521 0.04685 0.001018 0.9 VDD 108.193,124.368 core_region_i/data_ram_mux_i/U16
0.858 0.04005 0.001963 0.9 VDD 107.023,103.056 core_region_i/data_ram_mux_i/U17
0.8531 0.04321 0.003735 0.9 VDD 109.093,108.816 core_region_i/data_ram_mux_i/U18
0.8559 0.04107 0.003049 0.9 VDD 106.933,104.784 core_region_i/data_ram_mux_i/U19
0.8523 0.04388 0.00379 0.9 VDD 106.843,111.696 core_region_i/data_ram_mux_i/U20
0.8571 0.04046 0.002413 0.9 VDD 109.723,103.056 core_region_i/data_ram_mux_i/U21
0.8519 0.04381 0.004266 0.9 VDD 110.893,110.544 core_region_i/data_ram_mux_i/U22
0.8572 0.04 0.002785 0.9 VDD 112.513,102.480 core_region_i/data_ram_mux_i/U23
0.8554 0.04157 0.003062 0.9 VDD 108.553,105.936 core_region_i/data_ram_mux_i/U24
0.8526 0.04368 0.00369 0.9 VDD 109.363,109.968 core_region_i/data_ram_mux_i/U25
0.8586 0.03898 0.002368 0.9 VDD 114.223,101.328 core_region_i/data_ram_mux_i/U26
0.8523 0.0438 0.003878 0.9 VDD 110.803,109.968 core_region_i/data_ram_mux_i/U27
0.8577 0.03981 0.002528 0.9 VDD 110.533,102.480 core_region_i/data_ram_mux_i/U28
0.8578 0.04001 0.002212 0.9 VDD 112.603,101.904 core_region_i/data_ram_mux_i/U29
0.8565 0.04109 0.00241 0.9 VDD 107.023,104.208 core_region_i/data_ram_mux_i/U30
0.8588 0.03893 0.002277 0.9 VDD 113.233,101.328 core_region_i/data_ram_mux_i/U31
0.8595 0.03898 0.00153 0.9 VDD 114.133,100.752 core_region_i/data_ram_mux_i/U32
0.855 0.04157 0.0034 0.9 VDD 108.553,105.360 core_region_i/data_ram_mux_i/U33
0.8517 0.04473 0.00355 0.9 VDD 107.833,114.576 core_region_i/data_ram_mux_i/U34
0.8525 0.04473 0.002753 0.9 VDD 107.653,115.152 core_region_i/data_ram_mux_i/U35
0.8504 0.04497 0.00465 0.9 VDD 109.543,112.848 core_region_i/data_ram_mux_i/U36
0.8537 0.04247 0.003827 0.9 VDD 107.113,107.088 core_region_i/data_ram_mux_i/U37
0.8533 0.04302 0.003701 0.9 VDD 106.573,107.664 core_region_i/data_ram_mux_i/U38
0.8531 0.04322 0.00369 0.9 VDD 109.363,109.392 core_region_i/data_ram_mux_i/U39
0.858 0.03992 0.002096 0.9 VDD 111.613,101.904 core_region_i/data_ram_mux_i/U40
0.8532 0.04261 0.004206 0.9 VDD 108.913,107.088 core_region_i/data_ram_mux_i/U41
0.8569 0.04031 0.002769 0.9 VDD 108.733,103.632 core_region_i/data_ram_mux_i/U42
0.8515 0.04462 0.003869 0.9 VDD 107.113,112.272 core_region_i/data_ram_mux_i/U43
0.8515 0.04486 0.003603 0.9 VDD 108.733,114.000 core_region_i/data_ram_mux_i/U44
0.8506 0.04489 0.00449 0.9 VDD 108.733,112.848 core_region_i/data_ram_mux_i/U45
0.8553 0.04133 0.003418 0.9 VDD 108.643,104.784 core_region_i/data_ram_mux_i/U46
0.858 0.03967 0.002357 0.9 VDD 109.363,102.480 core_region_i/data_ram_mux_i/U47
0.8523 0.04367 0.004067 0.9 VDD 109.273,110.544 core_region_i/data_ram_mux_i/U48
0.851 0.04726 0.001765 0.9 VDD 109.588,131.280 core_region_i/data_ram_mux_i/U49
0.8529 0.04332 0.003786 0.9 VDD 230.638,118.032 core_region_i/adv_dbg_if_i/FE_OFC135_trstn_i
0.8495 0.04631 0.004161 0.9 VDD 234.508,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/FE_OFC175_net22078
0.8519 0.04513 0.00296 0.9 VDD 221.638,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_inv/U1
0.8514 0.04558 0.002972 0.9 VDD 221.458,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U2
0.849 0.04827 0.002762 0.9 VDD 216.058,141.648 core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux/U1
0.8514 0.04552 0.003051 0.9 VDD 226.543,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_jtag_ir_reg/latch
0.8513 0.04581 0.002888 0.9 VDD 225.733,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_latched_jtag_ir_reg/latch
0.8499 0.04597 0.004158 0.9 VDD 233.563,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/clk_gate_idcode_reg_reg/latch
0.8502 0.04683 0.003014 0.9 VDD 226.273,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]
0.8508 0.04621 0.002948 0.9 VDD 223.663,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]
0.8508 0.04623 0.002952 0.9 VDD 223.573,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]
0.8504 0.04668 0.002937 0.9 VDD 226.183,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]
0.8516 0.04527 0.003124 0.9 VDD 223.393,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]
0.8514 0.04541 0.003157 0.9 VDD 223.213,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]
0.8519 0.04523 0.002847 0.9 VDD 223.213,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]
0.8498 0.04608 0.004114 0.9 VDD 231.763,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]
0.8497 0.04642 0.003872 0.9 VDD 232.033,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]
0.8491 0.04718 0.003758 0.9 VDD 233.923,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]
0.8503 0.04563 0.004099 0.9 VDD 236.083,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]
0.8483 0.04704 0.004662 0.9 VDD 235.993,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]
0.8493 0.04697 0.003746 0.9 VDD 236.533,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]
0.8499 0.04641 0.003654 0.9 VDD 238.873,131.280 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]
0.8496 0.04668 0.003759 0.9 VDD 236.533,131.280 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]
0.8481 0.04716 0.004734 0.9 VDD 234.103,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]
0.8496 0.04683 0.003596 0.9 VDD 232.123,130.704 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]
0.8493 0.04689 0.003806 0.9 VDD 232.303,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]
0.8495 0.04653 0.003958 0.9 VDD 234.013,133.008 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]
0.8494 0.0469 0.003733 0.9 VDD 234.193,131.856 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]
0.8492 0.04679 0.004027 0.9 VDD 236.533,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]
0.8496 0.04655 0.003881 0.9 VDD 238.783,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]
0.8491 0.04654 0.004368 0.9 VDD 238.873,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]
0.8514 0.04549 0.003128 0.9 VDD 237.973,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]
0.85 0.04583 0.004151 0.9 VDD 235.453,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]
0.8497 0.04618 0.004103 0.9 VDD 235.813,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]
0.8496 0.04636 0.004037 0.9 VDD 233.923,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]
0.8525 0.04436 0.003172 0.9 VDD 227.623,122.640 core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg
0.85 0.04603 0.003952 0.9 VDD 229.873,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
0.8495 0.0468 0.003729 0.9 VDD 234.463,130.704 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]
0.8492 0.04704 0.003798 0.9 VDD 227.443,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]
0.8498 0.04659 0.003651 0.9 VDD 238.603,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]
0.8506 0.04545 0.003949 0.9 VDD 238.243,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]
0.848 0.04726 0.00469 0.9 VDD 231.943,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]
0.8508 0.04608 0.003085 0.9 VDD 231.403,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]
0.8506 0.04573 0.003629 0.9 VDD 231.763,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]
0.8493 0.04693 0.003759 0.9 VDD 236.353,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]
0.8498 0.04656 0.003631 0.9 VDD 238.873,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]
0.8481 0.04719 0.004696 0.9 VDD 232.033,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]
0.8496 0.04683 0.003599 0.9 VDD 232.213,131.280 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]
0.8495 0.04644 0.00403 0.9 VDD 236.263,133.008 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]
0.8502 0.04583 0.003978 0.9 VDD 238.063,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]
0.8517 0.04559 0.002727 0.9 VDD 225.463,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]
0.8483 0.04726 0.004469 0.9 VDD 229.873,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]
0.8497 0.04636 0.003967 0.9 VDD 229.963,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]
0.8484 0.04711 0.004452 0.9 VDD 229.783,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]
0.8507 0.04608 0.003212 0.9 VDD 227.578,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U4
0.8509 0.04564 0.003435 0.9 VDD 229.018,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U5
0.8488 0.04714 0.00409 0.9 VDD 228.478,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U6
0.8512 0.04558 0.003186 0.9 VDD 227.668,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U7
0.8504 0.04613 0.003518 0.9 VDD 227.938,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U10
0.853 0.04415 0.002877 0.9 VDD 223.438,123.216 core_region_i/adv_dbg_if_i/cluster_tap_i/U13
0.853 0.04419 0.002817 0.9 VDD 226.723,124.368 core_region_i/adv_dbg_if_i/cluster_tap_i/U14
0.8531 0.04425 0.002701 0.9 VDD 225.238,123.216 core_region_i/adv_dbg_if_i/cluster_tap_i/U15
0.8529 0.04408 0.003022 0.9 VDD 222.268,123.216 core_region_i/adv_dbg_if_i/cluster_tap_i/U16
0.8501 0.04623 0.003713 0.9 VDD 228.793,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U17
0.8502 0.0462 0.003643 0.9 VDD 228.478,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U18
0.8505 0.04587 0.003581 0.9 VDD 228.208,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/U19
0.8531 0.04421 0.002659 0.9 VDD 224.878,124.368 core_region_i/adv_dbg_if_i/cluster_tap_i/U20
0.8511 0.04594 0.002954 0.9 VDD 228.838,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/U22
0.8529 0.04416 0.002937 0.9 VDD 228.568,124.368 core_region_i/adv_dbg_if_i/cluster_tap_i/U23
0.8495 0.0464 0.004139 0.9 VDD 232.708,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U24
0.8492 0.04718 0.003631 0.9 VDD 232.708,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/U25
0.8495 0.04689 0.003615 0.9 VDD 232.438,131.856 core_region_i/adv_dbg_if_i/cluster_tap_i/U26
0.8491 0.04714 0.00373 0.9 VDD 234.508,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/U27
0.8497 0.04662 0.003686 0.9 VDD 238.198,131.856 core_region_i/adv_dbg_if_i/cluster_tap_i/U28
0.8499 0.04648 0.003661 0.9 VDD 238.288,130.704 core_region_i/adv_dbg_if_i/cluster_tap_i/U29
0.8486 0.04687 0.004552 0.9 VDD 237.118,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/U30
0.8484 0.04696 0.004649 0.9 VDD 236.128,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U31
0.8506 0.04567 0.003761 0.9 VDD 234.778,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U32
0.8506 0.04571 0.003714 0.9 VDD 233.158,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U33
0.8495 0.04641 0.00411 0.9 VDD 231.718,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U34
0.8483 0.04703 0.004687 0.9 VDD 235.408,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U35
0.8481 0.0472 0.004724 0.9 VDD 233.473,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U36
0.8495 0.04682 0.003686 0.9 VDD 233.473,131.280 core_region_i/adv_dbg_if_i/cluster_tap_i/U37
0.8496 0.04667 0.003742 0.9 VDD 236.623,130.704 core_region_i/adv_dbg_if_i/cluster_tap_i/U38
0.8495 0.04679 0.003741 0.9 VDD 234.733,131.280 core_region_i/adv_dbg_if_i/cluster_tap_i/U39
0.8506 0.04565 0.003761 0.9 VDD 235.543,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U40
0.8501 0.04589 0.003988 0.9 VDD 237.703,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U41
0.8504 0.04572 0.003896 0.9 VDD 232.303,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U42
0.851 0.04627 0.00272 0.9 VDD 223.798,130.128 core_region_i/adv_dbg_if_i/cluster_tap_i/U43
0.8496 0.04714 0.003284 0.9 VDD 228.523,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/U44
0.8513 0.04556 0.003166 0.9 VDD 227.308,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U45
0.8517 0.04545 0.002862 0.9 VDD 225.598,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U46
0.8511 0.04562 0.003284 0.9 VDD 228.523,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U47
0.8508 0.04569 0.003483 0.9 VDD 230.368,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U48
0.8511 0.04559 0.003272 0.9 VDD 227.938,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U49
0.8511 0.04561 0.003327 0.9 VDD 228.298,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U50
0.851 0.04564 0.003338 0.9 VDD 229.018,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U51
0.8495 0.04719 0.003338 0.9 VDD 229.018,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/U52
0.8508 0.04566 0.003515 0.9 VDD 229.558,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U54
0.8507 0.04568 0.003613 0.9 VDD 230.233,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U55
0.8505 0.04573 0.003808 0.9 VDD 231.583,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U56
0.8509 0.04567 0.003435 0.9 VDD 229.918,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U58
0.8512 0.0456 0.003238 0.9 VDD 228.118,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U59
0.8498 0.04706 0.003186 0.9 VDD 227.668,128.400 core_region_i/adv_dbg_if_i/cluster_tap_i/U60
0.8506 0.04569 0.003759 0.9 VDD 234.013,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U61
0.8508 0.0455 0.003696 0.9 VDD 237.703,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U62
0.8487 0.04677 0.00452 0.9 VDD 237.433,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U63
0.8495 0.04673 0.003741 0.9 VDD 235.723,130.704 core_region_i/adv_dbg_if_i/cluster_tap_i/U64
0.8508 0.04604 0.003158 0.9 VDD 227.263,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U65
0.8529 0.04422 0.002922 0.9 VDD 223.078,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U66
0.8529 0.04417 0.002914 0.9 VDD 223.798,122.640 core_region_i/adv_dbg_if_i/cluster_tap_i/U67
0.853 0.04422 0.002764 0.9 VDD 224.338,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U68
0.8531 0.0442 0.002706 0.9 VDD 225.958,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U69
0.853 0.04418 0.002863 0.9 VDD 227.398,124.368 core_region_i/adv_dbg_if_i/cluster_tap_i/U70
0.8514 0.04575 0.002836 0.9 VDD 226.993,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/U71
0.8498 0.04673 0.003485 0.9 VDD 226.588,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/U72
0.8508 0.04598 0.003263 0.9 VDD 226.858,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U73
0.8511 0.0457 0.003188 0.9 VDD 226.543,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/U74
0.8513 0.04581 0.002875 0.9 VDD 227.578,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/U75
0.8531 0.04417 0.002717 0.9 VDD 228.208,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U76
0.8529 0.04417 0.002898 0.9 VDD 227.938,124.368 core_region_i/adv_dbg_if_i/cluster_tap_i/U78
0.8531 0.04415 0.002714 0.9 VDD 228.928,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U79
0.8531 0.04419 0.002713 0.9 VDD 227.218,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U80
0.8531 0.04418 0.002715 0.9 VDD 227.668,123.792 core_region_i/adv_dbg_if_i/cluster_tap_i/U81
0.8529 0.04436 0.002715 0.9 VDD 227.713,123.216 core_region_i/adv_dbg_if_i/cluster_tap_i/U82
0.8495 0.04638 0.004152 0.9 VDD 233.248,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U83
0.8497 0.0462 0.004143 0.9 VDD 235.588,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U84
0.8503 0.04563 0.004055 0.9 VDD 236.938,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/U85
0.8505 0.0455 0.003988 0.9 VDD 237.928,125.520 core_region_i/adv_dbg_if_i/cluster_tap_i/U86
0.849 0.04663 0.004412 0.9 VDD 238.468,129.552 core_region_i/adv_dbg_if_i/cluster_tap_i/U87
0.8498 0.04627 0.003914 0.9 VDD 238.288,133.008 core_region_i/adv_dbg_if_i/cluster_tap_i/U88
0.8494 0.04682 0.003753 0.9 VDD 235.858,131.856 core_region_i/adv_dbg_if_i/cluster_tap_i/U89
0.8491 0.04689 0.003976 0.9 VDD 234.508,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/U90
0.8492 0.0469 0.003939 0.9 VDD 233.788,132.432 core_region_i/adv_dbg_if_i/cluster_tap_i/U91
0.8509 0.04599 0.003094 0.9 VDD 226.903,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U92
0.8519 0.0453 0.002821 0.9 VDD 223.708,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U93
0.8519 0.0453 0.002809 0.9 VDD 223.618,127.248 core_region_i/adv_dbg_if_i/cluster_tap_i/U94
0.8514 0.04571 0.002841 0.9 VDD 225.103,126.096 core_region_i/adv_dbg_if_i/cluster_tap_i/U95
0.8519 0.04539 0.002745 0.9 VDD 224.788,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U96
0.8517 0.04556 0.002773 0.9 VDD 224.113,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U97
0.851 0.04602 0.003002 0.9 VDD 229.783,124.944 core_region_i/adv_dbg_if_i/cluster_tap_i/U98
0.8517 0.04543 0.002833 0.9 VDD 225.328,127.824 core_region_i/adv_dbg_if_i/cluster_tap_i/U99
0.8502 0.04669 0.003153 0.9 VDD 225.688,128.976 core_region_i/adv_dbg_if_i/cluster_tap_i/U100
0.8506 0.04613 0.003272 0.9 VDD 227.938,126.672 core_region_i/adv_dbg_if_i/cluster_tap_i/U101
0.8519 0.0437 0.004382 0.9 VDD 220.153,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC177_net21895
0.8551 0.04091 0.004035 0.9 VDD 215.248,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC141_trstn_i
0.8524 0.04309 0.004562 0.9 VDD 205.798,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC140_trstn_i
0.8535 0.04284 0.003614 0.9 VDD 223.123,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/FE_OFC138_trstn_i
0.8545 0.04221 0.003288 0.9 VDD 199.678,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC38_input_shift_reg_57
0.8537 0.04265 0.003657 0.9 VDD 202.558,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC25_module_id_in_0
0.853 0.04381 0.003221 0.9 VDD 199.768,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/FE_DBTC14_n7
0.8473 0.04663 0.006108 0.9 VDD 185.908,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC237_n380
0.8506 0.04427 0.005159 0.9 VDD 190.138,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC180_net22022
0.8486 0.04531 0.006083 0.9 VDD 188.968,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC179_net22002
0.8522 0.04425 0.003527 0.9 VDD 171.958,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC178_net21996
0.8498 0.04566 0.004548 0.9 VDD 165.838,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC139_trstn_i
0.8472 0.04675 0.006013 0.9 VDD 184.648,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC137_trstn_i
0.8501 0.04546 0.004445 0.9 VDD 166.693,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_OFC136_trstn_i
0.8534 0.04336 0.00329 0.9 VDD 199.498,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC39_input_shift_reg_63
0.8524 0.04303 0.004555 0.9 VDD 184.918,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC37_input_shift_reg_56
0.8521 0.04335 0.00453 0.9 VDD 184.378,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC36_input_shift_reg_55
0.8529 0.0423 0.004836 0.9 VDD 184.108,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC35_input_shift_reg_54
0.852 0.04303 0.004957 0.9 VDD 184.918,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC34_input_shift_reg_53
0.8525 0.0426 0.004904 0.9 VDD 184.828,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC33_input_shift_reg_52
0.8521 0.04313 0.004806 0.9 VDD 183.298,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC32_input_shift_reg_51
0.853 0.04268 0.004365 0.9 VDD 182.488,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC31_input_shift_reg_50
0.8526 0.04267 0.004694 0.9 VDD 182.758,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC30_input_shift_reg_49
0.8526 0.04292 0.004454 0.9 VDD 194.638,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC29_module_id_in_4
0.8529 0.04297 0.004152 0.9 VDD 194.458,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC28_module_id_in_3
0.8533 0.04259 0.004152 0.9 VDD 194.458,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC27_module_id_in_2
0.8521 0.0429 0.00503 0.9 VDD 192.028,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC26_module_id_in_1
0.8519 0.04426 0.003808 0.9 VDD 177.088,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/FE_DBTC24_address_counter_1
0.8468 0.0481 0.005059 0.9 VDD 192.613,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_RC_12_0
0.8493 0.04517 0.005574 0.9 VDD 155.983,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00294
0.8491 0.04517 0.005719 0.9 VDD 157.153,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/CTS_cdb_buf_00295
0.8525 0.04384 0.003657 0.9 VDD 176.008,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC182_net22045
0.8516 0.04523 0.003183 0.9 VDD 191.128,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/FE_OFC181_net22039
0.8517 0.0452 0.003128 0.9 VDD 192.073,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_wr_reg_reg/latch
0.8481 0.04593 0.006008 0.9 VDD 189.823,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_in_reg_reg/latch
0.8504 0.04471 0.004912 0.9 VDD 153.913,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/clk_gate_data_out_reg_reg/latch
0.8477 0.04848 0.003797 0.9 VDD 194.233,137.040 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]
0.8492 0.04689 0.003921 0.9 VDD 194.953,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_reg
0.8499 0.04638 0.003694 0.9 VDD 193.873,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg
0.8496 0.04635 0.004044 0.9 VDD 193.963,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg
0.85 0.04587 0.004132 0.9 VDD 193.153,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg
0.8491 0.04677 0.004147 0.9 VDD 191.533,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/wr_reg_reg
0.8473 0.04837 0.004368 0.9 VDD 194.503,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]
0.8499 0.04457 0.005557 0.9 VDD 165.793,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[3]
0.8495 0.0449 0.005557 0.9 VDD 165.793,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[2]
0.8526 0.04345 0.003997 0.9 VDD 171.733,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[1]
0.8522 0.04365 0.004098 0.9 VDD 172.453,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/sel_reg_reg[0]
0.8513 0.04431 0.004416 0.9 VDD 152.653,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[24]
0.8524 0.04299 0.004626 0.9 VDD 153.643,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[25]
0.8527 0.04293 0.004374 0.9 VDD 153.283,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[26]
0.8533 0.04234 0.004374 0.9 VDD 153.283,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[27]
0.8519 0.04363 0.004505 0.9 VDD 153.283,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[28]
0.8515 0.04367 0.004782 0.9 VDD 153.553,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[29]
0.8516 0.04367 0.004697 0.9 VDD 153.373,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[30]
0.8522 0.04379 0.004023 0.9 VDD 153.733,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[31]
0.853 0.04319 0.003767 0.9 VDD 151.393,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[23]
0.8538 0.04248 0.003728 0.9 VDD 151.303,104.784 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[22]
0.8548 0.04188 0.003338 0.9 VDD 151.033,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[21]
0.8545 0.0419 0.003576 0.9 VDD 151.123,103.632 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[20]
0.8538 0.04251 0.003688 0.9 VDD 151.393,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[19]
0.8521 0.04376 0.004148 0.9 VDD 153.463,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[18]
0.8531 0.04337 0.003521 0.9 VDD 151.303,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[17]
0.853 0.04331 0.003699 0.9 VDD 151.033,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[16]
0.8538 0.04289 0.00332 0.9 VDD 148.873,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[15]
0.8539 0.04277 0.00332 0.9 VDD 148.873,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[14]
0.8543 0.04235 0.003361 0.9 VDD 148.873,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[13]
0.8561 0.0405 0.003407 0.9 VDD 147.253,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[12]
0.8549 0.0416 0.003502 0.9 VDD 146.983,105.360 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[11]
0.8546 0.04156 0.003814 0.9 VDD 146.893,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[10]
0.8553 0.04104 0.00367 0.9 VDD 146.983,104.208 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[9]
0.856 0.04059 0.003462 0.9 VDD 146.893,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[8]
0.8543 0.04215 0.003586 0.9 VDD 146.263,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[7]
0.8539 0.0423 0.003751 0.9 VDD 146.713,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[6]
0.8541 0.04216 0.003724 0.9 VDD 146.893,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[5]
0.8542 0.042 0.003798 0.9 VDD 146.983,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[4]
0.8539 0.042 0.004096 0.9 VDD 146.983,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[3]
0.8537 0.04222 0.00407 0.9 VDD 147.073,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[2]
0.8531 0.04314 0.003775 0.9 VDD 151.213,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[1]
0.8522 0.04367 0.004126 0.9 VDD 153.373,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_out_reg_reg[0]
0.8515 0.04502 0.003458 0.9 VDD 164.353,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[31]
0.8492 0.04647 0.004317 0.9 VDD 164.083,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[30]
0.8501 0.04645 0.003465 0.9 VDD 164.173,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[29]
0.8494 0.04588 0.004693 0.9 VDD 163.723,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[28]
0.8496 0.04602 0.004369 0.9 VDD 163.903,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[27]
0.8511 0.04497 0.003922 0.9 VDD 165.073,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[26]
0.8493 0.04598 0.004681 0.9 VDD 164.173,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[25]
0.8504 0.04565 0.003927 0.9 VDD 164.983,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[24]
0.8513 0.04621 0.002475 0.9 VDD 161.023,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[23]
0.8489 0.04593 0.005192 0.9 VDD 162.013,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[22]
0.8512 0.04615 0.002684 0.9 VDD 162.103,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[21]
0.8503 0.04603 0.00369 0.9 VDD 176.323,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[20]
0.8491 0.04653 0.004362 0.9 VDD 163.723,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[19]
0.8505 0.04687 0.002681 0.9 VDD 161.833,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[18]
0.8495 0.04585 0.00462 0.9 VDD 162.643,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[17]
0.8516 0.04622 0.00214 0.9 VDD 154.723,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[16]
0.8509 0.04694 0.002155 0.9 VDD 154.543,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[15]
0.8497 0.04691 0.003384 0.9 VDD 154.273,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[14]
0.8525 0.04499 0.002516 0.9 VDD 151.753,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[13]
0.8524 0.046 0.001604 0.9 VDD 150.853,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[12]
0.8511 0.04652 0.002379 0.9 VDD 151.753,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[11]
0.8515 0.04631 0.002236 0.9 VDD 150.853,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[10]
0.8514 0.04633 0.002272 0.9 VDD 150.943,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[9]
0.852 0.04637 0.001604 0.9 VDD 150.853,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[8]
0.8509 0.0471 0.001983 0.9 VDD 152.563,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[7]
0.8509 0.04716 0.001971 0.9 VDD 152.383,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[6]
0.8509 0.04711 0.001952 0.9 VDD 152.203,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[5]
0.8515 0.04653 0.001956 0.9 VDD 153.013,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[4]
0.8511 0.04711 0.001835 0.9 VDD 152.833,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[3]
0.8516 0.04654 0.001867 0.9 VDD 153.193,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/addr_reg_reg[2]
0.8494 0.04675 0.003802 0.9 VDD 191.713,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_reg
0.8475 0.04773 0.004817 0.9 VDD 194.593,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff1_reg
0.847 0.04818 0.004836 0.9 VDD 194.503,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2_reg
0.8461 0.04958 0.004308 0.9 VDD 194.143,138.768 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg
0.8515 0.04382 0.004705 0.9 VDD 156.703,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[31]
0.8512 0.04402 0.004799 0.9 VDD 157.423,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[30]
0.8505 0.04405 0.005475 0.9 VDD 160.573,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[29]
0.8505 0.04381 0.005705 0.9 VDD 156.973,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[28]
0.8504 0.04351 0.006114 0.9 VDD 161.833,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[27]
0.8489 0.04508 0.005996 0.9 VDD 158.863,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[26]
0.8492 0.04518 0.005651 0.9 VDD 156.703,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[25]
0.8491 0.04476 0.006113 0.9 VDD 161.023,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[24]
0.8509 0.04408 0.005056 0.9 VDD 159.403,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[23]
0.8486 0.0457 0.005701 0.9 VDD 162.013,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[22]
0.8488 0.04585 0.005316 0.9 VDD 160.933,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[21]
0.8499 0.04494 0.005193 0.9 VDD 159.403,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[20]
0.8511 0.04394 0.004965 0.9 VDD 158.503,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[19]
0.8498 0.04494 0.005271 0.9 VDD 159.043,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[18]
0.8491 0.04505 0.005829 0.9 VDD 159.133,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[17]
0.8505 0.04369 0.005826 0.9 VDD 158.863,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[16]
0.8544 0.04115 0.004424 0.9 VDD 171.733,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[15]
0.8538 0.04251 0.003695 0.9 VDD 175.873,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[14]
0.8485 0.04524 0.006271 0.9 VDD 165.343,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[13]
0.8539 0.04242 0.003722 0.9 VDD 173.893,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[12]
0.8549 0.04136 0.003727 0.9 VDD 173.893,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[11]
0.8529 0.04166 0.005398 0.9 VDD 168.133,105.936 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[10]
0.8542 0.04141 0.004348 0.9 VDD 171.553,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[9]
0.854 0.04179 0.004213 0.9 VDD 171.733,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[8]
0.8522 0.04245 0.005378 0.9 VDD 168.223,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[7]
0.8538 0.04236 0.003885 0.9 VDD 173.263,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[6]
0.8546 0.04164 0.003727 0.9 VDD 173.893,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[5]
0.8532 0.04306 0.003695 0.9 VDD 175.873,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[4]
0.8546 0.04139 0.004048 0.9 VDD 171.463,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[3]
0.8535 0.04173 0.004728 0.9 VDD 169.753,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[2]
0.8547 0.04163 0.003623 0.9 VDD 173.713,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[1]
0.8542 0.0421 0.003721 0.9 VDD 173.893,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/data_in_reg_reg[0]
0.8488 0.0473 0.00394 0.9 VDD 194.773,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/err_reg_reg
0.8518 0.04516 0.003039 0.9 VDD 193.063,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/rdy_o_reg
0.8529 0.0444 0.002683 0.9 VDD 191.443,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U6
0.8508 0.04607 0.003146 0.9 VDD 191.758,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U7
0.8524 0.0446 0.003011 0.9 VDD 187.078,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U8
0.8524 0.04458 0.003003 0.9 VDD 186.808,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U9
0.8528 0.04397 0.003188 0.9 VDD 173.713,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U10
0.8516 0.04467 0.003686 0.9 VDD 177.808,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U12
0.8526 0.04375 0.003677 0.9 VDD 172.948,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U13
0.8526 0.04306 0.004351 0.9 VDD 171.418,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U14
0.8535 0.04169 0.004784 0.9 VDD 169.393,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U16
0.8533 0.04214 0.004523 0.9 VDD 169.213,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U18
0.8528 0.0441 0.003133 0.9 VDD 174.748,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U19
0.8528 0.04384 0.003385 0.9 VDD 173.578,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U20
0.852 0.04298 0.00506 0.9 VDD 191.668,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U23
0.8526 0.04275 0.004682 0.9 VDD 167.863,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U25
0.8508 0.04378 0.005379 0.9 VDD 169.033,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U28
0.8517 0.04329 0.00496 0.9 VDD 168.043,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U31
0.853 0.04232 0.004661 0.9 VDD 169.663,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U34
0.8529 0.04247 0.004672 0.9 VDD 167.953,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U37
0.8526 0.04275 0.004644 0.9 VDD 169.753,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U39
0.8528 0.04211 0.005062 0.9 VDD 167.593,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U40
0.854 0.04183 0.004194 0.9 VDD 170.383,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U43
0.8532 0.04229 0.004458 0.9 VDD 169.753,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U45
0.8526 0.04402 0.003388 0.9 VDD 174.028,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U46
0.8537 0.04248 0.00384 0.9 VDD 178.123,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U48
0.8524 0.0428 0.004814 0.9 VDD 166.693,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U49
0.8525 0.04321 0.004271 0.9 VDD 179.293,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U50
0.8527 0.04329 0.00399 0.9 VDD 178.753,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U51
0.8534 0.04248 0.004125 0.9 VDD 178.393,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U52
0.852 0.04292 0.005121 0.9 VDD 167.143,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U53
0.8533 0.04256 0.004177 0.9 VDD 179.203,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U54
0.8534 0.04257 0.004002 0.9 VDD 179.293,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U55
0.8536 0.04245 0.003931 0.9 VDD 177.763,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U56
0.8524 0.04266 0.004927 0.9 VDD 168.223,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U57
0.8533 0.04213 0.00457 0.9 VDD 167.503,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U58
0.8536 0.04249 0.003947 0.9 VDD 177.853,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U59
0.8528 0.04398 0.003242 0.9 VDD 174.568,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U60
0.8537 0.04294 0.003342 0.9 VDD 175.018,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U61
0.8528 0.0432 0.003984 0.9 VDD 178.708,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U62
0.852 0.04306 0.004913 0.9 VDD 184.423,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U63
0.8541 0.04231 0.003555 0.9 VDD 176.188,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U64
0.8524 0.04306 0.004532 0.9 VDD 184.423,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U65
0.8528 0.04317 0.004011 0.9 VDD 177.718,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U66
0.8528 0.04232 0.004846 0.9 VDD 183.703,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U67
0.8539 0.04251 0.003612 0.9 VDD 176.008,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U68
0.852 0.04309 0.004863 0.9 VDD 183.883,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U69
0.8536 0.0425 0.003919 0.9 VDD 177.178,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U70
0.8525 0.04262 0.004849 0.9 VDD 184.243,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U71
0.8544 0.04223 0.003416 0.9 VDD 175.288,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U72
0.8529 0.04265 0.004441 0.9 VDD 183.433,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U73
0.8549 0.04164 0.003472 0.9 VDD 175.648,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U74
0.8543 0.04131 0.00442 0.9 VDD 183.163,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U75
0.8539 0.04238 0.003678 0.9 VDD 176.998,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U76
0.8529 0.04233 0.004775 0.9 VDD 183.523,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U77
0.854 0.04232 0.003662 0.9 VDD 176.278,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U78
0.8525 0.04457 0.002978 0.9 VDD 191.398,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U79
0.8513 0.04568 0.002985 0.9 VDD 193.918,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U80
0.8512 0.04579 0.003021 0.9 VDD 193.468,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U81
0.8518 0.04513 0.003035 0.9 VDD 193.288,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U82
0.8504 0.04651 0.003129 0.9 VDD 191.938,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U83
0.8538 0.04184 0.004408 0.9 VDD 168.763,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U84
0.8488 0.0478 0.003419 0.9 VDD 191.398,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U85
0.8466 0.0488 0.004586 0.9 VDD 192.298,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U86
0.8474 0.04822 0.004382 0.9 VDD 194.368,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U87
0.8462 0.04909 0.0047 0.9 VDD 191.128,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U88
0.8456 0.04914 0.00525 0.9 VDD 190.948,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U89
0.8483 0.04813 0.003529 0.9 VDD 189.148,132.432 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U90
0.8485 0.04811 0.003359 0.9 VDD 192.568,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U91
0.8504 0.04659 0.003057 0.9 VDD 194.638,130.128 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U92
0.8499 0.04698 0.00308 0.9 VDD 194.323,130.704 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U93
0.8482 0.04785 0.003964 0.9 VDD 191.038,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U95
0.8484 0.04761 0.003956 0.9 VDD 192.658,131.856 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U96
0.8489 0.04716 0.003954 0.9 VDD 192.973,131.280 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U97
0.8538 0.04271 0.00353 0.9 VDD 146.263,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U100
0.8537 0.04268 0.003574 0.9 VDD 145.948,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U102
0.8535 0.04282 0.003636 0.9 VDD 145.498,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U103
0.8545 0.04151 0.004017 0.9 VDD 141.043,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U105
0.8543 0.04077 0.004895 0.9 VDD 139.738,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U106
0.854 0.04098 0.004967 0.9 VDD 138.298,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U107
0.8561 0.04026 0.003671 0.9 VDD 144.823,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U108
0.8565 0.03963 0.003835 0.9 VDD 138.838,97.872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U109
0.8557 0.04023 0.00407 0.9 VDD 144.913,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U110
0.8567 0.03943 0.003849 0.9 VDD 139.918,97.872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U111
0.8563 0.04007 0.003599 0.9 VDD 145.543,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U112
0.8534 0.04162 0.004963 0.9 VDD 138.388,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U113
0.8558 0.04042 0.003733 0.9 VDD 144.193,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U114
0.8559 0.03964 0.004425 0.9 VDD 138.928,99.024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U115
0.8556 0.04024 0.004199 0.9 VDD 143.833,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U116
0.8559 0.03969 0.004429 0.9 VDD 138.478,99.024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U117
0.8555 0.04068 0.003826 0.9 VDD 143.203,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U118
0.8558 0.03961 0.00461 0.9 VDD 138.928,97.296 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U119
0.8545 0.04074 0.004745 0.9 VDD 141.943,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U120
0.8564 0.03893 0.004619 0.9 VDD 138.658,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U121
0.8551 0.04063 0.004251 0.9 VDD 143.383,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U122
0.8569 0.03902 0.004124 0.9 VDD 138.118,96.144 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U123
0.8546 0.04098 0.004404 0.9 VDD 142.033,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U124
0.8564 0.039 0.004633 0.9 VDD 138.208,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U125
0.8543 0.04116 0.004587 0.9 VDD 140.278,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U126
0.8564 0.03896 0.004625 0.9 VDD 138.478,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U127
0.8541 0.04107 0.004836 0.9 VDD 140.638,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U128
0.8566 0.03884 0.004601 0.9 VDD 139.198,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U129
0.855 0.04056 0.004398 0.9 VDD 140.818,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U130
0.8546 0.04101 0.004431 0.9 VDD 138.118,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U131
0.8554 0.04042 0.004156 0.9 VDD 144.193,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U132
0.8533 0.04191 0.004785 0.9 VDD 138.208,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U133
0.8557 0.04112 0.003129 0.9 VDD 148.603,103.056 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U134
0.8557 0.0397 0.004625 0.9 VDD 138.478,97.296 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U135
0.8549 0.04072 0.004404 0.9 VDD 142.033,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U136
0.8565 0.03889 0.00461 0.9 VDD 138.928,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U137
0.8551 0.04055 0.004334 0.9 VDD 142.663,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U138
0.8559 0.03955 0.004597 0.9 VDD 139.288,97.296 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U139
0.8552 0.04093 0.003917 0.9 VDD 142.213,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U140
0.8556 0.03974 0.004633 0.9 VDD 138.208,97.296 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U141
0.8547 0.04047 0.004792 0.9 VDD 141.268,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U142
0.857 0.03884 0.004116 0.9 VDD 139.198,96.144 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U143
0.8545 0.04066 0.00486 0.9 VDD 140.278,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U144
0.8569 0.03893 0.004121 0.9 VDD 138.658,96.144 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U145
0.8562 0.03941 0.004395 0.9 VDD 140.998,99.024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U146
0.8565 0.0397 0.003828 0.9 VDD 138.388,98.448 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U147
0.8549 0.04109 0.003972 0.9 VDD 141.583,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U148
0.8566 0.0388 0.00459 0.9 VDD 139.468,96.720 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U149
0.8548 0.04082 0.004334 0.9 VDD 142.663,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U150
0.8565 0.03971 0.003828 0.9 VDD 138.388,97.872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U151
0.8543 0.04117 0.004485 0.9 VDD 141.268,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U152
0.8571 0.03878 0.004113 0.9 VDD 139.558,96.144 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U153
0.8552 0.04038 0.004382 0.9 VDD 141.718,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U154
0.8529 0.04302 0.00404 0.9 VDD 142.078,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U155
0.8536 0.04144 0.004925 0.9 VDD 139.153,100.752 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U156
0.8537 0.04158 0.004752 0.9 VDD 138.568,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U157
0.8545 0.04146 0.004088 0.9 VDD 140.098,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U158
0.8543 0.04083 0.004916 0.9 VDD 139.333,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U159
0.8541 0.04092 0.004945 0.9 VDD 138.748,100.176 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U160
0.8538 0.04159 0.004658 0.9 VDD 139.558,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U161
0.8567 0.03943 0.003856 0.9 VDD 140.773,98.448 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U162
0.8568 0.03936 0.003852 0.9 VDD 140.278,97.872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U163
0.8547 0.04087 0.004466 0.9 VDD 141.448,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U164
0.8567 0.0395 0.003852 0.9 VDD 140.233,98.448 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U165
0.8561 0.0395 0.004408 0.9 VDD 140.188,99.024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U166
0.8545 0.04098 0.004513 0.9 VDD 140.998,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U167
0.8538 0.04146 0.004705 0.9 VDD 139.063,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U168
0.8535 0.0418 0.004743 0.9 VDD 138.658,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U169
0.8542 0.04163 0.004139 0.9 VDD 139.378,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U170
0.856 0.03956 0.004415 0.9 VDD 139.693,99.024 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U171
0.8548 0.04077 0.004415 0.9 VDD 139.738,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U172
0.8546 0.04132 0.004048 0.9 VDD 140.638,102.480 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U173
0.8565 0.03962 0.00384 0.9 VDD 139.153,98.448 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U174
0.8566 0.03953 0.003842 0.9 VDD 139.378,97.872 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U175
0.854 0.04134 0.004658 0.9 VDD 139.558,101.328 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U176
0.8547 0.04087 0.004423 0.9 VDD 139.063,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U177
0.8546 0.04096 0.004429 0.9 VDD 138.478,99.600 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U178
0.8539 0.04146 0.004605 0.9 VDD 140.098,101.904 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U179
0.848 0.04844 0.003594 0.9 VDD 194.413,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U180
0.8463 0.04902 0.004695 0.9 VDD 191.173,135.312 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U182
0.8462 0.04872 0.005069 0.9 VDD 192.523,134.160 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U183
0.8479 0.04835 0.003754 0.9 VDD 194.728,137.616 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U184
0.8473 0.04841 0.00431 0.9 VDD 194.098,138.192 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U185
0.8467 0.04876 0.004507 0.9 VDD 190.588,138.192 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U186
0.8473 0.04901 0.003713 0.9 VDD 191.218,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U187
0.8475 0.04874 0.003762 0.9 VDD 192.028,137.040 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U188
0.8474 0.0489 0.003734 0.9 VDD 190.633,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U189
0.8461 0.04859 0.005361 0.9 VDD 189.958,133.584 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U190
0.8483 0.04829 0.00341 0.9 VDD 191.578,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U191
0.848 0.04855 0.003479 0.9 VDD 190.183,133.008 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U192
0.847 0.04926 0.003759 0.9 VDD 189.913,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U193
0.8475 0.04878 0.003733 0.9 VDD 190.318,137.616 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U194
0.8477 0.04868 0.003664 0.9 VDD 192.568,136.464 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U195
0.8477 0.04855 0.003773 0.9 VDD 192.658,137.616 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U196
0.847 0.04853 0.004498 0.9 VDD 193.198,134.736 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U197
0.8478 0.04859 0.003634 0.9 VDD 193.378,135.888 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/U198
0.8512 0.04433 0.004477 0.9 VDD 189.688,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/FE_OFC183_net21950
0.8503 0.04519 0.004486 0.9 VDD 189.553,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/clk_gate_crc_reg/latch
0.8522 0.04322 0.004596 0.9 VDD 181.363,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[17]
0.8502 0.04484 0.004932 0.9 VDD 183.163,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[10]
0.8509 0.04451 0.004564 0.9 VDD 188.113,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[0]
0.8516 0.0434 0.005003 0.9 VDD 189.643,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[29]
0.8521 0.04343 0.004424 0.9 VDD 182.533,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[14]
0.8518 0.04342 0.004767 0.9 VDD 180.913,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[13]
0.851 0.04397 0.005079 0.9 VDD 185.593,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[8]
0.8504 0.04475 0.004825 0.9 VDD 181.723,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[4]
0.8498 0.04597 0.004256 0.9 VDD 182.263,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[3]
0.852 0.04274 0.00521 0.9 VDD 188.203,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[15]
0.8509 0.04491 0.004168 0.9 VDD 181.183,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[11]
0.8504 0.0445 0.005106 0.9 VDD 184.603,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[2]
0.8499 0.04555 0.004567 0.9 VDD 187.753,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[1]
0.8527 0.04207 0.00521 0.9 VDD 188.203,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[26]
0.8508 0.04401 0.005217 0.9 VDD 185.053,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]
0.8543 0.04115 0.004578 0.9 VDD 185.233,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[19]
0.8527 0.0427 0.004567 0.9 VDD 181.633,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[18]
0.8504 0.04491 0.004678 0.9 VDD 181.003,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[12]
0.8481 0.04587 0.006029 0.9 VDD 184.783,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[7]
0.8508 0.04476 0.004438 0.9 VDD 184.153,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[5]
0.8531 0.04269 0.004252 0.9 VDD 181.183,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[16]
0.852 0.04279 0.00519 0.9 VDD 190.003,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[28]
0.8529 0.04241 0.004647 0.9 VDD 187.393,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[21]
0.8526 0.04236 0.005068 0.9 VDD 187.753,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[20]
0.8515 0.04337 0.005163 0.9 VDD 184.243,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[9]
0.8504 0.04433 0.005224 0.9 VDD 187.753,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[31]
0.8512 0.04418 0.004603 0.9 VDD 189.193,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[30]
0.8506 0.04431 0.00509 0.9 VDD 187.483,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[24]
0.8525 0.04255 0.004993 0.9 VDD 185.863,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]
0.8524 0.04287 0.004699 0.9 VDD 189.463,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[27]
0.851 0.04374 0.005263 0.9 VDD 187.573,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[25]
0.8508 0.04474 0.004446 0.9 VDD 184.513,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[6]
0.8523 0.04363 0.004083 0.9 VDD 193.333,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U4
0.8511 0.0443 0.004573 0.9 VDD 187.528,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U5
0.8521 0.04321 0.00467 0.9 VDD 193.648,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U7
0.8517 0.04344 0.004845 0.9 VDD 192.838,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U8
0.8514 0.04401 0.0046 0.9 VDD 188.968,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U9
0.8515 0.04394 0.0046 0.9 VDD 189.283,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U10
0.851 0.04394 0.005016 0.9 VDD 189.328,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U11
0.8509 0.04406 0.005042 0.9 VDD 188.698,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U12
0.8523 0.04312 0.00463 0.9 VDD 186.988,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U13
0.8515 0.04323 0.005233 0.9 VDD 185.818,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U14
0.8523 0.04342 0.004257 0.9 VDD 180.958,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U15
0.8523 0.04342 0.004296 0.9 VDD 181.318,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U16
0.8522 0.04316 0.004615 0.9 VDD 186.538,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U17
0.8522 0.04321 0.004596 0.9 VDD 185.998,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U18
0.8512 0.0445 0.004281 0.9 VDD 182.398,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U19
0.8513 0.0445 0.004248 0.9 VDD 182.038,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U20
0.8503 0.04475 0.004932 0.9 VDD 182.758,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U21
0.8507 0.0445 0.00484 0.9 VDD 181.858,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U22
0.8525 0.04288 0.004621 0.9 VDD 186.718,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U23
0.852 0.04292 0.005064 0.9 VDD 186.268,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U24
0.8512 0.04407 0.004684 0.9 VDD 181.048,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U25
0.8512 0.04407 0.004727 0.9 VDD 181.408,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U26
0.8505 0.0445 0.005011 0.9 VDD 183.568,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U27
0.8503 0.04475 0.004968 0.9 VDD 183.118,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U28
0.8502 0.04467 0.005155 0.9 VDD 185.728,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U29
0.8502 0.04461 0.005193 0.9 VDD 186.718,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U30
0.8526 0.04276 0.004663 0.9 VDD 188.068,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U31
0.8526 0.04268 0.004679 0.9 VDD 188.698,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U32
0.851 0.04444 0.004538 0.9 VDD 186.538,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U33
0.8504 0.04451 0.005081 0.9 VDD 185.998,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U34
0.8528 0.04223 0.005008 0.9 VDD 185.548,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U35
0.8528 0.04223 0.004958 0.9 VDD 185.458,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U36
0.8529 0.04234 0.004806 0.9 VDD 183.298,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U37
0.8529 0.04236 0.004694 0.9 VDD 182.758,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U38
0.8531 0.04241 0.004488 0.9 VDD 181.138,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U39
0.853 0.0424 0.004601 0.9 VDD 181.408,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U40
0.8511 0.04407 0.004828 0.9 VDD 181.408,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U41
0.8511 0.04407 0.004872 0.9 VDD 181.768,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U42
0.8503 0.04467 0.005039 0.9 VDD 184.828,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U43
0.8502 0.04472 0.00512 0.9 VDD 184.918,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U44
0.851 0.04451 0.004517 0.9 VDD 185.998,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U45
0.8509 0.0446 0.004492 0.9 VDD 185.368,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U46
0.8529 0.04237 0.00469 0.9 VDD 182.218,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U47
0.853 0.04238 0.004603 0.9 VDD 181.948,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U48
0.8515 0.04328 0.005173 0.9 VDD 190.228,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U49
0.8514 0.04339 0.005201 0.9 VDD 189.688,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U50
0.8528 0.04219 0.005057 0.9 VDD 186.178,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U51
0.8528 0.0422 0.004998 0.9 VDD 185.998,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U52
0.8527 0.04215 0.005106 0.9 VDD 186.808,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U53
0.8528 0.04216 0.005024 0.9 VDD 186.628,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U54
0.8516 0.04314 0.005249 0.9 VDD 186.718,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U55
0.8516 0.04319 0.005241 0.9 VDD 186.268,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U56
0.8512 0.04419 0.004584 0.9 VDD 188.068,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U58
0.8511 0.04432 0.00458 0.9 VDD 187.888,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U59
0.8512 0.04373 0.005085 0.9 VDD 187.618,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U60
0.8513 0.04363 0.00506 0.9 VDD 188.248,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U61
0.8515 0.04328 0.005222 0.9 VDD 185.278,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U62
0.8522 0.04327 0.004573 0.9 VDD 185.368,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U63
0.8513 0.0435 0.00522 0.9 VDD 189.058,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U64
0.8518 0.04296 0.005236 0.9 VDD 188.518,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U65
0.852 0.04284 0.005133 0.9 VDD 187.168,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U66
0.8516 0.0431 0.005257 0.9 VDD 187.168,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U67
0.8511 0.04407 0.004823 0.9 VDD 182.218,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U68
0.8511 0.04407 0.004781 0.9 VDD 181.858,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U69
0.8508 0.04468 0.004487 0.9 VDD 185.548,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U70
0.8502 0.04469 0.00514 0.9 VDD 185.368,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U71
0.8503 0.04447 0.005211 0.9 VDD 188.518,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U72
0.8504 0.04441 0.005203 0.9 VDD 188.968,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/U73
0.8491 0.04498 0.005941 0.9 VDD 190.453,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_internal_reg_error_reg/latch
0.8514 0.04436 0.004264 0.9 VDD 190.633,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_address_counter_reg/latch
0.8511 0.04465 0.004287 0.9 VDD 191.713,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_operation_reg/latch
0.8521 0.04536 0.00258 0.9 VDD 198.643,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_bit_count_reg/latch
0.8512 0.04465 0.004148 0.9 VDD 207.463,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_word_count_reg/latch
0.8515 0.04415 0.004373 0.9 VDD 190.903,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/clk_gate_data_out_shift_reg_reg/latch
0.8517 0.04516 0.00309 0.9 VDD 201.883,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[0]
0.8497 0.04598 0.004321 0.9 VDD 189.643,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[0]
0.851 0.04621 0.002782 0.9 VDD 201.253,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[0]
0.8515 0.04354 0.004916 0.9 VDD 195.313,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[3]
0.8483 0.04597 0.005748 0.9 VDD 182.893,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[1]
0.8475 0.04635 0.006163 0.9 VDD 187.843,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[2]
0.8482 0.0456 0.006169 0.9 VDD 187.483,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[3]
0.849 0.04673 0.004282 0.9 VDD 185.053,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[4]
0.8475 0.04679 0.005748 0.9 VDD 182.893,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[5]
0.8493 0.04673 0.003954 0.9 VDD 181.003,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[6]
0.8508 0.04468 0.004528 0.9 VDD 179.833,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[7]
0.8483 0.04666 0.005042 0.9 VDD 180.193,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[8]
0.8506 0.04574 0.003696 0.9 VDD 178.123,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[9]
0.8499 0.04574 0.004371 0.9 VDD 178.123,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[10]
0.8511 0.04537 0.003533 0.9 VDD 175.963,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[11]
0.8513 0.04539 0.003279 0.9 VDD 176.053,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[12]
0.8523 0.04418 0.003518 0.9 VDD 176.053,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[13]
0.8508 0.04481 0.004347 0.9 VDD 179.023,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[14]
0.8509 0.04448 0.004583 0.9 VDD 180.103,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[15]
0.8515 0.04406 0.004397 0.9 VDD 178.753,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[16]
0.8521 0.04445 0.003399 0.9 VDD 175.963,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[17]
0.8522 0.04393 0.003915 0.9 VDD 176.683,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[18]
0.8519 0.04444 0.003623 0.9 VDD 175.873,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[19]
0.8531 0.04315 0.003745 0.9 VDD 177.043,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[20]
0.8527 0.0435 0.003776 0.9 VDD 173.533,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[21]
0.8523 0.04317 0.004501 0.9 VDD 171.823,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[22]
0.8533 0.04246 0.004263 0.9 VDD 171.733,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[23]
0.8506 0.0439 0.005547 0.9 VDD 168.493,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[24]
0.8495 0.04453 0.005919 0.9 VDD 167.053,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[25]
0.8505 0.04432 0.005224 0.9 VDD 167.683,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[26]
0.8507 0.04485 0.004484 0.9 VDD 167.053,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[27]
0.8518 0.04386 0.004356 0.9 VDD 170.023,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[28]
0.8503 0.04543 0.004265 0.9 VDD 166.783,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[29]
0.852 0.04386 0.004098 0.9 VDD 170.023,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[30]
0.8518 0.04434 0.003857 0.9 VDD 170.113,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/address_counter_reg[31]
0.8502 0.04426 0.005517 0.9 VDD 193.153,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[3]
0.8509 0.04503 0.004096 0.9 VDD 192.793,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[2]
0.8498 0.04475 0.005433 0.9 VDD 193.513,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[1]
0.8488 0.04543 0.005793 0.9 VDD 191.623,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/operation_reg[0]
0.8519 0.0447 0.003434 0.9 VDD 201.973,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[2]
0.8518 0.04506 0.003102 0.9 VDD 201.973,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/module_state_reg[1]
0.8519 0.04551 0.002594 0.9 VDD 201.343,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[1]
0.8511 0.04621 0.00273 0.9 VDD 201.253,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[2]
0.8511 0.04601 0.002927 0.9 VDD 198.823,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[3]
0.8508 0.04574 0.003447 0.9 VDD 196.843,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[4]
0.851 0.04562 0.003346 0.9 VDD 196.213,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/bit_count_reg[5]
0.8504 0.04543 0.004167 0.9 VDD 207.823,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[15]
0.8501 0.04532 0.004592 0.9 VDD 210.613,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[14]
0.8502 0.04472 0.005046 0.9 VDD 215.293,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[13]
0.8522 0.04373 0.004061 0.9 VDD 219.343,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[12]
0.8526 0.04344 0.003956 0.9 VDD 221.953,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[11]
0.8529 0.04397 0.003089 0.9 VDD 225.823,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[10]
0.8527 0.04412 0.003145 0.9 VDD 223.843,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[9]
0.8524 0.04439 0.003217 0.9 VDD 227.173,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[8]
0.8524 0.04443 0.003197 0.9 VDD 228.523,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[7]
0.8523 0.04441 0.0033 0.9 VDD 229.603,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[6]
0.8527 0.04398 0.003365 0.9 VDD 230.323,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[5]
0.8524 0.04404 0.003558 0.9 VDD 229.873,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[4]
0.8528 0.04341 0.003787 0.9 VDD 230.863,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[3]
0.8525 0.04352 0.003994 0.9 VDD 230.773,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[2]
0.8536 0.04251 0.003884 0.9 VDD 231.133,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[1]
0.8536 0.04264 0.003729 0.9 VDD 231.313,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/word_count_reg[0]
0.8511 0.04392 0.004971 0.9 VDD 192.253,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[0]
0.851 0.04465 0.004343 0.9 VDD 165.613,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[32]
0.8498 0.04521 0.005005 0.9 VDD 165.793,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[32]
0.8492 0.04563 0.005189 0.9 VDD 163.903,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[31]
0.849 0.04535 0.005686 0.9 VDD 163.903,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[31]
0.8506 0.04478 0.004632 0.9 VDD 164.263,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[30]
0.8499 0.04453 0.005554 0.9 VDD 163.453,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[30]
0.8498 0.045 0.005201 0.9 VDD 163.633,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[29]
0.8518 0.04319 0.005011 0.9 VDD 164.893,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[29]
0.8498 0.04514 0.005097 0.9 VDD 165.613,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[28]
0.8524 0.0429 0.004719 0.9 VDD 166.333,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[28]
0.8506 0.04406 0.005391 0.9 VDD 165.613,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[27]
0.8517 0.04309 0.005199 0.9 VDD 166.693,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[27]
0.8513 0.0433 0.005402 0.9 VDD 165.523,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[26]
0.8508 0.04338 0.005767 0.9 VDD 165.883,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[26]
0.8507 0.04417 0.005155 0.9 VDD 165.163,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[25]
0.8509 0.04398 0.005152 0.9 VDD 161.473,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[25]
0.8496 0.04484 0.005533 0.9 VDD 161.293,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[24]
0.8516 0.04344 0.004946 0.9 VDD 160.933,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[24]
0.8499 0.04477 0.005343 0.9 VDD 161.923,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[23]
0.8495 0.04472 0.005738 0.9 VDD 161.203,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[23]
0.8506 0.04382 0.005572 0.9 VDD 162.643,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[22]
0.8499 0.04406 0.006009 0.9 VDD 163.723,106.512 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[22]
0.8537 0.04213 0.004197 0.9 VDD 171.823,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[21]
0.8523 0.04287 0.004875 0.9 VDD 164.263,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[21]
0.8489 0.04584 0.005314 0.9 VDD 163.093,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[20]
0.8513 0.04355 0.005147 0.9 VDD 162.553,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[20]
0.8478 0.04587 0.006311 0.9 VDD 161.473,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[19]
0.8512 0.04393 0.004872 0.9 VDD 158.683,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[19]
0.8491 0.04519 0.005711 0.9 VDD 162.283,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[18]
0.8515 0.04391 0.004556 0.9 VDD 155.623,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[18]
0.8498 0.04525 0.004927 0.9 VDD 155.173,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[17]
0.8516 0.04386 0.004589 0.9 VDD 155.443,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[17]
0.8494 0.04588 0.004756 0.9 VDD 154.633,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[16]
0.8509 0.04464 0.004434 0.9 VDD 154.813,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[16]
0.8499 0.04577 0.004373 0.9 VDD 153.913,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[15]
0.8521 0.04424 0.003688 0.9 VDD 152.293,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[15]
0.8511 0.04531 0.003628 0.9 VDD 151.843,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[14]
0.8528 0.04393 0.003255 0.9 VDD 150.853,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[14]
0.8513 0.04496 0.003701 0.9 VDD 152.023,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[13]
0.8534 0.04332 0.003259 0.9 VDD 150.853,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[13]
0.8517 0.04493 0.003365 0.9 VDD 151.843,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[12]
0.8539 0.04293 0.003171 0.9 VDD 148.783,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[12]
0.8514 0.0453 0.003271 0.9 VDD 151.573,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[11]
0.854 0.04271 0.003337 0.9 VDD 147.613,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[11]
0.8519 0.04524 0.002844 0.9 VDD 151.303,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[10]
0.8532 0.04374 0.003054 0.9 VDD 148.873,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[10]
0.852 0.04543 0.002609 0.9 VDD 150.943,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[9]
0.853 0.04397 0.003031 0.9 VDD 147.883,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[9]
0.8523 0.04463 0.003022 0.9 VDD 152.023,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[8]
0.8532 0.04392 0.002897 0.9 VDD 147.613,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[8]
0.8528 0.04491 0.00226 0.9 VDD 148.873,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[7]
0.8534 0.04399 0.00261 0.9 VDD 147.253,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[7]
0.8528 0.04497 0.00226 0.9 VDD 148.873,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[6]
0.8529 0.04457 0.002517 0.9 VDD 148.873,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[6]
0.8519 0.0456 0.002517 0.9 VDD 151.753,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[5]
0.8529 0.04427 0.002827 0.9 VDD 148.873,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[5]
0.8514 0.04569 0.002909 0.9 VDD 152.203,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[4]
0.8517 0.04501 0.003267 0.9 VDD 150.853,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[4]
0.8514 0.04569 0.002933 0.9 VDD 152.293,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[3]
0.8504 0.04554 0.004061 0.9 VDD 152.743,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[3]
0.8486 0.04604 0.005379 0.9 VDD 156.883,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[2]
0.8506 0.04509 0.004292 0.9 VDD 154.363,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[2]
0.8497 0.04549 0.004853 0.9 VDD 156.883,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/internal_reg_error_reg[1]
0.8505 0.04478 0.004701 0.9 VDD 156.073,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[1]
0.8511 0.04382 0.005087 0.9 VDD 191.263,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/data_out_shift_reg_reg[0]
0.8524 0.04489 0.002707 0.9 VDD 200.263,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U4
0.8527 0.04448 0.002832 0.9 VDD 199.678,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U5
0.8528 0.04413 0.003061 0.9 VDD 193.108,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U6
0.8516 0.04424 0.004166 0.9 VDD 191.938,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U8
0.8525 0.04442 0.003074 0.9 VDD 191.128,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U9
0.8528 0.04417 0.003066 0.9 VDD 192.748,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U11
0.8525 0.0444 0.003075 0.9 VDD 191.488,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U13
0.8524 0.04509 0.002542 0.9 VDD 200.803,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U14
0.8521 0.04464 0.003223 0.9 VDD 200.218,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U15
0.8525 0.04484 0.002622 0.9 VDD 199.678,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U17
0.8526 0.04478 0.002662 0.9 VDD 199.183,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U18
0.8534 0.04284 0.003799 0.9 VDD 197.428,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U19
0.8529 0.04412 0.002936 0.9 VDD 197.563,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U21
0.8524 0.04485 0.002704 0.9 VDD 197.248,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U22
0.8514 0.04525 0.003319 0.9 VDD 197.338,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U23
0.8531 0.04372 0.003143 0.9 VDD 199.633,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U24
0.8512 0.0451 0.003738 0.9 VDD 202.288,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U25
0.8531 0.04341 0.003457 0.9 VDD 231.628,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U27
0.8527 0.04337 0.003968 0.9 VDD 231.268,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U28
0.8528 0.04329 0.003926 0.9 VDD 232.033,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U29
0.853 0.04325 0.003753 0.9 VDD 231.538,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U30
0.8532 0.04328 0.003512 0.9 VDD 231.133,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U31
0.8525 0.04395 0.00352 0.9 VDD 230.908,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U32
0.8528 0.04396 0.003273 0.9 VDD 230.593,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U33
0.8527 0.04399 0.003341 0.9 VDD 229.288,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U34
0.8527 0.04399 0.003281 0.9 VDD 228.973,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U35
0.8527 0.044 0.003271 0.9 VDD 228.658,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U36
0.8528 0.044 0.003245 0.9 VDD 227.893,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U37
0.8528 0.04399 0.003233 0.9 VDD 227.578,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U38
0.8528 0.04399 0.003221 0.9 VDD 227.263,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U39
0.8529 0.04397 0.003158 0.9 VDD 225.868,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U40
0.853 0.0439 0.003061 0.9 VDD 224.833,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U41
0.853 0.04417 0.002856 0.9 VDD 224.428,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U42
0.8528 0.04427 0.00292 0.9 VDD 225.643,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U43
0.853 0.04408 0.002931 0.9 VDD 223.618,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U44
0.853 0.04393 0.003031 0.9 VDD 222.493,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U45
0.8531 0.04372 0.003159 0.9 VDD 221.008,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U46
0.8522 0.04399 0.00377 0.9 VDD 219.343,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U47
0.8515 0.04439 0.004101 0.9 VDD 215.338,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U48
0.8506 0.04519 0.004157 0.9 VDD 210.523,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U49
0.8498 0.04524 0.004928 0.9 VDD 210.028,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U50
0.8505 0.04534 0.004168 0.9 VDD 208.903,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U51
0.8527 0.04446 0.002859 0.9 VDD 199.183,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U52
0.8523 0.04462 0.003052 0.9 VDD 200.038,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U53
0.853 0.04386 0.003152 0.9 VDD 199.993,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U56
0.8522 0.04464 0.003114 0.9 VDD 200.218,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U57
0.8524 0.04454 0.003025 0.9 VDD 199.633,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U58
0.8534 0.04261 0.004013 0.9 VDD 196.528,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U59
0.8513 0.04503 0.003691 0.9 VDD 201.928,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U63
0.8534 0.04309 0.003558 0.9 VDD 198.418,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U64
0.8541 0.04221 0.003715 0.9 VDD 196.978,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U65
0.8536 0.0427 0.003731 0.9 VDD 196.888,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U66
0.8531 0.04396 0.002969 0.9 VDD 196.798,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U67
0.8522 0.04504 0.002716 0.9 VDD 201.748,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U69
0.8526 0.04478 0.002625 0.9 VDD 199.183,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U70
0.8524 0.04336 0.004251 0.9 VDD 197.023,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U72
0.8524 0.04452 0.003039 0.9 VDD 193.063,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U73
0.8521 0.04542 0.002467 0.9 VDD 199.678,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U74
0.8525 0.04502 0.002467 0.9 VDD 199.678,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U75
0.8524 0.04502 0.002622 0.9 VDD 199.678,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U76
0.8528 0.04456 0.002685 0.9 VDD 192.028,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U77
0.8523 0.04486 0.002792 0.9 VDD 197.383,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U78
0.8524 0.04479 0.002854 0.9 VDD 196.438,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U79
0.8524 0.04456 0.003 0.9 VDD 191.983,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U80
0.8516 0.04534 0.003035 0.9 VDD 198.418,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U81
0.8526 0.04432 0.003066 0.9 VDD 192.748,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U82
0.8518 0.0453 0.002863 0.9 VDD 195.403,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U83
0.8523 0.04483 0.002852 0.9 VDD 195.538,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U84
0.8523 0.04482 0.002903 0.9 VDD 195.628,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U85
0.8526 0.04397 0.003394 0.9 VDD 197.428,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U87
0.8525 0.044 0.003467 0.9 VDD 196.978,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U88
0.8529 0.04363 0.003485 0.9 VDD 198.958,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U89
0.8531 0.04427 0.002651 0.9 VDD 197.743,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U92
0.8529 0.04409 0.003002 0.9 VDD 195.853,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U93
0.8515 0.04378 0.004759 0.9 VDD 195.718,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U94
0.8519 0.04387 0.004251 0.9 VDD 197.023,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U95
0.8528 0.04435 0.002886 0.9 VDD 198.643,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U96
0.8524 0.04443 0.003127 0.9 VDD 199.048,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U97
0.8525 0.04437 0.003127 0.9 VDD 199.048,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U98
0.8515 0.04454 0.003928 0.9 VDD 194.008,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U100
0.8522 0.04445 0.003305 0.9 VDD 199.408,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U101
0.8526 0.04454 0.002837 0.9 VDD 199.588,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U102
0.8525 0.04463 0.002891 0.9 VDD 200.083,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U103
0.8521 0.04478 0.003112 0.9 VDD 200.848,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U104
0.8528 0.04458 0.002655 0.9 VDD 200.668,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U105
0.8531 0.04392 0.003023 0.9 VDD 195.088,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U106
0.8527 0.04375 0.00354 0.9 VDD 196.528,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U107
0.8529 0.04444 0.002622 0.9 VDD 199.318,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U108
0.8519 0.04475 0.003336 0.9 VDD 200.668,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U109
0.853 0.0438 0.003234 0.9 VDD 200.263,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U110
0.8515 0.04493 0.003538 0.9 VDD 201.478,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U112
0.8525 0.04393 0.003544 0.9 VDD 201.298,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U113
0.8537 0.04221 0.004126 0.9 VDD 195.583,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U114
0.8534 0.04261 0.00395 0.9 VDD 195.628,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U116
0.8535 0.04302 0.003507 0.9 VDD 198.148,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U117
0.8521 0.04418 0.003754 0.9 VDD 198.283,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U119
0.8527 0.04351 0.003825 0.9 VDD 198.103,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U120
0.8519 0.04478 0.003328 0.9 VDD 200.848,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U121
0.8526 0.04466 0.002743 0.9 VDD 198.103,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U122
0.8524 0.04456 0.003009 0.9 VDD 200.488,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U123
0.8529 0.04448 0.002662 0.9 VDD 196.618,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U124
0.8527 0.04451 0.002825 0.9 VDD 196.888,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U125
0.8523 0.04494 0.00272 0.9 VDD 198.418,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U126
0.8522 0.04398 0.003847 0.9 VDD 194.548,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U127
0.8527 0.04442 0.002893 0.9 VDD 195.808,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U128
0.8526 0.04403 0.003356 0.9 VDD 200.668,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U130
0.8507 0.04492 0.004392 0.9 VDD 190.678,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U131
0.8514 0.04496 0.003646 0.9 VDD 201.793,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U132
0.8526 0.0447 0.002737 0.9 VDD 202.153,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U133
0.8531 0.04362 0.003264 0.9 VDD 198.868,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U135
0.8531 0.0437 0.003194 0.9 VDD 199.318,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U136
0.8526 0.04437 0.003073 0.9 VDD 191.893,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U137
0.8529 0.04437 0.002685 0.9 VDD 191.938,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U138
0.8524 0.04388 0.003752 0.9 VDD 219.478,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U139
0.8541 0.04244 0.003445 0.9 VDD 231.988,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U140
0.8527 0.04335 0.003924 0.9 VDD 232.078,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U141
0.8527 0.04398 0.003286 0.9 VDD 230.143,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U142
0.8527 0.04399 0.003296 0.9 VDD 229.468,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U143
0.853 0.04372 0.00327 0.9 VDD 222.988,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U144
0.8513 0.04459 0.004086 0.9 VDD 216.148,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U145
0.8527 0.04373 0.003537 0.9 VDD 221.098,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U146
0.8505 0.0453 0.004166 0.9 VDD 209.398,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U148
0.8506 0.04525 0.004163 0.9 VDD 209.938,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U149
0.8527 0.04461 0.002652 0.9 VDD 197.653,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U150
0.8528 0.04436 0.00289 0.9 VDD 198.553,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U152
0.8529 0.04419 0.002962 0.9 VDD 196.978,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U153
0.8533 0.04333 0.003415 0.9 VDD 197.878,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U154
0.8534 0.04307 0.003564 0.9 VDD 196.888,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U155
0.8528 0.04297 0.004225 0.9 VDD 195.628,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U156
0.852 0.04381 0.004169 0.9 VDD 192.658,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U157
0.8531 0.04424 0.002679 0.9 VDD 193.963,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U158
0.8527 0.04421 0.003042 0.9 VDD 194.278,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U159
0.8507 0.04415 0.005195 0.9 VDD 189.373,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U161
0.8509 0.04456 0.004544 0.9 VDD 166.198,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U162
0.8504 0.0448 0.004763 0.9 VDD 156.343,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U163
0.8507 0.04418 0.005125 0.9 VDD 190.678,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U164
0.8526 0.04352 0.003839 0.9 VDD 171.418,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U165
0.8512 0.04454 0.004226 0.9 VDD 154.138,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U166
0.8509 0.04467 0.004453 0.9 VDD 155.038,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U167
0.851 0.04477 0.004177 0.9 VDD 153.058,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U168
0.8505 0.04499 0.004508 0.9 VDD 153.958,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U169
0.8524 0.04431 0.003302 0.9 VDD 151.168,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U170
0.8516 0.04455 0.003816 0.9 VDD 152.158,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U171
0.8526 0.04465 0.002709 0.9 VDD 149.818,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U172
0.8532 0.04395 0.002808 0.9 VDD 149.728,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U173
0.8525 0.04485 0.002607 0.9 VDD 149.908,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U174
0.8529 0.0445 0.002607 0.9 VDD 149.908,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U175
0.8527 0.04463 0.002689 0.9 VDD 149.098,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U176
0.8535 0.04425 0.002256 0.9 VDD 149.188,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U177
0.853 0.04411 0.002909 0.9 VDD 147.478,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U178
0.8534 0.04402 0.00261 0.9 VDD 147.208,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U179
0.8532 0.04391 0.00291 0.9 VDD 147.748,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U180
0.8531 0.04396 0.00291 0.9 VDD 147.748,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U181
0.8536 0.04325 0.003147 0.9 VDD 148.288,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U182
0.8534 0.0434 0.003233 0.9 VDD 147.748,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U183
0.8536 0.04315 0.003276 0.9 VDD 147.928,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U184
0.8535 0.04354 0.002996 0.9 VDD 149.368,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U185
0.854 0.0427 0.003268 0.9 VDD 148.198,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U186
0.8539 0.04267 0.003387 0.9 VDD 147.478,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U187
0.8533 0.04333 0.003382 0.9 VDD 150.898,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U188
0.854 0.04308 0.002908 0.9 VDD 149.818,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U189
0.8534 0.04325 0.003322 0.9 VDD 151.078,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U190
0.8536 0.0432 0.003216 0.9 VDD 150.718,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U191
0.8528 0.04347 0.00378 0.9 VDD 152.608,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U192
0.8532 0.04332 0.003438 0.9 VDD 151.528,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U193
0.8517 0.04436 0.003914 0.9 VDD 153.058,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U194
0.8519 0.04429 0.00378 0.9 VDD 152.608,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U195
0.8522 0.04367 0.00409 0.9 VDD 154.048,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U196
0.852 0.04369 0.004261 0.9 VDD 154.228,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U197
0.8517 0.0439 0.004376 0.9 VDD 155.398,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U198
0.8519 0.0438 0.0043 0.9 VDD 155.038,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U199
0.8513 0.04393 0.004752 0.9 VDD 157.198,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U200
0.8514 0.04392 0.00464 0.9 VDD 156.658,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U201
0.8513 0.0438 0.004915 0.9 VDD 159.988,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U202
0.8511 0.04385 0.005062 0.9 VDD 159.538,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U203
0.8519 0.04315 0.004912 0.9 VDD 162.598,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U204
0.8516 0.04353 0.00491 0.9 VDD 162.688,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U205
0.8506 0.04396 0.005464 0.9 VDD 164.038,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U206
0.8516 0.0429 0.005464 0.9 VDD 164.038,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U207
0.8513 0.04312 0.005587 0.9 VDD 162.778,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U208
0.85 0.04436 0.005604 0.9 VDD 162.598,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U209
0.8514 0.04365 0.004934 0.9 VDD 161.518,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U210
0.8509 0.04337 0.005725 0.9 VDD 161.338,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U211
0.8512 0.04371 0.00513 0.9 VDD 160.978,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U212
0.8513 0.04374 0.004936 0.9 VDD 160.618,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U213
0.8517 0.04336 0.004886 0.9 VDD 163.768,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U214
0.8517 0.04343 0.004897 0.9 VDD 163.318,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U215
0.8523 0.04245 0.005258 0.9 VDD 166.108,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U216
0.8512 0.04348 0.005313 0.9 VDD 165.568,107.088 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U217
0.8528 0.04249 0.00475 0.9 VDD 165.928,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U218
0.8518 0.04277 0.005402 0.9 VDD 164.668,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U219
0.8519 0.04321 0.004838 0.9 VDD 164.758,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U220
0.8521 0.04298 0.004898 0.9 VDD 165.928,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U221
0.8511 0.04377 0.005123 0.9 VDD 162.958,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U222
0.851 0.04384 0.005147 0.9 VDD 162.508,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U223
0.8501 0.04457 0.005304 0.9 VDD 163.228,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U224
0.8503 0.04447 0.005262 0.9 VDD 163.768,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U225
0.8494 0.04495 0.005686 0.9 VDD 163.858,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U226
0.8495 0.04486 0.005658 0.9 VDD 164.308,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U227
0.8541 0.04247 0.003419 0.9 VDD 198.643,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U228
0.8537 0.04204 0.004263 0.9 VDD 194.908,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U231
0.854 0.04227 0.003767 0.9 VDD 197.338,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U232
0.8532 0.04261 0.004225 0.9 VDD 195.628,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U233
0.8532 0.04414 0.002672 0.9 VDD 195.268,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U234
0.8528 0.04447 0.002678 0.9 VDD 194.323,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U235
0.8518 0.04395 0.004237 0.9 VDD 192.118,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U236
0.8546 0.04171 0.003721 0.9 VDD 230.413,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U237
0.8536 0.04255 0.003838 0.9 VDD 232.033,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U238
0.8535 0.04263 0.003873 0.9 VDD 231.358,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U239
0.8534 0.04269 0.003882 0.9 VDD 230.503,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U240
0.854 0.04249 0.003465 0.9 VDD 231.358,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U241
0.853 0.04348 0.003473 0.9 VDD 231.088,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U242
0.854 0.04253 0.003484 0.9 VDD 230.683,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U243
0.8527 0.04333 0.003949 0.9 VDD 231.628,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U244
0.8526 0.04342 0.003994 0.9 VDD 230.593,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U245
0.8529 0.04329 0.003776 0.9 VDD 231.088,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U246
0.8529 0.04334 0.003759 0.9 VDD 229.963,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U247
0.8527 0.04398 0.003358 0.9 VDD 230.548,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U248
0.8526 0.04405 0.003353 0.9 VDD 229.783,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U249
0.8527 0.04399 0.003326 0.9 VDD 228.748,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U250
0.8526 0.04408 0.003324 0.9 VDD 228.703,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U251
0.8527 0.044 0.003259 0.9 VDD 228.298,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U252
0.8527 0.044 0.0033 0.9 VDD 227.983,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U253
0.8528 0.04399 0.003196 0.9 VDD 226.948,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U254
0.8527 0.04399 0.003265 0.9 VDD 227.083,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U255
0.8531 0.04384 0.003101 0.9 VDD 224.068,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U256
0.8528 0.04373 0.003461 0.9 VDD 223.663,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U257
0.8528 0.04426 0.002915 0.9 VDD 225.598,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U258
0.853 0.04394 0.003109 0.9 VDD 225.373,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U259
0.8527 0.04387 0.003399 0.9 VDD 222.088,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U260
0.853 0.04354 0.003457 0.9 VDD 221.683,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U261
0.8513 0.04402 0.00465 0.9 VDD 218.893,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U262
0.8501 0.04488 0.005055 0.9 VDD 213.718,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U263
0.851 0.04488 0.004122 0.9 VDD 213.763,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U264
0.8497 0.04535 0.004938 0.9 VDD 210.298,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U265
0.8497 0.0454 0.004916 0.9 VDD 209.713,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U266
0.8498 0.04535 0.004882 0.9 VDD 208.858,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U267
0.8497 0.04543 0.004834 0.9 VDD 207.823,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U268
0.851 0.0457 0.003283 0.9 VDD 196.528,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U269
0.8518 0.04541 0.002756 0.9 VDD 199.363,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U270
0.8517 0.04566 0.002648 0.9 VDD 199.003,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U272
0.8518 0.04563 0.002608 0.9 VDD 200.398,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U275
0.8516 0.04568 0.002755 0.9 VDD 197.518,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U276
0.8515 0.0457 0.002841 0.9 VDD 196.258,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U277
0.8513 0.04597 0.002755 0.9 VDD 197.518,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U278
0.8511 0.04583 0.003091 0.9 VDD 197.473,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U279
0.8515 0.04566 0.002805 0.9 VDD 198.868,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U280
0.8517 0.04563 0.00267 0.9 VDD 200.578,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U281
0.8517 0.04561 0.002732 0.9 VDD 201.298,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U282
0.8518 0.04548 0.002707 0.9 VDD 200.668,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U283
0.8529 0.04319 0.003863 0.9 VDD 194.863,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U284
0.8532 0.04383 0.003003 0.9 VDD 195.808,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U285
0.8526 0.04381 0.003611 0.9 VDD 196.078,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U286
0.8525 0.04382 0.003681 0.9 VDD 195.628,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U287
0.8518 0.04411 0.004044 0.9 VDD 193.603,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U288
0.8527 0.04321 0.004122 0.9 VDD 179.788,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U289
0.8525 0.04281 0.004646 0.9 VDD 187.483,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U291
0.8523 0.04304 0.004656 0.9 VDD 187.798,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U292
0.8518 0.04312 0.005113 0.9 VDD 190.993,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U293
0.8515 0.04359 0.004889 0.9 VDD 190.948,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U294
0.8512 0.04379 0.004972 0.9 VDD 190.003,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U295
0.8516 0.04378 0.004573 0.9 VDD 190.048,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U296
0.8512 0.0445 0.004339 0.9 VDD 183.028,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U297
0.8502 0.04476 0.005002 0.9 VDD 184.198,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U298
0.8506 0.0445 0.004891 0.9 VDD 182.353,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U299
0.8505 0.0445 0.004959 0.9 VDD 183.028,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U300
0.8515 0.04394 0.004552 0.9 VDD 190.588,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U301
0.8531 0.04325 0.003698 0.9 VDD 195.988,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U302
0.852 0.04298 0.005004 0.9 VDD 185.503,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U305
0.8524 0.04297 0.004583 0.9 VDD 185.638,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U306
0.851 0.04403 0.005013 0.9 VDD 184.378,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U307
0.8525 0.04337 0.004166 0.9 VDD 180.148,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U308
0.851 0.04404 0.004987 0.9 VDD 183.973,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U309
0.851 0.04405 0.004941 0.9 VDD 183.298,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U310
0.8524 0.04327 0.004346 0.9 VDD 178.528,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U311
0.8514 0.04407 0.004577 0.9 VDD 179.788,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U312
0.8513 0.04407 0.004589 0.9 VDD 180.463,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U313
0.8512 0.04407 0.004715 0.9 VDD 180.598,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U314
0.8525 0.04335 0.004123 0.9 VDD 179.788,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U315
0.8511 0.04406 0.00487 0.9 VDD 182.623,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U317
0.851 0.04406 0.00497 0.9 VDD 182.578,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U318
0.8509 0.04405 0.005076 0.9 VDD 183.478,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U319
0.8534 0.04247 0.004169 0.9 VDD 179.158,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U320
0.8532 0.04244 0.004337 0.9 VDD 180.193,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U322
0.8532 0.04244 0.004393 0.9 VDD 180.058,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U323
0.8527 0.04321 0.004054 0.9 VDD 179.248,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U324
0.8525 0.0432 0.004349 0.9 VDD 181.813,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U326
0.8524 0.04316 0.004432 0.9 VDD 182.668,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U327
0.8526 0.04322 0.004166 0.9 VDD 180.148,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U328
0.8521 0.04338 0.004498 0.9 VDD 183.793,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U330
0.8524 0.04311 0.004485 0.9 VDD 183.568,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U331
0.8528 0.04227 0.0049 0.9 VDD 184.783,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U334
0.8528 0.04227 0.004941 0.9 VDD 184.738,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U335
0.8521 0.04315 0.004758 0.9 VDD 182.848,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U336
0.8487 0.04525 0.00606 0.9 VDD 189.238,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U337
0.8503 0.04464 0.005053 0.9 VDD 185.098,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U338
0.8482 0.04572 0.006121 0.9 VDD 186.223,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U339
0.8508 0.04464 0.004514 0.9 VDD 186.268,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U340
0.8503 0.04472 0.005018 0.9 VDD 184.468,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U341
0.8508 0.04404 0.005138 0.9 VDD 184.018,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U342
0.8502 0.04475 0.005015 0.9 VDD 183.613,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U343
0.8502 0.04474 0.005078 0.9 VDD 184.288,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U344
0.851 0.04447 0.004484 0.9 VDD 185.188,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U345
0.8511 0.04442 0.004523 0.9 VDD 186.133,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U347
0.8504 0.04444 0.005163 0.9 VDD 185.908,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U348
0.8504 0.04439 0.005193 0.9 VDD 186.718,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U349
0.8503 0.04452 0.00522 0.9 VDD 188.023,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U350
0.8502 0.04457 0.005213 0.9 VDD 187.348,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U351
0.8502 0.04464 0.005173 0.9 VDD 186.178,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U352
0.8511 0.04439 0.004548 0.9 VDD 186.808,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U353
0.8521 0.04412 0.003785 0.9 VDD 194.953,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U354
0.8517 0.04381 0.004524 0.9 VDD 191.308,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U355
0.853 0.04349 0.003536 0.9 VDD 198.508,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U356
0.8521 0.04339 0.004553 0.9 VDD 194.188,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U357
0.8525 0.04443 0.003072 0.9 VDD 190.768,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U358
0.8526 0.04428 0.003075 0.9 VDD 191.533,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U359
0.8524 0.04461 0.002973 0.9 VDD 185.908,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U360
0.8524 0.0446 0.002987 0.9 VDD 186.313,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U362
0.8524 0.04458 0.003027 0.9 VDD 187.663,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U363
0.8524 0.04455 0.003018 0.9 VDD 187.303,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U364
0.8524 0.04464 0.002946 0.9 VDD 185.188,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U365
0.8512 0.04469 0.004124 0.9 VDD 183.028,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U367
0.8491 0.04586 0.005027 0.9 VDD 180.148,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U369
0.8516 0.04459 0.003818 0.9 VDD 178.978,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U371
0.8519 0.04435 0.003708 0.9 VDD 176.728,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U373
0.8516 0.04445 0.003954 0.9 VDD 177.628,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U375
0.8513 0.04481 0.00386 0.9 VDD 178.978,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U377
0.8517 0.04441 0.003873 0.9 VDD 179.068,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U378
0.8516 0.04444 0.003937 0.9 VDD 179.518,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U379
0.8515 0.04448 0.004019 0.9 VDD 180.103,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U380
0.8517 0.04404 0.004215 0.9 VDD 178.438,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U382
0.8522 0.04331 0.00446 0.9 VDD 179.113,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U383
0.8521 0.04397 0.003951 0.9 VDD 177.268,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U384
0.8513 0.04464 0.004012 0.9 VDD 177.538,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U385
0.8518 0.0446 0.003589 0.9 VDD 177.178,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U386
0.8515 0.04459 0.00392 0.9 VDD 177.133,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U387
0.8515 0.04476 0.003794 0.9 VDD 178.528,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U388
0.8515 0.04407 0.004408 0.9 VDD 179.383,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U389
0.8528 0.04317 0.00401 0.9 VDD 177.088,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U391
0.8526 0.04323 0.004189 0.9 VDD 177.853,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U392
0.8516 0.04433 0.004026 0.9 VDD 177.898,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U393
0.8518 0.0443 0.00393 0.9 VDD 177.538,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U394
0.852 0.04432 0.003679 0.9 VDD 177.763,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U395
0.8533 0.04306 0.003614 0.9 VDD 175.648,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U396
0.8528 0.04376 0.003473 0.9 VDD 175.378,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U397
0.8529 0.04371 0.003427 0.9 VDD 175.018,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U398
0.8536 0.04302 0.003369 0.9 VDD 175.153,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U399
0.8522 0.04438 0.003471 0.9 VDD 176.998,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U400
0.852 0.04444 0.003588 0.9 VDD 177.583,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U401
0.8522 0.04428 0.003556 0.9 VDD 176.188,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U402
0.8523 0.04424 0.003442 0.9 VDD 175.828,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U403
0.8523 0.04431 0.003352 0.9 VDD 176.413,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U404
0.8514 0.0445 0.004073 0.9 VDD 178.078,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U405
0.8515 0.04436 0.004156 0.9 VDD 178.393,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U406
0.853 0.04312 0.003849 0.9 VDD 176.458,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U408
0.853 0.04319 0.003784 0.9 VDD 177.313,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U409
0.8504 0.0458 0.003843 0.9 VDD 179.158,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U410
0.8517 0.04455 0.003754 0.9 VDD 178.528,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U411
0.8512 0.04455 0.004203 0.9 VDD 178.573,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U412
0.8537 0.04268 0.003643 0.9 VDD 173.218,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U413
0.8535 0.04296 0.003515 0.9 VDD 174.478,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U414
0.8532 0.04287 0.003917 0.9 VDD 173.398,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U415
0.8535 0.04287 0.003597 0.9 VDD 173.443,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U416
0.8502 0.04585 0.003942 0.9 VDD 179.878,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U417
0.85 0.04591 0.004092 0.9 VDD 181.003,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U418
0.849 0.04588 0.005101 0.9 VDD 180.418,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U419
0.8501 0.04588 0.004015 0.9 VDD 180.418,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U420
0.8513 0.0447 0.004009 0.9 VDD 180.373,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U421
0.8529 0.04276 0.004352 0.9 VDD 172.228,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U423
0.8527 0.04268 0.004644 0.9 VDD 171.373,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U424
0.8488 0.04591 0.005291 0.9 VDD 181.138,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U425
0.8486 0.04594 0.005421 0.9 VDD 181.633,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U426
0.8524 0.04468 0.002876 0.9 VDD 183.568,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U427
0.8512 0.04468 0.004167 0.9 VDD 183.568,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U428
0.8497 0.04593 0.004363 0.9 VDD 183.523,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U429
0.8531 0.04262 0.004252 0.9 VDD 170.158,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U430
0.8533 0.04271 0.00395 0.9 VDD 171.688,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U431
0.8536 0.04233 0.004075 0.9 VDD 171.058,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U432
0.8536 0.04202 0.00435 0.9 VDD 171.283,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U433
0.8511 0.04465 0.004271 0.9 VDD 184.918,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U434
0.8492 0.04653 0.004309 0.9 VDD 186.583,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U435
0.8519 0.04366 0.004475 0.9 VDD 168.988,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U437
0.8528 0.04302 0.004226 0.9 VDD 170.293,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U438
0.8511 0.04459 0.004307 0.9 VDD 186.448,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U439
0.8511 0.04458 0.004311 0.9 VDD 186.808,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U440
0.8492 0.04645 0.004314 0.9 VDD 187.168,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U441
0.8512 0.0445 0.00432 0.9 VDD 188.293,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U442
0.8524 0.04455 0.00304 0.9 VDD 188.293,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U443
0.8524 0.04453 0.00303 0.9 VDD 187.798,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U444
0.8512 0.04453 0.004318 0.9 VDD 187.798,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U445
0.8512 0.04446 0.004321 0.9 VDD 188.923,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U446
0.8519 0.04545 0.002643 0.9 VDD 200.173,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U447
0.8507 0.04447 0.004813 0.9 VDD 167.188,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U448
0.8512 0.04362 0.005145 0.9 VDD 167.008,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U449
0.8514 0.0437 0.004894 0.9 VDD 166.738,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U450
0.852 0.04335 0.004687 0.9 VDD 167.863,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U451
0.8525 0.04446 0.003051 0.9 VDD 188.968,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U453
0.8525 0.04442 0.003061 0.9 VDD 189.643,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U454
0.8511 0.04461 0.004301 0.9 VDD 186.088,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U455
0.8511 0.04463 0.004291 0.9 VDD 185.503,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U456
0.8507 0.04408 0.005214 0.9 VDD 167.728,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U458
0.8515 0.04367 0.004849 0.9 VDD 169.303,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U459
0.8509 0.04424 0.004811 0.9 VDD 167.098,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U460
0.8509 0.04399 0.005131 0.9 VDD 168.088,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U461
0.8514 0.04399 0.004659 0.9 VDD 168.088,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U462
0.8509 0.04446 0.004638 0.9 VDD 168.223,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U463
0.8512 0.04445 0.004328 0.9 VDD 168.268,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U465
0.8517 0.04358 0.004765 0.9 VDD 169.663,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U466
0.8511 0.04438 0.004467 0.9 VDD 167.188,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U467
0.851 0.04446 0.004506 0.9 VDD 166.738,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U468
0.8513 0.04442 0.004238 0.9 VDD 167.008,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U469
0.8516 0.04425 0.004124 0.9 VDD 167.953,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U470
0.8511 0.04476 0.004095 0.9 VDD 168.853,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U472
0.8523 0.04382 0.003841 0.9 VDD 170.203,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U473
0.8519 0.04406 0.003997 0.9 VDD 168.988,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U474
0.8519 0.04398 0.004146 0.9 VDD 169.663,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U475
0.8519 0.0441 0.004007 0.9 VDD 193.468,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U476
0.8503 0.04551 0.004214 0.9 VDD 191.308,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U477
0.8495 0.0447 0.005805 0.9 VDD 191.533,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U478
0.8501 0.04528 0.004578 0.9 VDD 165.478,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/U479
0.8528 0.04281 0.004436 0.9 VDD 212.548,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/FE_RC_17_0
0.8503 0.04481 0.004892 0.9 VDD 208.633,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]
0.8505 0.04475 0.004753 0.9 VDD 209.398,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U3
0.8507 0.04478 0.004569 0.9 VDD 207.688,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i/U5
0.8524 0.04418 0.003379 0.9 VDD 218.083,122.064 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/clk_gate_wr_reg_reg/latch
0.8508 0.04591 0.003264 0.9 VDD 216.823,128.400 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg
0.8512 0.04552 0.00326 0.9 VDD 216.823,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg
0.8514 0.04496 0.003614 0.9 VDD 216.553,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg
0.8516 0.04497 0.003459 0.9 VDD 216.463,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg
0.8516 0.04433 0.004066 0.9 VDD 217.003,121.488 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg
0.852 0.0445 0.00351 0.9 VDD 218.173,123.792 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg
0.8506 0.04549 0.003957 0.9 VDD 217.093,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg
0.8502 0.04586 0.003959 0.9 VDD 217.003,126.096 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg
0.8508 0.04587 0.003278 0.9 VDD 216.913,126.672 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg
0.8507 0.0444 0.004899 0.9 VDD 217.363,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg
0.8546 0.04179 0.003614 0.9 VDD 202.198,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U4
0.8517 0.04412 0.004181 0.9 VDD 217.588,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U7
0.8515 0.04447 0.004067 0.9 VDD 216.958,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U8
0.8516 0.04441 0.004027 0.9 VDD 217.318,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U9
0.8518 0.04426 0.003948 0.9 VDD 217.948,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U10
0.8523 0.04451 0.003189 0.9 VDD 217.948,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U11
0.8515 0.0452 0.003271 0.9 VDD 216.688,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U13
0.8516 0.04525 0.003195 0.9 VDD 215.068,127.824 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U14
0.8515 0.04525 0.003215 0.9 VDD 215.023,127.248 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U15
0.8507 0.04552 0.003826 0.9 VDD 215.203,125.520 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U16
0.8513 0.04552 0.003186 0.9 VDD 214.978,124.944 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U17
0.8522 0.04462 0.003207 0.9 VDD 215.473,124.368 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/U18
0.8524 0.0431 0.004517 0.9 VDD 208.768,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/FE_OFC185_net21950
0.8524 0.04315 0.004425 0.9 VDD 207.103,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/clk_gate_crc_reg/latch
0.8566 0.04022 0.003171 0.9 VDD 202.693,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]
0.8552 0.04049 0.004264 0.9 VDD 210.613,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]
0.8514 0.04426 0.004355 0.9 VDD 206.203,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]
0.8524 0.04307 0.004515 0.9 VDD 205.123,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]
0.8536 0.04203 0.004387 0.9 VDD 211.153,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]
0.8536 0.04215 0.004295 0.9 VDD 209.083,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]
0.8547 0.04133 0.003944 0.9 VDD 205.213,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]
0.8522 0.04297 0.004873 0.9 VDD 211.423,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]
0.853 0.04264 0.004387 0.9 VDD 211.333,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]
0.8555 0.04019 0.004303 0.9 VDD 210.523,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]
0.8527 0.04309 0.004244 0.9 VDD 203.773,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]
0.8518 0.04411 0.004092 0.9 VDD 204.133,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]
0.8509 0.04417 0.004894 0.9 VDD 210.883,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]
0.856 0.04024 0.003812 0.9 VDD 202.873,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]
0.8524 0.04286 0.004778 0.9 VDD 207.463,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]
0.8526 0.04302 0.004348 0.9 VDD 204.313,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]
0.8515 0.04451 0.004032 0.9 VDD 203.593,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]
0.8506 0.04474 0.004696 0.9 VDD 206.473,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]
0.8547 0.04132 0.00394 0.9 VDD 204.853,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]
0.8537 0.04215 0.00413 0.9 VDD 209.263,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]
0.854 0.04204 0.003979 0.9 VDD 205.303,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]
0.8505 0.04466 0.004879 0.9 VDD 210.613,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]
0.8554 0.04031 0.004343 0.9 VDD 208.183,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]
0.8523 0.04317 0.004548 0.9 VDD 205.663,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]
0.8512 0.04428 0.004515 0.9 VDD 208.633,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]
0.8521 0.04297 0.00492 0.9 VDD 211.333,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]
0.8553 0.04053 0.00414 0.9 VDD 205.033,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]
0.8551 0.04057 0.004352 0.9 VDD 208.723,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]
0.8556 0.04032 0.00412 0.9 VDD 204.853,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]
0.8523 0.04279 0.004896 0.9 VDD 209.443,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]
0.8526 0.04283 0.004556 0.9 VDD 205.393,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]
0.8545 0.04121 0.004268 0.9 VDD 211.243,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]
0.8527 0.04287 0.004461 0.9 VDD 211.963,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U4
0.8524 0.04307 0.004516 0.9 VDD 209.398,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U5
0.8515 0.04407 0.004459 0.9 VDD 212.008,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U7
0.8514 0.04412 0.004475 0.9 VDD 211.468,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U8
0.8525 0.04297 0.004494 0.9 VDD 210.748,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U9
0.8526 0.04294 0.004486 0.9 VDD 211.063,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U10
0.8522 0.04307 0.004744 0.9 VDD 207.148,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U11
0.8522 0.04308 0.004677 0.9 VDD 206.518,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U12
0.8536 0.04209 0.004342 0.9 VDD 210.118,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U13
0.8539 0.04203 0.004105 0.9 VDD 211.108,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U14
0.8546 0.04129 0.004124 0.9 VDD 208.048,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U15
0.8553 0.04057 0.004145 0.9 VDD 208.408,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U16
0.8553 0.04056 0.00418 0.9 VDD 209.038,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U17
0.8545 0.04126 0.00421 0.9 VDD 209.578,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U18
0.8532 0.04283 0.003971 0.9 VDD 205.618,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U19
0.8533 0.04281 0.003918 0.9 VDD 205.078,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U20
0.8513 0.04426 0.004395 0.9 VDD 206.248,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U21
0.8525 0.04316 0.00435 0.9 VDD 206.158,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U22
0.8521 0.04301 0.004902 0.9 VDD 209.848,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U23
0.8521 0.04303 0.004888 0.9 VDD 209.308,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U24
0.8524 0.04308 0.004515 0.9 VDD 205.438,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U26
0.8527 0.04314 0.00418 0.9 VDD 204.808,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U27
0.8558 0.04039 0.003802 0.9 VDD 202.828,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U28
0.8558 0.04044 0.003753 0.9 VDD 203.548,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U29
0.8522 0.04291 0.004873 0.9 VDD 211.468,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U30
0.8522 0.04294 0.00486 0.9 VDD 211.108,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U31
0.8531 0.04285 0.004085 0.9 VDD 206.788,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U32
0.8539 0.04207 0.004042 0.9 VDD 206.338,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U33
0.8546 0.04131 0.004053 0.9 VDD 206.878,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U34
0.8546 0.04131 0.004045 0.9 VDD 206.878,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U35
0.8556 0.04051 0.003878 0.9 VDD 204.628,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U36
0.8556 0.04053 0.003919 0.9 VDD 204.988,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U37
0.8553 0.04056 0.004108 0.9 VDD 207.778,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U38
0.8554 0.04056 0.004047 0.9 VDD 206.788,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U39
0.8545 0.04127 0.004185 0.9 VDD 209.128,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U40
0.8546 0.04127 0.004128 0.9 VDD 209.218,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U41
0.8522 0.043 0.004824 0.9 VDD 210.298,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U42
0.8522 0.04298 0.00484 0.9 VDD 210.658,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U43
0.8526 0.04315 0.004237 0.9 VDD 205.258,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U44
0.8525 0.04317 0.004294 0.9 VDD 205.708,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U45
0.853 0.043 0.003997 0.9 VDD 202.738,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U46
0.853 0.04304 0.003926 0.9 VDD 203.188,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U47
0.8523 0.04307 0.004641 0.9 VDD 206.968,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U48
0.8523 0.04308 0.004598 0.9 VDD 206.338,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U49
0.8537 0.04212 0.004203 0.9 VDD 208.048,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U50
0.853 0.04285 0.00417 0.9 VDD 207.688,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U51
0.855 0.04125 0.003795 0.9 VDD 203.908,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U52
0.8557 0.04047 0.003816 0.9 VDD 204.088,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U53
0.8539 0.04209 0.004038 0.9 VDD 206.698,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U54
0.8547 0.04132 0.004023 0.9 VDD 206.338,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U55
0.8513 0.04417 0.00449 0.9 VDD 210.928,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U56
0.8513 0.0442 0.0045 0.9 VDD 210.388,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U57
0.852 0.04403 0.004007 0.9 VDD 203.458,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U58
0.8529 0.04309 0.004021 0.9 VDD 203.728,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U59
0.853 0.0429 0.004126 0.9 VDD 203.278,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U60
0.8528 0.04311 0.00411 0.9 VDD 204.268,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U61
0.8546 0.0413 0.004086 0.9 VDD 207.418,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U62
0.8554 0.04056 0.004075 0.9 VDD 207.238,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U63
0.8524 0.04304 0.00451 0.9 VDD 209.758,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U64
0.8513 0.04422 0.004509 0.9 VDD 209.848,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U65
0.8552 0.04051 0.004312 0.9 VDD 210.208,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U66
0.8545 0.04125 0.004234 0.9 VDD 210.028,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U67
0.856 0.04037 0.003632 0.9 VDD 202.558,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U68
0.8559 0.0404 0.003687 0.9 VDD 203.008,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U69
0.8546 0.04124 0.004118 0.9 VDD 210.208,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U70
0.8547 0.04123 0.004112 0.9 VDD 210.658,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U71
0.8524 0.0427 0.004911 0.9 VDD 210.568,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U72
0.8524 0.04267 0.004917 0.9 VDD 211.018,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/U73
0.8529 0.04292 0.004179 0.9 VDD 203.413,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_cpu_select_reg/latch
0.8549 0.041 0.004094 0.9 VDD 220.963,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_bit_count_reg/latch
0.8537 0.04192 0.004379 0.9 VDD 221.593,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/clk_gate_word_count_reg/latch
0.8533 0.04196 0.004759 0.9 VDD 219.163,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[0]
0.854 0.04149 0.004505 0.9 VDD 221.053,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[2]
0.8541 0.04228 0.003657 0.9 VDD 223.303,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[0]
0.8535 0.04187 0.004673 0.9 VDD 217.363,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[3]
0.8538 0.04232 0.003902 0.9 VDD 223.483,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[1]
0.8538 0.04267 0.003532 0.9 VDD 225.823,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[2]
0.8548 0.04167 0.003548 0.9 VDD 226.273,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[3]
0.8553 0.04095 0.003759 0.9 VDD 227.623,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[4]
0.8544 0.0418 0.003846 0.9 VDD 229.153,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[5]
0.8545 0.04176 0.003697 0.9 VDD 228.703,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[6]
0.8533 0.0428 0.00387 0.9 VDD 228.883,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[7]
0.8524 0.04363 0.003976 0.9 VDD 228.703,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[8]
0.854 0.04266 0.003381 0.9 VDD 226.093,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[9]
0.8537 0.04248 0.003775 0.9 VDD 223.843,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[10]
0.853 0.04347 0.003523 0.9 VDD 226.813,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[11]
0.8533 0.04311 0.003582 0.9 VDD 223.843,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[12]
0.8531 0.04338 0.003514 0.9 VDD 225.823,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[13]
0.8534 0.04266 0.003908 0.9 VDD 222.403,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[14]
0.854 0.04235 0.003614 0.9 VDD 223.123,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/word_count_reg[15]
0.8534 0.04263 0.003926 0.9 VDD 202.243,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[3]
0.8551 0.04137 0.003537 0.9 VDD 198.823,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[2]
0.854 0.04251 0.003506 0.9 VDD 201.343,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[1]
0.8555 0.04102 0.003455 0.9 VDD 201.163,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/cpu_select_reg[0]
0.8511 0.04397 0.004925 0.9 VDD 213.133,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/module_state_reg[1]
0.8552 0.0411 0.003723 0.9 VDD 221.773,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[5]
0.855 0.04099 0.004002 0.9 VDD 219.253,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[4]
0.8546 0.0414 0.003989 0.9 VDD 216.733,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[3]
0.8562 0.04032 0.003525 0.9 VDD 222.133,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[2]
0.8551 0.04081 0.004073 0.9 VDD 216.373,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[1]
0.8574 0.03922 0.003425 0.9 VDD 222.133,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/bit_count_reg[0]
0.8508 0.0444 0.004813 0.9 VDD 212.683,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/data_out_shift_reg_reg[0]
0.8551 0.04162 0.003333 0.9 VDD 226.903,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U3
0.8537 0.04291 0.00342 0.9 VDD 222.943,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U4
0.8519 0.04344 0.004694 0.9 VDD 215.743,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U5
0.8522 0.04316 0.004647 0.9 VDD 207.058,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U7
0.8528 0.04236 0.00483 0.9 VDD 216.418,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U8
0.8517 0.04387 0.004384 0.9 VDD 213.628,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U9
0.8534 0.04209 0.004528 0.9 VDD 218.308,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U11
0.8527 0.04254 0.004783 0.9 VDD 215.068,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U12
0.8511 0.04427 0.004589 0.9 VDD 207.868,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U15
0.852 0.044 0.003974 0.9 VDD 203.278,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U16
0.8513 0.04427 0.004466 0.9 VDD 206.788,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U17
0.8527 0.04318 0.004169 0.9 VDD 216.913,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U19
0.8538 0.04252 0.003681 0.9 VDD 221.188,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U20
0.8536 0.04319 0.00319 0.9 VDD 224.428,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U21
0.8529 0.04361 0.003478 0.9 VDD 228.388,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U22
0.8549 0.04172 0.003374 0.9 VDD 227.398,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U23
0.8542 0.04255 0.003237 0.9 VDD 225.013,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U24
0.8538 0.04272 0.003478 0.9 VDD 226.858,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U25
0.855 0.04159 0.00345 0.9 VDD 226.633,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U27
0.8548 0.04167 0.003571 0.9 VDD 227.623,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U29
0.8535 0.0428 0.003699 0.9 VDD 228.838,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U30
0.8537 0.04264 0.003695 0.9 VDD 227.263,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U32
0.8533 0.04336 0.003328 0.9 VDD 225.733,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U34
0.8534 0.0433 0.003281 0.9 VDD 225.418,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U35
0.8534 0.04334 0.003306 0.9 VDD 225.733,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U37
0.8537 0.04296 0.003352 0.9 VDD 223.393,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U39
0.854 0.04221 0.003824 0.9 VDD 220.963,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U41
0.8532 0.0429 0.003947 0.9 VDD 219.343,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U42
0.8517 0.04384 0.004502 0.9 VDD 215.248,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U43
0.853 0.04219 0.004796 0.9 VDD 217.903,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U44
0.8527 0.04246 0.004844 0.9 VDD 215.653,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U45
0.8519 0.04354 0.004605 0.9 VDD 216.598,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U46
0.8526 0.04318 0.004204 0.9 VDD 217.498,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U47
0.8566 0.03974 0.003655 0.9 VDD 219.298,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U48
0.8552 0.04079 0.003996 0.9 VDD 216.508,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U49
0.8557 0.04046 0.00381 0.9 VDD 218.803,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U50
0.8546 0.04144 0.004007 0.9 VDD 219.163,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U52
0.8529 0.04304 0.004048 0.9 VDD 218.623,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U54
0.8519 0.04366 0.004442 0.9 VDD 213.358,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U56
0.8524 0.0427 0.004865 0.9 VDD 213.718,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U57
0.8526 0.04256 0.004855 0.9 VDD 214.843,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U58
0.8509 0.0447 0.004364 0.9 VDD 214.708,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U59
0.8516 0.04401 0.004432 0.9 VDD 212.638,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U61
0.8522 0.04323 0.004595 0.9 VDD 216.688,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U62
0.8524 0.0434 0.00424 0.9 VDD 215.923,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U63
0.8518 0.0435 0.004723 0.9 VDD 215.428,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U64
0.853 0.04262 0.004346 0.9 VDD 214.303,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U65
0.8526 0.04258 0.004797 0.9 VDD 214.753,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U66
0.8566 0.03955 0.003808 0.9 VDD 217.273,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U67
0.8557 0.04045 0.003846 0.9 VDD 218.848,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U68
0.8545 0.0414 0.004134 0.9 VDD 216.778,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U69
0.8536 0.04215 0.00421 0.9 VDD 215.203,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U70
0.8514 0.04382 0.004732 0.9 VDD 215.338,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U71
0.8525 0.04332 0.004198 0.9 VDD 217.543,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U73
0.852 0.04348 0.004542 0.9 VDD 214.933,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U75
0.8529 0.04301 0.004096 0.9 VDD 218.848,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U76
0.8508 0.04466 0.004512 0.9 VDD 205.438,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U77
0.852 0.04337 0.004661 0.9 VDD 216.058,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U78
0.8541 0.0415 0.004428 0.9 VDD 218.938,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U79
0.852 0.04365 0.004322 0.9 VDD 214.708,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U80
0.8515 0.04367 0.004796 0.9 VDD 214.618,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U81
0.8514 0.04399 0.004586 0.9 VDD 214.573,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U82
0.8525 0.04308 0.00438 0.9 VDD 218.578,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U83
0.8533 0.04196 0.004705 0.9 VDD 219.568,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U84
0.8535 0.04236 0.004169 0.9 VDD 220.333,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U86
0.8532 0.04208 0.004772 0.9 VDD 218.758,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U87
0.8531 0.04259 0.004284 0.9 VDD 219.388,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U88
0.853 0.0428 0.004241 0.9 VDD 219.748,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U89
0.8537 0.04244 0.003908 0.9 VDD 220.018,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U90
0.8542 0.04188 0.003893 0.9 VDD 220.198,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U91
0.8514 0.04377 0.00482 0.9 VDD 212.368,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U92
0.851 0.04412 0.004852 0.9 VDD 213.988,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U93
0.8519 0.04368 0.004409 0.9 VDD 215.968,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U94
0.8526 0.04262 0.004811 0.9 VDD 214.393,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U95
0.8525 0.04261 0.004858 0.9 VDD 214.528,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U96
0.8525 0.04265 0.004862 0.9 VDD 214.078,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U97
0.8524 0.0427 0.004866 0.9 VDD 213.538,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U98
0.852 0.0436 0.004409 0.9 VDD 213.943,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U99
0.8524 0.04334 0.004276 0.9 VDD 216.148,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U100
0.8538 0.04216 0.004072 0.9 VDD 218.128,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U101
0.8536 0.04224 0.004124 0.9 VDD 217.498,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U102
0.8531 0.04223 0.004676 0.9 VDD 217.318,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U104
0.8538 0.04184 0.004311 0.9 VDD 219.658,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U105
0.8531 0.04256 0.004317 0.9 VDD 214.798,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U106
0.8538 0.0424 0.003759 0.9 VDD 221.638,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U107
0.8539 0.04262 0.003458 0.9 VDD 227.848,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U108
0.8535 0.04317 0.003297 0.9 VDD 225.688,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U109
0.8531 0.04349 0.003424 0.9 VDD 227.038,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U110
0.8539 0.0427 0.003432 0.9 VDD 226.498,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U111
0.8538 0.04266 0.003568 0.9 VDD 226.138,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U112
0.8537 0.04265 0.00364 0.9 VDD 226.768,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U113
0.8536 0.04321 0.003213 0.9 VDD 224.968,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U114
0.8534 0.04254 0.004107 0.9 VDD 220.828,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U115
0.8533 0.04285 0.003838 0.9 VDD 220.108,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U116
0.8535 0.04269 0.003826 0.9 VDD 220.198,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U117
0.8515 0.04422 0.004324 0.9 VDD 205.708,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U121
0.8547 0.04174 0.003547 0.9 VDD 201.658,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U123
0.8517 0.04413 0.004151 0.9 VDD 204.448,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U124
0.8516 0.04417 0.004226 0.9 VDD 204.988,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U125
0.854 0.04186 0.004103 0.9 VDD 217.408,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U126
0.857 0.03957 0.003447 0.9 VDD 221.863,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U127
0.8569 0.03941 0.003697 0.9 VDD 218.758,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U128
0.8561 0.03992 0.003996 0.9 VDD 217.228,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U129
0.8565 0.03972 0.003778 0.9 VDD 219.568,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U130
0.8568 0.03958 0.003615 0.9 VDD 221.233,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U131
0.8554 0.04064 0.003916 0.9 VDD 217.588,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U132
0.8553 0.04096 0.003758 0.9 VDD 219.388,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U133
0.8559 0.04034 0.003737 0.9 VDD 219.613,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U134
0.8561 0.03988 0.004024 0.9 VDD 196.258,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U135
0.8564 0.04025 0.003398 0.9 VDD 200.848,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U181
0.8569 0.03979 0.003274 0.9 VDD 199.408,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U185
0.8546 0.04112 0.004283 0.9 VDD 195.178,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U187
0.8567 0.03993 0.003329 0.9 VDD 200.488,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U191
0.8563 0.04 0.003702 0.9 VDD 197.698,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U193
0.8554 0.04043 0.004144 0.9 VDD 195.718,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U197
0.8551 0.04087 0.004069 0.9 VDD 196.348,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U199
0.8541 0.04262 0.003294 0.9 VDD 199.588,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U203
0.8541 0.04194 0.003937 0.9 VDD 197.518,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U205
0.8536 0.04189 0.004465 0.9 VDD 195.358,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U209
0.8566 0.04015 0.003275 0.9 VDD 199.588,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U211
0.8557 0.04048 0.003833 0.9 VDD 197.158,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U215
0.8559 0.04084 0.003233 0.9 VDD 199.768,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U217
0.853 0.04286 0.004137 0.9 VDD 207.328,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U221
0.8543 0.042 0.003673 0.9 VDD 197.788,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U223
0.854 0.04172 0.004236 0.9 VDD 196.348,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U227
0.8529 0.04271 0.004424 0.9 VDD 194.098,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U229
0.8539 0.04218 0.003878 0.9 VDD 196.798,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U233
0.8528 0.04289 0.00429 0.9 VDD 193.558,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U235
0.8526 0.04315 0.004249 0.9 VDD 193.828,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U239
0.8534 0.0434 0.003231 0.9 VDD 199.678,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U241
0.852 0.0443 0.003752 0.9 VDD 202.108,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U245
0.8536 0.04299 0.003441 0.9 VDD 223.843,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U264
0.8536 0.04287 0.003494 0.9 VDD 222.448,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U265
0.8535 0.04288 0.003592 0.9 VDD 222.583,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U266
0.8536 0.04313 0.003261 0.9 VDD 223.978,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U267
0.8537 0.04305 0.003205 0.9 VDD 224.383,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U268
0.8537 0.04312 0.003185 0.9 VDD 225.148,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U269
0.8536 0.04315 0.003204 0.9 VDD 225.463,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U270
0.8532 0.04325 0.003506 0.9 VDD 226.723,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U271
0.853 0.04339 0.003566 0.9 VDD 226.138,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U272
0.8528 0.04347 0.003707 0.9 VDD 226.993,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U273
0.8532 0.04344 0.003399 0.9 VDD 226.498,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U274
0.8527 0.04352 0.003765 0.9 VDD 227.353,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U275
0.853 0.04357 0.003463 0.9 VDD 227.983,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U276
0.8539 0.04259 0.003498 0.9 VDD 228.973,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U277
0.8535 0.04275 0.003739 0.9 VDD 227.668,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U278
0.8536 0.04276 0.003603 0.9 VDD 227.893,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U279
0.8548 0.04172 0.003438 0.9 VDD 228.208,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U280
0.8548 0.04175 0.003495 0.9 VDD 228.973,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U281
0.8549 0.04167 0.003388 0.9 VDD 227.578,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U282
0.8548 0.04177 0.003449 0.9 VDD 228.343,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U283
0.855 0.04156 0.003397 0.9 VDD 226.228,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U284
0.8552 0.04153 0.003248 0.9 VDD 225.913,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U285
0.8551 0.04152 0.003339 0.9 VDD 225.778,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U286
0.8553 0.04146 0.003261 0.9 VDD 225.193,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U287
0.8553 0.0414 0.003283 0.9 VDD 224.608,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U288
0.8553 0.04127 0.003454 0.9 VDD 223.393,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U289
0.8554 0.04138 0.003257 0.9 VDD 224.383,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U290
0.8529 0.04298 0.004102 0.9 VDD 217.768,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U292
0.8525 0.04301 0.004489 0.9 VDD 217.633,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U293
0.8532 0.04251 0.004283 0.9 VDD 215.293,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U294
0.8525 0.04384 0.003705 0.9 VDD 201.973,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U295
0.8533 0.04294 0.00373 0.9 VDD 202.108,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U296
0.8522 0.04393 0.003863 0.9 VDD 202.693,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U297
0.8522 0.04393 0.003829 0.9 VDD 202.648,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U298
0.8532 0.04279 0.003965 0.9 VDD 202.423,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U299
0.8533 0.04279 0.003932 0.9 VDD 202.468,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U300
0.8536 0.04284 0.003592 0.9 VDD 201.073,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U301
0.8533 0.04291 0.003779 0.9 VDD 201.838,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U302
0.8532 0.043 0.003845 0.9 VDD 202.738,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U303
0.8522 0.0431 0.004743 0.9 VDD 208.678,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U304
0.8522 0.04303 0.004769 0.9 VDD 209.173,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U305
0.8522 0.04305 0.004723 0.9 VDD 208.318,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U306
0.8523 0.04306 0.004672 0.9 VDD 207.463,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U307
0.8522 0.04314 0.004675 0.9 VDD 207.508,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U308
0.8505 0.04478 0.004706 0.9 VDD 208.948,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U309
0.8506 0.0448 0.004634 0.9 VDD 208.273,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U310
0.8511 0.04428 0.004658 0.9 VDD 208.498,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U311
0.8522 0.04303 0.004805 0.9 VDD 209.893,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U312
0.8522 0.04307 0.004772 0.9 VDD 209.218,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U313
0.8522 0.04312 0.004718 0.9 VDD 208.228,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U314
0.8523 0.04286 0.004884 0.9 VDD 212.368,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U316
0.8541 0.04199 0.003869 0.9 VDD 204.583,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U317
0.8535 0.04274 0.0038 0.9 VDD 203.908,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U318
0.8543 0.04193 0.00381 0.9 VDD 203.863,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U319
0.8545 0.04185 0.003684 0.9 VDD 202.918,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U320
0.8553 0.04111 0.003587 0.9 VDD 202.198,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U321
0.8551 0.0412 0.003726 0.9 VDD 203.323,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U322
0.8551 0.0412 0.003733 0.9 VDD 203.278,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U323
0.8562 0.04029 0.003521 0.9 VDD 201.433,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U324
0.8561 0.04033 0.003553 0.9 VDD 201.928,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U325
0.8544 0.04187 0.003725 0.9 VDD 203.188,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U326
0.8555 0.04032 0.00423 0.9 VDD 206.383,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U327
0.8552 0.04056 0.004268 0.9 VDD 206.968,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U328
0.8555 0.04054 0.003963 0.9 VDD 205.483,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U329
0.8554 0.04055 0.004007 0.9 VDD 206.158,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U330
0.8537 0.04211 0.004158 0.9 VDD 207.553,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U331
0.8538 0.04211 0.00407 0.9 VDD 207.508,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U332
0.8546 0.04128 0.004153 0.9 VDD 208.543,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U333
0.8546 0.04128 0.004105 0.9 VDD 208.498,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U334
0.8546 0.0413 0.004076 0.9 VDD 207.688,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U335
0.8521 0.04305 0.004814 0.9 VDD 208.048,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U336
0.853 0.04222 0.0048 0.9 VDD 214.663,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U337
0.8529 0.04274 0.004404 0.9 VDD 213.223,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U339
0.853 0.04267 0.004374 0.9 VDD 213.808,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U341
0.8524 0.04312 0.004497 0.9 VDD 208.318,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U342
0.8515 0.0437 0.004781 0.9 VDD 212.953,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U344
0.8555 0.04078 0.003683 0.9 VDD 220.198,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U345
0.8562 0.04017 0.003664 0.9 VDD 220.738,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U346
0.8563 0.04014 0.003589 0.9 VDD 221.188,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U347
0.8555 0.04074 0.003738 0.9 VDD 221.638,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/U348
0.8499 0.04549 0.004592 0.9 VDD 208.723,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_module_id_reg_reg/latch
0.8524 0.04431 0.00327 0.9 VDD 219.703,122.640 core_region_i/adv_dbg_if_i/dbg_module_i/clk_gate_input_shift_reg_reg/latch
0.8513 0.04413 0.004596 0.9 VDD 208.813,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[63]
0.8517 0.04439 0.003926 0.9 VDD 202.603,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[62]
0.8525 0.04406 0.003486 0.9 VDD 200.803,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[61]
0.8528 0.04367 0.003485 0.9 VDD 200.803,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[60]
0.8537 0.04281 0.003485 0.9 VDD 200.803,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[59]
0.8539 0.04257 0.003525 0.9 VDD 200.803,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[58]
0.8544 0.04205 0.003599 0.9 VDD 198.823,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[57]
0.8549 0.04166 0.003393 0.9 VDD 200.803,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[56]
0.854 0.04149 0.00447 0.9 VDD 194.143,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[55]
0.8538 0.04137 0.004871 0.9 VDD 192.613,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[54]
0.853 0.04186 0.005173 0.9 VDD 190.273,110.544 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[53]
0.8544 0.04114 0.004412 0.9 VDD 192.793,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[52]
0.8554 0.04012 0.004433 0.9 VDD 192.613,108.240 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[51]
0.8556 0.04062 0.003743 0.9 VDD 189.733,107.664 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[50]
0.853 0.04195 0.005056 0.9 VDD 190.003,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[49]
0.8534 0.04199 0.004617 0.9 VDD 189.823,108.816 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[48]
0.8531 0.04183 0.00503 0.9 VDD 190.453,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[47]
0.8532 0.04218 0.004656 0.9 VDD 191.713,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[46]
0.8536 0.04193 0.004493 0.9 VDD 193.963,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[45]
0.8526 0.04237 0.005018 0.9 VDD 192.163,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[44]
0.8542 0.04118 0.004666 0.9 VDD 193.333,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[43]
0.8523 0.04249 0.005185 0.9 VDD 190.093,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[42]
0.854 0.04123 0.0048 0.9 VDD 192.523,109.392 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[41]
0.853 0.04205 0.004934 0.9 VDD 192.253,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[40]
0.8542 0.04139 0.004384 0.9 VDD 195.763,112.848 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[39]
0.8544 0.04172 0.00386 0.9 VDD 197.473,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[38]
0.8527 0.04247 0.004811 0.9 VDD 193.603,113.424 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[37]
0.8521 0.04319 0.004716 0.9 VDD 192.613,114.576 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[36]
0.8524 0.04287 0.00478 0.9 VDD 192.163,114.000 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[35]
0.8521 0.04336 0.004496 0.9 VDD 191.983,115.152 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[34]
0.852 0.04353 0.004445 0.9 VDD 192.523,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[33]
0.8527 0.04372 0.003552 0.9 VDD 201.073,116.304 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[32]
0.852 0.04414 0.0039 0.9 VDD 202.963,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[31]
0.8506 0.0453 0.004121 0.9 VDD 203.323,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[30]
0.8506 0.04528 0.004167 0.9 VDD 203.503,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[29]
0.8509 0.0453 0.003749 0.9 VDD 203.683,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[28]
0.8505 0.04546 0.004008 0.9 VDD 205.663,120.912 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[27]
0.8499 0.04547 0.004657 0.9 VDD 206.023,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[26]
0.8496 0.04555 0.004843 0.9 VDD 207.913,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[25]
0.8501 0.04481 0.005068 0.9 VDD 214.123,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[24]
0.8514 0.04389 0.004688 0.9 VDD 218.713,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[23]
0.8529 0.04327 0.003829 0.9 VDD 221.233,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[22]
0.8528 0.04366 0.003496 0.9 VDD 223.123,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[21]
0.8527 0.04382 0.003435 0.9 VDD 223.753,120.336 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[20]
0.8527 0.04401 0.003266 0.9 VDD 225.823,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[19]
0.8527 0.04409 0.003257 0.9 VDD 226.903,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[18]
0.8524 0.04411 0.003495 0.9 VDD 227.713,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[17]
0.8531 0.04337 0.003532 0.9 VDD 228.253,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[16]
0.8529 0.04338 0.003698 0.9 VDD 228.613,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[15]
0.8525 0.04349 0.003986 0.9 VDD 228.883,116.880 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[14]
0.8529 0.04362 0.003512 0.9 VDD 229.423,115.728 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[13]
0.8547 0.0417 0.003605 0.9 VDD 230.683,112.272 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[12]
0.8547 0.04173 0.003602 0.9 VDD 230.503,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[11]
0.8558 0.04093 0.003309 0.9 VDD 228.703,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[10]
0.8559 0.04083 0.003219 0.9 VDD 226.093,109.968 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[9]
0.8553 0.0413 0.003378 0.9 VDD 223.843,111.696 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[8]
0.8554 0.0413 0.003331 0.9 VDD 223.843,111.120 core_region_i/adv_dbg_if_i/dbg_module_i/input_shift_reg_reg[7]
0.8505 0.04538 0.004087 0.9 VDD 203.953,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[4]
0.8499 0.04553 0.004603 0.9 VDD 205.663,119.760 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[3]
0.851 0.04422 0.004745 0.9 VDD 206.833,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[2]
0.85 0.04557 0.004456 0.9 VDD 206.833,119.184 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[1]
0.8516 0.04419 0.004205 0.9 VDD 203.773,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/module_id_reg_reg[0]
0.8523 0.04436 0.003356 0.9 VDD 219.478,123.216 core_region_i/adv_dbg_if_i/dbg_module_i/U5
0.8513 0.04385 0.004838 0.9 VDD 211.558,118.032 core_region_i/adv_dbg_if_i/dbg_module_i/U6
0.8505 0.04467 0.004861 0.9 VDD 210.388,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/U7
0.8514 0.04422 0.004361 0.9 VDD 206.068,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/U8
0.8516 0.04421 0.004224 0.9 VDD 204.988,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/U9
0.8512 0.04454 0.00423 0.9 VDD 203.908,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/U10
0.851 0.0446 0.004372 0.9 VDD 204.673,117.456 core_region_i/adv_dbg_if_i/dbg_module_i/U11
0.8515 0.04421 0.004276 0.9 VDD 205.393,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/U12
0.8517 0.0442 0.004111 0.9 VDD 204.133,118.608 core_region_i/adv_dbg_if_i/dbg_module_i/U13
0.8605 0.03559 0.00388 0.9 VDD 107.653,88.080 core_region_i/lsu_resp_CS_reg[0]
0.8497 0.04849 0.001764 0.9 VDD 110.218,131.856 core_region_i/U4
0.8498 0.0484 0.001761 0.9 VDD 108.868,131.856 core_region_i/U5
0.8451 0.05214 0.002791 0.9 VDD 121.513,165.840 core_region_i/U7
0.8452 0.052 0.002834 0.9 VDD 121.108,166.416 core_region_i/U8
0.8452 0.05201 0.002764 0.9 VDD 119.398,160.080 core_region_i/U9
0.8448 0.05213 0.003086 0.9 VDD 118.633,166.416 core_region_i/U10
0.845 0.0521 0.0029 0.9 VDD 119.173,166.992 core_region_i/U11
0.8449 0.0522 0.002938 0.9 VDD 117.328,160.080 core_region_i/U13
0.8417 0.05356 0.004784 0.9 VDD 115.393,163.536 core_region_i/U14
0.8417 0.05359 0.004668 0.9 VDD 115.258,162.960 core_region_i/U15
0.8445 0.05239 0.003119 0.9 VDD 115.078,160.080 core_region_i/U16
0.8443 0.05235 0.003369 0.9 VDD 118.183,161.232 core_region_i/U17
0.8437 0.05279 0.003492 0.9 VDD 117.328,161.808 core_region_i/U18
0.8446 0.05231 0.003041 0.9 VDD 116.068,160.080 core_region_i/U19
0.8427 0.05335 0.003941 0.9 VDD 112.963,161.808 core_region_i/U21
0.8428 0.0533 0.003893 0.9 VDD 113.638,161.808 core_region_i/U22
0.8438 0.05302 0.003214 0.9 VDD 113.818,160.656 core_region_i/U23
0.8432 0.05293 0.003829 0.9 VDD 114.403,161.232 core_region_i/U24
0.8434 0.05282 0.003768 0.9 VDD 115.123,161.232 core_region_i/U25
0.8444 0.05245 0.003174 0.9 VDD 114.358,160.080 core_region_i/U27
0.8436 0.05301 0.003354 0.9 VDD 113.998,158.928 core_region_i/U28
0.8452 0.05216 0.002661 0.9 VDD 123.043,161.232 core_region_i/U29
0.8452 0.0524 0.002419 0.9 VDD 123.313,160.080 core_region_i/U30
0.8447 0.05224 0.0031 0.9 VDD 116.878,159.504 core_region_i/U32
0.8442 0.05244 0.003315 0.9 VDD 114.448,159.504 core_region_i/U33
0.8453 0.052 0.002674 0.9 VDD 120.433,160.656 core_region_i/U34
0.8455 0.05194 0.002592 0.9 VDD 121.378,160.080 core_region_i/U35
0.845 0.05222 0.002795 0.9 VDD 119.038,160.656 core_region_i/U36
0.8439 0.05254 0.003543 0.9 VDD 116.968,161.232 core_region_i/U37
0.8441 0.05282 0.003112 0.9 VDD 115.168,160.656 core_region_i/U38
0.8431 0.053 0.003871 0.9 VDD 113.908,161.232 core_region_i/U39
0.8452 0.05199 0.002853 0.9 VDD 121.738,161.232 core_region_i/U40
0.8454 0.052 0.002552 0.9 VDD 121.828,160.656 core_region_i/U41
0.8454 0.05221 0.002411 0.9 VDD 123.403,160.656 core_region_i/U42
0.8452 0.05232 0.002481 0.9 VDD 124.258,161.232 core_region_i/U43
0.8447 0.05274 0.002548 0.9 VDD 123.808,161.808 core_region_i/U44
0.8452 0.05214 0.002662 0.9 VDD 122.728,166.416 core_region_i/U45
0.8452 0.0522 0.002574 0.9 VDD 123.538,166.416 core_region_i/U46
0.8451 0.05205 0.002821 0.9 VDD 120.028,166.992 core_region_i/U47
0.845 0.05205 0.002945 0.9 VDD 120.028,166.416 core_region_i/U48
0.8447 0.05216 0.003153 0.9 VDD 117.958,166.416 core_region_i/U49
0.8444 0.05252 0.003091 0.9 VDD 118.588,165.840 core_region_i/U50
0.8427 0.05284 0.004469 0.9 VDD 117.058,162.384 core_region_i/U51
0.8423 0.05318 0.004509 0.9 VDD 117.328,163.536 core_region_i/U52
0.8421 0.05334 0.004534 0.9 VDD 116.518,162.960 core_region_i/U53
0.842 0.05343 0.004588 0.9 VDD 116.068,162.960 core_region_i/U54
0.8415 0.05364 0.004833 0.9 VDD 114.988,163.536 core_region_i/U55
0.8414 0.05372 0.004873 0.9 VDD 114.538,163.536 core_region_i/U56
0.8429 0.05325 0.003848 0.9 VDD 114.178,161.808 core_region_i/U57
0.842 0.05326 0.004745 0.9 VDD 114.088,162.384 core_region_i/U58
0.8428 0.05332 0.003916 0.9 VDD 113.323,161.808 core_region_i/U59
0.8427 0.05338 0.003961 0.9 VDD 112.648,161.808 core_region_i/U60
0.8429 0.05316 0.003955 0.9 VDD 112.738,161.232 core_region_i/U61
0.8511 0.04689 0.002012 0.9 VDD 75.568,131.280 core_region_i/U63
0.8508 0.04715 0.002009 0.9 VDD 75.433,131.856 core_region_i/U65
0.8506 0.04725 0.002156 0.9 VDD 79.483,132.432 core_region_i/U66
0.8509 0.04717 0.001922 0.9 VDD 92.758,132.432 core_region_i/U67
0.851 0.04712 0.001826 0.9 VDD 94.018,131.856 core_region_i/U68
0.85 0.04827 0.001738 0.9 VDD 107.203,131.856 core_region_i/U69
0.849 0.04838 0.00261 0.9 VDD 108.598,132.432 core_region_i/U70
0.8612 0.03547 0.00336 0.9 VDD 105.898,87.504 core_region_i/U72
0.8623 0.03561 0.002139 0.9 VDD 108.148,88.656 core_region_i/U73
0.8439 0.05282 0.003244 0.9 VDD 115.258,158.928 core_region_i/U74
0.8443 0.05258 0.0031 0.9 VDD 116.878,158.928 core_region_i/U75
0.8452 0.05199 0.002849 0.9 VDD 119.623,159.504 core_region_i/U76
0.8498 0.04844 0.001764 0.9 VDD 109.453,131.856 core_region_i/U77
0.8621 0.03499 0.002937 0.9 VDD 105.628,85.776 core_region_i/U78
0.8618 0.03507 0.003113 0.9 VDD 106.078,86.352 core_region_i/U79
0.8628 0.03532 0.001842 0.9 VDD 105.628,88.656 core_region_i/U80
0.8611 0.03451 0.00443 0.9 VDD 104.998,84.048 core_region_i/U81
0.8618 0.0352 0.002995 0.9 VDD 104.728,88.080 core_region_i/U82
0.8628 0.03398 0.003269 0.9 VDD 106.078,82.320 core_region_i/U83
0.8592 0.03624 0.004521 0.9 VDD 105.178,84.624 core_region_i/U84
0.8632 0.03377 0.003033 0.9 VDD 104.908,82.896 core_region_i/U85
0.8602 0.03477 0.005058 0.9 VDD 106.258,84.048 core_region_i/U87
0.8615 0.03536 0.003165 0.9 VDD 105.268,87.504 core_region_i/U88
0.8645 0.03246 0.003083 0.9 VDD 106.258,79.440 core_region_i/U89
0.8609 0.03627 0.00285 0.9 VDD 105.268,85.200 core_region_i/U90
0.8631 0.03371 0.003223 0.9 VDD 105.898,81.744 core_region_i/U91
0.862 0.03527 0.002762 0.9 VDD 104.728,86.928 core_region_i/U92
0.8623 0.03489 0.002833 0.9 VDD 104.998,86.352 core_region_i/U93
0.8651 0.03219 0.002752 0.9 VDD 104.908,78.288 core_region_i/U94
0.8649 0.03229 0.002772 0.9 VDD 104.998,78.864 core_region_i/U95
0.8635 0.03275 0.003707 0.9 VDD 106.618,77.136 core_region_i/U96
0.8644 0.03237 0.003238 0.9 VDD 104.998,77.136 core_region_i/U97
0.8649 0.03227 0.002785 0.9 VDD 104.908,79.440 core_region_i/U98
0.8646 0.03241 0.003023 0.9 VDD 106.168,78.288 core_region_i/U99
0.8643 0.0323 0.003396 0.9 VDD 105.538,77.712 core_region_i/U100
0.8625 0.03449 0.003033 0.9 VDD 104.908,83.472 core_region_i/U101
0.864 0.03292 0.003103 0.9 VDD 105.628,80.592 core_region_i/U102
0.8631 0.03373 0.003192 0.9 VDD 105.988,81.168 core_region_i/U103
0.8636 0.03349 0.00294 0.9 VDD 104.818,81.744 core_region_i/U104
0.8644 0.0328 0.002765 0.9 VDD 104.818,80.016 core_region_i/U105
0.862 0.03471 0.003329 0.9 VDD 105.988,83.472 core_region_i/U106
0.8624 0.03484 0.002716 0.9 VDD 104.728,85.776 core_region_i/U107
0.864 0.03298 0.003025 0.9 VDD 105.988,80.016 core_region_i/U108
0.8603 0.03664 0.003107 0.9 VDD 106.348,85.200 core_region_i/U109
0.8636 0.03349 0.002897 0.9 VDD 104.818,81.168 core_region_i/U110
0.8368 0.04986 0.01339 0.9 VDD 137.173,203.856 peripherals_i/FE_OFC111_n1
0.8402 0.05471 0.005057 0.9 VDD 138.343,190.608 peripherals_i/FE_OFC101_n1
0.8425 0.05379 0.00368 0.9 VDD 127.138,192.336 peripherals_i/FE_OFC96_n1
0.8379 0.05548 0.006612 0.9 VDD 139.108,184.848 peripherals_i/FE_OFC95_n1
0.8438 0.05261 0.003586 0.9 VDD 67.063,181.392 peripherals_i/FE_OFC80_n1
0.8445 0.04995 0.005551 0.9 VDD 90.238,207.888 peripherals_i/FE_OFC72_n1
0.8442 0.05017 0.005664 0.9 VDD 103.828,208.464 peripherals_i/FE_OFC71_n1
0.8429 0.05237 0.004699 0.9 VDD 20.218,176.784 peripherals_i/FE_OFC20_n1
0.8454 0.05152 0.003118 0.9 VDD 22.558,190.032 peripherals_i/FE_OFC19_n1
0.8425 0.05271 0.004813 0.9 VDD 80.698,205.584 peripherals_i/FE_OFC13_n1
0.8431 0.0531 0.003747 0.9 VDD 81.103,191.760 peripherals_i/FE_OFC12_n1
0.8425 0.05288 0.00459 0.9 VDD 91.183,190.032 peripherals_i/FE_OFC11_n1
0.8438 0.05318 0.003039 0.9 VDD 107.383,191.184 peripherals_i/FE_OFC10_n1
0.8437 0.05289 0.003373 0.9 VDD 112.018,191.760 peripherals_i/FE_OFC9_n1
0.8391 0.05452 0.006363 0.9 VDD 113.593,173.328 peripherals_i/FE_OFC3_n1
0.8553 0.03999 0.004665 0.9 VDD 153.958,97.296 peripherals_i/genblk1[0].core_clock_gate/clk_en_reg
0.8443 0.05262 0.003106 0.9 VDD 116.968,156.624 peripherals_i/genblk1[0].core_clock_gate/U2
0.8559 0.03977 0.004287 0.9 VDD 152.608,97.296 peripherals_i/genblk1[0].core_clock_gate/U3
0.843 0.05291 0.004135 0.9 VDD 179.248,183.696 peripherals_i/genblk1[1].core_clock_gate/clk_en_reg
0.8423 0.05378 0.003871 0.9 VDD 60.808,181.392 peripherals_i/genblk1[1].core_clock_gate/U2
0.8436 0.05275 0.003616 0.9 VDD 177.808,183.696 peripherals_i/genblk1[1].core_clock_gate/U3
0.8435 0.05273 0.003782 0.9 VDD 36.418,191.184 peripherals_i/genblk1[2].core_clock_gate/clk_en_reg
0.844 0.052 0.00395 0.9 VDD 37.228,186.576 peripherals_i/genblk1[2].core_clock_gate/U2
0.8431 0.05297 0.003954 0.9 VDD 34.978,191.184 peripherals_i/genblk1[2].core_clock_gate/U3
0.8418 0.05157 0.006642 0.9 VDD 84.118,207.888 peripherals_i/genblk1[3].core_clock_gate/clk_en_reg
0.8457 0.05164 0.002642 0.9 VDD 47.938,186.576 peripherals_i/genblk1[3].core_clock_gate/U2
0.8418 0.05161 0.006599 0.9 VDD 82.723,207.888 peripherals_i/genblk1[3].core_clock_gate/U3
0.8457 0.05049 0.003762 0.9 VDD 110.308,202.128 peripherals_i/genblk1[4].core_clock_gate/clk_en_reg
0.8458 0.05183 0.002392 0.9 VDD 49.378,186.576 peripherals_i/genblk1[4].core_clock_gate/U2
0.8456 0.05067 0.003703 0.9 VDD 108.958,202.128 peripherals_i/genblk1[4].core_clock_gate/U3
0.8412 0.05334 0.005464 0.9 VDD 108.058,181.392 peripherals_i/genblk1[5].core_clock_gate/clk_en_reg
0.8431 0.0526 0.004265 0.9 VDD 58.918,182.544 peripherals_i/genblk1[5].core_clock_gate/U2
0.84 0.05486 0.005094 0.9 VDD 107.788,182.544 peripherals_i/genblk1[5].core_clock_gate/U3
0.8438 0.05284 0.003355 0.9 VDD 78.808,191.760 peripherals_i/genblk1[6].core_clock_gate/clk_en_reg
0.8448 0.05236 0.002862 0.9 VDD 58.738,185.424 peripherals_i/genblk1[6].core_clock_gate/U2
0.8443 0.05263 0.003062 0.9 VDD 77.458,191.760 peripherals_i/genblk1[6].core_clock_gate/U3
0.8445 0.05252 0.002944 0.9 VDD 92.938,175.056 peripherals_i/genblk1[7].core_clock_gate/clk_en_reg
0.8432 0.05255 0.004202 0.9 VDD 59.548,182.544 peripherals_i/genblk1[7].core_clock_gate/U2
0.8444 0.05267 0.002964 0.9 VDD 91.588,175.056 peripherals_i/genblk1[7].core_clock_gate/U3
0.8626 0.03263 0.004813 0.9 VDD 152.563,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00105
0.8561 0.03742 0.006505 0.9 VDD 169.393,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00098
0.8545 0.03985 0.005613 0.9 VDD 164.038,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/CTS_ccl_a_buf_00103
0.8629 0.03021 0.006848 0.9 VDD 162.103,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/FE_OFC134_spi_clk_i
0.8619 0.03309 0.00501 0.9 VDD 163.498,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/FE_OFC191_net21866
0.8623 0.03266 0.004998 0.9 VDD 163.903,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_reg/latch
0.8632 0.03066 0.006096 0.9 VDD 165.883,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/clk_gate_counter_trgt_reg/latch
0.8652 0.02883 0.005939 0.9 VDD 170.293,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[7]
0.8651 0.02908 0.005843 0.9 VDD 170.653,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[6]
0.8639 0.02957 0.006576 0.9 VDD 167.233,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[5]
0.8645 0.02918 0.006292 0.9 VDD 167.053,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[4]
0.8653 0.02868 0.006006 0.9 VDD 169.213,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[3]
0.8629 0.03043 0.006657 0.9 VDD 166.693,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[1]
0.865 0.02906 0.005956 0.9 VDD 169.483,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[2]
0.8634 0.03074 0.005871 0.9 VDD 166.153,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[7]
0.8617 0.03207 0.00624 0.9 VDD 165.433,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[6]
0.8619 0.03184 0.006277 0.9 VDD 164.893,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[5]
0.8623 0.0321 0.005594 0.9 VDD 167.143,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[4]
0.8624 0.03224 0.00535 0.9 VDD 168.763,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[3]
0.8635 0.03095 0.005537 0.9 VDD 170.113,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[2]
0.8627 0.03139 0.005938 0.9 VDD 167.863,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[1]
0.8635 0.03156 0.004953 0.9 VDD 169.843,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_reg[0]
0.8614 0.0325 0.006144 0.9 VDD 163.363,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[0]
0.8609 0.03281 0.006291 0.9 VDD 161.293,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[1]
0.8625 0.03223 0.005273 0.9 VDD 161.023,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[2]
0.8612 0.03322 0.005612 0.9 VDD 161.023,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[3]
0.8618 0.03322 0.005003 0.9 VDD 161.023,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[4]
0.8622 0.03282 0.004948 0.9 VDD 160.213,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[5]
0.8611 0.03397 0.004885 0.9 VDD 161.743,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[6]
0.8594 0.03465 0.005971 0.9 VDD 160.843,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[7]
0.8586 0.03546 0.005908 0.9 VDD 160.033,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[8]
0.8582 0.03546 0.00631 0.9 VDD 159.043,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[9]
0.8597 0.03478 0.005479 0.9 VDD 158.413,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[10]
0.861 0.03424 0.004729 0.9 VDD 158.413,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[11]
0.8599 0.03473 0.00535 0.9 VDD 155.893,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[12]
0.8603 0.03465 0.005066 0.9 VDD 154.813,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[13]
0.8603 0.03427 0.005393 0.9 VDD 156.343,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[14]
0.8595 0.03501 0.005455 0.9 VDD 154.363,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[15]
0.8583 0.0363 0.005431 0.9 VDD 154.273,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[16]
0.8576 0.03633 0.006047 0.9 VDD 154.453,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]
0.858 0.03619 0.005773 0.9 VDD 155.353,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[18]
0.8564 0.03668 0.006879 0.9 VDD 157.333,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[19]
0.8588 0.03611 0.005111 0.9 VDD 154.363,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[20]
0.8563 0.03672 0.006942 0.9 VDD 157.603,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]
0.8562 0.03764 0.006124 0.9 VDD 157.333,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[22]
0.8559 0.03671 0.007357 0.9 VDD 160.033,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[23]
0.8556 0.03766 0.006764 0.9 VDD 158.413,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[24]
0.8571 0.03672 0.0062 0.9 VDD 158.143,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[25]
0.8569 0.03661 0.006474 0.9 VDD 161.473,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[26]
0.856 0.03757 0.006459 0.9 VDD 160.393,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[27]
0.8558 0.03677 0.007387 0.9 VDD 160.303,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[28]
0.856 0.03656 0.007479 0.9 VDD 161.923,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[29]
0.8555 0.03748 0.007044 0.9 VDD 161.293,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[30]
0.8562 0.03727 0.006538 0.9 VDD 162.643,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[31]
0.8654 0.02915 0.005473 0.9 VDD 167.233,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/counter_trgt_reg[0]
0.8627 0.03113 0.006144 0.9 VDD 163.363,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/running_reg
0.8601 0.03448 0.005375 0.9 VDD 162.238,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U3
0.8595 0.03452 0.005992 0.9 VDD 161.968,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U4
0.8643 0.02932 0.006374 0.9 VDD 166.018,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U6
0.8641 0.02969 0.006235 0.9 VDD 168.898,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U7
0.864 0.03014 0.005871 0.9 VDD 167.548,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U8
0.8644 0.02927 0.006302 0.9 VDD 168.583,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U9
0.8628 0.03207 0.005136 0.9 VDD 167.278,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U11
0.8634 0.03111 0.00545 0.9 VDD 168.718,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U12
0.8638 0.03024 0.005975 0.9 VDD 166.783,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U13
0.8646 0.03004 0.005336 0.9 VDD 167.638,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U14
0.8621 0.03196 0.005904 0.9 VDD 165.838,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U15
0.8622 0.03167 0.006179 0.9 VDD 165.928,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U16
0.8634 0.03046 0.006096 0.9 VDD 165.883,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U17
0.8642 0.0303 0.005462 0.9 VDD 166.558,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U18
0.8643 0.03053 0.005155 0.9 VDD 170.428,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U19
0.8642 0.03044 0.005336 0.9 VDD 167.638,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U20
0.8651 0.02987 0.005001 0.9 VDD 170.293,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U21
0.8657 0.02933 0.004971 0.9 VDD 170.518,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U22
0.8646 0.03017 0.005181 0.9 VDD 168.898,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U23
0.8645 0.03011 0.005373 0.9 VDD 169.168,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U24
0.8651 0.02972 0.005175 0.9 VDD 168.943,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U25
0.8647 0.02962 0.00566 0.9 VDD 169.078,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U26
0.8645 0.03029 0.005248 0.9 VDD 168.358,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U27
0.862 0.03203 0.005932 0.9 VDD 165.568,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U28
0.864 0.031 0.004953 0.9 VDD 169.843,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U29
0.863 0.03143 0.005615 0.9 VDD 167.728,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U31
0.864 0.0304 0.0056 0.9 VDD 167.818,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U32
0.8649 0.02989 0.005195 0.9 VDD 170.203,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U33
0.8638 0.03062 0.005527 0.9 VDD 170.158,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U34
0.8637 0.03123 0.005048 0.9 VDD 168.538,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U36
0.863 0.0319 0.005077 0.9 VDD 168.133,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U37
0.8635 0.03142 0.005127 0.9 VDD 167.413,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U38
0.8627 0.03213 0.005159 0.9 VDD 166.918,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U39
0.8633 0.03153 0.00517 0.9 VDD 166.738,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U41
0.8632 0.03163 0.005205 0.9 VDD 166.153,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U42
0.8626 0.03165 0.005741 0.9 VDD 166.963,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U43
0.8624 0.03181 0.005835 0.9 VDD 166.378,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U44
0.864 0.03056 0.00541 0.9 VDD 167.008,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U45
0.8638 0.03069 0.005483 0.9 VDD 166.378,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U46
0.8619 0.03215 0.005984 0.9 VDD 165.028,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U47
0.8574 0.03677 0.005865 0.9 VDD 160.303,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U48
0.8558 0.03672 0.007451 0.9 VDD 161.428,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U49
0.8575 0.03676 0.005784 0.9 VDD 159.493,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U50
0.8558 0.0367 0.007476 0.9 VDD 161.878,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U51
0.8575 0.03675 0.005716 0.9 VDD 158.863,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U52
0.856 0.03675 0.007232 0.9 VDD 159.268,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U53
0.858 0.03659 0.005378 0.9 VDD 156.073,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U54
0.8585 0.03619 0.005279 0.9 VDD 155.398,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U55
0.8578 0.03649 0.00574 0.9 VDD 155.713,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U56
0.8583 0.03606 0.005608 0.9 VDD 153.238,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U57
0.8593 0.03527 0.005403 0.9 VDD 156.613,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U58
0.8598 0.03475 0.005418 0.9 VDD 156.928,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U59
0.8597 0.03477 0.005569 0.9 VDD 157.603,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U60
0.8603 0.03425 0.005452 0.9 VDD 157.738,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U61
0.8606 0.03397 0.005395 0.9 VDD 161.743,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U62
0.8586 0.03541 0.005976 0.9 VDD 161.068,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U63
0.8623 0.03273 0.00502 0.9 VDD 162.463,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U64
0.8622 0.03278 0.005006 0.9 VDD 161.248,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U65
0.8622 0.03254 0.005278 0.9 VDD 161.563,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U66
0.8618 0.03255 0.005615 0.9 VDD 161.068,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U67
0.8627 0.03203 0.005282 0.9 VDD 163.183,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U68
0.8626 0.03213 0.005282 0.9 VDD 162.148,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U69
0.8635 0.0309 0.005628 0.9 VDD 165.073,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U70
0.8573 0.03675 0.00592 0.9 VDD 160.888,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U71
0.8573 0.03674 0.005944 0.9 VDD 161.158,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U72
0.8579 0.03614 0.005948 0.9 VDD 161.203,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U73
0.8547 0.03829 0.006998 0.9 VDD 160.663,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U74
0.858 0.0362 0.005793 0.9 VDD 159.583,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U75
0.8574 0.03619 0.006417 0.9 VDD 159.943,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U76
0.8579 0.03616 0.005903 0.9 VDD 160.708,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U77
0.858 0.03618 0.005856 0.9 VDD 160.213,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U78
0.8555 0.03761 0.006915 0.9 VDD 159.673,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U79
0.8579 0.03611 0.005994 0.9 VDD 161.743,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U80
0.8576 0.03673 0.005627 0.9 VDD 158.053,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U81
0.8561 0.03672 0.007151 0.9 VDD 158.773,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U82
0.8583 0.03621 0.005442 0.9 VDD 156.568,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U83
0.8575 0.03621 0.00625 0.9 VDD 158.413,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U84
0.8551 0.03831 0.0066 0.9 VDD 157.603,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U85
0.8575 0.03621 0.006332 0.9 VDD 159.133,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U86
0.8577 0.03622 0.006079 0.9 VDD 157.063,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U87
0.8559 0.03761 0.006443 0.9 VDD 156.883,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U88
0.8574 0.03612 0.0065 0.9 VDD 161.473,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U89
0.8574 0.03607 0.006532 0.9 VDD 162.373,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U90
0.8592 0.03531 0.005472 0.9 VDD 157.018,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U91
0.8579 0.03644 0.005655 0.9 VDD 155.308,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U92
0.8576 0.03655 0.00585 0.9 VDD 156.253,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U93
0.8568 0.03745 0.005708 0.9 VDD 155.083,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U94
0.8583 0.03622 0.005517 0.9 VDD 157.153,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U95
0.8582 0.03622 0.005607 0.9 VDD 157.873,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U96
0.8599 0.03474 0.005355 0.9 VDD 156.343,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U97
0.8598 0.03508 0.005085 0.9 VDD 154.903,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U98
0.8624 0.03279 0.004854 0.9 VDD 160.888,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U99
0.8582 0.03545 0.0064 0.9 VDD 160.348,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U100
0.8594 0.03473 0.005849 0.9 VDD 159.583,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U101
0.8589 0.03541 0.005666 0.9 VDD 158.233,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U102
0.857 0.03658 0.006468 0.9 VDD 155.893,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U103
0.8584 0.03621 0.005378 0.9 VDD 156.073,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U104
0.8566 0.03754 0.00589 0.9 VDD 155.983,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U105
0.8603 0.03424 0.005477 0.9 VDD 158.368,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U106
0.8586 0.03535 0.006074 0.9 VDD 157.423,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U107
0.8586 0.03539 0.005986 0.9 VDD 161.473,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U108
0.8596 0.03478 0.005666 0.9 VDD 158.233,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U109
0.8595 0.0352 0.005275 0.9 VDD 155.893,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U110
0.8588 0.03527 0.005921 0.9 VDD 156.613,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U111
0.8574 0.03647 0.006129 0.9 VDD 154.723,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U112
0.8582 0.03654 0.005286 0.9 VDD 155.443,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U113
0.8595 0.03475 0.005765 0.9 VDD 158.953,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U114
0.8591 0.03535 0.005541 0.9 VDD 157.423,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U115
0.859 0.03521 0.005795 0.9 VDD 155.983,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U116
0.8584 0.03647 0.005172 0.9 VDD 154.723,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U117
0.8574 0.03662 0.005956 0.9 VDD 156.793,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U118
0.8622 0.03255 0.005274 0.9 VDD 161.158,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U119
0.8624 0.03276 0.004882 0.9 VDD 161.653,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U120
0.861 0.03415 0.004809 0.9 VDD 159.763,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U121
0.8605 0.03404 0.005427 0.9 VDD 160.933,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U122
0.8599 0.03469 0.005449 0.9 VDD 160.303,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U123
0.8618 0.03254 0.005658 0.9 VDD 161.608,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U124
0.8618 0.03252 0.005703 0.9 VDD 162.193,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U125
0.8617 0.03249 0.005764 0.9 VDD 163.093,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U126
0.8618 0.03316 0.005021 0.9 VDD 162.553,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U127
0.8626 0.03209 0.005284 0.9 VDD 162.553,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U128
0.8613 0.03243 0.006296 0.9 VDD 163.723,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U129
0.8622 0.03276 0.005013 0.9 VDD 161.743,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U130
0.8616 0.03206 0.006296 0.9 VDD 162.823,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U131
0.8617 0.03199 0.006298 0.9 VDD 163.543,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U132
0.8662 0.02842 0.005419 0.9 VDD 167.593,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U133
0.8665 0.02822 0.005283 0.9 VDD 168.493,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U134
0.8659 0.02861 0.00552 0.9 VDD 166.783,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U135
0.8658 0.02831 0.005841 0.9 VDD 168.088,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U136
0.8649 0.02876 0.006387 0.9 VDD 166.378,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U137
0.8655 0.02854 0.005977 0.9 VDD 167.188,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U138
0.8662 0.02817 0.005599 0.9 VDD 170.968,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U139
0.8664 0.02853 0.005097 0.9 VDD 169.708,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U140
0.8655 0.02855 0.005997 0.9 VDD 167.053,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U141
0.8573 0.03671 0.005994 0.9 VDD 161.743,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/U142
0.8807 0.01599 0.003313 0.9 VDD 166.558,39.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_RC_13_0
0.8731 0.02225 0.004691 0.9 VDD 172.678,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/FE_OFC192_net21843
0.8667 0.02856 0.004706 0.9 VDD 172.228,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_inv_i/U1
0.8676 0.02772 0.004706 0.9 VDD 172.228,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U2
0.8664 0.02909 0.00446 0.9 VDD 173.758,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i/U1
0.8722 0.02255 0.005199 0.9 VDD 170.473,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_reg/latch
0.8724 0.0223 0.005348 0.9 VDD 171.013,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_gate_counter_trgt_reg/latch
0.8735 0.02134 0.005116 0.9 VDD 172.273,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[4]
0.8729 0.02182 0.005244 0.9 VDD 172.003,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[3]
0.8726 0.02288 0.004466 0.9 VDD 173.083,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/running_reg
0.8755 0.01953 0.004994 0.9 VDD 169.483,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[7]
0.878 0.01772 0.004257 0.9 VDD 171.643,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[6]
0.8776 0.01844 0.004002 0.9 VDD 172.723,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[5]
0.8777 0.01849 0.003764 0.9 VDD 173.893,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[4]
0.8769 0.01953 0.00353 0.9 VDD 176.233,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[3]
0.8763 0.02017 0.003516 0.9 VDD 176.323,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[2]
0.8756 0.02075 0.003608 0.9 VDD 176.503,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[1]
0.8748 0.02141 0.003779 0.9 VDD 175.873,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]
0.8702 0.02405 0.005724 0.9 VDD 168.493,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[0]
0.8698 0.02357 0.00665 0.9 VDD 167.773,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[1]
0.8706 0.02315 0.006238 0.9 VDD 168.673,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[2]
0.8703 0.02297 0.00668 0.9 VDD 167.593,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[3]
0.8693 0.0238 0.006915 0.9 VDD 165.523,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[4]
0.8681 0.02456 0.007313 0.9 VDD 165.343,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[5]
0.8675 0.02507 0.007409 0.9 VDD 164.983,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[6]
0.8699 0.02387 0.006199 0.9 VDD 165.343,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[7]
0.869 0.02445 0.006574 0.9 VDD 163.363,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[8]
0.8673 0.02586 0.006842 0.9 VDD 163.003,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[9]
0.866 0.02588 0.008106 0.9 VDD 163.003,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[10]
0.867 0.02526 0.007755 0.9 VDD 163.363,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[11]
0.8661 0.02585 0.008073 0.9 VDD 161.383,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[12]
0.8663 0.02654 0.007188 0.9 VDD 160.483,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[13]
0.8655 0.02641 0.008073 0.9 VDD 161.383,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[14]
0.8691 0.0241 0.006766 0.9 VDD 161.923,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[15]
0.868 0.02516 0.006887 0.9 VDD 160.393,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[16]
0.8686 0.02432 0.007052 0.9 VDD 161.203,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[17]
0.8722 0.02136 0.006465 0.9 VDD 160.663,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[18]
0.8705 0.02351 0.006018 0.9 VDD 160.483,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[19]
0.8722 0.02174 0.006024 0.9 VDD 160.393,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]
0.8747 0.01941 0.005913 0.9 VDD 161.383,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[21]
0.8729 0.02123 0.005913 0.9 VDD 161.383,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[22]
0.8704 0.02282 0.006742 0.9 VDD 163.453,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[23]
0.8713 0.023 0.00574 0.9 VDD 162.823,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[24]
0.8729 0.02089 0.006227 0.9 VDD 162.913,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[25]
0.8716 0.02183 0.006608 0.9 VDD 163.183,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[26]
0.8715 0.02219 0.006327 0.9 VDD 165.343,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[27]
0.8736 0.02046 0.005906 0.9 VDD 166.693,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[28]
0.8744 0.0202 0.005407 0.9 VDD 165.343,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[29]
0.8727 0.02111 0.006183 0.9 VDD 165.523,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[30]
0.8739 0.02059 0.005554 0.9 VDD 166.963,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]
0.8747 0.02059 0.004742 0.9 VDD 171.103,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[2]
0.874 0.02128 0.00472 0.9 VDD 171.373,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[0]
0.8746 0.0206 0.004772 0.9 VDD 171.193,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_trgt_reg[1]
0.8697 0.02356 0.006749 0.9 VDD 163.408,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U5
0.8668 0.02625 0.006999 0.9 VDD 161.878,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U6
0.8644 0.0274 0.008201 0.9 VDD 161.563,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U7
0.8668 0.0262 0.007011 0.9 VDD 161.788,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U8
0.8675 0.02541 0.007063 0.9 VDD 162.868,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U9
0.8682 0.02473 0.007097 0.9 VDD 162.193,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U10
0.8673 0.0256 0.007095 0.9 VDD 162.238,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U11
0.8671 0.02576 0.00712 0.9 VDD 161.698,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U12
0.8667 0.02608 0.007175 0.9 VDD 160.393,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U13
0.868 0.02487 0.007125 0.9 VDD 161.608,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U14
0.8685 0.02448 0.007045 0.9 VDD 163.228,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U15
0.8647 0.02718 0.008143 0.9 VDD 162.463,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U16
0.8677 0.02528 0.00704 0.9 VDD 163.318,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U17
0.8681 0.02534 0.006586 0.9 VDD 164.308,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U18
0.867 0.02604 0.00693 0.9 VDD 162.373,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U19
0.8673 0.02586 0.006833 0.9 VDD 163.048,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U20
0.8679 0.02548 0.006604 0.9 VDD 164.218,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U21
0.8649 0.027 0.008085 0.9 VDD 163.183,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U22
0.8676 0.02566 0.00671 0.9 VDD 163.678,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U23
0.867 0.02586 0.007136 0.9 VDD 161.338,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U24
0.8675 0.02529 0.007203 0.9 VDD 159.673,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U25
0.8669 0.02594 0.007152 0.9 VDD 160.978,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U26
0.8682 0.02487 0.006975 0.9 VDD 164.488,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U27
0.8699 0.02354 0.006557 0.9 VDD 163.453,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U28
0.8679 0.02509 0.007011 0.9 VDD 163.858,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U29
0.8663 0.02656 0.007133 0.9 VDD 160.888,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U30
0.8684 0.02474 0.006905 0.9 VDD 159.493,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U31
0.8686 0.02448 0.006876 0.9 VDD 160.528,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U32
0.8688 0.02433 0.006869 0.9 VDD 165.928,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U33
0.8668 0.02529 0.007886 0.9 VDD 164.803,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U34
0.8683 0.02474 0.006955 0.9 VDD 164.848,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U35
0.8688 0.02439 0.006848 0.9 VDD 160.888,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U36
0.8714 0.02167 0.006901 0.9 VDD 160.753,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U37
0.8705 0.02255 0.006957 0.9 VDD 160.258,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U38
0.8685 0.02457 0.006892 0.9 VDD 160.168,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U39
0.8709 0.02264 0.006503 0.9 VDD 159.853,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U40
0.8693 0.02359 0.007148 0.9 VDD 159.988,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U41
0.869 0.0242 0.006807 0.9 VDD 166.918,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U42
0.8682 0.02529 0.006488 0.9 VDD 164.803,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U43
0.8687 0.02493 0.006388 0.9 VDD 165.298,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U44
0.8692 0.02396 0.006836 0.9 VDD 166.828,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U45
0.8687 0.02499 0.006306 0.9 VDD 165.703,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U46
0.8684 0.02452 0.007039 0.9 VDD 166.198,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U47
0.8694 0.02459 0.006055 0.9 VDD 166.918,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U48
0.8676 0.02481 0.007597 0.9 VDD 166.243,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U49
0.8692 0.02456 0.006223 0.9 VDD 166.108,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U50
0.8685 0.02462 0.006895 0.9 VDD 159.988,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U51
0.8681 0.02474 0.007186 0.9 VDD 159.493,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U52
0.8682 0.02462 0.007148 0.9 VDD 159.988,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U53
0.87 0.02401 0.005971 0.9 VDD 167.323,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U54
0.8705 0.02331 0.00617 0.9 VDD 168.853,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U55
0.8717 0.02151 0.006801 0.9 VDD 161.608,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U56
0.8707 0.02238 0.00688 0.9 VDD 160.933,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U57
0.871 0.02222 0.006801 0.9 VDD 161.608,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U58
0.8683 0.02442 0.007321 0.9 VDD 167.413,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U59
0.8763 0.02016 0.003509 0.9 VDD 176.098,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U60
0.8757 0.02074 0.003512 0.9 VDD 175.828,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U61
0.8768 0.0194 0.003778 0.9 VDD 173.218,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U62
0.8754 0.01998 0.004598 0.9 VDD 171.553,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U63
0.8766 0.01933 0.004091 0.9 VDD 171.598,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U64
0.8762 0.01932 0.004495 0.9 VDD 171.508,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U65
0.8775 0.01881 0.003658 0.9 VDD 174.208,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U66
0.875 0.0214 0.003581 0.9 VDD 175.738,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U67
0.8747 0.02137 0.003933 0.9 VDD 173.713,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U68
0.8753 0.02068 0.003979 0.9 VDD 173.578,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U69
0.8752 0.02066 0.004146 0.9 VDD 172.948,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U70
0.8761 0.02009 0.003853 0.9 VDD 173.848,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U71
0.875 0.0214 0.003559 0.9 VDD 175.153,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U72
0.8714 0.02224 0.006376 0.9 VDD 161.518,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U73
0.8712 0.02234 0.006418 0.9 VDD 161.113,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U74
0.871 0.02248 0.006471 0.9 VDD 160.528,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U75
0.8756 0.0207 0.003719 0.9 VDD 174.253,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U76
0.8758 0.02072 0.003518 0.9 VDD 175.018,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U77
0.8763 0.02011 0.003613 0.9 VDD 174.568,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U78
0.8764 0.02013 0.003519 0.9 VDD 174.883,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U79
0.8763 0.02014 0.003516 0.9 VDD 175.378,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U80
0.877 0.01949 0.003474 0.9 VDD 175.198,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U82
0.877 0.01952 0.003503 0.9 VDD 175.963,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U83
0.8697 0.0233 0.007022 0.9 VDD 161.428,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U84
0.8726 0.0215 0.005882 0.9 VDD 161.653,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U85
0.8698 0.02323 0.006974 0.9 VDD 161.788,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U86
0.8768 0.01943 0.003775 0.9 VDD 173.893,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U87
0.8775 0.01881 0.003678 0.9 VDD 174.208,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U88
0.877 0.0188 0.00417 0.9 VDD 172.588,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U90
0.8772 0.0188 0.004018 0.9 VDD 172.993,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U91
0.8709 0.02323 0.005866 0.9 VDD 161.788,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U92
0.8694 0.02381 0.006844 0.9 VDD 162.733,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U93
0.87 0.02313 0.006912 0.9 VDD 162.238,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U94
0.877 0.0188 0.004207 0.9 VDD 172.318,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U95
0.8767 0.01879 0.004508 0.9 VDD 171.463,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U96
0.8767 0.01879 0.004508 0.9 VDD 171.238,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U97
0.8753 0.01957 0.005121 0.9 VDD 169.393,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U98
0.8716 0.02208 0.006309 0.9 VDD 162.148,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U99
0.8721 0.02125 0.006642 0.9 VDD 162.913,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U100
0.8718 0.02195 0.006251 0.9 VDD 162.688,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U101
0.8722 0.02285 0.004959 0.9 VDD 171.328,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U102
0.8717 0.02287 0.005396 0.9 VDD 172.183,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U103
0.8718 0.02144 0.006758 0.9 VDD 161.968,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U104
0.8728 0.02138 0.005806 0.9 VDD 162.283,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U105
0.8719 0.02135 0.006703 0.9 VDD 162.418,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U106
0.87 0.02335 0.006634 0.9 VDD 163.948,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U107
0.8732 0.02114 0.005629 0.9 VDD 163.453,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U108
0.8718 0.02263 0.005525 0.9 VDD 164.038,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U109
0.8734 0.02106 0.005557 0.9 VDD 163.858,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U110
0.8704 0.02313 0.006506 0.9 VDD 164.533,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U111
0.8721 0.02248 0.005443 0.9 VDD 164.488,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U112
0.8721 0.02173 0.006132 0.9 VDD 163.498,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U113
0.8728 0.02133 0.005916 0.9 VDD 164.803,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U114
0.8735 0.02049 0.005999 0.9 VDD 164.308,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U115
0.8657 0.02615 0.008175 0.9 VDD 161.968,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U116
0.8642 0.02757 0.008245 0.9 VDD 160.843,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U117
0.8653 0.02641 0.008237 0.9 VDD 160.978,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U118
0.8727 0.02207 0.005223 0.9 VDD 165.658,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U119
0.8738 0.02082 0.005351 0.9 VDD 164.983,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U120
0.8724 0.02227 0.005325 0.9 VDD 165.118,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U121
0.8723 0.02113 0.006552 0.9 VDD 163.498,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U122
0.8736 0.02096 0.005467 0.9 VDD 164.353,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U123
0.8725 0.02102 0.006454 0.9 VDD 164.038,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U124
0.8712 0.02288 0.005941 0.9 VDD 170.968,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U125
0.8714 0.02329 0.005283 0.9 VDD 170.158,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U126
0.8687 0.02422 0.007126 0.9 VDD 167.998,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U127
0.8807 0.01596 0.003322 0.9 VDD 165.388,39.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U130
0.8807 0.01597 0.00332 0.9 VDD 165.838,39.696 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U131
0.8813 0.01542 0.003306 0.9 VDD 166.918,39.120 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/U132
0.8617 0.03139 0.006876 0.9 VDD 162.778,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC194_n88
0.8535 0.04101 0.005455 0.9 VDD 164.938,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/FE_OFC193_net21787
0.8658 0.02814 0.006028 0.9 VDD 166.243,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U3
0.8639 0.02946 0.006634 0.9 VDD 163.723,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U4
0.864 0.02935 0.006601 0.9 VDD 164.128,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U5
0.8652 0.0291 0.005747 0.9 VDD 164.488,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U6
0.865 0.0292 0.005787 0.9 VDD 164.038,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U7
0.8654 0.02893 0.00567 0.9 VDD 165.298,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U8
0.8647 0.0289 0.006442 0.9 VDD 165.838,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U9
0.8651 0.02916 0.005771 0.9 VDD 164.218,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U10
0.8653 0.02903 0.005714 0.9 VDD 164.848,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U11
0.8655 0.02883 0.005626 0.9 VDD 165.748,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U13
0.8653 0.02866 0.00607 0.9 VDD 166.558,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U14
0.8644 0.02907 0.006503 0.9 VDD 165.208,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U15
0.8652 0.02873 0.006083 0.9 VDD 166.468,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U17
0.8651 0.02857 0.006316 0.9 VDD 167.053,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U18
0.865 0.02937 0.005635 0.9 VDD 165.658,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U19
0.8643 0.02929 0.006385 0.9 VDD 164.353,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U20
0.8649 0.02891 0.006239 0.9 VDD 165.388,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U21
0.8657 0.02873 0.00558 0.9 VDD 166.198,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U22
0.8648 0.029 0.006226 0.9 VDD 165.478,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U23
0.865 0.02888 0.006161 0.9 VDD 165.928,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U24
0.8646 0.02905 0.006328 0.9 VDD 164.758,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U26
0.8644 0.02916 0.006404 0.9 VDD 164.218,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U27
0.8651 0.02837 0.006529 0.9 VDD 164.938,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U29
0.8654 0.02838 0.006174 0.9 VDD 164.848,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U30
0.8652 0.02827 0.006477 0.9 VDD 165.478,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U31
0.8643 0.02917 0.006537 0.9 VDD 164.848,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser/U32
0.8674 0.02742 0.005157 0.9 VDD 171.913,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg3_reg/latch
0.8682 0.02675 0.005077 0.9 VDD 171.913,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg0_reg/latch
0.8672 0.02737 0.005454 0.9 VDD 171.373,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg1_reg/latch
0.8684 0.02593 0.00563 0.9 VDD 171.823,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/clk_gate_reg2_reg/latch
0.8682 0.0271 0.00468 0.9 VDD 173.893,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[7]
0.8678 0.02755 0.004605 0.9 VDD 173.893,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[6]
0.868 0.02717 0.00483 0.9 VDD 173.443,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[5]
0.868 0.02716 0.004803 0.9 VDD 173.263,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[4]
0.8683 0.0271 0.00464 0.9 VDD 173.893,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[3]
0.8686 0.02643 0.004958 0.9 VDD 172.903,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[2]
0.8685 0.02646 0.005071 0.9 VDD 173.353,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[1]
0.869 0.02619 0.004845 0.9 VDD 173.893,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg3_reg[0]
0.8691 0.02534 0.005538 0.9 VDD 171.823,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[7]
0.8686 0.02596 0.005481 0.9 VDD 172.003,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[6]
0.8688 0.02463 0.006519 0.9 VDD 171.553,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[5]
0.8698 0.02489 0.005263 0.9 VDD 171.463,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[4]
0.8672 0.02521 0.007633 0.9 VDD 169.573,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[3]
0.8706 0.0235 0.005855 0.9 VDD 171.283,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[2]
0.8667 0.02558 0.007678 0.9 VDD 169.483,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[1]
0.8667 0.02735 0.005906 0.9 VDD 169.753,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg0_reg[0]
0.8668 0.02769 0.005531 0.9 VDD 170.113,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[7]
0.8671 0.02771 0.005137 0.9 VDD 172.003,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[6]
0.8662 0.02788 0.005898 0.9 VDD 167.323,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[4]
0.866 0.02782 0.006228 0.9 VDD 167.863,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[3]
0.8663 0.02719 0.006526 0.9 VDD 167.953,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[2]
0.8652 0.02768 0.007136 0.9 VDD 167.413,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[1]
0.8668 0.02657 0.006615 0.9 VDD 167.503,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[0]
0.8698 0.02543 0.004789 0.9 VDD 173.893,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[7]
0.869 0.02619 0.004789 0.9 VDD 173.893,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[6]
0.8701 0.02492 0.005014 0.9 VDD 173.263,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[5]
0.8699 0.02508 0.005014 0.9 VDD 173.263,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[4]
0.8702 0.02412 0.005688 0.9 VDD 172.903,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[3]
0.8709 0.02359 0.005485 0.9 VDD 172.003,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[2]
0.8699 0.02497 0.005146 0.9 VDD 173.713,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[1]
0.8702 0.0251 0.004648 0.9 VDD 173.713,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg2_reg[0]
0.8661 0.02792 0.005981 0.9 VDD 169.393,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/reg1_reg[5]
0.8676 0.02673 0.005678 0.9 VDD 169.708,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U4
0.8681 0.02667 0.005275 0.9 VDD 171.508,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U5
0.8679 0.02697 0.005168 0.9 VDD 171.418,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U6
0.868 0.02622 0.005769 0.9 VDD 171.418,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U7
0.8675 0.02693 0.005529 0.9 VDD 171.103,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U9
0.8677 0.02702 0.005291 0.9 VDD 171.913,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U10
0.8676 0.02683 0.00554 0.9 VDD 170.338,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U11
0.868 0.02647 0.00554 0.9 VDD 170.338,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U12
0.8678 0.02594 0.006209 0.9 VDD 169.213,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U13
0.8677 0.02625 0.006004 0.9 VDD 170.023,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U14
0.8682 0.02594 0.005831 0.9 VDD 170.698,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U15
0.8685 0.02529 0.006251 0.9 VDD 169.753,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U16
0.8676 0.02708 0.005322 0.9 VDD 170.563,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U18
0.8694 0.02527 0.005342 0.9 VDD 171.103,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U19
0.8673 0.02652 0.006187 0.9 VDD 170.203,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U21
0.8696 0.02536 0.005042 0.9 VDD 172.273,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U22
0.8664 0.02701 0.006587 0.9 VDD 169.033,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U24
0.8688 0.02509 0.006093 0.9 VDD 170.203,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U25
0.867 0.02654 0.006464 0.9 VDD 169.393,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U27
0.8702 0.02404 0.005771 0.9 VDD 171.463,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U28
0.8669 0.02729 0.005825 0.9 VDD 169.033,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U30
0.8689 0.02477 0.006342 0.9 VDD 170.113,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U31
0.8672 0.02723 0.005565 0.9 VDD 169.213,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U33
0.8694 0.02484 0.005778 0.9 VDD 171.103,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U34
0.8669 0.02751 0.005581 0.9 VDD 169.123,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U36
0.8697 0.02461 0.005651 0.9 VDD 171.463,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs/U37
0.8625 0.03267 0.004845 0.9 VDD 163.813,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_addr_reg_reg/latch
0.8644 0.02882 0.006743 0.9 VDD 162.103,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/clk_gate_cmd_reg_reg/latch
0.8658 0.02701 0.007159 0.9 VDD 167.143,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_done_reg_reg
0.8613 0.02986 0.008882 0.9 VDD 160.933,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[1]
0.8633 0.02994 0.006762 0.9 VDD 161.653,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[7]
0.8635 0.02984 0.006676 0.9 VDD 162.193,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[6]
0.8621 0.03102 0.006865 0.9 VDD 164.533,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[5]
0.8635 0.03001 0.006479 0.9 VDD 164.623,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[4]
0.8646 0.0295 0.005913 0.9 VDD 162.553,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[3]
0.8622 0.03143 0.0064 0.9 VDD 162.553,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[2]
0.863 0.03009 0.006888 0.9 VDD 163.993,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[1]
0.8637 0.02975 0.006514 0.9 VDD 162.643,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/cmd_reg_reg[0]
0.8676 0.02513 0.007238 0.9 VDD 157.783,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[8]
0.862 0.02847 0.009531 0.9 VDD 162.913,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[9]
0.8657 0.02698 0.007275 0.9 VDD 159.403,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[10]
0.8645 0.02815 0.007356 0.9 VDD 161.563,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[11]
0.868 0.0251 0.006885 0.9 VDD 157.963,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[12]
0.8634 0.02755 0.009088 0.9 VDD 160.933,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[13]
0.8603 0.03024 0.00942 0.9 VDD 160.843,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[14]
0.8648 0.02702 0.008171 0.9 VDD 159.223,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[15]
0.8672 0.02556 0.007266 0.9 VDD 157.963,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[16]
0.8689 0.02383 0.007259 0.9 VDD 158.503,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[17]
0.8721 0.022 0.005914 0.9 VDD 156.973,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[18]
0.8719 0.02159 0.006473 0.9 VDD 157.153,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[19]
0.8662 0.02655 0.007243 0.9 VDD 157.603,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[20]
0.87 0.02285 0.007102 0.9 VDD 158.953,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[21]
0.8725 0.02156 0.005961 0.9 VDD 158.953,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[22]
0.8701 0.02384 0.006042 0.9 VDD 158.323,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[23]
0.8606 0.03029 0.009086 0.9 VDD 160.663,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[24]
0.8701 0.02294 0.006919 0.9 VDD 157.063,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[25]
0.8676 0.02552 0.006924 0.9 VDD 158.413,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[26]
0.871 0.02194 0.007102 0.9 VDD 158.953,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[27]
0.863 0.02864 0.008313 0.9 VDD 161.383,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[28]
0.8705 0.0229 0.006559 0.9 VDD 158.593,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[29]
0.861 0.02947 0.009522 0.9 VDD 163.093,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[30]
0.8655 0.02631 0.00818 0.9 VDD 159.403,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[31]
0.8612 0.02995 0.008882 0.9 VDD 160.933,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[2]
0.8643 0.02697 0.008688 0.9 VDD 167.233,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[0]
0.8645 0.02687 0.008624 0.9 VDD 167.413,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[1]
0.8695 0.0238 0.006748 0.9 VDD 169.123,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[2]
0.8671 0.02552 0.007351 0.9 VDD 167.323,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[3]
0.8657 0.0265 0.007841 0.9 VDD 165.163,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[4]
0.8631 0.02843 0.008458 0.9 VDD 164.983,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[5]
0.863 0.02783 0.009212 0.9 VDD 165.163,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[6]
0.865 0.02656 0.008458 0.9 VDD 164.983,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_reg[7]
0.8639 0.02962 0.006511 0.9 VDD 161.113,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/state_reg[0]
0.8518 0.04297 0.005216 0.9 VDD 161.293,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[31]
0.8511 0.04326 0.005637 0.9 VDD 158.503,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[30]
0.8513 0.043 0.005719 0.9 VDD 160.843,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[29]
0.8515 0.04315 0.005402 0.9 VDD 159.763,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[28]
0.8522 0.04245 0.005402 0.9 VDD 160.213,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[27]
0.8526 0.04221 0.005207 0.9 VDD 161.653,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[26]
0.8504 0.04394 0.005672 0.9 VDD 158.953,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[25]
0.852 0.04265 0.005307 0.9 VDD 157.873,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[24]
0.8501 0.04396 0.005986 0.9 VDD 158.773,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[23]
0.8505 0.04401 0.005452 0.9 VDD 157.063,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[22]
0.8514 0.04329 0.005288 0.9 VDD 157.693,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[21]
0.8518 0.04322 0.004955 0.9 VDD 155.533,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[20]
0.8515 0.04326 0.005272 0.9 VDD 156.073,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[19]
0.8516 0.04299 0.005414 0.9 VDD 156.523,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[18]
0.8524 0.04261 0.004955 0.9 VDD 155.533,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[17]
0.8524 0.04271 0.004916 0.9 VDD 154.633,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[16]
0.8531 0.04201 0.00487 0.9 VDD 154.633,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[15]
0.8511 0.04388 0.005063 0.9 VDD 155.173,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[14]
0.8534 0.04182 0.004814 0.9 VDD 154.453,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[13]
0.8534 0.04181 0.004831 0.9 VDD 154.363,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[12]
0.8526 0.04199 0.00538 0.9 VDD 156.613,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[11]
0.8525 0.04217 0.00538 0.9 VDD 156.613,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[10]
0.8503 0.044 0.00567 0.9 VDD 156.793,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[9]
0.8506 0.04369 0.005719 0.9 VDD 160.843,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[8]
0.8519 0.04279 0.00531 0.9 VDD 161.923,104.208 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[7]
0.852 0.04251 0.005532 0.9 VDD 163.093,104.784 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[6]
0.8529 0.0414 0.005672 0.9 VDD 163.633,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[5]
0.8531 0.0418 0.005139 0.9 VDD 163.543,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[4]
0.8512 0.04322 0.005544 0.9 VDD 163.003,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[3]
0.8522 0.04151 0.006291 0.9 VDD 163.183,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/addr_reg_reg[2]
0.8611 0.03313 0.005769 0.9 VDD 163.183,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_addr_valid_reg
0.8637 0.02832 0.008008 0.9 VDD 163.633,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg
0.8615 0.02959 0.008907 0.9 VDD 162.823,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_data_valid_reg
0.8628 0.02966 0.0075 0.9 VDD 160.843,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/ctrl_data_tx_ready_reg
0.8713 0.02254 0.006158 0.9 VDD 169.843,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[3]
0.8716 0.02211 0.006273 0.9 VDD 169.483,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_reg[0]
0.8635 0.02922 0.007267 0.9 VDD 162.688,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U4
0.8663 0.0264 0.007281 0.9 VDD 166.648,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U5
0.8647 0.02803 0.007262 0.9 VDD 162.733,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U6
0.8626 0.02909 0.008339 0.9 VDD 163.048,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U8
0.8646 0.02842 0.006999 0.9 VDD 164.803,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U9
0.8654 0.02745 0.007175 0.9 VDD 167.278,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U10
0.8659 0.02719 0.006954 0.9 VDD 167.953,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U11
0.8663 0.02786 0.005835 0.9 VDD 167.683,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U12
0.8671 0.02671 0.006224 0.9 VDD 167.053,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U13
0.8671 0.02651 0.006379 0.9 VDD 166.333,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U14
0.8666 0.02686 0.006589 0.9 VDD 165.343,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U15
0.8649 0.02791 0.007215 0.9 VDD 163.138,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U16
0.8641 0.02851 0.007435 0.9 VDD 160.978,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U17
0.8628 0.02894 0.008233 0.9 VDD 163.453,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U19
0.8647 0.02863 0.006665 0.9 VDD 163.318,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U21
0.8644 0.02824 0.007341 0.9 VDD 161.968,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U22
0.8633 0.02871 0.007941 0.9 VDD 164.533,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U23
0.8648 0.02853 0.006668 0.9 VDD 165.073,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U24
0.8657 0.02751 0.006767 0.9 VDD 164.488,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U25
0.8644 0.02856 0.007046 0.9 VDD 164.443,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U26
0.8647 0.0286 0.006714 0.9 VDD 164.848,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U27
0.8659 0.0274 0.006693 0.9 VDD 164.848,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U28
0.8646 0.02813 0.0073 0.9 VDD 162.373,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U29
0.8649 0.02844 0.006622 0.9 VDD 165.298,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U30
0.8637 0.02854 0.007806 0.9 VDD 165.028,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U31
0.8654 0.02814 0.006443 0.9 VDD 166.153,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U32
0.8637 0.02907 0.007221 0.9 VDD 163.093,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U34
0.8648 0.02895 0.006297 0.9 VDD 163.588,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U35
0.8642 0.02813 0.007656 0.9 VDD 165.568,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U36
0.8652 0.02799 0.006843 0.9 VDD 165.928,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U37
0.8646 0.02792 0.007505 0.9 VDD 166.108,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U38
0.8657 0.02796 0.006338 0.9 VDD 166.648,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U39
0.8663 0.02766 0.006059 0.9 VDD 167.953,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U40
0.8659 0.02791 0.006213 0.9 VDD 167.233,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U41
0.8653 0.02857 0.006165 0.9 VDD 164.938,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U42
0.8656 0.02831 0.006071 0.9 VDD 165.838,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U43
0.8657 0.0282 0.006067 0.9 VDD 165.883,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U44
0.8648 0.02823 0.006931 0.9 VDD 165.298,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U45
0.8643 0.02818 0.00753 0.9 VDD 166.018,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U46
0.864 0.02833 0.007644 0.9 VDD 165.613,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U47
0.8651 0.02867 0.006201 0.9 VDD 164.578,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U48
0.8645 0.02869 0.006779 0.9 VDD 164.533,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U49
0.8636 0.02846 0.007892 0.9 VDD 164.713,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U50
0.865 0.02842 0.006584 0.9 VDD 165.478,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U51
0.8652 0.02829 0.00649 0.9 VDD 165.928,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U52
0.8651 0.02831 0.006547 0.9 VDD 165.658,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U53
0.8655 0.0281 0.006357 0.9 VDD 166.558,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U54
0.8656 0.02807 0.006364 0.9 VDD 166.603,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U55
0.866 0.02801 0.005953 0.9 VDD 166.873,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U56
0.8656 0.0283 0.006123 0.9 VDD 165.343,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U58
0.8652 0.02853 0.006258 0.9 VDD 163.993,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U60
0.8657 0.0284 0.005902 0.9 VDD 167.683,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U61
0.8673 0.02772 0.004944 0.9 VDD 170.698,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U62
0.8664 0.02799 0.005621 0.9 VDD 169.528,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U63
0.8646 0.02869 0.006689 0.9 VDD 162.958,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U65
0.8646 0.02908 0.006338 0.9 VDD 163.138,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U66
0.8635 0.02929 0.007208 0.9 VDD 162.373,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U67
0.8653 0.02844 0.00621 0.9 VDD 164.488,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U68
0.8651 0.02859 0.006297 0.9 VDD 163.588,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U70
0.8649 0.02873 0.006379 0.9 VDD 162.688,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U71
0.8644 0.02923 0.006387 0.9 VDD 162.598,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U72
0.8662 0.027 0.006811 0.9 VDD 166.153,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U73
0.8649 0.0277 0.007353 0.9 VDD 166.648,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U74
0.8655 0.02774 0.006753 0.9 VDD 166.558,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U75
0.8643 0.02882 0.006842 0.9 VDD 164.218,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U76
0.8628 0.02899 0.00816 0.9 VDD 163.723,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U77
0.8643 0.02883 0.006878 0.9 VDD 164.038,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U78
0.8644 0.02876 0.006806 0.9 VDD 164.398,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U80
0.864 0.02898 0.006986 0.9 VDD 163.498,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U81
0.8635 0.02935 0.007146 0.9 VDD 162.688,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U82
0.8632 0.02956 0.007268 0.9 VDD 162.058,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U83
0.8649 0.02883 0.006254 0.9 VDD 164.038,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U84
0.865 0.02844 0.006569 0.9 VDD 164.488,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U85
0.8623 0.02925 0.008455 0.9 VDD 162.598,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U86
0.8625 0.02919 0.008316 0.9 VDD 163.138,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U87
0.8621 0.02944 0.008502 0.9 VDD 162.418,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U88
0.8678 0.0261 0.006127 0.9 VDD 167.503,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U89
0.8672 0.02537 0.007385 0.9 VDD 167.593,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U90
0.8655 0.02697 0.007534 0.9 VDD 167.233,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U91
0.8626 0.02826 0.009189 0.9 VDD 165.253,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U92
0.8656 0.02683 0.007575 0.9 VDD 165.433,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U93
0.8642 0.02935 0.006426 0.9 VDD 162.148,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U94
0.8655 0.02749 0.00697 0.9 VDD 163.498,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U95
0.8639 0.0291 0.007004 0.9 VDD 163.408,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U96
0.8654 0.02772 0.006915 0.9 VDD 163.768,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U97
0.8652 0.02768 0.007079 0.9 VDD 162.958,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U98
0.8645 0.02748 0.00802 0.9 VDD 163.543,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U99
0.866 0.02715 0.006881 0.9 VDD 165.658,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U100
0.8658 0.02726 0.006931 0.9 VDD 165.298,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U101
0.865 0.02715 0.007803 0.9 VDD 164.488,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U102
0.8659 0.02729 0.006851 0.9 VDD 164.083,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U103
0.8656 0.02742 0.007005 0.9 VDD 164.758,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U104
0.8662 0.02723 0.00658 0.9 VDD 165.388,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U105
0.8665 0.02704 0.006446 0.9 VDD 166.018,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U106
0.864 0.02952 0.006509 0.9 VDD 163.453,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U107
0.8637 0.02959 0.006674 0.9 VDD 163.183,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U108
0.8641 0.02935 0.006533 0.9 VDD 163.273,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U109
0.8641 0.02943 0.006434 0.9 VDD 165.253,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U110
0.8644 0.02972 0.005891 0.9 VDD 162.823,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U111
0.8646 0.02962 0.005815 0.9 VDD 163.723,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U112
0.8648 0.02951 0.005735 0.9 VDD 164.623,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U113
0.864 0.02953 0.006483 0.9 VDD 164.443,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U114
0.8653 0.02759 0.007076 0.9 VDD 164.218,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U115
0.8632 0.02872 0.008075 0.9 VDD 164.038,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U116
0.8641 0.02875 0.007111 0.9 VDD 163.948,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U117
0.8649 0.02852 0.006608 0.9 VDD 164.038,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U118
0.8692 0.02374 0.00705 0.9 VDD 156.388,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U119
0.8639 0.02861 0.007447 0.9 VDD 160.618,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U120
0.8682 0.02517 0.006602 0.9 VDD 156.478,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U121
0.8639 0.02866 0.007484 0.9 VDD 160.438,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U122
0.8691 0.02376 0.007099 0.9 VDD 156.748,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U123
0.864 0.0277 0.0083 0.9 VDD 159.898,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U124
0.8621 0.02866 0.00926 0.9 VDD 159.808,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U125
0.8649 0.02711 0.008003 0.9 VDD 158.098,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U126
0.8674 0.02553 0.007055 0.9 VDD 156.478,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U127
0.8691 0.02378 0.007148 0.9 VDD 157.108,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U128
0.8706 0.02372 0.005707 0.9 VDD 155.938,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U129
0.8709 0.02285 0.006259 0.9 VDD 155.848,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U130
0.8651 0.02721 0.007664 0.9 VDD 156.208,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U131
0.8712 0.02197 0.006838 0.9 VDD 156.658,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U132
0.8728 0.02147 0.005693 0.9 VDD 155.758,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U133
0.8678 0.02554 0.006706 0.9 VDD 157.018,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U134
0.8632 0.02848 0.008353 0.9 VDD 160.168,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U135
0.8713 0.02193 0.006729 0.9 VDD 156.118,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U136
0.8664 0.02654 0.00701 0.9 VDD 156.208,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U137
0.8704 0.02376 0.005851 0.9 VDD 156.658,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U138
0.864 0.0285 0.007497 0.9 VDD 160.078,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U139
0.8707 0.02291 0.006392 0.9 VDD 156.658,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U140
0.8641 0.02847 0.007396 0.9 VDD 161.158,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U141
0.8658 0.02695 0.007253 0.9 VDD 158.368,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U142
0.8642 0.02838 0.007388 0.9 VDD 161.473,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/U143
0.8574 0.03755 0.005087 0.9 VDD 169.438,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC202_net21770
0.8578 0.03736 0.004833 0.9 VDD 169.978,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC201_net21765
0.8573 0.03728 0.005432 0.9 VDD 169.798,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC200_net21760
0.857 0.03746 0.005557 0.9 VDD 169.348,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC199_net21755
0.8562 0.03757 0.00622 0.9 VDD 168.898,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC198_net21750
0.8558 0.03782 0.006407 0.9 VDD 168.358,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC197_net21745
0.8556 0.03752 0.00686 0.9 VDD 165.748,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC196_net21740
0.8555 0.03782 0.006644 0.9 VDD 168.358,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC195_net21734
0.8554 0.03975 0.004824 0.9 VDD 154.633,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC121_n1
0.8532 0.03941 0.007403 0.9 VDD 163.723,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/FE_OFC45_n1
0.8576 0.0365 0.005896 0.9 VDD 170.833,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[7]/latch
0.8582 0.03599 0.005818 0.9 VDD 171.013,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[6]/latch
0.857 0.03713 0.005876 0.9 VDD 169.843,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[5]/latch
0.8573 0.03695 0.00574 0.9 VDD 170.203,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[4]/latch
0.858 0.03688 0.005154 0.9 VDD 170.743,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[3]/latch
0.8583 0.03659 0.005099 0.9 VDD 170.923,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[2]/latch
0.8583 0.03698 0.004716 0.9 VDD 171.013,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[1]/latch
0.8582 0.03696 0.004826 0.9 VDD 170.563,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/clk_gate_data_reg[0]/latch
0.8552 0.03906 0.005718 0.9 VDD 165.613,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][31]
0.8555 0.03838 0.006148 0.9 VDD 158.053,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][30]
0.8547 0.03961 0.005718 0.9 VDD 160.753,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][29]
0.8564 0.03795 0.005655 0.9 VDD 154.363,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][28]
0.8578 0.03735 0.004832 0.9 VDD 141.943,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][27]
0.8549 0.03944 0.00562 0.9 VDD 163.723,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][26]
0.8603 0.03458 0.005163 0.9 VDD 142.123,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][25]
0.8581 0.03783 0.004075 0.9 VDD 143.023,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][24]
0.8546 0.03974 0.00561 0.9 VDD 158.773,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][23]
0.8553 0.03964 0.005026 0.9 VDD 155.083,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][22]
0.855 0.03955 0.005416 0.9 VDD 156.973,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][21]
0.8576 0.03761 0.004765 0.9 VDD 141.763,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][20]
0.8562 0.03926 0.00452 0.9 VDD 152.743,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][19]
0.8585 0.03779 0.003658 0.9 VDD 147.793,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][18]
0.8581 0.03846 0.003474 0.9 VDD 148.873,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][17]
0.8588 0.03725 0.003902 0.9 VDD 145.723,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][16]
0.8602 0.03541 0.00437 0.9 VDD 141.853,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][15]
0.8559 0.03836 0.005701 0.9 VDD 156.163,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][14]
0.8623 0.03324 0.004413 0.9 VDD 145.093,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][13]
0.8626 0.03356 0.003881 0.9 VDD 147.163,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][12]
0.8599 0.03557 0.004481 0.9 VDD 151.123,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][11]
0.8619 0.03397 0.00409 0.9 VDD 148.873,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][10]
0.8572 0.03748 0.00532 0.9 VDD 152.833,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][9]
0.8544 0.03964 0.005922 0.9 VDD 162.373,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][8]
0.8543 0.03884 0.0069 0.9 VDD 164.713,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][7]
0.8549 0.03808 0.00707 0.9 VDD 162.553,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][6]
0.8566 0.03602 0.007387 0.9 VDD 164.713,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][5]
0.854 0.03875 0.007234 0.9 VDD 165.163,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][4]
0.8572 0.03628 0.006501 0.9 VDD 163.543,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][3]
0.8554 0.03762 0.006989 0.9 VDD 164.713,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][2]
0.859 0.03473 0.006249 0.9 VDD 166.693,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][1]
0.8556 0.03769 0.00675 0.9 VDD 164.803,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[7][0]
0.8556 0.03867 0.005718 0.9 VDD 165.613,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][31]
0.8556 0.03835 0.00607 0.9 VDD 159.133,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][30]
0.8545 0.03967 0.005831 0.9 VDD 160.213,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][29]
0.856 0.03803 0.005994 0.9 VDD 154.903,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][28]
0.858 0.03796 0.004001 0.9 VDD 142.033,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][27]
0.8552 0.03908 0.005716 0.9 VDD 163.993,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][26]
0.8603 0.03494 0.004723 0.9 VDD 141.943,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][25]
0.8573 0.03822 0.004454 0.9 VDD 142.843,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][24]
0.8543 0.03994 0.005719 0.9 VDD 159.043,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][23]
0.8553 0.03962 0.005082 0.9 VDD 154.903,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][22]
0.8548 0.03974 0.00541 0.9 VDD 156.973,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][21]
0.8573 0.03748 0.005212 0.9 VDD 141.943,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][20]
0.8562 0.03933 0.004438 0.9 VDD 153.103,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][19]
0.8581 0.03818 0.003677 0.9 VDD 147.973,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][18]
0.8577 0.03887 0.003454 0.9 VDD 148.873,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][17]
0.8583 0.03757 0.004119 0.9 VDD 145.723,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][16]
0.86 0.03532 0.004672 0.9 VDD 141.673,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][15]
0.8561 0.03831 0.00561 0.9 VDD 155.713,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][14]
0.8617 0.03392 0.004399 0.9 VDD 144.283,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][13]
0.8621 0.0335 0.004349 0.9 VDD 146.983,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][12]
0.8589 0.03658 0.004497 0.9 VDD 151.033,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][11]
0.8626 0.03355 0.00384 0.9 VDD 148.873,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][10]
0.8572 0.0376 0.005251 0.9 VDD 152.653,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][9]
0.8547 0.03934 0.005921 0.9 VDD 162.463,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][8]
0.8553 0.03783 0.006891 0.9 VDD 164.083,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][7]
0.8551 0.03805 0.00689 0.9 VDD 162.733,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][6]
0.8584 0.03515 0.006469 0.9 VDD 164.353,81.744 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][5]
0.8538 0.03895 0.007218 0.9 VDD 165.253,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][4]
0.8588 0.03527 0.005978 0.9 VDD 163.363,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][3]
0.8557 0.03758 0.006701 0.9 VDD 164.713,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][2]
0.8593 0.03487 0.005809 0.9 VDD 166.063,81.168 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][1]
0.8562 0.03773 0.006062 0.9 VDD 164.623,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[6][0]
0.855 0.04025 0.004734 0.9 VDD 166.963,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][31]
0.8535 0.03926 0.007191 0.9 VDD 158.503,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][30]
0.853 0.04193 0.00504 0.9 VDD 160.663,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][29]
0.8546 0.03952 0.005909 0.9 VDD 154.093,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][28]
0.8581 0.03718 0.004712 0.9 VDD 144.103,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][27]
0.8541 0.04099 0.004942 0.9 VDD 164.893,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][26]
0.8601 0.03531 0.004619 0.9 VDD 144.283,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][25]
0.8573 0.03891 0.003785 0.9 VDD 144.373,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][24]
0.8544 0.04069 0.004914 0.9 VDD 158.593,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][23]
0.8555 0.04035 0.004183 0.9 VDD 154.003,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][22]
0.854 0.04066 0.0053 0.9 VDD 157.603,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][21]
0.8584 0.03698 0.004667 0.9 VDD 144.373,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][20]
0.8545 0.04167 0.003838 0.9 VDD 152.743,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][19]
0.8575 0.03909 0.003417 0.9 VDD 147.973,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][18]
0.857 0.0398 0.00322 0.9 VDD 150.853,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][17]
0.8577 0.03875 0.003515 0.9 VDD 146.803,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][16]
0.8589 0.03639 0.004751 0.9 VDD 144.283,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][15]
0.8541 0.03912 0.006739 0.9 VDD 156.523,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][14]
0.8609 0.03422 0.004908 0.9 VDD 145.363,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][13]
0.8612 0.03418 0.004617 0.9 VDD 147.253,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][12]
0.8577 0.03811 0.004168 0.9 VDD 150.853,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][11]
0.8606 0.03515 0.004283 0.9 VDD 148.873,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][10]
0.8561 0.03855 0.005315 0.9 VDD 152.743,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][9]
0.8545 0.0405 0.005054 0.9 VDD 162.463,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][8]
0.8535 0.03907 0.007459 0.9 VDD 163.093,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][7]
0.8553 0.03783 0.006858 0.9 VDD 163.543,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][6]
0.8583 0.03569 0.006051 0.9 VDD 166.333,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][5]
0.8549 0.03825 0.006797 0.9 VDD 167.143,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][4]
0.8573 0.03663 0.006078 0.9 VDD 163.003,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][3]
0.8562 0.03711 0.006726 0.9 VDD 166.603,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][2]
0.8581 0.03563 0.006301 0.9 VDD 166.693,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][1]
0.8565 0.03703 0.006485 0.9 VDD 166.693,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[5][0]
0.8557 0.03955 0.004734 0.9 VDD 166.963,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][31]
0.8528 0.04002 0.007191 0.9 VDD 158.503,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][30]
0.8523 0.04192 0.005831 0.9 VDD 160.753,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][29]
0.855 0.03888 0.006118 0.9 VDD 154.633,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][28]
0.8584 0.03761 0.004001 0.9 VDD 144.193,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][27]
0.8535 0.04099 0.005465 0.9 VDD 164.893,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][26]
0.86 0.03557 0.004451 0.9 VDD 144.823,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][25]
0.8572 0.03849 0.004314 0.9 VDD 144.373,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][24]
0.8522 0.04211 0.005695 0.9 VDD 158.683,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][23]
0.8535 0.04205 0.004402 0.9 VDD 154.993,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][22]
0.8531 0.04217 0.004719 0.9 VDD 156.883,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][21]
0.8579 0.03661 0.005455 0.9 VDD 144.913,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][20]
0.8541 0.04167 0.004194 0.9 VDD 152.743,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][19]
0.8566 0.03996 0.003468 0.9 VDD 147.793,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][18]
0.8556 0.04114 0.00322 0.9 VDD 150.853,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][17]
0.8583 0.03804 0.003609 0.9 VDD 146.173,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][16]
0.8581 0.03634 0.005549 0.9 VDD 144.463,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][15]
0.8534 0.03989 0.006689 0.9 VDD 156.343,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][14]
0.8613 0.03415 0.004511 0.9 VDD 145.723,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][13]
0.8616 0.03407 0.004349 0.9 VDD 146.983,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][12]
0.8581 0.03764 0.004306 0.9 VDD 150.853,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][11]
0.8608 0.03515 0.004096 0.9 VDD 148.873,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][10]
0.8576 0.03785 0.004533 0.9 VDD 151.933,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][9]
0.8527 0.04153 0.00577 0.9 VDD 162.733,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][8]
0.8529 0.03966 0.007478 0.9 VDD 162.553,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][7]
0.855 0.0381 0.006885 0.9 VDD 162.733,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][6]
0.8572 0.03574 0.007012 0.9 VDD 167.143,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][5]
0.855 0.03822 0.006747 0.9 VDD 167.323,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][4]
0.8559 0.03664 0.00748 0.9 VDD 162.913,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][3]
0.8566 0.03699 0.006366 0.9 VDD 166.963,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][2]
0.8576 0.03537 0.007031 0.9 VDD 167.053,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][1]
0.8568 0.03732 0.005867 0.9 VDD 166.693,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[4][0]
0.8557 0.03865 0.005613 0.9 VDD 165.883,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][31]
0.8548 0.03837 0.006845 0.9 VDD 158.953,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][30]
0.8526 0.03994 0.007434 0.9 VDD 160.483,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][29]
0.8561 0.03791 0.005944 0.9 VDD 154.723,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][28]
0.857 0.0378 0.005209 0.9 VDD 142.033,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][27]
0.8543 0.03911 0.006605 0.9 VDD 163.813,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][26]
0.8603 0.03515 0.004504 0.9 VDD 143.563,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][25]
0.8577 0.03725 0.005027 0.9 VDD 144.283,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][24]
0.8534 0.04002 0.006545 0.9 VDD 159.223,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][23]
0.8556 0.03934 0.005024 0.9 VDD 154.633,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][22]
0.8543 0.03955 0.006122 0.9 VDD 156.793,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][21]
0.8565 0.03759 0.005945 0.9 VDD 141.853,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][20]
0.856 0.03906 0.004908 0.9 VDD 152.743,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][19]
0.8581 0.03783 0.004118 0.9 VDD 148.693,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][18]
0.857 0.03861 0.004384 0.9 VDD 150.853,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][17]
0.8587 0.03687 0.004452 0.9 VDD 146.353,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][16]
0.8595 0.03566 0.004802 0.9 VDD 141.763,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][15]
0.8553 0.03825 0.006418 0.9 VDD 156.793,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][14]
0.8608 0.03447 0.004686 0.9 VDD 143.473,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][13]
0.858 0.0363 0.005663 0.9 VDD 153.373,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][12]
0.8588 0.03597 0.005252 0.9 VDD 153.283,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][11]
0.8593 0.03586 0.004824 0.9 VDD 151.393,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][10]
0.8576 0.03715 0.005224 0.9 VDD 153.193,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][9]
0.8539 0.03938 0.006704 0.9 VDD 161.563,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][8]
0.855 0.03816 0.006861 0.9 VDD 161.473,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][7]
0.8548 0.0383 0.006919 0.9 VDD 160.573,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][6]
0.8597 0.03464 0.005655 0.9 VDD 170.383,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][5]
0.8567 0.03759 0.005686 0.9 VDD 168.853,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][4]
0.8576 0.03629 0.006103 0.9 VDD 165.073,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][3]
0.8586 0.03572 0.005702 0.9 VDD 170.203,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][2]
0.8596 0.03476 0.005655 0.9 VDD 170.383,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][1]
0.8588 0.03598 0.005247 0.9 VDD 170.383,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[3][0]
0.855 0.03865 0.006297 0.9 VDD 165.883,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][31]
0.8549 0.03837 0.00674 0.9 VDD 158.683,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][30]
0.8533 0.03929 0.007447 0.9 VDD 160.663,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][29]
0.8565 0.03746 0.00599 0.9 VDD 155.173,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][28]
0.8574 0.03782 0.004832 0.9 VDD 141.943,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][27]
0.854 0.03941 0.006614 0.9 VDD 163.723,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][26]
0.8607 0.0348 0.004501 0.9 VDD 143.383,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][25]
0.858 0.037 0.005027 0.9 VDD 144.283,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][24]
0.8539 0.03953 0.006566 0.9 VDD 159.403,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][23]
0.8549 0.0396 0.005475 0.9 VDD 154.453,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][22]
0.8539 0.03995 0.006163 0.9 VDD 156.973,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][21]
0.8573 0.03682 0.005906 0.9 VDD 142.213,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][20]
0.8562 0.03906 0.004735 0.9 VDD 152.293,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][19]
0.8588 0.03713 0.004039 0.9 VDD 148.783,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][18]
0.8575 0.03811 0.004384 0.9 VDD 150.853,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][17]
0.8587 0.03676 0.004564 0.9 VDD 146.803,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][16]
0.8584 0.03684 0.004811 0.9 VDD 142.123,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][15]
0.8555 0.0382 0.00632 0.9 VDD 156.343,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][14]
0.8609 0.03399 0.005091 0.9 VDD 143.563,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][13]
0.8592 0.03575 0.005074 0.9 VDD 151.933,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][12]
0.8589 0.03627 0.004849 0.9 VDD 153.193,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][11]
0.8596 0.03575 0.004684 0.9 VDD 151.933,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][10]
0.8576 0.03711 0.005268 0.9 VDD 153.013,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][9]
0.8535 0.03982 0.006704 0.9 VDD 161.563,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][8]
0.8549 0.03813 0.006932 0.9 VDD 161.743,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][7]
0.8549 0.03827 0.006867 0.9 VDD 159.763,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][6]
0.8595 0.03465 0.005878 0.9 VDD 169.213,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][5]
0.857 0.03772 0.005252 0.9 VDD 168.673,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][4]
0.8563 0.03631 0.007358 0.9 VDD 164.983,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][3]
0.8585 0.03579 0.005679 0.9 VDD 170.293,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][2]
0.8586 0.03498 0.006395 0.9 VDD 169.483,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][1]
0.8578 0.0367 0.00552 0.9 VDD 169.033,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[2][0]
0.8558 0.03891 0.00532 0.9 VDD 166.243,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][31]
0.8551 0.03828 0.006628 0.9 VDD 158.503,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][30]
0.8536 0.04066 0.005706 0.9 VDD 160.393,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][29]
0.8564 0.0382 0.005391 0.9 VDD 154.453,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][28]
0.8589 0.03659 0.004487 0.9 VDD 146.353,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][27]
0.8544 0.03991 0.005662 0.9 VDD 163.723,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][26]
0.8595 0.03618 0.004366 0.9 VDD 147.793,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][25]
0.8586 0.03694 0.004495 0.9 VDD 146.083,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][24]
0.8543 0.04033 0.005389 0.9 VDD 158.053,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][23]
0.8553 0.04011 0.004593 0.9 VDD 154.813,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][22]
0.8548 0.03991 0.005255 0.9 VDD 156.793,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][21]
0.8589 0.03611 0.004983 0.9 VDD 146.713,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][20]
0.8559 0.03955 0.004519 0.9 VDD 153.373,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][19]
0.857 0.03915 0.003888 0.9 VDD 151.483,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][18]
0.8574 0.03875 0.003831 0.9 VDD 150.853,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][17]
0.8586 0.03774 0.003687 0.9 VDD 148.063,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][16]
0.8599 0.03548 0.004619 0.9 VDD 145.903,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][15]
0.8556 0.03818 0.006251 0.9 VDD 156.433,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][14]
0.8611 0.03448 0.004439 0.9 VDD 145.543,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][13]
0.8603 0.03544 0.004264 0.9 VDD 147.613,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][12]
0.8584 0.03715 0.004425 0.9 VDD 150.943,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][11]
0.859 0.03683 0.004166 0.9 VDD 148.873,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][10]
0.8575 0.03774 0.00474 0.9 VDD 152.113,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][9]
0.8541 0.04015 0.005763 0.9 VDD 161.833,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][8]
0.8556 0.03819 0.00616 0.9 VDD 162.103,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][7]
0.8555 0.03838 0.006127 0.9 VDD 159.943,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][6]
0.8576 0.03618 0.006234 0.9 VDD 169.123,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][5]
0.8561 0.03849 0.005379 0.9 VDD 167.593,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][4]
0.8561 0.03687 0.007005 0.9 VDD 164.533,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][3]
0.8578 0.0362 0.005998 0.9 VDD 169.213,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][2]
0.8595 0.03479 0.005691 0.9 VDD 170.293,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][1]
0.855 0.03825 0.00678 0.9 VDD 167.143,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[1][0]
0.8552 0.03963 0.005199 0.9 VDD 166.693,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][31]
0.8549 0.03843 0.006651 0.9 VDD 158.683,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][30]
0.854 0.04029 0.005665 0.9 VDD 159.943,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][29]
0.8566 0.03809 0.005285 0.9 VDD 154.003,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][28]
0.8591 0.03648 0.004423 0.9 VDD 146.803,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][27]
0.8544 0.04007 0.005531 0.9 VDD 164.803,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][26]
0.8596 0.03614 0.004298 0.9 VDD 147.703,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][25]
0.8592 0.03693 0.003906 0.9 VDD 145.993,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][24]
0.8546 0.03994 0.005448 0.9 VDD 158.863,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][23]
0.8553 0.03975 0.004911 0.9 VDD 154.633,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][22]
0.8545 0.04029 0.005255 0.9 VDD 156.793,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][21]
0.8585 0.03692 0.00456 0.9 VDD 148.063,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][20]
0.8559 0.04017 0.003954 0.9 VDD 152.743,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][19]
0.8566 0.039 0.004434 0.9 VDD 152.473,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][18]
0.8573 0.03859 0.004106 0.9 VDD 150.853,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][17]
0.8582 0.03774 0.004088 0.9 VDD 148.063,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][16]
0.8604 0.03521 0.004416 0.9 VDD 146.173,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][15]
0.8554 0.03838 0.006251 0.9 VDD 156.433,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][14]
0.8602 0.03528 0.004468 0.9 VDD 146.353,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][13]
0.8599 0.0359 0.00415 0.9 VDD 148.873,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][12]
0.8586 0.03694 0.004505 0.9 VDD 150.943,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][11]
0.8596 0.03625 0.004147 0.9 VDD 148.873,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][10]
0.8574 0.03772 0.004853 0.9 VDD 152.023,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][9]
0.8537 0.04052 0.005757 0.9 VDD 162.283,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][8]
0.8551 0.03813 0.00674 0.9 VDD 161.833,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][7]
0.8541 0.03929 0.006575 0.9 VDD 160.483,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][6]
0.8581 0.03583 0.00606 0.9 VDD 168.403,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][5]
0.8564 0.03815 0.005427 0.9 VDD 167.593,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][4]
0.8576 0.0359 0.006474 0.9 VDD 164.713,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][3]
0.8582 0.03605 0.005754 0.9 VDD 170.203,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][2]
0.8587 0.03528 0.005988 0.9 VDD 170.113,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][1]
0.8569 0.03662 0.006521 0.9 VDD 169.303,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][0]
0.8587 0.03708 0.004228 0.9 VDD 173.623,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U6
0.8584 0.03775 0.00388 0.9 VDD 174.208,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U7
0.8589 0.03729 0.003842 0.9 VDD 175.423,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U8
0.8587 0.03733 0.003967 0.9 VDD 175.738,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U9
0.859 0.03698 0.004004 0.9 VDD 175.963,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U10
0.859 0.03702 0.004005 0.9 VDD 176.458,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U11
0.8588 0.03684 0.004327 0.9 VDD 175.963,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U12
0.8586 0.03737 0.004039 0.9 VDD 176.188,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U13
0.8593 0.0368 0.00395 0.9 VDD 175.468,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U15
0.8591 0.03668 0.004187 0.9 VDD 174.163,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U16
0.8591 0.03697 0.003971 0.9 VDD 175.828,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U17
0.8592 0.03691 0.003929 0.9 VDD 175.108,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U19
0.8589 0.03726 0.003864 0.9 VDD 175.108,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U20
0.8592 0.0369 0.003849 0.9 VDD 175.018,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U21
0.8583 0.03741 0.004251 0.9 VDD 172.813,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U22
0.8591 0.03722 0.003709 0.9 VDD 174.838,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U23
0.859 0.03683 0.004187 0.9 VDD 174.163,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U24
0.859 0.03716 0.003868 0.9 VDD 174.253,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U25
0.8593 0.03676 0.003923 0.9 VDD 175.018,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U26
0.8595 0.03631 0.004184 0.9 VDD 175.288,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U27
0.8589 0.03666 0.004463 0.9 VDD 174.028,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U28
0.859 0.03615 0.00483 0.9 VDD 173.218,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U29
0.859 0.03678 0.004213 0.9 VDD 173.668,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U30
0.8585 0.03695 0.004552 0.9 VDD 172.633,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U31
0.8588 0.03656 0.004633 0.9 VDD 173.038,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U32
0.8586 0.03671 0.004704 0.9 VDD 172.858,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U33
0.8587 0.03607 0.005255 0.9 VDD 172.273,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U34
0.8589 0.03706 0.004084 0.9 VDD 173.443,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U35
0.8583 0.03685 0.004812 0.9 VDD 171.823,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U36
0.8587 0.03666 0.004654 0.9 VDD 172.318,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U37
0.8584 0.03641 0.005215 0.9 VDD 171.553,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U38
0.8586 0.03684 0.004519 0.9 VDD 171.778,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U39
0.8582 0.03659 0.005163 0.9 VDD 171.688,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U40
0.8583 0.03648 0.005255 0.9 VDD 172.273,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U41
0.8585 0.03723 0.004288 0.9 VDD 172.093,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U42
0.8585 0.0373 0.004253 0.9 VDD 172.228,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U43
0.8587 0.03726 0.004075 0.9 VDD 171.823,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U44
0.8588 0.03733 0.003894 0.9 VDD 172.588,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U45
0.8579 0.03876 0.003356 0.9 VDD 173.578,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U46
0.8578 0.03871 0.003509 0.9 VDD 172.858,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U47
0.8578 0.03848 0.003697 0.9 VDD 173.038,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U48
0.858 0.0384 0.003576 0.9 VDD 172.543,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U49
0.8572 0.0387 0.004098 0.9 VDD 170.743,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U51
0.8569 0.03912 0.003948 0.9 VDD 171.373,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U52
0.8583 0.0377 0.003979 0.9 VDD 171.868,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U53
0.8586 0.0378 0.003631 0.9 VDD 173.308,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U54
0.8585 0.03779 0.003744 0.9 VDD 173.218,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U55
0.8577 0.03824 0.004044 0.9 VDD 171.598,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U56
0.8576 0.03862 0.003774 0.9 VDD 171.598,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U57
0.856 0.03957 0.004407 0.9 VDD 169.438,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U59
0.8572 0.03864 0.004186 0.9 VDD 169.618,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U60
0.8584 0.0373 0.004318 0.9 VDD 170.788,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U61
0.8583 0.03721 0.004521 0.9 VDD 171.193,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U62
0.8577 0.03753 0.004787 0.9 VDD 170.158,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U64
0.8573 0.03836 0.004325 0.9 VDD 170.428,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U65
0.8582 0.03769 0.004086 0.9 VDD 171.778,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U66
0.8579 0.03779 0.004282 0.9 VDD 170.608,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U67
0.8573 0.03809 0.004569 0.9 VDD 169.708,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U68
0.8567 0.03811 0.005148 0.9 VDD 168.628,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U69
0.8565 0.03887 0.004676 0.9 VDD 168.943,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U70
0.8559 0.0395 0.004555 0.9 VDD 168.808,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U71
0.8562 0.03946 0.004335 0.9 VDD 168.898,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U72
0.8571 0.03827 0.004623 0.9 VDD 169.168,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U73
0.857 0.03818 0.00486 0.9 VDD 168.448,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U74
0.8566 0.03839 0.004993 0.9 VDD 167.863,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U76
0.8585 0.03745 0.004017 0.9 VDD 148.873,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U77
0.8574 0.03763 0.005016 0.9 VDD 169.213,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U79
0.8571 0.03713 0.005735 0.9 VDD 143.293,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U80
0.8562 0.03877 0.004981 0.9 VDD 167.638,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U81
0.8564 0.03868 0.004918 0.9 VDD 167.908,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U82
0.856 0.0389 0.005128 0.9 VDD 167.233,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U85
0.8586 0.03675 0.004659 0.9 VDD 144.463,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U86
0.8557 0.03907 0.005237 0.9 VDD 166.693,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U88
0.8579 0.03739 0.004742 0.9 VDD 142.393,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U89
0.8582 0.03711 0.004707 0.9 VDD 143.338,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U90
0.8582 0.0385 0.003327 0.9 VDD 150.043,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U91
0.8577 0.03844 0.003885 0.9 VDD 150.403,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U92
0.8573 0.03964 0.003036 0.9 VDD 150.223,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U93
0.8581 0.03872 0.003168 0.9 VDD 149.863,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U94
0.8578 0.0392 0.00302 0.9 VDD 150.178,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U95
0.8559 0.03821 0.005837 0.9 VDD 154.993,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U96
0.8568 0.0377 0.005539 0.9 VDD 153.823,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U97
0.8561 0.03879 0.00515 0.9 VDD 154.093,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U98
0.8562 0.03815 0.005681 0.9 VDD 154.453,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U99
0.8569 0.03803 0.005065 0.9 VDD 153.238,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U100
0.8583 0.03715 0.004505 0.9 VDD 150.943,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U101
0.8597 0.03577 0.004574 0.9 VDD 152.203,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U102
0.8587 0.03721 0.004056 0.9 VDD 150.223,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U103
0.8588 0.03665 0.004546 0.9 VDD 151.303,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U104
0.8593 0.03672 0.004025 0.9 VDD 149.548,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U105
0.8561 0.03984 0.004037 0.9 VDD 153.013,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U106
0.8554 0.03925 0.005326 0.9 VDD 154.003,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U107
0.8564 0.04003 0.003603 0.9 VDD 152.023,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U108
0.8566 0.03931 0.004112 0.9 VDD 152.203,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U109
0.8567 0.03962 0.003643 0.9 VDD 151.888,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U110
0.8557 0.03907 0.005199 0.9 VDD 166.693,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U111
0.8559 0.03853 0.005584 0.9 VDD 166.153,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U112
0.8555 0.03923 0.005295 0.9 VDD 166.153,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U113
0.8553 0.03919 0.005488 0.9 VDD 164.983,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U114
0.8552 0.0394 0.005398 0.9 VDD 165.568,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U115
0.8585 0.03776 0.003725 0.9 VDD 147.703,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U116
0.8584 0.03746 0.004146 0.9 VDD 147.793,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U117
0.8579 0.03818 0.003943 0.9 VDD 146.623,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U118
0.8585 0.03759 0.003908 0.9 VDD 145.633,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U119
0.8584 0.0378 0.00376 0.9 VDD 146.938,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U120
0.8595 0.03586 0.004595 0.9 VDD 146.083,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U121
0.86 0.03562 0.004409 0.9 VDD 143.203,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U122
0.8597 0.03558 0.004729 0.9 VDD 144.553,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U123
0.8599 0.03539 0.004661 0.9 VDD 142.213,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U124
0.8596 0.03561 0.004768 0.9 VDD 143.698,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U125
0.8586 0.03718 0.004267 0.9 VDD 148.063,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U126
0.8578 0.03743 0.004742 0.9 VDD 143.563,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U127
0.8588 0.03716 0.003997 0.9 VDD 144.283,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U128
0.8587 0.03731 0.004001 0.9 VDD 142.483,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U129
0.8588 0.03724 0.004002 0.9 VDD 143.338,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U130
0.8549 0.04022 0.004913 0.9 VDD 156.073,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U131
0.8541 0.03954 0.006362 0.9 VDD 158.143,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U132
0.8548 0.04054 0.004613 0.9 VDD 156.253,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U133
0.8547 0.03991 0.005424 0.9 VDD 157.063,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U134
0.8546 0.04028 0.005084 0.9 VDD 156.748,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U135
0.8549 0.04016 0.004968 0.9 VDD 155.353,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U136
0.8549 0.03939 0.005675 0.9 VDD 155.173,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U137
0.8548 0.04047 0.00473 0.9 VDD 155.353,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U138
0.8553 0.03979 0.004914 0.9 VDD 155.083,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U139
0.8559 0.03993 0.004218 0.9 VDD 153.598,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U140
0.8557 0.03841 0.005883 0.9 VDD 157.603,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U141
0.8554 0.0382 0.006398 0.9 VDD 156.703,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U142
0.8551 0.03913 0.005817 0.9 VDD 156.613,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U143
0.8561 0.03831 0.00562 0.9 VDD 155.713,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U144
0.8559 0.03833 0.005753 0.9 VDD 156.568,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U145
0.8607 0.03484 0.004514 0.9 VDD 145.723,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U146
0.8606 0.03473 0.004658 0.9 VDD 143.833,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U147
0.8611 0.03438 0.004476 0.9 VDD 145.993,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U148
0.8614 0.03373 0.004867 0.9 VDD 145.633,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U149
0.8608 0.03458 0.004578 0.9 VDD 144.868,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U150
0.8556 0.03842 0.005972 0.9 VDD 158.323,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U151
0.8551 0.03825 0.006618 0.9 VDD 157.963,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U152
0.8548 0.0392 0.006045 0.9 VDD 157.603,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U153
0.8553 0.03831 0.006418 0.9 VDD 159.583,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U154
0.8558 0.03836 0.005877 0.9 VDD 157.558,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U155
0.8549 0.03958 0.0055 0.9 VDD 164.983,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U156
0.8552 0.03904 0.005717 0.9 VDD 163.903,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U157
0.8549 0.04012 0.004959 0.9 VDD 164.533,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U158
0.8548 0.03941 0.005829 0.9 VDD 163.903,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U159
0.854 0.04029 0.005671 0.9 VDD 163.588,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U160
0.8599 0.0358 0.004299 0.9 VDD 147.703,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U161
0.8602 0.03517 0.00464 0.9 VDD 143.293,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U162
0.8603 0.03531 0.004435 0.9 VDD 144.193,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U163
0.8603 0.03529 0.004406 0.9 VDD 142.033,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U164
0.8602 0.03536 0.004408 0.9 VDD 143.158,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U165
0.8542 0.04028 0.005497 0.9 VDD 160.123,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U166
0.8548 0.03944 0.005713 0.9 VDD 160.663,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U167
0.8543 0.04063 0.005041 0.9 VDD 160.753,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U168
0.8544 0.03979 0.005854 0.9 VDD 160.753,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U169
0.8547 0.03977 0.005529 0.9 VDD 160.978,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U170
0.857 0.03915 0.003851 0.9 VDD 151.483,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U171
0.8582 0.03796 0.003826 0.9 VDD 149.053,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U172
0.8576 0.03925 0.003153 0.9 VDD 148.603,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U173
0.8583 0.03805 0.00368 0.9 VDD 147.613,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U174
0.8581 0.03864 0.003253 0.9 VDD 148.108,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U175
0.8589 0.0372 0.003887 0.9 VDD 146.173,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U176
0.8581 0.03723 0.004682 0.9 VDD 144.373,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U177
0.8578 0.03787 0.004314 0.9 VDD 144.373,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U178
0.8578 0.03812 0.004058 0.9 VDD 143.293,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U179
0.8581 0.03786 0.003986 0.9 VDD 144.418,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U180
0.8603 0.03537 0.004333 0.9 VDD 147.433,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U181
0.8594 0.03589 0.004749 0.9 VDD 152.833,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U182
0.8611 0.03467 0.004263 0.9 VDD 147.613,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U183
0.8609 0.0345 0.004631 0.9 VDD 147.163,83.472 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U184
0.861 0.03469 0.004283 0.9 VDD 147.388,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U185
0.8542 0.04031 0.005455 0.9 VDD 159.043,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U186
0.8548 0.03953 0.005635 0.9 VDD 159.223,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U187
0.8538 0.04068 0.005547 0.9 VDD 159.133,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U188
0.8546 0.03974 0.005652 0.9 VDD 158.593,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U189
0.8543 0.04033 0.005386 0.9 VDD 158.188,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U190
0.8574 0.03786 0.004709 0.9 VDD 152.023,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U191
0.8573 0.0375 0.005233 0.9 VDD 152.923,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U192
0.8571 0.03803 0.004894 0.9 VDD 153.193,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U193
0.8572 0.03763 0.005131 0.9 VDD 152.833,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U194
0.8572 0.03795 0.004884 0.9 VDD 152.608,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U195
0.8596 0.03634 0.004102 0.9 VDD 149.143,86.928 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U196
0.8598 0.03583 0.004323 0.9 VDD 151.303,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U197
0.8608 0.03516 0.003997 0.9 VDD 149.413,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U198
0.861 0.03493 0.00412 0.9 VDD 149.503,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U199
0.8599 0.03611 0.003997 0.9 VDD 149.548,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U200
0.8561 0.03715 0.00676 0.9 VDD 167.323,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U201
0.8578 0.0366 0.005614 0.9 VDD 168.403,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U202
0.8569 0.0372 0.005893 0.9 VDD 166.423,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U203
0.8564 0.03763 0.006012 0.9 VDD 165.163,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U204
0.8558 0.03737 0.006819 0.9 VDD 166.468,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U205
0.8576 0.03593 0.006446 0.9 VDD 168.043,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U206
0.8587 0.03525 0.006072 0.9 VDD 168.313,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U207
0.8573 0.03637 0.006325 0.9 VDD 166.423,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U208
0.8579 0.03572 0.006335 0.9 VDD 165.793,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U209
0.8566 0.03655 0.006846 0.9 VDD 165.748,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U210
0.857 0.03676 0.00626 0.9 VDD 167.863,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U211
0.8573 0.03659 0.006145 0.9 VDD 168.043,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U212
0.8564 0.03716 0.006474 0.9 VDD 166.243,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U213
0.8559 0.03743 0.006687 0.9 VDD 165.253,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U214
0.8567 0.03696 0.006373 0.9 VDD 166.918,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U215
0.8548 0.03963 0.005579 0.9 VDD 162.463,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U216
0.8549 0.03935 0.005718 0.9 VDD 161.833,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U217
0.8547 0.04027 0.004997 0.9 VDD 163.723,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U218
0.8547 0.0397 0.005556 0.9 VDD 161.743,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U219
0.8543 0.04016 0.005554 0.9 VDD 161.698,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U220
0.8557 0.03813 0.006157 0.9 VDD 161.833,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U221
0.8549 0.03838 0.006747 0.9 VDD 159.943,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U222
0.8541 0.03909 0.006807 0.9 VDD 162.823,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U223
0.8561 0.0378 0.006077 0.9 VDD 164.263,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U224
0.8541 0.03916 0.006756 0.9 VDD 162.058,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U225
0.8556 0.03823 0.006138 0.9 VDD 160.663,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U226
0.8549 0.03834 0.006788 0.9 VDD 160.483,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U227
0.8559 0.03794 0.006116 0.9 VDD 163.273,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U228
0.8553 0.03788 0.006839 0.9 VDD 163.273,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U229
0.8549 0.03827 0.006844 0.9 VDD 161.248,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U230
0.8564 0.03818 0.005457 0.9 VDD 167.323,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U231
0.8564 0.03784 0.005798 0.9 VDD 168.313,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U232
0.8556 0.03831 0.006058 0.9 VDD 167.053,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U233
0.855 0.03873 0.006297 0.9 VDD 165.883,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U234
0.8558 0.03816 0.005993 0.9 VDD 167.368,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U235
0.8572 0.03617 0.006621 0.9 VDD 167.143,86.352 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U236
0.8588 0.03533 0.005851 0.9 VDD 168.403,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U237
0.8584 0.03565 0.005947 0.9 VDD 167.413,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U238
0.8576 0.03594 0.006411 0.9 VDD 164.983,82.320 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U239
0.8581 0.03587 0.006021 0.9 VDD 166.648,84.048 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U240
0.8567 0.03682 0.006474 0.9 VDD 164.713,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U241
0.858 0.03592 0.006097 0.9 VDD 164.533,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U242
0.8579 0.03601 0.006081 0.9 VDD 163.273,84.624 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U243
0.8562 0.03634 0.007467 0.9 VDD 163.183,82.896 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U244
0.8575 0.03601 0.006521 0.9 VDD 163.228,85.200 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/U245
0.8597 0.0363 0.004015 0.9 VDD 175.153,90.384 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/clk_gate_state_reg/latch
0.8569 0.03868 0.004457 0.9 VDD 178.213,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[0]
0.8581 0.03756 0.004334 0.9 VDD 178.123,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[1]
0.8581 0.03708 0.004866 0.9 VDD 178.753,91.536 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[4]
0.8588 0.03647 0.004741 0.9 VDD 177.943,90.960 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[5]
0.8564 0.03891 0.004667 0.9 VDD 180.193,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[6]
0.857 0.03869 0.004318 0.9 VDD 178.303,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[7]
0.8588 0.03708 0.004117 0.9 VDD 178.843,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[3]
0.8587 0.03722 0.004113 0.9 VDD 180.103,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr/state_reg[2]
0.8596 0.03583 0.004559 0.9 VDD 173.083,89.808 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_middle_reg[0]
0.8594 0.03583 0.004766 0.9 VDD 173.263,89.232 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch/d_out_reg[0]
0.8592 0.03554 0.005241 0.9 VDD 171.913,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/latched_full_s_reg
0.8597 0.03561 0.004674 0.9 VDD 173.488,88.656 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U3
0.8584 0.03765 0.003982 0.9 VDD 176.728,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U4
0.8581 0.03814 0.003794 0.9 VDD 175.873,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U5
0.8581 0.03805 0.003853 0.9 VDD 175.468,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U6
0.8587 0.03787 0.003439 0.9 VDD 174.478,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U7
0.8589 0.03751 0.003584 0.9 VDD 174.928,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U8
0.8587 0.03795 0.003402 0.9 VDD 175.648,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U9
0.859 0.0376 0.003432 0.9 VDD 176.098,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U10
0.8589 0.03739 0.003701 0.9 VDD 173.398,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U11
0.8591 0.03749 0.003417 0.9 VDD 174.568,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U12
0.8585 0.03761 0.003864 0.9 VDD 176.188,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U13
0.8587 0.03756 0.003704 0.9 VDD 175.468,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U14
0.8588 0.03744 0.003806 0.9 VDD 173.938,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U15
0.8586 0.03738 0.003994 0.9 VDD 173.218,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U16
0.8585 0.03768 0.003806 0.9 VDD 173.938,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U17
0.8593 0.03555 0.005105 0.9 VDD 172.138,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/U18
0.8596 0.0356 0.004796 0.9 VDD 173.128,88.080 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U1
0.8576 0.03832 0.004119 0.9 VDD 176.638,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U2
0.8585 0.03741 0.004099 0.9 VDD 176.548,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U3
0.859 0.03695 0.004043 0.9 VDD 177.178,92.112 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U4
0.8587 0.03735 0.003957 0.9 VDD 175.918,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U5
0.8588 0.03711 0.004064 0.9 VDD 177.628,92.688 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U6
0.8588 0.03704 0.004124 0.9 VDD 176.728,93.264 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U7
0.8574 0.03843 0.004217 0.9 VDD 177.088,94.992 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U8
0.8578 0.0383 0.003943 0.9 VDD 176.548,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U9
0.859 0.03635 0.004598 0.9 VDD 173.758,87.504 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/U10
0.8569 0.03937 0.003688 0.9 VDD 172.453,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/clk_gate_state_reg/CTS_cdb_buf_00354
0.857 0.03983 0.003166 0.9 VDD 175.423,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[0]
0.8567 0.03955 0.003747 0.9 VDD 173.263,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[1]
0.8563 0.03996 0.003789 0.9 VDD 173.083,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[2]
0.8562 0.04009 0.003747 0.9 VDD 173.263,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[3]
0.8563 0.04009 0.003599 0.9 VDD 173.263,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[4]
0.8563 0.0403 0.003354 0.9 VDD 175.873,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[5]
0.8563 0.0403 0.003388 0.9 VDD 175.873,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[6]
0.8568 0.03985 0.003388 0.9 VDD 175.873,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr/state_reg[7]
0.8587 0.03777 0.003578 0.9 VDD 178.393,96.720 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[7]
0.8577 0.03771 0.004574 0.9 VDD 180.643,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[6]
0.8567 0.03932 0.003946 0.9 VDD 178.393,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[5]
0.858 0.03756 0.004457 0.9 VDD 178.213,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[4]
0.8565 0.03892 0.004563 0.9 VDD 180.463,95.568 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[1]
0.8569 0.03974 0.003375 0.9 VDD 177.763,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[0]
0.8569 0.03933 0.003772 0.9 VDD 178.483,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[7]
0.8565 0.03941 0.004123 0.9 VDD 180.373,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[6]
0.8572 0.03902 0.003747 0.9 VDD 178.303,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[5]
0.8579 0.03812 0.003958 0.9 VDD 178.483,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[4]
0.8577 0.03813 0.004132 0.9 VDD 180.643,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[1]
0.8576 0.03902 0.003388 0.9 VDD 178.123,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[0]
0.858 0.03753 0.00449 0.9 VDD 180.373,93.840 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[3]
0.8578 0.03752 0.004685 0.9 VDD 180.553,94.416 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_middle_reg[2]
0.8579 0.03776 0.004318 0.9 VDD 178.303,96.144 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[3]
0.8583 0.03813 0.003602 0.9 VDD 180.733,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch/d_out_reg[2]
0.8579 0.03864 0.003455 0.9 VDD 174.028,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U2
0.8581 0.03879 0.003097 0.9 VDD 174.928,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U3
0.8578 0.03874 0.003444 0.9 VDD 173.398,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U4
0.8581 0.0386 0.003318 0.9 VDD 173.758,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U5
0.858 0.03886 0.003127 0.9 VDD 175.198,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U6
0.858 0.03882 0.003143 0.9 VDD 174.568,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U7
0.8578 0.0389 0.00329 0.9 VDD 175.918,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U8
0.8578 0.03893 0.003252 0.9 VDD 176.368,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U9
0.8584 0.03802 0.003632 0.9 VDD 176.773,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U12
0.8585 0.03802 0.003475 0.9 VDD 176.773,97.296 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U15
0.8576 0.03892 0.003437 0.9 VDD 175.783,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U18
0.8574 0.0391 0.003489 0.9 VDD 176.953,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U21
0.8573 0.03906 0.003623 0.9 VDD 176.728,98.448 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U22
0.8569 0.03987 0.003196 0.9 VDD 176.458,103.632 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/U23
0.8641 0.0283 0.007621 0.9 VDD 155.263,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC126_n1
0.8645 0.02817 0.00736 0.9 VDD 154.498,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC50_n1
0.8666 0.0265 0.006902 0.9 VDD 155.578,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/FE_OFC49_n1
0.8679 0.02634 0.005791 0.9 VDD 150.943,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][31]
0.8637 0.0288 0.007495 0.9 VDD 146.983,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][30]
0.871 0.02264 0.006323 0.9 VDD 145.363,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][29]
0.861 0.02941 0.009617 0.9 VDD 139.153,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][28]
0.8654 0.02515 0.009487 0.9 VDD 136.903,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][27]
0.8644 0.02715 0.008493 0.9 VDD 144.463,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][26]
0.8677 0.0255 0.006818 0.9 VDD 155.173,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][25]
0.8594 0.03065 0.009934 0.9 VDD 141.943,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][24]
0.863 0.02793 0.009076 0.9 VDD 136.723,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][23]
0.8718 0.02283 0.005401 0.9 VDD 147.343,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][22]
0.8626 0.02701 0.01038 0.9 VDD 136.723,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][21]
0.8666 0.02726 0.006157 0.9 VDD 148.873,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][20]
0.8652 0.02692 0.007862 0.9 VDD 137.173,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][19]
0.8632 0.02681 0.009963 0.9 VDD 139.963,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][18]
0.8694 0.02551 0.00511 0.9 VDD 151.033,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][17]
0.8636 0.02697 0.009417 0.9 VDD 136.723,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][16]
0.8682 0.02621 0.005571 0.9 VDD 151.033,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][15]
0.861 0.02971 0.009316 0.9 VDD 137.533,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][14]
0.8635 0.02751 0.008961 0.9 VDD 137.173,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][13]
0.8712 0.02363 0.005183 0.9 VDD 148.873,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][12]
0.8647 0.02904 0.006303 0.9 VDD 145.273,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][11]
0.8672 0.02632 0.006454 0.9 VDD 154.003,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][10]
0.863 0.03029 0.006713 0.9 VDD 142.843,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][9]
0.8674 0.02605 0.006534 0.9 VDD 152.743,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][8]
0.864 0.0288 0.007168 0.9 VDD 146.983,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][7]
0.8628 0.03069 0.00651 0.9 VDD 154.273,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][6]
0.863 0.02938 0.007596 0.9 VDD 156.973,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][5]
0.8609 0.03059 0.008494 0.9 VDD 156.883,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][4]
0.8642 0.02774 0.008076 0.9 VDD 156.523,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][3]
0.8656 0.02658 0.007791 0.9 VDD 156.703,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][2]
0.8606 0.03057 0.00887 0.9 VDD 156.793,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][1]
0.8638 0.03027 0.005941 0.9 VDD 151.303,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[7][0]
0.8665 0.02726 0.006226 0.9 VDD 148.873,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][31]
0.8636 0.02881 0.007554 0.9 VDD 146.893,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][30]
0.8693 0.02293 0.007766 0.9 VDD 145.003,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][29]
0.8602 0.02955 0.01028 0.9 VDD 138.793,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][28]
0.8661 0.02441 0.009487 0.9 VDD 136.903,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][27]
0.8654 0.02635 0.008289 0.9 VDD 145.003,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][26]
0.8685 0.02515 0.006332 0.9 VDD 155.083,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][25]
0.8584 0.03143 0.01019 0.9 VDD 140.953,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][24]
0.8619 0.02776 0.01036 0.9 VDD 137.443,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][23]
0.8701 0.02352 0.006419 0.9 VDD 147.163,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][22]
0.8635 0.02633 0.01016 0.9 VDD 139.063,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][21]
0.8655 0.02801 0.006464 0.9 VDD 148.873,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][20]
0.8658 0.02484 0.009364 0.9 VDD 138.793,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][19]
0.8678 0.02441 0.007792 0.9 VDD 136.903,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][18]
0.8709 0.02447 0.004589 0.9 VDD 150.853,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][17]
0.8624 0.02771 0.009865 0.9 VDD 139.063,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][16]
0.8683 0.02621 0.005457 0.9 VDD 151.033,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][15]
0.8616 0.02901 0.009356 0.9 VDD 139.243,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][14]
0.8619 0.02933 0.008815 0.9 VDD 139.243,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][13]
0.8695 0.02507 0.005416 0.9 VDD 148.873,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][12]
0.862 0.02931 0.008711 0.9 VDD 144.823,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][11]
0.8686 0.02536 0.006036 0.9 VDD 154.093,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][10]
0.8601 0.03033 0.009578 0.9 VDD 142.933,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][9]
0.8694 0.02492 0.005711 0.9 VDD 152.203,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][8]
0.8646 0.0293 0.006061 0.9 VDD 148.873,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][7]
0.8627 0.03068 0.006603 0.9 VDD 154.003,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][6]
0.8631 0.02887 0.008037 0.9 VDD 156.703,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][5]
0.8609 0.03055 0.008498 0.9 VDD 156.433,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][4]
0.8657 0.02714 0.007193 0.9 VDD 156.613,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][3]
0.8656 0.02722 0.007216 0.9 VDD 156.793,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][2]
0.8604 0.03075 0.008898 0.9 VDD 156.973,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][1]
0.8638 0.03033 0.005835 0.9 VDD 151.573,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[6][0]
0.8656 0.02591 0.008463 0.9 VDD 145.633,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][31]
0.864 0.02776 0.008273 0.9 VDD 145.633,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][30]
0.8703 0.02199 0.00767 0.9 VDD 145.093,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][29]
0.8619 0.02846 0.009687 0.9 VDD 142.843,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][28]
0.8694 0.0231 0.007524 0.9 VDD 141.133,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][27]
0.8632 0.02732 0.009504 0.9 VDD 143.383,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][26]
0.8695 0.02368 0.006847 0.9 VDD 155.263,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][25]
0.8613 0.02968 0.008983 0.9 VDD 140.773,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][24]
0.867 0.02483 0.008152 0.9 VDD 143.293,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][23]
0.8715 0.02188 0.006568 0.9 VDD 146.983,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][22]
0.8708 0.02213 0.007062 0.9 VDD 143.203,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][21]
0.8655 0.02729 0.007201 0.9 VDD 147.253,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][20]
0.8669 0.02414 0.008936 0.9 VDD 141.313,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][19]
0.8722 0.02081 0.006974 0.9 VDD 143.473,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][18]
0.8719 0.02299 0.00508 0.9 VDD 148.873,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][17]
0.8652 0.02604 0.008797 0.9 VDD 143.293,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][16]
0.8693 0.0233 0.007426 0.9 VDD 145.363,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][15]
0.8617 0.02883 0.009435 0.9 VDD 141.223,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][14]
0.863 0.02794 0.009041 0.9 VDD 143.113,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][13]
0.8736 0.02166 0.004775 0.9 VDD 148.603,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][12]
0.8635 0.02747 0.00906 0.9 VDD 144.733,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][11]
0.8712 0.0235 0.005332 0.9 VDD 154.093,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][10]
0.862 0.02944 0.00851 0.9 VDD 143.023,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][9]
0.8703 0.02447 0.005275 0.9 VDD 152.203,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][8]
0.867 0.0267 0.006341 0.9 VDD 148.603,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][7]
0.8625 0.02979 0.007691 0.9 VDD 158.683,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][6]
0.8633 0.02907 0.007624 0.9 VDD 158.863,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][5]
0.8628 0.02882 0.008391 0.9 VDD 158.683,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][4]
0.8604 0.03054 0.009083 0.9 VDD 158.683,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][3]
0.8638 0.02787 0.008355 0.9 VDD 158.413,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][2]
0.8619 0.03048 0.007617 0.9 VDD 158.323,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][1]
0.8642 0.02965 0.006159 0.9 VDD 150.943,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[5][0]
0.8662 0.02539 0.008361 0.9 VDD 145.813,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][31]
0.8645 0.02725 0.008255 0.9 VDD 146.353,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][30]
0.871 0.0212 0.0078 0.9 VDD 144.823,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][29]
0.8624 0.02849 0.009145 0.9 VDD 142.753,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][28]
0.8668 0.02552 0.007643 0.9 VDD 141.043,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][27]
0.8634 0.02709 0.009471 0.9 VDD 143.473,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][26]
0.8679 0.02519 0.006956 0.9 VDD 155.713,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][25]
0.8596 0.03035 0.0101 0.9 VDD 141.313,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][24]
0.867 0.02427 0.008757 0.9 VDD 143.113,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][23]
0.8725 0.02091 0.006568 0.9 VDD 146.983,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][22]
0.8683 0.02325 0.008415 0.9 VDD 143.203,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][21]
0.865 0.02694 0.008093 0.9 VDD 146.623,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][20]
0.8682 0.02421 0.007628 0.9 VDD 141.133,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][19]
0.8698 0.02314 0.007041 0.9 VDD 143.383,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][18]
0.8712 0.02395 0.004875 0.9 VDD 150.853,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][17]
0.8665 0.02474 0.008732 0.9 VDD 143.473,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][16]
0.8686 0.02364 0.00778 0.9 VDD 145.543,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][15]
0.8621 0.02876 0.00919 0.9 VDD 141.403,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][14]
0.8635 0.02754 0.008918 0.9 VDD 142.933,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][13]
0.8748 0.02053 0.004631 0.9 VDD 148.873,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][12]
0.8624 0.0283 0.009311 0.9 VDD 144.103,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][11]
0.8688 0.02491 0.006317 0.9 VDD 153.733,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][10]
0.8615 0.02895 0.009516 0.9 VDD 142.933,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][9]
0.8714 0.02299 0.005625 0.9 VDD 152.203,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][8]
0.8652 0.0287 0.006121 0.9 VDD 150.853,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][7]
0.8617 0.03058 0.007685 0.9 VDD 158.233,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][6]
0.8636 0.02881 0.007617 0.9 VDD 158.773,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][5]
0.8629 0.02867 0.008398 0.9 VDD 158.773,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][4]
0.8633 0.02786 0.008873 0.9 VDD 158.683,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][3]
0.8647 0.02692 0.008368 0.9 VDD 158.683,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][2]
0.8606 0.03041 0.008991 0.9 VDD 158.773,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][1]
0.8639 0.02968 0.006385 0.9 VDD 151.033,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[4][0]
0.8683 0.02477 0.006955 0.9 VDD 147.343,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][31]
0.865 0.02809 0.006861 0.9 VDD 147.523,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][30]
0.8732 0.0192 0.007603 0.9 VDD 144.103,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][29]
0.859 0.0307 0.01028 0.9 VDD 138.433,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][28]
0.8682 0.02303 0.008808 0.9 VDD 137.353,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][27]
0.8678 0.02445 0.00778 0.9 VDD 145.543,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][26]
0.8707 0.02279 0.006517 0.9 VDD 155.083,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][25]
0.8608 0.03025 0.008913 0.9 VDD 138.613,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][24]
0.8621 0.02813 0.009772 0.9 VDD 136.903,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][23]
0.8736 0.01942 0.007009 0.9 VDD 145.363,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][22]
0.8712 0.02076 0.008001 0.9 VDD 143.023,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][21]
0.8661 0.02624 0.007645 0.9 VDD 146.353,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][20]
0.8688 0.02237 0.00878 0.9 VDD 138.163,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][19]
0.8691 0.02309 0.007807 0.9 VDD 137.083,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][18]
0.8742 0.0203 0.005461 0.9 VDD 148.063,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][17]
0.864 0.02694 0.009086 0.9 VDD 136.903,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][16]
0.8694 0.02342 0.007183 0.9 VDD 145.903,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][15]
0.8597 0.0298 0.01052 0.9 VDD 137.173,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][14]
0.8627 0.02754 0.009759 0.9 VDD 136.813,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][13]
0.8755 0.01958 0.004914 0.9 VDD 148.873,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][12]
0.8633 0.02842 0.008294 0.9 VDD 144.193,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][11]
0.8718 0.02251 0.005718 0.9 VDD 153.553,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][10]
0.86 0.03113 0.008899 0.9 VDD 140.053,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][9]
0.8731 0.02191 0.004941 0.9 VDD 151.483,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][8]
0.8648 0.02914 0.006027 0.9 VDD 148.873,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][7]
0.8621 0.03072 0.007159 0.9 VDD 154.633,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][6]
0.8631 0.02949 0.007379 0.9 VDD 155.083,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][5]
0.8622 0.0301 0.00771 0.9 VDD 154.273,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][4]
0.8662 0.02693 0.006895 0.9 VDD 152.923,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][3]
0.8655 0.02717 0.007328 0.9 VDD 154.903,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][2]
0.8623 0.03019 0.007499 0.9 VDD 153.013,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][1]
0.863 0.03034 0.006633 0.9 VDD 152.743,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[3][0]
0.8681 0.02493 0.007014 0.9 VDD 147.253,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][31]
0.8648 0.02818 0.007059 0.9 VDD 147.793,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][30]
0.8723 0.0203 0.007426 0.9 VDD 143.923,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][29]
0.8589 0.03059 0.0105 0.9 VDD 138.883,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][28]
0.8688 0.02228 0.00893 0.9 VDD 138.613,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][27]
0.8671 0.02473 0.008158 0.9 VDD 145.183,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][26]
0.8725 0.02141 0.006132 0.9 VDD 155.083,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][25]
0.8583 0.03118 0.01048 0.9 VDD 139.153,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][24]
0.864 0.02655 0.009491 0.9 VDD 138.613,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][23]
0.8745 0.01897 0.006495 0.9 VDD 145.993,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][22]
0.8726 0.02136 0.006 0.9 VDD 138.523,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][21]
0.8661 0.02655 0.00736 0.9 VDD 146.983,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][20]
0.8697 0.02134 0.00893 0.9 VDD 138.613,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][19]
0.8684 0.02385 0.007774 0.9 VDD 139.063,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][18]
0.8743 0.02025 0.005402 0.9 VDD 147.973,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][17]
0.8638 0.02724 0.008987 0.9 VDD 138.973,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][16]
0.87 0.02374 0.006293 0.9 VDD 147.523,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][15]
0.8603 0.02933 0.0104 0.9 VDD 139.243,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][14]
0.863 0.02716 0.00987 0.9 VDD 138.973,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][13]
0.8735 0.02166 0.004792 0.9 VDD 150.853,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][12]
0.8641 0.02809 0.007834 0.9 VDD 145.183,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][11]
0.8721 0.02176 0.006128 0.9 VDD 153.823,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][10]
0.8601 0.03089 0.009062 0.9 VDD 140.053,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][9]
0.8732 0.02141 0.005349 0.9 VDD 151.933,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][8]
0.8647 0.02898 0.006342 0.9 VDD 148.873,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][7]
0.8608 0.03077 0.008433 0.9 VDD 155.083,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][6]
0.8639 0.02875 0.007379 0.9 VDD 155.083,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][5]
0.8639 0.0293 0.006826 0.9 VDD 152.383,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][4]
0.8656 0.02723 0.007182 0.9 VDD 153.553,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][3]
0.8664 0.02703 0.006535 0.9 VDD 153.733,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][2]
0.8633 0.02947 0.007193 0.9 VDD 154.723,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][1]
0.8643 0.02977 0.005912 0.9 VDD 150.853,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[2][0]
0.8666 0.02643 0.006983 0.9 VDD 147.883,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][31]
0.8643 0.02852 0.007168 0.9 VDD 146.983,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][30]
0.8758 0.01815 0.006084 0.9 VDD 144.913,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][29]
0.86 0.02985 0.01019 0.9 VDD 140.953,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][28]
0.8748 0.01917 0.005996 0.9 VDD 140.953,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][27]
0.8649 0.02604 0.009013 0.9 VDD 143.293,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][26]
0.8742 0.02023 0.005612 0.9 VDD 154.813,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][25]
0.8597 0.03093 0.009363 0.9 VDD 140.773,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][24]
0.8653 0.02604 0.008625 0.9 VDD 141.403,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][23]
0.8768 0.01819 0.00499 0.9 VDD 146.893,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][22]
0.8754 0.0188 0.005772 0.9 VDD 143.113,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][21]
0.8646 0.02719 0.008238 0.9 VDD 145.183,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][20]
0.8743 0.01917 0.006503 0.9 VDD 140.953,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][19]
0.8698 0.02181 0.00837 0.9 VDD 141.133,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][18]
0.8752 0.02037 0.004476 0.9 VDD 150.853,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][17]
0.8651 0.02564 0.009291 0.9 VDD 141.403,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][16]
0.8689 0.02544 0.005702 0.9 VDD 148.693,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][15]
0.8631 0.02844 0.008461 0.9 VDD 141.313,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][14]
0.8635 0.02702 0.009524 0.9 VDD 141.313,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][13]
0.8765 0.01916 0.004376 0.9 VDD 148.873,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][12]
0.8631 0.02886 0.00807 0.9 VDD 145.003,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][11]
0.8738 0.02097 0.005235 0.9 VDD 152.833,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][10]
0.861 0.03013 0.008837 0.9 VDD 142.843,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][9]
0.8748 0.02005 0.005156 0.9 VDD 152.563,43.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][8]
0.8649 0.02793 0.007182 0.9 VDD 146.983,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][7]
0.8644 0.02941 0.006187 0.9 VDD 153.643,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][6]
0.865 0.02798 0.006972 0.9 VDD 153.373,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][5]
0.8618 0.0303 0.007901 0.9 VDD 154.993,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][4]
0.8652 0.02714 0.007692 0.9 VDD 154.993,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][3]
0.8665 0.02684 0.006617 0.9 VDD 152.923,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][2]
0.8612 0.03047 0.008368 0.9 VDD 154.903,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][1]
0.8642 0.0297 0.006066 0.9 VDD 151.663,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[1][0]
0.8674 0.02654 0.006081 0.9 VDD 147.793,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][31]
0.8643 0.02845 0.007274 0.9 VDD 146.803,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][30]
0.877 0.01688 0.006107 0.9 VDD 144.823,42.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][29]
0.8608 0.0291 0.01008 0.9 VDD 140.863,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][28]
0.8709 0.02053 0.008531 0.9 VDD 141.043,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][27]
0.8652 0.02577 0.009045 0.9 VDD 143.203,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][26]
0.875 0.02023 0.00476 0.9 VDD 154.723,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][25]
0.8591 0.03151 0.009363 0.9 VDD 140.773,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][24]
0.865 0.02543 0.009557 0.9 VDD 141.223,50.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][23]
0.8765 0.01814 0.005407 0.9 VDD 146.803,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][22]
0.8748 0.01885 0.006399 0.9 VDD 142.933,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][21]
0.8646 0.02843 0.006965 0.9 VDD 148.243,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][20]
0.8763 0.01719 0.006499 0.9 VDD 140.863,42.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][19]
0.8702 0.02146 0.008326 0.9 VDD 141.313,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][18]
0.876 0.01975 0.004279 0.9 VDD 150.943,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][17]
0.8636 0.02709 0.009335 0.9 VDD 141.133,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][16]
0.8691 0.02544 0.005452 0.9 VDD 150.853,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][15]
0.8615 0.02844 0.01006 0.9 VDD 141.313,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][14]
0.8653 0.02637 0.008363 0.9 VDD 141.673,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][13]
0.8764 0.01916 0.004455 0.9 VDD 148.873,43.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][12]
0.8628 0.02904 0.008126 0.9 VDD 144.733,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][11]
0.8775 0.01774 0.004734 0.9 VDD 153.823,42.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][10]
0.8612 0.03018 0.0086 0.9 VDD 142.753,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][9]
0.878 0.0176 0.004448 0.9 VDD 151.663,42.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][8]
0.8648 0.0283 0.006861 0.9 VDD 147.523,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][7]
0.8637 0.02976 0.006551 0.9 VDD 153.643,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][6]
0.8651 0.0283 0.006571 0.9 VDD 152.563,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][5]
0.8632 0.02965 0.007112 0.9 VDD 153.103,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][4]
0.8659 0.02708 0.007066 0.9 VDD 153.013,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][3]
0.8668 0.02691 0.006237 0.9 VDD 152.833,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][2]
0.864 0.02919 0.006773 0.9 VDD 152.833,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][1]
0.8648 0.0296 0.005635 0.9 VDD 150.853,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/data_reg[0][0]
0.8656 0.02959 0.004809 0.9 VDD 150.673,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U5
0.8645 0.0299 0.005568 0.9 VDD 155.803,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U6
0.8635 0.02988 0.006617 0.9 VDD 155.218,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U7
0.8635 0.02987 0.006587 0.9 VDD 154.903,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U8
0.8635 0.02989 0.006652 0.9 VDD 155.578,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U9
0.8646 0.02972 0.005713 0.9 VDD 157.108,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U10
0.8643 0.02994 0.00575 0.9 VDD 157.468,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U11
0.8633 0.02992 0.006744 0.9 VDD 156.658,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U12
0.8627 0.03053 0.006741 0.9 VDD 156.613,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U13
0.864 0.0293 0.006728 0.9 VDD 158.323,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U15
0.8628 0.03049 0.006709 0.9 VDD 157.063,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U16
0.8627 0.03049 0.006779 0.9 VDD 157.108,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U17
0.8633 0.02993 0.006779 0.9 VDD 157.108,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U18
0.8644 0.02992 0.005665 0.9 VDD 156.658,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U19
0.8628 0.03054 0.006694 0.9 VDD 156.478,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U20
0.8639 0.02941 0.006716 0.9 VDD 157.468,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U21
0.8639 0.02934 0.006725 0.9 VDD 158.008,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U23
0.8641 0.02945 0.006427 0.9 VDD 157.108,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U24
0.8634 0.02991 0.006692 0.9 VDD 156.028,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U25
0.8627 0.03058 0.006688 0.9 VDD 155.983,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U26
0.8637 0.02961 0.006669 0.9 VDD 155.668,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U28
0.8627 0.03058 0.006678 0.9 VDD 155.938,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U29
0.8627 0.03061 0.006643 0.9 VDD 155.488,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U30
0.8627 0.03061 0.006659 0.9 VDD 155.398,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U31
0.864 0.02957 0.006393 0.9 VDD 156.028,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U32
0.8637 0.02962 0.006662 0.9 VDD 155.488,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U33
0.8641 0.02951 0.006413 0.9 VDD 156.613,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U34
0.8638 0.02973 0.006433 0.9 VDD 157.378,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U35
0.8642 0.02939 0.006439 0.9 VDD 157.648,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U36
0.8638 0.02952 0.006694 0.9 VDD 156.478,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U37
0.8639 0.02969 0.006406 0.9 VDD 156.388,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U38
0.864 0.02961 0.006376 0.9 VDD 155.623,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U40
0.865 0.02912 0.005921 0.9 VDD 152.293,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U41
0.864 0.02963 0.006376 0.9 VDD 155.623,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U43
0.8645 0.0291 0.006427 0.9 VDD 152.203,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U44
0.8628 0.0297 0.007502 0.9 VDD 156.658,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U45
0.8639 0.02972 0.006424 0.9 VDD 157.018,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U46
0.8617 0.03076 0.007497 0.9 VDD 156.613,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U49
0.8635 0.02994 0.006588 0.9 VDD 151.393,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U50
0.8629 0.02969 0.007457 0.9 VDD 156.343,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U52
0.8632 0.0305 0.006331 0.9 VDD 152.743,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U53
0.863 0.03011 0.006918 0.9 VDD 151.978,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U54
0.8634 0.02951 0.007134 0.9 VDD 154.543,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U55
0.8632 0.02958 0.007254 0.9 VDD 155.173,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U56
0.8621 0.03029 0.00762 0.9 VDD 159.493,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U57
0.8637 0.02965 0.006647 0.9 VDD 155.083,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U58
0.863 0.02965 0.007372 0.9 VDD 155.848,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U59
0.8659 0.02865 0.005418 0.9 VDD 150.133,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U60
0.8659 0.02853 0.005586 0.9 VDD 149.593,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U61
0.8652 0.02903 0.005792 0.9 VDD 149.593,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U62
0.8647 0.02894 0.006342 0.9 VDD 148.243,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U63
0.865 0.02891 0.006114 0.9 VDD 148.738,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U64
0.874 0.02078 0.005211 0.9 VDD 152.203,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U65
0.8741 0.02131 0.004552 0.9 VDD 151.573,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U66
0.8721 0.02307 0.004832 0.9 VDD 152.473,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U67
0.8697 0.02494 0.005312 0.9 VDD 152.293,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U68
0.8737 0.02149 0.00479 0.9 VDD 152.338,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U69
0.8624 0.02898 0.00861 0.9 VDD 142.663,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U70
0.8622 0.02912 0.008662 0.9 VDD 142.303,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U71
0.8613 0.02933 0.009392 0.9 VDD 143.203,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U72
0.8613 0.03004 0.008646 0.9 VDD 143.383,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U73
0.8629 0.02873 0.008412 0.9 VDD 143.338,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U74
0.8733 0.02107 0.00565 0.9 VDD 153.373,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U75
0.8733 0.02164 0.005055 0.9 VDD 153.193,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U76
0.8701 0.02347 0.006411 0.9 VDD 154.003,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U77
0.8693 0.02486 0.005819 0.9 VDD 153.553,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U78
0.8705 0.02332 0.006175 0.9 VDD 153.418,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U79
0.8646 0.02769 0.007719 0.9 VDD 145.723,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U80
0.8637 0.02829 0.00806 0.9 VDD 144.463,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U81
0.8634 0.02788 0.008688 0.9 VDD 144.733,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U82
0.8625 0.02892 0.008561 0.9 VDD 145.093,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U83
0.8647 0.02772 0.007629 0.9 VDD 145.678,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U84
0.876 0.01958 0.004376 0.9 VDD 148.873,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U85
0.8748 0.02089 0.004346 0.9 VDD 150.133,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U86
0.875 0.02089 0.004101 0.9 VDD 150.133,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U87
0.8725 0.02299 0.004531 0.9 VDD 148.873,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U88
0.8745 0.02038 0.005077 0.9 VDD 148.468,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U89
0.8642 0.02637 0.009433 0.9 VDD 141.673,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U90
0.864 0.02718 0.008841 0.9 VDD 138.883,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U91
0.8631 0.02798 0.008893 0.9 VDD 143.023,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U92
0.8643 0.02693 0.008723 0.9 VDD 139.783,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U93
0.8637 0.02668 0.009627 0.9 VDD 140.638,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U94
0.862 0.02805 0.009962 0.9 VDD 141.673,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U95
0.8607 0.0289 0.01036 0.9 VDD 139.513,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U96
0.8624 0.02833 0.009225 0.9 VDD 140.953,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U97
0.8615 0.02921 0.009308 0.9 VDD 139.873,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U98
0.8612 0.0286 0.01023 0.9 VDD 140.278,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U99
0.8694 0.02512 0.005497 0.9 VDD 148.963,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U100
0.8693 0.02412 0.006593 0.9 VDD 147.343,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U101
0.8695 0.02434 0.006176 0.9 VDD 147.703,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U102
0.8687 0.02616 0.005168 0.9 VDD 150.493,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U103
0.8702 0.02454 0.005247 0.9 VDD 149.098,51.792 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U104
0.8657 0.02569 0.008652 0.9 VDD 141.223,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U105
0.8647 0.02638 0.00896 0.9 VDD 139.153,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U106
0.867 0.02482 0.008152 0.9 VDD 143.293,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U107
0.8644 0.02614 0.009414 0.9 VDD 139.873,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U108
0.8652 0.02601 0.008794 0.9 VDD 140.278,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U109
0.8748 0.02043 0.004725 0.9 VDD 151.033,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U110
0.8744 0.02015 0.005451 0.9 VDD 147.883,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U111
0.8729 0.02239 0.004697 0.9 VDD 150.583,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U112
0.8719 0.02378 0.004369 0.9 VDD 150.493,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U113
0.8728 0.02271 0.00451 0.9 VDD 151.438,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U114
0.8708 0.02127 0.007955 0.9 VDD 142.393,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U115
0.8701 0.02225 0.007688 0.9 VDD 139.783,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U116
0.8688 0.02255 0.008664 0.9 VDD 142.303,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U117
0.867 0.02375 0.009273 0.9 VDD 139.333,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U118
0.8675 0.02338 0.009099 0.9 VDD 140.368,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U119
0.8703 0.02135 0.008387 0.9 VDD 141.583,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U120
0.8692 0.02222 0.008546 0.9 VDD 139.873,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U121
0.8683 0.02285 0.008837 0.9 VDD 141.673,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U122
0.8664 0.0245 0.009152 0.9 VDD 140.053,48.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U123
0.8697 0.02183 0.008515 0.9 VDD 140.098,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U124
0.8658 0.02785 0.006336 0.9 VDD 148.513,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U125
0.8667 0.02593 0.007385 0.9 VDD 146.803,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U126
0.8663 0.02678 0.006916 0.9 VDD 147.613,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U127
0.8676 0.02703 0.005403 0.9 VDD 149.863,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U128
0.8667 0.0262 0.007047 0.9 VDD 147.388,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U129
0.8745 0.01971 0.005791 0.9 VDD 142.933,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U130
0.8712 0.02095 0.007894 0.9 VDD 142.573,46.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U131
0.8695 0.02213 0.008415 0.9 VDD 143.203,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U132
0.866 0.0263 0.007751 0.9 VDD 139.153,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U133
0.8713 0.02098 0.007723 0.9 VDD 143.068,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U134
0.8765 0.01854 0.005009 0.9 VDD 146.803,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U135
0.8741 0.01945 0.006446 0.9 VDD 146.083,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U136
0.8747 0.0197 0.005588 0.9 VDD 146.713,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U137
0.8725 0.02199 0.005485 0.9 VDD 147.163,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U138
0.8753 0.01865 0.006055 0.9 VDD 147.028,44.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U139
0.8651 0.02569 0.009253 0.9 VDD 141.943,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U140
0.8629 0.02768 0.009458 0.9 VDD 139.153,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U141
0.8662 0.02501 0.008795 0.9 VDD 143.023,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U142
0.8625 0.02733 0.01021 0.9 VDD 138.703,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U143
0.8644 0.02611 0.009538 0.9 VDD 141.268,51.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U144
0.8616 0.02961 0.0088 0.9 VDD 140.953,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U145
0.8608 0.03013 0.009073 0.9 VDD 139.063,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U146
0.861 0.0302 0.008814 0.9 VDD 141.583,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U147
0.8603 0.03068 0.008975 0.9 VDD 142.303,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U148
0.862 0.0293 0.008706 0.9 VDD 141.808,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U149
0.8731 0.02134 0.005595 0.9 VDD 154.723,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U150
0.8727 0.02183 0.005461 0.9 VDD 154.723,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U151
0.8707 0.02369 0.005589 0.9 VDD 155.353,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U152
0.868 0.02551 0.006454 0.9 VDD 155.713,50.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U153
0.8715 0.02189 0.0066 0.9 VDD 155.488,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U154
0.8649 0.02732 0.00783 0.9 VDD 143.113,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U155
0.8674 0.02461 0.007959 0.9 VDD 145.543,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U156
0.8662 0.02644 0.007362 0.9 VDD 144.373,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U157
0.8666 0.02568 0.007688 0.9 VDD 146.263,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U158
0.8673 0.02526 0.007413 0.9 VDD 144.238,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U159
0.8698 0.02165 0.00859 0.9 VDD 140.683,45.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U160
0.8688 0.02251 0.008669 0.9 VDD 138.973,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U161
0.8679 0.02313 0.008983 0.9 VDD 141.043,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U162
0.8666 0.02399 0.009382 0.9 VDD 138.523,48.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U163
0.8697 0.02253 0.007777 0.9 VDD 138.928,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U164
0.8601 0.02981 0.01004 0.9 VDD 141.043,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U165
0.8597 0.03014 0.01015 0.9 VDD 140.143,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U166
0.861 0.02919 0.009776 0.9 VDD 142.393,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U167
0.861 0.02937 0.009578 0.9 VDD 139.603,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U168
0.8615 0.02908 0.009463 0.9 VDD 140.908,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U169
0.876 0.01863 0.005345 0.9 VDD 145.183,44.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U170
0.8724 0.02038 0.007264 0.9 VDD 144.283,46.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U171
0.8728 0.02096 0.006245 0.9 VDD 145.183,47.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U172
0.8719 0.02178 0.006323 0.9 VDD 145.363,49.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U173
0.874 0.01983 0.006187 0.9 VDD 145.318,47.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U174
0.865 0.02763 0.007386 0.9 VDD 146.263,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U175
0.8645 0.02835 0.00716 0.9 VDD 147.613,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U176
0.8649 0.02711 0.00797 0.9 VDD 146.173,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U177
0.8637 0.02851 0.007743 0.9 VDD 145.723,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U178
0.8645 0.0279 0.007591 0.9 VDD 146.848,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U179
0.8688 0.02533 0.005824 0.9 VDD 148.333,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U180
0.8688 0.02485 0.006351 0.9 VDD 147.073,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U181
0.8679 0.02532 0.00679 0.9 VDD 145.903,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U182
0.869 0.0259 0.005111 0.9 VDD 149.863,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U183
0.8688 0.02565 0.005569 0.9 VDD 149.188,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U184
0.8632 0.02944 0.007344 0.9 VDD 155.983,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U185
0.8623 0.03049 0.007248 0.9 VDD 155.173,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U186
0.8623 0.03018 0.007553 0.9 VDD 159.673,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U187
0.862 0.03055 0.007408 0.9 VDD 156.523,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U188
0.8632 0.02937 0.007466 0.9 VDD 157.018,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U189
0.8659 0.02719 0.006948 0.9 VDD 155.533,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U190
0.866 0.02718 0.006824 0.9 VDD 154.993,52.944 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U191
0.8659 0.02683 0.007269 0.9 VDD 159.133,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U192
0.865 0.0272 0.007832 0.9 VDD 156.973,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U193
0.8649 0.02716 0.007922 0.9 VDD 157.558,52.368 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U194
0.8647 0.02753 0.00776 0.9 VDD 155.263,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U195
0.8647 0.02745 0.007826 0.9 VDD 154.813,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U196
0.8607 0.03055 0.008798 0.9 VDD 158.323,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U197
0.8648 0.02714 0.008089 0.9 VDD 156.613,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U198
0.8638 0.02776 0.008452 0.9 VDD 156.748,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U199
0.8635 0.02832 0.008138 0.9 VDD 155.443,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U200
0.8638 0.02824 0.007941 0.9 VDD 154.903,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U201
0.8625 0.02859 0.008897 0.9 VDD 157.963,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U202
0.8628 0.0285 0.008663 0.9 VDD 157.063,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U203
0.8631 0.02841 0.008449 0.9 VDD 156.298,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U204
0.8645 0.02853 0.006976 0.9 VDD 153.823,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U205
0.8637 0.02876 0.00759 0.9 VDD 155.173,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U206
0.8632 0.02916 0.007612 0.9 VDD 158.323,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U207
0.8635 0.02886 0.007599 0.9 VDD 157.153,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U208
0.8636 0.02884 0.007519 0.9 VDD 156.298,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U209
0.8638 0.03118 0.005057 0.9 VDD 151.888,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U210
0.8636 0.03127 0.00516 0.9 VDD 152.203,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U211
0.8648 0.02989 0.005311 0.9 VDD 153.508,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U212
0.8645 0.02993 0.005596 0.9 VDD 153.913,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U213
0.8651 0.02949 0.005389 0.9 VDD 153.958,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U214
0.865 0.02951 0.005443 0.9 VDD 154.273,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U215
0.8647 0.02987 0.005454 0.9 VDD 154.858,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U216
0.8648 0.02984 0.005399 0.9 VDD 154.408,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U218
0.8651 0.0295 0.005359 0.9 VDD 154.093,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U219
0.8646 0.02995 0.00542 0.9 VDD 154.138,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U220
0.8652 0.02946 0.005327 0.9 VDD 153.598,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U222
0.8652 0.02975 0.005073 0.9 VDD 152.158,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U223
0.8651 0.02976 0.005172 0.9 VDD 152.248,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U224
0.8659 0.02923 0.004841 0.9 VDD 150.853,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U225
0.8649 0.02984 0.005216 0.9 VDD 152.968,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U226
0.8652 0.02947 0.005314 0.9 VDD 153.733,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U227
0.8652 0.02967 0.005163 0.9 VDD 152.563,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U228
0.8643 0.03091 0.004807 0.9 VDD 150.853,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U229
0.8658 0.02924 0.004948 0.9 VDD 150.943,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U230
0.8649 0.02951 0.005597 0.9 VDD 150.898,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U231
0.8656 0.02946 0.004886 0.9 VDD 150.493,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U232
0.8649 0.0298 0.005343 0.9 VDD 153.958,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U233
0.8643 0.02966 0.006051 0.9 VDD 152.428,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U234
0.8637 0.02981 0.006455 0.9 VDD 154.048,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U235
0.8639 0.02978 0.006365 0.9 VDD 153.688,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U236
0.8649 0.02889 0.006172 0.9 VDD 151.618,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U237
0.8654 0.02817 0.006409 0.9 VDD 152.113,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U238
0.8651 0.02882 0.006057 0.9 VDD 151.348,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U239
0.8662 0.02786 0.005904 0.9 VDD 150.988,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U240
0.865 0.02973 0.005239 0.9 VDD 153.148,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U241
0.8653 0.02962 0.005098 0.9 VDD 152.068,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U242
0.8636 0.02993 0.006511 0.9 VDD 152.023,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U243
0.8659 0.028 0.006115 0.9 VDD 151.483,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer/U244
0.8631 0.03146 0.005441 0.9 VDD 152.923,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[0]
0.8637 0.0311 0.005246 0.9 VDD 152.743,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[1]
0.8617 0.03293 0.005341 0.9 VDD 153.733,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[4]
0.8618 0.03297 0.005276 0.9 VDD 154.003,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[5]
0.8628 0.03146 0.005761 0.9 VDD 154.633,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[6]
0.8623 0.03175 0.005947 0.9 VDD 154.813,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[7]
0.8629 0.03146 0.005625 0.9 VDD 154.003,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[2]
0.8633 0.03141 0.005314 0.9 VDD 153.643,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr/state_reg[3]
0.8634 0.032 0.004597 0.9 VDD 154.183,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_middle_reg[0]
0.8629 0.03258 0.004558 0.9 VDD 154.003,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch/d_out_reg[0]
0.8629 0.03258 0.004551 0.9 VDD 153.913,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/latched_full_s_reg
0.8647 0.02966 0.005615 0.9 VDD 156.208,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U3
0.8646 0.02989 0.005515 0.9 VDD 155.353,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U4
0.8649 0.02959 0.005509 0.9 VDD 155.308,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U5
0.864 0.03018 0.00584 0.9 VDD 156.658,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U6
0.8641 0.03013 0.005752 0.9 VDD 156.118,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U7
0.8645 0.02975 0.00576 0.9 VDD 157.558,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U8
0.8645 0.02969 0.005855 0.9 VDD 156.748,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U9
0.8648 0.02963 0.005574 0.9 VDD 155.848,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U10
0.8647 0.02962 0.005677 0.9 VDD 155.668,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U11
0.8646 0.02969 0.005665 0.9 VDD 156.658,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U12
0.8646 0.02966 0.005767 0.9 VDD 156.208,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U13
0.8643 0.03007 0.005632 0.9 VDD 155.398,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U14
0.8648 0.02958 0.005587 0.9 VDD 155.128,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U15
0.8645 0.03001 0.005512 0.9 VDD 154.678,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U16
0.8627 0.03267 0.004672 0.9 VDD 154.588,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U17
0.8632 0.03259 0.004189 0.9 VDD 153.958,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/U18
0.8624 0.03176 0.005827 0.9 VDD 154.858,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U2
0.8642 0.03002 0.005827 0.9 VDD 154.858,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U3
0.8648 0.02983 0.005334 0.9 VDD 152.878,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U4
0.8628 0.03162 0.005607 0.9 VDD 153.958,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U5
0.8646 0.0299 0.005517 0.9 VDD 153.598,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U6
0.8647 0.02987 0.005426 0.9 VDD 153.238,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U7
0.8643 0.02997 0.005695 0.9 VDD 154.318,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U8
0.864 0.03007 0.005957 0.9 VDD 155.398,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U9
0.8631 0.03266 0.004255 0.9 VDD 154.498,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U10
0.863 0.03254 0.004457 0.9 VDD 153.508,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/U11
0.8619 0.03167 0.006421 0.9 VDD 160.663,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/clk_gate_state_reg/latch
0.8616 0.03168 0.00675 0.9 VDD 160.573,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[2]
0.8633 0.03027 0.006444 0.9 VDD 160.663,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[3]
0.8637 0.02988 0.006436 0.9 VDD 160.573,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[4]
0.8641 0.02988 0.005976 0.9 VDD 160.393,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[5]
0.8632 0.02995 0.006868 0.9 VDD 158.323,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[6]
0.8628 0.03034 0.006877 0.9 VDD 158.773,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[7]
0.8633 0.02984 0.006826 0.9 VDD 160.303,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[0]
0.8642 0.02984 0.005974 0.9 VDD 160.303,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr/state_reg[1]
0.8619 0.03185 0.006247 0.9 VDD 156.613,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[7]
0.8622 0.0316 0.006197 0.9 VDD 156.343,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[6]
0.862 0.03225 0.005765 0.9 VDD 156.253,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[5]
0.8627 0.03228 0.00499 0.9 VDD 156.613,74.832 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[4]
0.8624 0.0316 0.00596 0.9 VDD 156.433,71.952 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[1]
0.8624 0.03161 0.005965 0.9 VDD 156.523,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[0]
0.8636 0.03018 0.006247 0.9 VDD 156.613,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[7]
0.8618 0.03184 0.006367 0.9 VDD 157.873,70.224 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[6]
0.8608 0.03308 0.006121 0.9 VDD 158.413,73.680 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[5]
0.8616 0.03231 0.006131 0.9 VDD 158.503,74.256 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[4]
0.8625 0.03156 0.005976 0.9 VDD 158.683,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[1]
0.862 0.03156 0.006413 0.9 VDD 158.683,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[0]
0.8626 0.03159 0.005814 0.9 VDD 156.163,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[2]
0.8624 0.03152 0.006079 0.9 VDD 158.683,72.528 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[2]
0.8611 0.03307 0.005814 0.9 VDD 156.163,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_middle_reg[3]
0.8609 0.03307 0.006079 0.9 VDD 158.683,73.104 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch/d_out_reg[3]
0.8642 0.02991 0.005883 0.9 VDD 158.998,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U2
0.8642 0.02994 0.005842 0.9 VDD 158.458,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U3
0.8635 0.03025 0.00625 0.9 VDD 159.268,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U4
0.8631 0.03026 0.006626 0.9 VDD 159.538,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U5
0.8644 0.0298 0.005842 0.9 VDD 158.458,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U6
0.864 0.02982 0.00621 0.9 VDD 158.998,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U7
0.8643 0.02994 0.005795 0.9 VDD 157.918,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U8
0.8644 0.02977 0.005795 0.9 VDD 157.918,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U9
0.8637 0.03023 0.00609 0.9 VDD 158.233,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U12
0.8617 0.03178 0.006564 0.9 VDD 159.043,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U15
0.8617 0.03183 0.006449 0.9 VDD 158.143,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U18
0.8638 0.03021 0.005991 0.9 VDD 157.603,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U21
0.8633 0.03022 0.006443 0.9 VDD 158.098,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U22
0.863 0.03026 0.006771 0.9 VDD 160.888,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/U23
0.8477 0.0458 0.006531 0.9 VDD 163.633,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_addr_reg/latch
0.851 0.04269 0.006289 0.9 VDD 163.633,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_rx_reg/latch
0.8645 0.03013 0.005396 0.9 VDD 147.883,69.648 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_curr_data_tx_reg/latch
0.8648 0.03034 0.004875 0.9 VDD 177.898,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/clk_gate_tx_counter_reg/latch
0.8546 0.04158 0.003816 0.9 VDD 179.383,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[0]
0.8548 0.04135 0.003867 0.9 VDD 180.733,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[2]
0.8545 0.0414 0.004049 0.9 VDD 177.133,105.936 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AW_CS_reg[1]
0.8633 0.03267 0.004048 0.9 VDD 152.833,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[0]
0.8479 0.04586 0.006215 0.9 VDD 160.843,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[31]
0.8486 0.04602 0.005351 0.9 VDD 158.413,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[30]
0.8496 0.04533 0.005116 0.9 VDD 160.753,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[29]
0.8493 0.04624 0.004454 0.9 VDD 159.853,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[28]
0.8495 0.04601 0.004498 0.9 VDD 160.753,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[27]
0.8508 0.04491 0.004281 0.9 VDD 161.653,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[26]
0.8498 0.04603 0.004187 0.9 VDD 158.233,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[25]
0.8494 0.04719 0.003383 0.9 VDD 158.413,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[24]
0.8494 0.04629 0.004324 0.9 VDD 158.953,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[23]
0.8503 0.0462 0.003469 0.9 VDD 156.793,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[22]
0.8498 0.04543 0.00481 0.9 VDD 158.143,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[21]
0.8498 0.04588 0.004345 0.9 VDD 155.533,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[20]
0.8495 0.0454 0.005083 0.9 VDD 156.703,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[19]
0.8502 0.0461 0.00369 0.9 VDD 155.803,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[18]
0.8491 0.046 0.00493 0.9 VDD 155.983,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[17]
0.8505 0.04565 0.003869 0.9 VDD 153.553,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[16]
0.8508 0.04588 0.003298 0.9 VDD 153.463,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[15]
0.8501 0.04695 0.002951 0.9 VDD 154.183,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[14]
0.8519 0.04477 0.003337 0.9 VDD 153.643,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[13]
0.852 0.04512 0.0029 0.9 VDD 153.913,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[12]
0.8496 0.04719 0.003223 0.9 VDD 156.253,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[11]
0.849 0.04705 0.003965 0.9 VDD 156.433,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[10]
0.8489 0.04719 0.003946 0.9 VDD 156.343,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[9]
0.8485 0.04717 0.004346 0.9 VDD 158.863,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[8]
0.85 0.0463 0.003711 0.9 VDD 158.683,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[7]
0.8486 0.04703 0.004417 0.9 VDD 159.583,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[6]
0.85 0.04609 0.003926 0.9 VDD 162.013,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[5]
0.8486 0.0469 0.004501 0.9 VDD 161.563,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[4]
0.8487 0.04684 0.004497 0.9 VDD 161.833,122.064 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[3]
0.8492 0.04619 0.00464 0.9 VDD 161.923,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_addr_reg[2]
0.861 0.03408 0.004902 0.9 VDD 153.283,79.440 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[1]
0.8622 0.03386 0.00394 0.9 VDD 151.663,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/AR_CS_reg[2]
0.8522 0.04299 0.004835 0.9 VDD 156.523,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[31]
0.8549 0.04186 0.003275 0.9 VDD 150.853,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[30]
0.8555 0.04111 0.003435 0.9 VDD 150.853,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[29]
0.8555 0.04114 0.003345 0.9 VDD 150.853,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[28]
0.8572 0.03893 0.003868 0.9 VDD 142.573,97.872 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[27]
0.8525 0.04266 0.004835 0.9 VDD 156.523,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[26]
0.8564 0.03922 0.004364 0.9 VDD 142.573,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[25]
0.8551 0.04032 0.00461 0.9 VDD 143.563,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[24]
0.8547 0.04141 0.003934 0.9 VDD 152.113,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[23]
0.8562 0.04033 0.003453 0.9 VDD 148.153,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[22]
0.8533 0.04248 0.004269 0.9 VDD 154.183,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[21]
0.8553 0.04009 0.004655 0.9 VDD 143.203,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[20]
0.8564 0.03961 0.003961 0.9 VDD 145.813,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[19]
0.8561 0.03964 0.004211 0.9 VDD 145.723,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[18]
0.8556 0.04098 0.003378 0.9 VDD 148.423,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[17]
0.8572 0.03875 0.004079 0.9 VDD 145.093,99.024 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[16]
0.8556 0.04009 0.004318 0.9 VDD 143.203,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[15]
0.8547 0.04186 0.003435 0.9 VDD 150.853,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[14]
0.8566 0.0394 0.004014 0.9 VDD 145.453,99.600 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[13]
0.8563 0.0394 0.004274 0.9 VDD 145.453,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[12]
0.8561 0.04004 0.003882 0.9 VDD 146.263,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[11]
0.8564 0.03992 0.003649 0.9 VDD 147.703,100.176 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[10]
0.8562 0.04024 0.003588 0.9 VDD 147.883,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[9]
0.8534 0.04233 0.004235 0.9 VDD 152.743,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[8]
0.8518 0.04308 0.005128 0.9 VDD 158.683,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[7]
0.8521 0.04203 0.005851 0.9 VDD 158.593,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[6]
0.852 0.04185 0.006198 0.9 VDD 161.293,101.328 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[5]
0.8522 0.04271 0.005064 0.9 VDD 163.543,102.480 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[4]
0.8522 0.04201 0.005768 0.9 VDD 159.403,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[3]
0.8524 0.04178 0.005827 0.9 VDD 161.743,100.752 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[2]
0.8523 0.04259 0.00515 0.9 VDD 158.953,103.056 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[1]
0.8509 0.04307 0.006049 0.9 VDD 159.853,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_rx_reg[0]
0.8583 0.0322 0.009472 0.9 VDD 138.793,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[31]
0.864 0.02949 0.006493 0.9 VDD 141.673,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[30]
0.859 0.03108 0.009945 0.9 VDD 135.643,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[29]
0.8574 0.03218 0.01047 0.9 VDD 138.883,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[28]
0.8609 0.02976 0.009338 0.9 VDD 135.283,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[27]
0.8579 0.03169 0.01042 0.9 VDD 136.903,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[26]
0.8655 0.02935 0.005146 0.9 VDD 148.603,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[25]
0.8581 0.03142 0.01046 0.9 VDD 138.973,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[24]
0.8597 0.02997 0.01038 0.9 VDD 135.643,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[23]
0.8602 0.02973 0.01009 0.9 VDD 136.543,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[22]
0.86 0.02951 0.01051 0.9 VDD 137.533,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[21]
0.8592 0.03137 0.009472 0.9 VDD 138.703,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[20]
0.8612 0.02981 0.008958 0.9 VDD 137.083,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[19]
0.8613 0.02997 0.008776 0.9 VDD 134.923,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[18]
0.8643 0.02977 0.005928 0.9 VDD 141.853,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[17]
0.8609 0.02997 0.009085 0.9 VDD 135.643,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[16]
0.8586 0.03097 0.01041 0.9 VDD 136.723,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[15]
0.8593 0.03165 0.009087 0.9 VDD 137.083,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[14]
0.8604 0.03049 0.009091 0.9 VDD 137.173,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[13]
0.8607 0.02976 0.009517 0.9 VDD 136.903,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[12]
0.8637 0.0295 0.006767 0.9 VDD 141.583,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[11]
0.8597 0.0315 0.008832 0.9 VDD 137.713,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[10]
0.8621 0.0312 0.006748 0.9 VDD 140.053,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[9]
0.8645 0.02901 0.006534 0.9 VDD 144.103,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[8]
0.8645 0.02934 0.006194 0.9 VDD 144.103,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[7]
0.8659 0.02905 0.005084 0.9 VDD 148.783,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[6]
0.8656 0.02859 0.005793 0.9 VDD 146.353,67.920 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[5]
0.8656 0.02901 0.005339 0.9 VDD 148.513,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[4]
0.8653 0.02888 0.005772 0.9 VDD 146.443,68.496 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[3]
0.8654 0.02924 0.005307 0.9 VDD 148.603,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[2]
0.8656 0.02937 0.005072 0.9 VDD 148.693,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[1]
0.8648 0.02932 0.005836 0.9 VDD 144.193,69.072 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/curr_data_tx_reg[0]
0.8656 0.02983 0.004521 0.9 VDD 175.873,67.344 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[15]
0.8673 0.02783 0.004873 0.9 VDD 178.753,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[14]
0.868 0.02743 0.004598 0.9 VDD 178.843,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[13]
0.8679 0.02761 0.004457 0.9 VDD 179.383,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[12]
0.8678 0.02743 0.004754 0.9 VDD 179.383,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[11]
0.8691 0.0262 0.004653 0.9 VDD 180.733,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[10]
0.8687 0.02658 0.00476 0.9 VDD 179.563,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[9]
0.8702 0.02534 0.004438 0.9 VDD 180.463,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[8]
0.8705 0.02505 0.004453 0.9 VDD 178.393,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[7]
0.8703 0.0252 0.004462 0.9 VDD 178.483,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[6]
0.8705 0.02509 0.004447 0.9 VDD 180.373,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[5]
0.8715 0.02401 0.004537 0.9 VDD 180.823,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[4]
0.8704 0.02521 0.004346 0.9 VDD 178.213,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[3]
0.8716 0.02398 0.004421 0.9 VDD 177.493,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[2]
0.8719 0.024 0.004123 0.9 VDD 179.023,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[1]
0.8715 0.02393 0.004539 0.9 VDD 180.733,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/tx_counter_reg[0]
0.8548 0.04162 0.00363 0.9 VDD 177.448,107.664 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U4
0.8547 0.04145 0.003828 0.9 VDD 179.698,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U5
0.8546 0.04148 0.00394 0.9 VDD 176.728,106.512 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U6
0.8552 0.04135 0.003479 0.9 VDD 176.773,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U7
0.8549 0.0415 0.003639 0.9 VDD 177.538,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U9
0.8547 0.04148 0.003787 0.9 VDD 179.068,107.088 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U10
0.8547 0.04163 0.003658 0.9 VDD 176.863,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U11
0.8465 0.04965 0.003828 0.9 VDD 187.888,135.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U12
0.847 0.0492 0.003823 0.9 VDD 188.068,136.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U14
0.8618 0.03405 0.004118 0.9 VDD 153.058,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U15
0.8633 0.03264 0.00405 0.9 VDD 152.518,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U16
0.8631 0.03268 0.004167 0.9 VDD 153.463,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U17
0.863 0.03272 0.004321 0.9 VDD 155.038,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U18
0.863 0.0327 0.004263 0.9 VDD 154.273,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U19
0.8529 0.04222 0.004922 0.9 VDD 166.288,105.360 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U20
0.8626 0.03257 0.004802 0.9 VDD 165.118,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U21
0.8569 0.03667 0.006424 0.9 VDD 165.298,85.776 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U23
0.8677 0.0278 0.004529 0.9 VDD 175.918,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U25
0.8681 0.02736 0.004524 0.9 VDD 177.628,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U26
0.8679 0.02735 0.004724 0.9 VDD 181.138,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U27
0.8688 0.02658 0.004578 0.9 VDD 178.798,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U28
0.8702 0.02538 0.004421 0.9 VDD 177.718,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U29
0.8708 0.02483 0.004376 0.9 VDD 181.498,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U30
0.8716 0.02408 0.004342 0.9 VDD 177.178,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U31
0.8719 0.02396 0.004101 0.9 VDD 177.178,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U32
0.8735 0.02272 0.003811 0.9 VDD 177.493,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U34
0.8715 0.02407 0.004426 0.9 VDD 177.628,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U35
0.8715 0.02405 0.004465 0.9 VDD 178.663,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U36
0.8706 0.02496 0.004453 0.9 VDD 179.653,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U38
0.8695 0.02621 0.004242 0.9 VDD 178.573,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U40
0.8692 0.02621 0.004595 0.9 VDD 179.203,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U42
0.8683 0.02707 0.004612 0.9 VDD 181.273,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U44
0.8685 0.02713 0.004414 0.9 VDD 177.673,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U46
0.8714 0.02369 0.004905 0.9 VDD 173.308,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U48
0.8714 0.02411 0.004526 0.9 VDD 174.568,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U49
0.8716 0.02411 0.004326 0.9 VDD 175.063,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U50
0.8706 0.02508 0.004333 0.9 VDD 175.648,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U51
0.8706 0.0251 0.00429 0.9 VDD 175.108,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U52
0.8703 0.02542 0.004293 0.9 VDD 175.153,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U53
0.8706 0.02509 0.004334 0.9 VDD 175.918,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U54
0.8695 0.02621 0.00432 0.9 VDD 175.648,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U55
0.8693 0.02622 0.004476 0.9 VDD 176.413,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U56
0.8693 0.02622 0.004461 0.9 VDD 176.098,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U57
0.8693 0.02621 0.004445 0.9 VDD 175.783,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U58
0.869 0.02653 0.004448 0.9 VDD 175.828,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U59
0.8691 0.02652 0.004411 0.9 VDD 175.153,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U60
0.8691 0.02651 0.004397 0.9 VDD 174.838,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U61
0.8691 0.02651 0.004378 0.9 VDD 174.793,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U62
0.8684 0.02719 0.004383 0.9 VDD 175.108,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U63
0.8684 0.02717 0.004387 0.9 VDD 174.703,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U64
0.8685 0.02716 0.004365 0.9 VDD 175.198,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U65
0.8683 0.02717 0.004514 0.9 VDD 174.298,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U66
0.8683 0.02724 0.004411 0.9 VDD 175.873,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U67
0.8684 0.02714 0.004487 0.9 VDD 177.043,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U68
0.8685 0.02716 0.00435 0.9 VDD 175.423,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U69
0.8681 0.02757 0.004351 0.9 VDD 175.468,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U70
0.8691 0.02652 0.004408 0.9 VDD 175.378,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U71
0.8706 0.02509 0.004315 0.9 VDD 175.558,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U72
0.8703 0.02539 0.004287 0.9 VDD 176.998,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U74
0.8703 0.02541 0.004343 0.9 VDD 176.098,59.280 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U76
0.8716 0.0241 0.004332 0.9 VDD 175.558,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U77
0.8706 0.02509 0.004337 0.9 VDD 175.918,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U79
0.8706 0.02505 0.004328 0.9 VDD 175.198,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U81
0.8724 0.02287 0.004747 0.9 VDD 173.488,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U82
0.8716 0.02372 0.004657 0.9 VDD 173.668,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U83
0.8713 0.02411 0.004586 0.9 VDD 173.983,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U84
0.8716 0.02411 0.00433 0.9 VDD 174.523,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U85
0.872 0.02379 0.004161 0.9 VDD 174.658,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U87
0.8719 0.02378 0.004308 0.9 VDD 174.568,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U88
0.8731 0.02282 0.004068 0.9 VDD 175.018,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U89
0.8716 0.02409 0.004337 0.9 VDD 176.143,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U90
0.872 0.02391 0.004091 0.9 VDD 176.458,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U91
0.8731 0.02277 0.004088 0.9 VDD 176.278,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U92
0.8721 0.02385 0.004075 0.9 VDD 175.468,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U93
0.8719 0.02387 0.004267 0.9 VDD 175.828,55.248 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U94
0.8716 0.02409 0.004325 0.9 VDD 176.458,55.824 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U95
0.8705 0.02512 0.004339 0.9 VDD 176.548,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U96
0.8705 0.02508 0.004382 0.9 VDD 176.818,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U97
0.8705 0.02508 0.004378 0.9 VDD 176.818,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U98
0.869 0.02654 0.004466 0.9 VDD 176.188,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U99
0.8695 0.02622 0.004296 0.9 VDD 176.638,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U100
0.8694 0.02621 0.004423 0.9 VDD 175.378,61.008 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U101
0.8695 0.02622 0.004271 0.9 VDD 177.583,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U102
0.8689 0.02656 0.004525 0.9 VDD 177.538,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U103
0.8689 0.02657 0.004552 0.9 VDD 178.168,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U104
0.8688 0.02656 0.004612 0.9 VDD 177.718,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U105
0.8682 0.0273 0.00447 0.9 VDD 176.773,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U107
0.869 0.02655 0.004498 0.9 VDD 176.908,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U108
0.8681 0.02731 0.004542 0.9 VDD 176.908,62.736 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U109
0.869 0.02654 0.004471 0.9 VDD 176.098,62.160 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U110
0.8685 0.02715 0.00438 0.9 VDD 176.413,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U112
0.868 0.02759 0.004379 0.9 VDD 176.368,65.040 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U113
0.8682 0.02759 0.004259 0.9 VDD 176.953,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U114
0.8681 0.02758 0.004272 0.9 VDD 176.008,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U115
0.8679 0.02778 0.004284 0.9 VDD 174.928,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U116
0.8618 0.03339 0.004786 0.9 VDD 165.568,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U117
0.8625 0.03254 0.004924 0.9 VDD 165.613,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U118
0.8675 0.02781 0.004687 0.9 VDD 176.818,66.768 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U119
0.8679 0.0278 0.004268 0.9 VDD 176.278,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U120
0.8679 0.02782 0.00425 0.9 VDD 177.538,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U121
0.8704 0.02536 0.004221 0.9 VDD 179.248,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U122
0.8705 0.02534 0.004191 0.9 VDD 180.193,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U123
0.8688 0.02653 0.004653 0.9 VDD 180.778,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U124
0.8697 0.02618 0.004162 0.9 VDD 181.093,60.432 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U125
0.8682 0.0276 0.004238 0.9 VDD 178.168,65.616 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U126
0.8679 0.02783 0.004233 0.9 VDD 178.393,66.192 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U127
0.8736 0.02265 0.003764 0.9 VDD 179.338,53.520 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U128
0.8732 0.02268 0.004118 0.9 VDD 178.573,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U129
0.8707 0.0251 0.004238 0.9 VDD 180.328,56.976 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U130
0.8718 0.024 0.004204 0.9 VDD 181.003,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U131
0.8683 0.0271 0.004603 0.9 VDD 179.518,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U132
0.8685 0.02708 0.004428 0.9 VDD 180.373,64.464 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U133
0.8705 0.02506 0.004438 0.9 VDD 177.988,58.128 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U134
0.8704 0.02517 0.00441 0.9 VDD 177.403,57.552 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U135
0.872 0.02392 0.004044 0.9 VDD 180.823,54.672 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U136
0.8688 0.02658 0.004614 0.9 VDD 179.698,61.584 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U137
0.8704 0.02538 0.004254 0.9 VDD 178.168,59.856 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U138
0.868 0.02737 0.004609 0.9 VDD 180.688,63.312 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U139
0.8706 0.02493 0.00444 0.9 VDD 180.148,58.704 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U140
0.8732 0.02272 0.004104 0.9 VDD 177.448,54.096 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U141
0.8683 0.02712 0.004568 0.9 VDD 178.348,63.888 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U142
0.8716 0.02406 0.004346 0.9 VDD 178.168,56.400 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U143
0.8607 0.03404 0.005211 0.9 VDD 164.893,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U144
0.8485 0.04584 0.005609 0.9 VDD 160.978,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U145
0.8524 0.04183 0.005767 0.9 VDD 165.658,101.904 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U146
0.8505 0.04488 0.004592 0.9 VDD 162.193,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U147
0.8496 0.04695 0.003424 0.9 VDD 160.888,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U151
0.8515 0.04508 0.00343 0.9 VDD 161.293,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U152
0.8495 0.04707 0.003407 0.9 VDD 159.808,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U154
0.8515 0.0451 0.003409 0.9 VDD 159.943,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U155
0.8488 0.04704 0.004198 0.9 VDD 157.918,122.640 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U157
0.8515 0.04512 0.003357 0.9 VDD 158.053,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U158
0.8516 0.04512 0.003274 0.9 VDD 156.928,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U160
0.85 0.04618 0.003852 0.9 VDD 156.613,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U161
0.8507 0.04704 0.002301 0.9 VDD 156.388,123.216 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U162
0.8518 0.04512 0.003129 0.9 VDD 155.533,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U163
0.852 0.04511 0.002907 0.9 VDD 153.778,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U165
0.8518 0.04512 0.003052 0.9 VDD 154.543,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U166
0.8508 0.04591 0.003253 0.9 VDD 153.778,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U168
0.8518 0.04477 0.003389 0.9 VDD 153.913,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U169
0.8493 0.04618 0.004532 0.9 VDD 160.708,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U170
0.8493 0.04611 0.004632 0.9 VDD 161.833,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U171
0.8513 0.04585 0.002872 0.9 VDD 153.598,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U172
0.8506 0.04597 0.003436 0.9 VDD 154.633,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U173
0.8511 0.04564 0.003311 0.9 VDD 153.508,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U175
0.8509 0.04569 0.003389 0.9 VDD 153.913,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U176
0.8502 0.04609 0.003674 0.9 VDD 155.758,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U178
0.8515 0.04481 0.003646 0.9 VDD 155.533,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U179
0.8513 0.04483 0.003885 0.9 VDD 156.568,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U181
0.8503 0.04533 0.004394 0.9 VDD 155.803,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U182
0.8502 0.04593 0.003852 0.9 VDD 156.388,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U183
0.8501 0.04595 0.003943 0.9 VDD 156.883,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U184
0.8497 0.04624 0.004026 0.9 VDD 157.468,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U186
0.8498 0.04622 0.003963 0.9 VDD 157.153,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U187
0.8496 0.04619 0.004189 0.9 VDD 158.278,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U189
0.8498 0.04621 0.004004 0.9 VDD 158.773,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U190
0.8505 0.046 0.003465 0.9 VDD 154.768,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U191
0.8516 0.0448 0.003577 0.9 VDD 154.903,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U192
0.8511 0.04485 0.004033 0.9 VDD 157.378,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U193
0.8493 0.046 0.004731 0.9 VDD 157.693,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U194
0.8511 0.0451 0.003764 0.9 VDD 159.448,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U195
0.85 0.04623 0.003797 0.9 VDD 159.943,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U196
0.8515 0.04507 0.003443 0.9 VDD 162.328,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U197
0.851 0.04507 0.003921 0.9 VDD 161.923,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U198
0.8506 0.04582 0.003602 0.9 VDD 155.038,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U199
0.8501 0.04527 0.004665 0.9 VDD 154.993,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U200
0.8517 0.04512 0.003229 0.9 VDD 155.488,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U201
0.8502 0.04611 0.003703 0.9 VDD 155.893,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U202
0.8632 0.03267 0.004095 0.9 VDD 152.878,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U203
0.8635 0.03246 0.004054 0.9 VDD 152.878,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U206
0.8647 0.03056 0.004689 0.9 VDD 150.898,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U207
0.8515 0.04511 0.003384 0.9 VDD 158.458,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U208
0.8499 0.04619 0.003949 0.9 VDD 158.233,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U209
0.8509 0.04487 0.004249 0.9 VDD 158.728,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U211
0.8491 0.04602 0.004863 0.9 VDD 158.593,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U212
0.8617 0.0341 0.004162 0.9 VDD 153.418,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U213
0.8609 0.03443 0.004635 0.9 VDD 153.148,80.592 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U214
0.8617 0.03413 0.00421 0.9 VDD 153.823,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U215
0.8629 0.03272 0.00435 0.9 VDD 155.038,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U216
0.8616 0.03416 0.004258 0.9 VDD 154.228,78.864 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U217
0.8605 0.03449 0.004962 0.9 VDD 153.598,80.016 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U218
0.8637 0.03249 0.003768 0.9 VDD 150.718,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U219
0.8635 0.03258 0.003952 0.9 VDD 151.753,78.288 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U220
0.8497 0.04622 0.004054 0.9 VDD 159.268,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U221
0.8511 0.04488 0.004049 0.9 VDD 159.223,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U222
0.8496 0.04602 0.004338 0.9 VDD 159.448,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U224
0.8489 0.04601 0.005064 0.9 VDD 160.303,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U225
0.8496 0.04624 0.004115 0.9 VDD 159.898,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U226
0.8507 0.04489 0.004444 0.9 VDD 160.303,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U227
0.8492 0.04538 0.005474 0.9 VDD 159.628,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U229
0.8486 0.04589 0.005551 0.9 VDD 160.393,114.000 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U230
0.8492 0.0454 0.00542 0.9 VDD 159.088,114.576 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U231
0.8482 0.04601 0.005762 0.9 VDD 158.683,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U232
0.8486 0.04565 0.005753 0.9 VDD 158.638,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U233
0.8492 0.04567 0.005121 0.9 VDD 158.863,112.272 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U234
0.8546 0.04161 0.00384 0.9 VDD 178.123,108.240 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U235
0.8526 0.04473 0.002666 0.9 VDD 179.068,120.912 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U236
0.8524 0.0449 0.002681 0.9 VDD 179.383,121.488 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U237
0.8515 0.04482 0.003714 0.9 VDD 156.028,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U238
0.8515 0.04482 0.003728 0.9 VDD 155.713,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U239
0.8499 0.04615 0.003972 0.9 VDD 157.198,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U240
0.85 0.04613 0.003852 0.9 VDD 156.613,118.608 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U241
0.8508 0.04575 0.003484 0.9 VDD 154.408,116.304 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U242
0.8507 0.04522 0.004065 0.9 VDD 154.363,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U243
0.851 0.04596 0.003061 0.9 VDD 154.588,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U244
0.8512 0.04589 0.00295 0.9 VDD 154.003,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U245
0.8516 0.04512 0.003329 0.9 VDD 156.028,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U246
0.8513 0.04512 0.003539 0.9 VDD 157.333,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U247
0.8511 0.0451 0.003806 0.9 VDD 160.078,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U248
0.8511 0.04509 0.003843 0.9 VDD 160.663,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U249
0.851 0.04508 0.00388 0.9 VDD 161.248,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U250
0.851 0.04506 0.003927 0.9 VDD 162.733,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U251
0.8512 0.04511 0.003637 0.9 VDD 158.098,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U252
0.8512 0.04511 0.003724 0.9 VDD 158.863,120.336 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U253
0.8504 0.04602 0.003541 0.9 VDD 155.128,119.184 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U254
0.8507 0.04607 0.003237 0.9 VDD 155.533,119.760 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U255
0.8495 0.04595 0.004563 0.9 VDD 156.748,115.728 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U256
0.85 0.0454 0.004555 0.9 VDD 156.703,115.152 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U257
0.8499 0.04617 0.003897 0.9 VDD 157.738,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U258
0.8512 0.04486 0.003902 0.9 VDD 157.783,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U259
0.851 0.04489 0.004098 0.9 VDD 159.718,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U260
0.8506 0.0449 0.004534 0.9 VDD 161.293,116.880 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U261
0.8509 0.04489 0.004167 0.9 VDD 160.438,117.456 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U262
0.8496 0.04623 0.004154 0.9 VDD 160.303,118.032 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U263
0.8481 0.04597 0.005886 0.9 VDD 159.268,113.424 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U264
0.8483 0.04573 0.005942 0.9 VDD 159.538,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U265
0.8481 0.04579 0.006084 0.9 VDD 160.213,112.848 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/U266
0.8623 0.03262 0.005054 0.9 VDD 157.603,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/FE_PHC26_spi_cs_i
0.8629 0.03085 0.006296 0.9 VDD 164.173,70.800 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[0]
0.8635 0.03082 0.005702 0.9 VDD 164.353,71.376 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/rdwr_reg_reg[1]
0.8618 0.03241 0.005785 0.9 VDD 164.983,75.984 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[0]
0.8623 0.03241 0.005273 0.9 VDD 164.983,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[1]
0.8614 0.03286 0.005769 0.9 VDD 165.343,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/valid_reg_reg[2]
0.8624 0.03265 0.004979 0.9 VDD 156.523,75.408 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[0]
0.8621 0.03288 0.005001 0.9 VDD 156.433,76.560 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/cs_reg_reg[1]
0.8622 0.03285 0.004934 0.9 VDD 165.388,77.136 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro/U3
0.8624 0.03259 0.004958 0.9 VDD 164.848,77.712 peripherals_i/axi_spi_slave_i/axi_spi_slave_i/U2
0.8417 0.05447 0.003825 0.9 VDD 102.613,177.360 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00290
0.8415 0.05457 0.003961 0.9 VDD 103.153,177.360 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CTS_cdb_buf_00291
0.8396 0.05441 0.006011 0.9 VDD 136.633,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC412_n2
0.8428 0.05407 0.00309 0.9 VDD 135.958,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC326_n13
0.8429 0.05404 0.003086 0.9 VDD 136.318,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/FE_OFC325_n13
0.8406 0.05526 0.004191 0.9 VDD 159.673,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CTS_cdb_buf_00347
0.8459 0.05214 0.00197 0.9 VDD 160.618,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC536_n16
0.842 0.05482 0.00318 0.9 VDD 161.428,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FE_OFC470_Pop_Pointer_CS_0
0.8413 0.05469 0.003984 0.9 VDD 161.608,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/clk_en_reg
0.8451 0.05272 0.002201 0.9 VDD 162.958,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U2
0.8407 0.05512 0.004144 0.9 VDD 160.168,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/U3
0.84 0.05572 0.004326 0.9 VDD 157.423,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8396 0.05537 0.00506 0.9 VDD 157.963,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8421 0.0534 0.004467 0.9 VDD 162.823,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[1]
0.8422 0.05359 0.004197 0.9 VDD 159.493,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8428 0.05287 0.00438 0.9 VDD 160.753,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/CS_reg[0]
0.8473 0.05106 0.001638 0.9 VDD 161.653,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.8444 0.05304 0.002568 0.9 VDD 159.583,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.8439 0.05307 0.003052 0.9 VDD 158.863,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.844 0.05284 0.003131 0.9 VDD 161.743,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8418 0.05531 0.002898 0.9 VDD 157.603,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8417 0.05519 0.003094 0.9 VDD 159.583,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8446 0.05348 0.001955 0.9 VDD 157.423,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8456 0.05205 0.002303 0.9 VDD 160.753,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8464 0.05197 0.001591 0.9 VDD 159.403,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8458 0.05229 0.00195 0.9 VDD 155.713,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8465 0.05185 0.001672 0.9 VDD 153.733,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8448 0.0536 0.001642 0.9 VDD 151.033,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8423 0.05428 0.003392 0.9 VDD 153.193,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8445 0.05289 0.002597 0.9 VDD 155.623,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8408 0.05489 0.004341 0.9 VDD 155.533,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8459 0.05261 0.001531 0.9 VDD 151.393,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8445 0.05241 0.003123 0.9 VDD 153.103,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8456 0.05184 0.002584 0.9 VDD 146.983,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8445 0.0525 0.002997 0.9 VDD 144.823,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8447 0.05231 0.003036 0.9 VDD 146.533,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8426 0.05365 0.003797 0.9 VDD 142.303,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.843 0.05273 0.004241 0.9 VDD 142.933,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8447 0.05231 0.003002 0.9 VDD 144.913,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8438 0.05251 0.003728 0.9 VDD 142.573,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8441 0.05251 0.003421 0.9 VDD 144.553,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8451 0.05232 0.002556 0.9 VDD 141.943,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8444 0.05231 0.003331 0.9 VDD 141.853,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8467 0.05174 0.001554 0.9 VDD 148.873,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8453 0.05233 0.002345 0.9 VDD 151.213,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8444 0.05347 0.002131 0.9 VDD 148.873,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.841 0.0544 0.004595 0.9 VDD 162.913,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8424 0.05443 0.00316 0.9 VDD 162.823,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.846 0.05177 0.002282 0.9 VDD 161.743,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.8453 0.0522 0.002551 0.9 VDD 159.043,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.8441 0.05284 0.003089 0.9 VDD 159.403,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8441 0.05269 0.003182 0.9 VDD 161.473,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8394 0.05572 0.004922 0.9 VDD 157.423,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8396 0.05532 0.005041 0.9 VDD 159.403,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8433 0.05235 0.004325 0.9 VDD 157.513,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8446 0.05284 0.002523 0.9 VDD 161.743,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8458 0.05197 0.002263 0.9 VDD 159.403,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8455 0.05228 0.002248 0.9 VDD 155.533,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8451 0.0529 0.001992 0.9 VDD 153.733,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8416 0.05501 0.003392 0.9 VDD 153.193,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.845 0.05279 0.00221 0.9 VDD 153.283,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8443 0.05303 0.002657 0.9 VDD 155.713,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8403 0.05545 0.004277 0.9 VDD 155.353,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8457 0.05259 0.001736 0.9 VDD 151.303,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8421 0.0549 0.003024 0.9 VDD 152.833,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8456 0.05188 0.002513 0.9 VDD 147.163,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8451 0.05194 0.002964 0.9 VDD 145.003,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.845 0.05251 0.002522 0.9 VDD 146.893,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8423 0.05365 0.004067 0.9 VDD 142.303,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.842 0.05344 0.004544 0.9 VDD 141.853,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8459 0.05183 0.002233 0.9 VDD 145.003,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8449 0.05218 0.002967 0.9 VDD 142.933,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8455 0.05192 0.00258 0.9 VDD 144.463,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8437 0.05225 0.004002 0.9 VDD 142.573,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8436 0.05313 0.003246 0.9 VDD 142.933,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8462 0.05223 0.001554 0.9 VDD 148.873,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8434 0.0543 0.002285 0.9 VDD 151.033,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8446 0.05347 0.00195 0.9 VDD 148.873,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8422 0.05408 0.003733 0.9 VDD 163.543,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8445 0.05245 0.003067 0.9 VDD 163.453,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8401 0.05498 0.004948 0.9 VDD 160.843,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.846 0.05203 0.001963 0.9 VDD 162.103,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U6
0.8446 0.05344 0.001964 0.9 VDD 162.013,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U7
0.8418 0.05389 0.004335 0.9 VDD 164.083,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U12
0.8445 0.05242 0.003105 0.9 VDD 163.633,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U14
0.8448 0.05201 0.003227 0.9 VDD 144.193,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U15
0.8461 0.05194 0.001951 0.9 VDD 163.318,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U16
0.8459 0.05216 0.001971 0.9 VDD 160.348,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U17
0.8437 0.05216 0.00412 0.9 VDD 160.393,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U19
0.8437 0.05218 0.004157 0.9 VDD 160.033,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U20
0.846 0.05207 0.001966 0.9 VDD 161.608,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U21
0.8445 0.05354 0.001971 0.9 VDD 160.303,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U22
0.8446 0.0534 0.001958 0.9 VDD 162.688,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U23
0.8439 0.0521 0.00403 0.9 VDD 161.203,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U24
0.8441 0.052 0.003868 0.9 VDD 162.508,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U25
0.8461 0.05198 0.001956 0.9 VDD 162.823,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U26
0.8447 0.05331 0.001951 0.9 VDD 163.318,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U27
0.8446 0.05346 0.001966 0.9 VDD 161.698,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U28
0.8445 0.05348 0.001968 0.9 VDD 161.338,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U29
0.8445 0.05351 0.001969 0.9 VDD 160.888,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U30
0.8455 0.05208 0.002391 0.9 VDD 143.563,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U31
0.8447 0.05214 0.003199 0.9 VDD 143.293,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U32
0.8456 0.0529 0.001492 0.9 VDD 149.143,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U33
0.8459 0.05215 0.001973 0.9 VDD 149.233,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U34
0.8461 0.05231 0.001564 0.9 VDD 150.943,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U35
0.8436 0.05301 0.003422 0.9 VDD 143.563,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U36
0.8445 0.05248 0.003022 0.9 VDD 142.663,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U37
0.8454 0.05166 0.002904 0.9 VDD 145.183,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U38
0.8438 0.05253 0.00364 0.9 VDD 144.733,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U39
0.8463 0.05188 0.001858 0.9 VDD 147.163,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U40
0.8454 0.05214 0.00245 0.9 VDD 145.003,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U41
0.843 0.05295 0.004061 0.9 VDD 143.473,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U42
0.8448 0.05301 0.002235 0.9 VDD 155.443,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U43
0.8447 0.05293 0.002376 0.9 VDD 154.183,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U44
0.8459 0.0524 0.00171 0.9 VDD 153.283,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U45
0.8455 0.05195 0.002529 0.9 VDD 161.473,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U46
0.8442 0.05286 0.002988 0.9 VDD 158.503,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U47
0.8456 0.0522 0.002234 0.9 VDD 159.043,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U48
0.8454 0.05209 0.002554 0.9 VDD 160.303,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U49
0.846 0.05182 0.00223 0.9 VDD 162.463,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U50
0.8439 0.05296 0.003108 0.9 VDD 160.393,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U51
0.8404 0.05558 0.00404 0.9 VDD 156.343,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U52
0.8442 0.05269 0.003126 0.9 VDD 161.473,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U53
0.8442 0.05287 0.002916 0.9 VDD 157.783,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U54
0.8441 0.0536 0.002285 0.9 VDD 151.033,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U55
0.8407 0.05548 0.003848 0.9 VDD 155.623,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U56
0.8445 0.05288 0.002575 0.9 VDD 155.263,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U57
0.8457 0.05258 0.00168 0.9 VDD 151.213,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U58
0.8458 0.0522 0.00197 0.9 VDD 159.763,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U59
0.8435 0.05437 0.002173 0.9 VDD 153.553,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U60
0.844 0.05205 0.003949 0.9 VDD 161.878,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U61
0.8416 0.05446 0.003891 0.9 VDD 162.328,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U62
0.841 0.0549 0.004065 0.9 VDD 160.888,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_aw_buffer/buffer_i/U63
0.8433 0.05147 0.005211 0.9 VDD 142.303,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CTS_cdb_buf_00346
0.8427 0.05189 0.005413 0.9 VDD 139.648,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC444_Pop_Pointer_CS_0
0.8424 0.0529 0.004686 0.9 VDD 138.118,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FE_OFC397_n25
0.8456 0.05044 0.003934 0.9 VDD 142.078,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/clk_en_reg
0.8448 0.05128 0.003954 0.9 VDD 137.128,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U2
0.8432 0.05157 0.005276 0.9 VDD 141.808,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/U3
0.8454 0.05086 0.003756 0.9 VDD 144.463,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8441 0.05117 0.004755 0.9 VDD 144.373,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8426 0.05234 0.005095 0.9 VDD 135.463,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[1]
0.8417 0.05286 0.005414 0.9 VDD 138.523,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8422 0.0531 0.004723 0.9 VDD 135.733,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/CS_reg[0]
0.8464 0.05084 0.002784 0.9 VDD 158.683,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][36]
0.8463 0.051 0.002708 0.9 VDD 156.433,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][35]
0.8466 0.05144 0.001946 0.9 VDD 158.233,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8466 0.05157 0.001829 0.9 VDD 156.253,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8464 0.05146 0.002123 0.9 VDD 156.613,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8473 0.05141 0.001277 0.9 VDD 157.603,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8475 0.05145 0.001092 0.9 VDD 154.813,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8462 0.05099 0.002782 0.9 VDD 158.593,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8465 0.0512 0.002328 0.9 VDD 156.343,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8466 0.05104 0.002407 0.9 VDD 154.723,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8465 0.05102 0.002439 0.9 VDD 154.183,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8474 0.05052 0.0021 0.9 VDD 148.783,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.847 0.0509 0.002061 0.9 VDD 152.743,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8466 0.05146 0.001907 0.9 VDD 153.823,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8472 0.05102 0.001745 0.9 VDD 153.913,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8483 0.05061 0.001119 0.9 VDD 148.873,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8469 0.05113 0.001927 0.9 VDD 152.743,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8474 0.04982 0.002803 0.9 VDD 146.893,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8483 0.04943 0.002277 0.9 VDD 145.993,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8441 0.05235 0.003596 0.9 VDD 140.413,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8455 0.05198 0.002539 0.9 VDD 142.663,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8442 0.05273 0.003029 0.9 VDD 140.503,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.844 0.0511 0.004921 0.9 VDD 143.743,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8461 0.05111 0.002776 0.9 VDD 143.923,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8443 0.05173 0.003939 0.9 VDD 142.303,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8447 0.05205 0.003236 0.9 VDD 142.483,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.843 0.05254 0.004434 0.9 VDD 140.143,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8472 0.05046 0.002323 0.9 VDD 147.973,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8473 0.051 0.001674 0.9 VDD 151.033,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8475 0.05098 0.001562 0.9 VDD 150.853,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8461 0.05011 0.003836 0.9 VDD 143.833,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8428 0.05177 0.0054 0.9 VDD 140.683,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8469 0.0504 0.002748 0.9 VDD 158.863,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][36]
0.8468 0.05053 0.002708 0.9 VDD 156.433,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][35]
0.8465 0.05118 0.002307 0.9 VDD 158.143,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.8462 0.05157 0.002218 0.9 VDD 156.433,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.8468 0.05107 0.002084 0.9 VDD 156.163,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8468 0.05101 0.002184 0.9 VDD 158.233,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8467 0.05142 0.001832 0.9 VDD 154.363,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8465 0.05113 0.002405 0.9 VDD 158.953,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8462 0.05113 0.002651 0.9 VDD 156.703,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8466 0.05118 0.002187 0.9 VDD 154.633,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.847 0.05053 0.002439 0.9 VDD 154.183,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8477 0.05078 0.001493 0.9 VDD 148.873,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.848 0.05044 0.001609 0.9 VDD 152.653,141.072 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8469 0.05112 0.002007 0.9 VDD 154.453,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8469 0.05151 0.001615 0.9 VDD 154.363,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.848 0.05078 0.001214 0.9 VDD 148.873,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8477 0.05035 0.001918 0.9 VDD 151.843,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8462 0.05013 0.003624 0.9 VDD 146.443,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8461 0.05001 0.00394 0.9 VDD 145.903,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8433 0.05235 0.004384 0.9 VDD 140.413,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8451 0.05169 0.003244 0.9 VDD 142.123,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8441 0.05217 0.003728 0.9 VDD 140.323,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8448 0.05157 0.003627 0.9 VDD 143.383,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8457 0.05099 0.003352 0.9 VDD 144.193,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.843 0.05182 0.005153 0.9 VDD 142.663,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8451 0.05163 0.003285 0.9 VDD 142.303,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8422 0.05239 0.005395 0.9 VDD 140.773,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.8469 0.05048 0.002595 0.9 VDD 148.063,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8477 0.05065 0.001647 0.9 VDD 150.853,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8478 0.05029 0.001878 0.9 VDD 148.873,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8469 0.0503 0.002781 0.9 VDD 143.383,141.648 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8447 0.05137 0.003918 0.9 VDD 142.753,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8425 0.05284 0.004683 0.9 VDD 138.253,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8424 0.05292 0.004694 0.9 VDD 137.803,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U10
0.8473 0.05019 0.002466 0.9 VDD 146.443,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U13
0.8466 0.05047 0.002983 0.9 VDD 141.943,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U17
0.8444 0.05169 0.003943 0.9 VDD 141.133,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U18
0.8455 0.05108 0.003382 0.9 VDD 138.298,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U19
0.845 0.05102 0.003954 0.9 VDD 138.658,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U20
0.8441 0.05197 0.003953 0.9 VDD 138.973,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U22
0.8458 0.05091 0.003298 0.9 VDD 139.333,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U23
0.8449 0.05111 0.003955 0.9 VDD 138.118,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U24
0.844 0.05204 0.003954 0.9 VDD 138.253,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U25
0.8447 0.0514 0.003951 0.9 VDD 136.138,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U26
0.8426 0.05197 0.005414 0.9 VDD 138.973,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U27
0.8426 0.05212 0.005317 0.9 VDD 137.578,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U28
0.8438 0.05223 0.003952 0.9 VDD 136.453,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U29
0.8437 0.05231 0.003948 0.9 VDD 135.688,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U30
0.8423 0.05299 0.004711 0.9 VDD 137.083,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U31
0.8426 0.05216 0.005271 0.9 VDD 137.128,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U32
0.8439 0.05217 0.003954 0.9 VDD 137.038,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U33
0.8418 0.05302 0.005223 0.9 VDD 136.678,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U34
0.845 0.05176 0.00322 0.9 VDD 142.213,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U35
0.8444 0.0528 0.002846 0.9 VDD 141.313,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U36
0.8436 0.0522 0.004152 0.9 VDD 141.403,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U37
0.8476 0.05026 0.002143 0.9 VDD 147.253,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U38
0.848 0.05066 0.001363 0.9 VDD 150.043,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U39
0.8475 0.0508 0.00165 0.9 VDD 151.303,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U40
0.8451 0.05231 0.002601 0.9 VDD 142.393,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U41
0.8461 0.05109 0.002823 0.9 VDD 143.743,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U42
0.8458 0.05099 0.003176 0.9 VDD 144.643,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U43
0.8467 0.05044 0.002857 0.9 VDD 145.453,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U44
0.8443 0.05215 0.003596 0.9 VDD 140.413,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U45
0.8437 0.0532 0.00306 0.9 VDD 140.323,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U46
0.8467 0.05113 0.002187 0.9 VDD 154.633,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U47
0.8469 0.05103 0.00204 0.9 VDD 153.553,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U48
0.8473 0.05096 0.001698 0.9 VDD 152.833,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U49
0.8464 0.05119 0.00237 0.9 VDD 157.693,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U50
0.848 0.05072 0.001277 0.9 VDD 157.603,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U51
0.8466 0.0512 0.002227 0.9 VDD 156.613,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U52
0.8464 0.051 0.002629 0.9 VDD 156.523,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U53
0.8466 0.05101 0.002386 0.9 VDD 158.233,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U54
0.8471 0.05101 0.001935 0.9 VDD 158.053,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U55
0.8481 0.05075 0.00116 0.9 VDD 155.803,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U56
0.8471 0.05106 0.001846 0.9 VDD 156.523,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U57
0.848 0.05075 0.001208 0.9 VDD 156.523,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U58
0.848 0.05047 0.001558 0.9 VDD 147.793,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U59
0.8472 0.05106 0.001759 0.9 VDD 155.623,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U60
0.8464 0.05153 0.002075 0.9 VDD 155.083,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U61
0.8481 0.05082 0.001084 0.9 VDD 148.963,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U62
0.8471 0.05094 0.00191 0.9 VDD 152.653,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U63
0.8431 0.05296 0.003901 0.9 VDD 136.543,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U64
0.8417 0.05297 0.00529 0.9 VDD 137.308,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U65
0.8425 0.05286 0.004653 0.9 VDD 138.478,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U66
0.8426 0.05278 0.004594 0.9 VDD 138.928,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_ar_buffer/buffer_i/U67
0.8435 0.05345 0.003002 0.9 VDD 128.623,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CTS_cdb_buf_00345
0.8439 0.05264 0.00346 0.9 VDD 136.048,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FE_OFC617_n23
0.843 0.05365 0.003319 0.9 VDD 130.468,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/clk_en_reg
0.8446 0.05256 0.002866 0.9 VDD 135.598,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U2
0.8434 0.05352 0.003103 0.9 VDD 129.118,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/U3
0.8424 0.05433 0.003274 0.9 VDD 128.263,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.84 0.0558 0.004194 0.9 VDD 129.343,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8407 0.05387 0.005457 0.9 VDD 137.803,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[1]
0.8399 0.05464 0.005498 0.9 VDD 135.463,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8402 0.05436 0.005457 0.9 VDD 137.803,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/CS_reg[0]
0.8465 0.05133 0.002152 0.9 VDD 123.673,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.8461 0.05167 0.002233 0.9 VDD 125.833,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8477 0.05027 0.001991 0.9 VDD 123.853,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8478 0.04985 0.00231 0.9 VDD 121.153,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8474 0.05039 0.002209 0.9 VDD 122.863,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8475 0.05005 0.002482 0.9 VDD 120.523,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8442 0.0535 0.002254 0.9 VDD 125.833,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8435 0.05321 0.003314 0.9 VDD 127.993,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8414 0.05513 0.003467 0.9 VDD 127.543,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8425 0.05438 0.003087 0.9 VDD 129.433,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8439 0.05334 0.002796 0.9 VDD 127.993,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8456 0.05188 0.0025 0.9 VDD 126.553,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8455 0.05197 0.002522 0.9 VDD 122.863,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8467 0.05094 0.00239 0.9 VDD 121.423,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8451 0.05175 0.003145 0.9 VDD 121.693,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8469 0.05069 0.002456 0.9 VDD 119.983,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.8454 0.05163 0.003018 0.9 VDD 121.063,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8453 0.05224 0.002439 0.9 VDD 123.223,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.843 0.05437 0.002604 0.9 VDD 125.833,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8443 0.05306 0.002618 0.9 VDD 123.223,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8456 0.05138 0.002991 0.9 VDD 121.063,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.8462 0.05161 0.002183 0.9 VDD 122.683,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.846 0.0514 0.002568 0.9 VDD 121.963,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8459 0.05203 0.002102 0.9 VDD 123.043,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8445 0.05253 0.002958 0.9 VDD 128.983,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8444 0.05233 0.003225 0.9 VDD 128.443,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8437 0.05295 0.003401 0.9 VDD 129.253,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8461 0.05126 0.002652 0.9 VDD 128.893,142.224 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8433 0.05267 0.004005 0.9 VDD 129.253,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8448 0.05226 0.002974 0.9 VDD 127.003,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8446 0.05264 0.002775 0.9 VDD 127.003,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][2]
0.8445 0.05268 0.002851 0.9 VDD 127.183,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[1][1]
0.847 0.051 0.001993 0.9 VDD 123.313,146.256 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.846 0.05175 0.002218 0.9 VDD 125.833,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8474 0.05066 0.001991 0.9 VDD 123.853,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8475 0.04994 0.002522 0.9 VDD 120.073,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8473 0.05041 0.002317 0.9 VDD 122.143,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8471 0.05062 0.002258 0.9 VDD 122.233,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8453 0.05268 0.001986 0.9 VDD 123.853,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.8434 0.05341 0.003213 0.9 VDD 129.703,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8411 0.05549 0.003436 0.9 VDD 128.443,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8432 0.05361 0.003155 0.9 VDD 129.883,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8441 0.05318 0.002681 0.9 VDD 127.273,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8454 0.05224 0.002381 0.9 VDD 126.913,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8451 0.0526 0.002269 0.9 VDD 123.673,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8463 0.05099 0.002689 0.9 VDD 121.513,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8456 0.05153 0.002863 0.9 VDD 120.973,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8467 0.05054 0.002725 0.9 VDD 121.333,147.408 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.845 0.05175 0.003278 0.9 VDD 121.063,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.845 0.05241 0.002546 0.9 VDD 123.853,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8444 0.05288 0.002672 0.9 VDD 126.013,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8442 0.05306 0.002743 0.9 VDD 123.223,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8455 0.05133 0.003164 0.9 VDD 120.253,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8455 0.05245 0.002013 0.9 VDD 123.853,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8462 0.05094 0.002852 0.9 VDD 120.793,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.846 0.05208 0.001937 0.9 VDD 123.763,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8441 0.05253 0.003328 0.9 VDD 128.983,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8453 0.05172 0.003012 0.9 VDD 128.803,143.376 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.8415 0.05476 0.003742 0.9 VDD 129.163,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8458 0.05122 0.002965 0.9 VDD 128.623,142.800 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8431 0.054 0.002928 0.9 VDD 128.533,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8447 0.05297 0.002363 0.9 VDD 125.833,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8439 0.0538 0.002345 0.9 VDD 126.733,149.136 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][2]
0.8435 0.05396 0.002567 0.9 VDD 127.093,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/FIFO_REGISTERS_reg[0][1]
0.8443 0.05275 0.002936 0.9 VDD 133.843,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8439 0.05262 0.003453 0.9 VDD 136.543,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U10
0.842 0.0545 0.003451 0.9 VDD 136.633,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U11
0.8424 0.05415 0.003411 0.9 VDD 138.748,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U13
0.8438 0.05271 0.003477 0.9 VDD 134.698,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U14
0.8427 0.05252 0.004775 0.9 VDD 134.743,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U16
0.8446 0.05252 0.002905 0.9 VDD 134.653,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U17
0.8446 0.05256 0.002847 0.9 VDD 136.048,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U18
0.8439 0.05267 0.003468 0.9 VDD 135.463,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U19
0.8447 0.05256 0.002779 0.9 VDD 137.488,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U20
0.8444 0.05269 0.002887 0.9 VDD 135.103,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U21
0.8448 0.05249 0.002717 0.9 VDD 138.748,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U22
0.8447 0.05253 0.002751 0.9 VDD 138.073,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U23
0.8422 0.05435 0.003429 0.9 VDD 137.848,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U24
0.8446 0.0526 0.002813 0.9 VDD 136.768,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U25
0.8446 0.05255 0.002809 0.9 VDD 136.858,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U26
0.8421 0.05445 0.003444 0.9 VDD 137.038,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U27
0.8429 0.05301 0.004118 0.9 VDD 130.153,150.288 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U28
0.8443 0.05332 0.002345 0.9 VDD 126.733,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U29
0.8461 0.05141 0.002479 0.9 VDD 120.163,150.864 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U30
0.8452 0.05175 0.003052 0.9 VDD 119.353,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U31
0.8449 0.05317 0.001945 0.9 VDD 125.383,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U32
0.8461 0.05135 0.00251 0.9 VDD 119.893,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U33
0.8458 0.05172 0.002478 0.9 VDD 122.053,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U34
0.8425 0.05425 0.003231 0.9 VDD 129.793,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U35
0.8459 0.05193 0.00218 0.9 VDD 124.393,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U36
0.8434 0.05387 0.002729 0.9 VDD 126.913,149.712 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U37
0.8444 0.05263 0.002979 0.9 VDD 129.073,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U38
0.8458 0.05197 0.002273 0.9 VDD 124.933,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U39
0.8458 0.05187 0.002331 0.9 VDD 123.223,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U40
0.8438 0.05256 0.003639 0.9 VDD 129.703,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U41
0.8442 0.05245 0.003354 0.9 VDD 129.073,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U42
0.847 0.05081 0.002158 0.9 VDD 122.143,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U43
0.8466 0.05168 0.001728 0.9 VDD 124.933,146.832 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U44
0.8448 0.05174 0.003465 0.9 VDD 119.893,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U45
0.8463 0.05107 0.002674 0.9 VDD 119.173,148.560 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U46
0.8445 0.05304 0.002458 0.9 VDD 126.733,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U47
0.8455 0.05237 0.002133 0.9 VDD 124.303,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U48
0.843 0.05369 0.003312 0.9 VDD 127.723,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U49
0.8443 0.05306 0.002629 0.9 VDD 127.093,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U50
0.8403 0.05588 0.003834 0.9 VDD 130.243,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U51
0.8445 0.05215 0.003344 0.9 VDD 127.273,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U52
0.842 0.05493 0.003023 0.9 VDD 127.093,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U53
0.8454 0.05259 0.001961 0.9 VDD 125.113,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U54
0.8471 0.05034 0.002553 0.9 VDD 119.623,145.680 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U55
0.8469 0.05124 0.001832 0.9 VDD 124.573,145.104 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U56
0.8459 0.05107 0.003041 0.9 VDD 119.173,147.984 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U57
0.8474 0.05011 0.002539 0.9 VDD 119.713,144.528 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U58
0.8473 0.05081 0.001864 0.9 VDD 124.573,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U59
0.842 0.05454 0.003457 0.9 VDD 136.273,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U60
0.844 0.05259 0.003446 0.9 VDD 136.948,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U61
0.8445 0.05264 0.002843 0.9 VDD 136.138,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U62
0.8445 0.05266 0.002866 0.9 VDD 135.598,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_w_buffer/buffer_i/U63
0.8563 0.0391 0.004566 0.9 VDD 131.053,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CTS_cdb_buf_00344
0.8563 0.03911 0.004616 0.9 VDD 132.448,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/clk_en_reg
0.8559 0.03913 0.004998 0.9 VDD 132.538,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U2
0.8566 0.03898 0.004372 0.9 VDD 129.118,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/U3
0.8547 0.0391 0.006168 0.9 VDD 133.843,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[1]
0.8565 0.03919 0.004338 0.9 VDD 132.133,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8561 0.03893 0.004996 0.9 VDD 132.493,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/CS_reg[0]
0.8544 0.04087 0.00474 0.9 VDD 131.503,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][39]
0.8555 0.04087 0.003668 0.9 VDD 131.503,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][38]
0.857 0.04007 0.002967 0.9 VDD 125.833,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][34]
0.8581 0.03856 0.003341 0.9 VDD 122.323,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][33]
0.8576 0.0385 0.0039 0.9 VDD 117.643,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][32]
0.858 0.03905 0.002909 0.9 VDD 122.953,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][31]
0.8584 0.03749 0.004144 0.9 VDD 122.593,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][30]
0.8597 0.03713 0.003139 0.9 VDD 122.593,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][29]
0.8592 0.03731 0.003519 0.9 VDD 125.833,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][28]
0.8578 0.03847 0.003693 0.9 VDD 120.253,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][27]
0.8582 0.03688 0.004904 0.9 VDD 120.433,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][26]
0.8586 0.0379 0.003537 0.9 VDD 120.973,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][25]
0.8574 0.03874 0.003852 0.9 VDD 117.913,98.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][24]
0.8587 0.03755 0.003741 0.9 VDD 116.383,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][23]
0.8589 0.03833 0.002784 0.9 VDD 125.833,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][22]
0.8587 0.038 0.003344 0.9 VDD 123.673,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][21]
0.8577 0.0388 0.003514 0.9 VDD 125.833,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][20]
0.8591 0.03757 0.003327 0.9 VDD 116.023,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][19]
0.8592 0.03872 0.002056 0.9 VDD 118.453,99.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][18]
0.8571 0.03769 0.005178 0.9 VDD 116.113,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][17]
0.858 0.03734 0.004663 0.9 VDD 118.903,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][16]
0.8577 0.03769 0.004627 0.9 VDD 115.933,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][15]
0.8608 0.03614 0.003029 0.9 VDD 115.843,89.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][14]
0.8573 0.03747 0.005251 0.9 VDD 118.273,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][13]
0.8592 0.03714 0.003644 0.9 VDD 115.753,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][12]
0.859 0.03669 0.004283 0.9 VDD 120.883,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][11]
0.8565 0.03904 0.004483 0.9 VDD 129.793,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][10]
0.8569 0.03892 0.004141 0.9 VDD 127.903,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][9]
0.8593 0.03761 0.003114 0.9 VDD 127.723,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][8]
0.8581 0.0388 0.003122 0.9 VDD 125.833,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][7]
0.8556 0.04009 0.004311 0.9 VDD 129.163,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8586 0.03805 0.003348 0.9 VDD 125.833,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8579 0.03859 0.003497 0.9 VDD 127.633,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][4]
0.8549 0.04079 0.00426 0.9 VDD 128.983,97.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][3]
0.8585 0.03769 0.003798 0.9 VDD 129.253,89.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[1][0]
0.8572 0.03874 0.004097 0.9 VDD 131.593,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][39]
0.8553 0.04 0.004748 0.9 VDD 131.593,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][38]
0.8574 0.04007 0.002489 0.9 VDD 125.833,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][34]
0.859 0.03802 0.002966 0.9 VDD 122.233,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][33]
0.858 0.03822 0.003742 0.9 VDD 115.753,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][32]
0.8585 0.0385 0.00303 0.9 VDD 123.313,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][31]
0.8596 0.03711 0.00325 0.9 VDD 122.593,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][30]
0.8591 0.0371 0.003837 0.9 VDD 122.413,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][29]
0.8595 0.03731 0.003155 0.9 VDD 125.833,89.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][28]
0.8582 0.03789 0.003881 0.9 VDD 118.813,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][27]
0.8588 0.03637 0.004857 0.9 VDD 120.613,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][26]
0.859 0.03739 0.003632 0.9 VDD 120.973,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][25]
0.8578 0.03854 0.003705 0.9 VDD 116.113,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][24]
0.8586 0.03768 0.00373 0.9 VDD 116.203,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][23]
0.8595 0.03785 0.002689 0.9 VDD 123.853,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][22]
0.8587 0.03757 0.003689 0.9 VDD 123.583,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][21]
0.8569 0.03891 0.004198 0.9 VDD 127.813,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][20]
0.8585 0.03821 0.003336 0.9 VDD 116.203,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][19]
0.8578 0.03832 0.003831 0.9 VDD 119.083,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][18]
0.8577 0.03714 0.005153 0.9 VDD 115.933,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][17]
0.8579 0.03738 0.004696 0.9 VDD 118.543,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][16]
0.8577 0.03767 0.004676 0.9 VDD 116.383,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][15]
0.8607 0.03614 0.003135 0.9 VDD 115.753,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][14]
0.8579 0.03689 0.005257 0.9 VDD 118.183,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][13]
0.8603 0.03604 0.003648 0.9 VDD 115.843,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][12]
0.8597 0.03685 0.003485 0.9 VDD 120.613,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][11]
0.8562 0.03928 0.004564 0.9 VDD 129.343,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][10]
0.857 0.0388 0.004166 0.9 VDD 127.993,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][9]
0.8571 0.03919 0.003706 0.9 VDD 128.083,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][8]
0.8569 0.0397 0.0034 0.9 VDD 126.733,96.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][7]
0.856 0.04011 0.00387 0.9 VDD 129.433,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.858 0.03841 0.003553 0.9 VDD 125.923,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8569 0.03978 0.003331 0.9 VDD 127.093,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][4]
0.8558 0.04079 0.003356 0.9 VDD 128.983,97.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][3]
0.8559 0.03904 0.005058 0.9 VDD 129.523,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/FIFO_REGISTERS_reg[0][0]
0.857 0.03869 0.004341 0.9 VDD 127.543,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8562 0.03878 0.005025 0.9 VDD 133.528,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U9
0.8566 0.03923 0.004128 0.9 VDD 130.783,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U11
0.856 0.03923 0.004796 0.9 VDD 131.008,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U12
0.856 0.03923 0.004753 0.9 VDD 130.693,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U13
0.8559 0.03917 0.004967 0.9 VDD 132.268,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U14
0.8562 0.03898 0.004858 0.9 VDD 131.458,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U16
0.8559 0.03921 0.004876 0.9 VDD 131.593,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U17
0.8552 0.03911 0.005646 0.9 VDD 131.773,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U18
0.8562 0.03899 0.004803 0.9 VDD 131.053,92.112 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U19
0.8563 0.03911 0.004597 0.9 VDD 131.908,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U20
0.8564 0.03894 0.004607 0.9 VDD 132.178,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U21
0.8566 0.03771 0.005681 0.9 VDD 131.908,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U22
0.8563 0.03911 0.00463 0.9 VDD 133.168,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U23
0.8565 0.03887 0.004625 0.9 VDD 132.898,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U24
0.8563 0.03907 0.004646 0.9 VDD 134.113,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U25
0.8563 0.03911 0.004638 0.9 VDD 133.618,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U26
0.861 0.03579 0.003189 0.9 VDD 121.063,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U28
0.8597 0.03714 0.003166 0.9 VDD 119.263,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U29
0.8564 0.03899 0.004566 0.9 VDD 131.053,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U30
0.8598 0.03744 0.002784 0.9 VDD 125.833,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U31
0.8598 0.03712 0.00304 0.9 VDD 123.853,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U32
0.8606 0.03593 0.003515 0.9 VDD 118.363,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U33
0.8577 0.0386 0.003659 0.9 VDD 126.643,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U34
0.8604 0.03631 0.003281 0.9 VDD 122.143,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U35
0.8588 0.03794 0.003216 0.9 VDD 118.453,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U36
0.8599 0.03664 0.003457 0.9 VDD 119.353,91.536 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U37
0.8587 0.0376 0.003683 0.9 VDD 127.993,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U38
0.8587 0.03805 0.003267 0.9 VDD 117.553,96.144 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U39
0.8601 0.03731 0.002614 0.9 VDD 124.483,94.416 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U40
0.8609 0.03595 0.003163 0.9 VDD 117.463,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U41
0.8574 0.03868 0.003899 0.9 VDD 129.703,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U42
0.8602 0.0367 0.003146 0.9 VDD 122.953,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U43
0.8594 0.03735 0.003252 0.9 VDD 117.823,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U44
0.8608 0.03582 0.003391 0.9 VDD 120.433,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U45
0.858 0.03868 0.003272 0.9 VDD 129.883,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U46
0.8594 0.03704 0.003532 0.9 VDD 119.983,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U47
0.8569 0.03905 0.004015 0.9 VDD 127.273,92.688 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U48
0.8609 0.03598 0.003163 0.9 VDD 117.463,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U49
0.8582 0.03864 0.003194 0.9 VDD 128.803,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U50
0.8583 0.03749 0.004255 0.9 VDD 127.363,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U51
0.8601 0.03688 0.003053 0.9 VDD 120.973,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U52
0.8605 0.03598 0.003565 0.9 VDD 117.463,90.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U53
0.8579 0.03756 0.004537 0.9 VDD 128.083,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U54
0.8597 0.03741 0.002905 0.9 VDD 122.593,95.568 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U55
0.8591 0.03726 0.003641 0.9 VDD 118.453,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U56
0.8578 0.03753 0.00469 0.9 VDD 117.643,93.264 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U57
0.8591 0.03753 0.003381 0.9 VDD 126.823,93.840 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U58
0.8594 0.03754 0.00304 0.9 VDD 122.953,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U59
0.8584 0.0377 0.003908 0.9 VDD 130.513,89.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U60
0.858 0.03871 0.003328 0.9 VDD 130.693,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U61
0.8567 0.03771 0.005576 0.9 VDD 131.503,89.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U62
0.8579 0.03874 0.003394 0.9 VDD 131.683,94.992 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U63
0.8551 0.03911 0.005774 0.9 VDD 132.268,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U65
0.8554 0.0391 0.005494 0.9 VDD 131.188,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U66
0.8555 0.03908 0.005377 0.9 VDD 130.738,90.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_r_buffer/buffer_i/U67
0.8477 0.05072 0.001614 0.9 VDD 173.713,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00341
0.8477 0.05072 0.001563 0.9 VDD 174.073,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CTS_cdb_buf_00342
0.8458 0.05222 0.002016 0.9 VDD 175.828,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/clk_en_reg
0.8443 0.05321 0.002485 0.9 VDD 177.358,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U2
0.8462 0.05197 0.001792 0.9 VDD 174.478,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/U3
0.8465 0.05139 0.002108 0.9 VDD 172.813,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8461 0.05166 0.002224 0.9 VDD 172.903,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8456 0.05231 0.002078 0.9 VDD 175.873,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Pop_Pointer_CS_reg[0]
0.8457 0.05248 0.001811 0.9 VDD 173.893,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[1]
0.8453 0.05184 0.002815 0.9 VDD 171.823,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/Push_Pointer_CS_reg[0]
0.8439 0.05324 0.002826 0.9 VDD 177.583,162.384 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/CS_reg[0]
0.846 0.05178 0.002224 0.9 VDD 173.083,158.352 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][6]
0.8463 0.05163 0.002108 0.9 VDD 172.813,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[1][5]
0.8461 0.05172 0.002162 0.9 VDD 173.173,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][6]
0.8463 0.05128 0.002455 0.9 VDD 171.283,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/FIFO_REGISTERS_reg[0][5]
0.8456 0.05199 0.002375 0.9 VDD 173.038,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U3
0.8469 0.05148 0.001635 0.9 VDD 173.758,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U4
0.8469 0.0514 0.001665 0.9 VDD 172.993,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U6
0.847 0.05128 0.001705 0.9 VDD 171.913,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U7
0.8456 0.05191 0.002473 0.9 VDD 172.768,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U8
0.8463 0.05172 0.002005 0.9 VDD 176.008,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U10
0.8464 0.0519 0.001675 0.9 VDD 172.723,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U11
0.8463 0.05212 0.001593 0.9 VDD 174.838,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U12
0.8446 0.05305 0.002357 0.9 VDD 176.773,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U14
0.8468 0.05156 0.001672 0.9 VDD 174.433,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U15
0.8454 0.05251 0.002102 0.9 VDD 175.918,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U16
0.8449 0.05293 0.00213 0.9 VDD 176.098,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U17
0.8443 0.05319 0.002554 0.9 VDD 177.358,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U18
0.8457 0.05258 0.001684 0.9 VDD 175.108,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U19
0.8465 0.05172 0.00181 0.9 VDD 176.008,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U20
0.846 0.05227 0.001742 0.9 VDD 175.648,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U21
0.8456 0.05266 0.001745 0.9 VDD 174.748,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U22
0.8461 0.05227 0.001624 0.9 VDD 174.028,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U23
0.8457 0.05231 0.001961 0.9 VDD 174.163,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U24
0.8454 0.05241 0.002143 0.9 VDD 173.668,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U25
0.8463 0.05196 0.001779 0.9 VDD 174.523,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U26
0.8457 0.05185 0.002437 0.9 VDD 177.223,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U27
0.8462 0.05204 0.001751 0.9 VDD 174.973,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/Slave_b_buffer/buffer_i/U28
0.8414 0.0544 0.004241 0.9 VDD 104.143,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/clk_gate_RDATA_Q_reg/latch
0.8404 0.05412 0.005498 0.9 VDD 135.463,159.504 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[0]
0.8412 0.05425 0.00456 0.9 VDD 108.193,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[31]
0.8415 0.05454 0.003922 0.9 VDD 105.223,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[30]
0.8406 0.05476 0.004624 0.9 VDD 106.123,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[29]
0.8419 0.054 0.004087 0.9 VDD 103.513,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[28]
0.8421 0.05428 0.003617 0.9 VDD 105.763,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[27]
0.8415 0.05413 0.004405 0.9 VDD 105.943,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[26]
0.8395 0.05486 0.005667 0.9 VDD 108.463,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[25]
0.8409 0.05459 0.004502 0.9 VDD 105.943,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[24]
0.842 0.054 0.004 0.9 VDD 103.513,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[23]
0.8421 0.05388 0.004001 0.9 VDD 103.783,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[22]
0.841 0.05456 0.004428 0.9 VDD 106.123,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[21]
0.8421 0.05402 0.003932 0.9 VDD 103.603,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[20]
0.8414 0.05431 0.004309 0.9 VDD 105.853,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[19]
0.8427 0.05399 0.003274 0.9 VDD 103.423,175.056 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[18]
0.8403 0.05456 0.005139 0.9 VDD 106.123,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[17]
0.8423 0.05413 0.003602 0.9 VDD 102.973,168.720 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[16]
0.8401 0.05476 0.005139 0.9 VDD 106.123,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[15]
0.8412 0.05425 0.004589 0.9 VDD 108.373,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[14]
0.8422 0.05387 0.003952 0.9 VDD 103.693,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[13]
0.8411 0.05429 0.004591 0.9 VDD 105.943,174.480 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[12]
0.8412 0.05432 0.004502 0.9 VDD 105.943,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[11]
0.8413 0.05439 0.004311 0.9 VDD 103.693,173.328 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[10]
0.8417 0.05435 0.004 0.9 VDD 103.513,173.904 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[9]
0.8419 0.05412 0.004023 0.9 VDD 103.873,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[8]
0.8411 0.0544 0.004508 0.9 VDD 109.993,169.296 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[7]
0.8413 0.05413 0.004549 0.9 VDD 110.353,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[6]
0.8414 0.0541 0.004508 0.9 VDD 110.983,171.024 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[5]
0.8413 0.0541 0.004622 0.9 VDD 110.983,171.600 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[4]
0.8404 0.05493 0.004626 0.9 VDD 110.893,172.176 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[3]
0.839 0.05493 0.006045 0.9 VDD 110.713,172.752 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[2]
0.8411 0.05434 0.004565 0.9 VDD 108.283,170.448 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[1]
0.8411 0.05435 0.004563 0.9 VDD 107.923,169.872 peripherals_i/axi2apb_i/genblk1.axi2apb_i/RDATA_Q_reg[0]
0.8394 0.05454 0.006085 0.9 VDD 137.083,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[2]
0.8417 0.05363 0.004654 0.9 VDD 137.533,161.232 peripherals_i/axi2apb_i/genblk1.axi2apb_i/CS_reg[1]
0.843 0.05393 0.00306 0.9 VDD 137.308,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U3
0.8433 0.05362 0.00306 0.9 VDD 137.308,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U4
0.8433 0.05358 0.00309 0.9 VDD 135.958,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U5
0.8433 0.05361 0.003073 0.9 VDD 136.858,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U8
0.846 0.05184 0.002141 0.9 VDD 145.543,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U10
0.8429 0.05399 0.003075 0.9 VDD 136.768,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U13
0.8433 0.05359 0.003086 0.9 VDD 136.318,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U14
0.841 0.05442 0.004586 0.9 VDD 136.363,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U15
0.8428 0.05412 0.003095 0.9 VDD 135.418,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U19
0.8434 0.05355 0.003096 0.9 VDD 135.193,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U20
0.8429 0.05233 0.004822 0.9 VDD 134.158,143.952 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U21
0.8452 0.05228 0.002538 0.9 VDD 142.303,152.016 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U22
0.8434 0.0536 0.003044 0.9 VDD 137.848,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U23
0.8445 0.05358 0.001969 0.9 VDD 159.268,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U24
0.841 0.05439 0.004615 0.9 VDD 136.858,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U25
0.841 0.05432 0.004644 0.9 VDD 137.758,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U26
0.8396 0.0545 0.005906 0.9 VDD 136.048,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U27
0.841 0.05435 0.004644 0.9 VDD 137.353,161.808 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U28
0.8398 0.05444 0.005751 0.9 VDD 135.193,162.960 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U29
0.8433 0.0524 0.004342 0.9 VDD 140.863,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U30
0.8442 0.05241 0.003376 0.9 VDD 140.233,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U31
0.846 0.05217 0.001858 0.9 VDD 147.163,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U32
0.8461 0.05199 0.001953 0.9 VDD 147.613,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U33
0.8458 0.05265 0.001511 0.9 VDD 150.133,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U34
0.8449 0.05247 0.00264 0.9 VDD 141.853,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U35
0.8454 0.05216 0.002451 0.9 VDD 142.663,151.440 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U36
0.8454 0.0522 0.002413 0.9 VDD 142.843,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U37
0.845 0.05245 0.002562 0.9 VDD 143.923,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U38
0.8437 0.0534 0.002943 0.9 VDD 139.963,160.080 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U39
0.8412 0.05385 0.004956 0.9 VDD 140.053,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U40
0.8458 0.05217 0.002031 0.9 VDD 154.003,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U41
0.845 0.05282 0.002167 0.9 VDD 153.103,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U42
0.8455 0.05291 0.001628 0.9 VDD 151.933,160.656 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U43
0.8456 0.05223 0.002145 0.9 VDD 157.963,153.744 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U44
0.8453 0.05223 0.002446 0.9 VDD 157.783,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U45
0.846 0.05194 0.002061 0.9 VDD 156.973,153.168 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U46
0.8454 0.05226 0.00236 0.9 VDD 156.793,154.320 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U47
0.8466 0.05195 0.001457 0.9 VDD 157.603,152.592 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U48
0.8445 0.05306 0.002461 0.9 VDD 157.963,154.896 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U49
0.8444 0.05289 0.002739 0.9 VDD 156.343,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U50
0.8441 0.05305 0.002854 0.9 VDD 157.243,155.472 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U51
0.8442 0.05287 0.00291 0.9 VDD 157.693,156.048 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U52
0.8454 0.0522 0.002419 0.9 VDD 147.253,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U53
0.8411 0.05533 0.003607 0.9 VDD 154.723,158.928 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U54
0.8448 0.05283 0.002322 0.9 VDD 154.273,156.624 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U55
0.8452 0.0529 0.001858 0.9 VDD 149.143,157.776 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U56
0.8439 0.05414 0.002004 0.9 VDD 152.743,157.200 peripherals_i/axi2apb_i/genblk1.axi2apb_i/U57
0.8446 0.05279 0.002611 0.9 VDD 143.428,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC569_s_apb_bus_paddr_15
0.8453 0.05235 0.002355 0.9 VDD 148.288,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC500_s_apb_bus_paddr_21
0.8459 0.05244 0.001703 0.9 VDD 148.828,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC497_s_apb_bus_paddr_22
0.8457 0.05202 0.002303 0.9 VDD 144.418,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC493_s_apb_bus_paddr_4
0.843 0.05462 0.002368 0.9 VDD 154.498,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC449_s_apb_bus_paddr_18
0.8429 0.05368 0.003373 0.9 VDD 129.568,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC413_n2
0.8436 0.05111 0.005291 0.9 VDD 89.788,206.160 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC330_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.8448 0.05312 0.00205 0.9 VDD 83.488,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC329_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.8477 0.05046 0.001791 0.9 VDD 91.318,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC328_FE_OFN236_SYNOPSYS_UNCONNECTED__54
0.8439 0.05285 0.003215 0.9 VDD 106.348,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC308_FE_OFN221_n35
0.8453 0.05202 0.002668 0.9 VDD 96.088,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC290_FE_OFN248_SYNOPSYS_UNCONNECTED__154
0.8445 0.05234 0.003151 0.9 VDD 96.898,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/FE_OFC289_FE_OFN248_SYNOPSYS_UNCONNECTED__154
0.8456 0.05257 0.001816 0.9 VDD 149.638,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U2
0.8446 0.05274 0.002664 0.9 VDD 142.888,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U3
0.8444 0.05302 0.002616 0.9 VDD 124.978,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U4
0.8437 0.05281 0.003504 0.9 VDD 109.633,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U5
0.8442 0.05294 0.002867 0.9 VDD 129.208,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U6
0.8429 0.05348 0.003652 0.9 VDD 127.768,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U7
0.8407 0.05344 0.00586 0.9 VDD 118.408,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U8
0.8428 0.0536 0.003557 0.9 VDD 127.498,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U9
0.843 0.05351 0.003457 0.9 VDD 108.463,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U10
0.8442 0.05299 0.002769 0.9 VDD 141.808,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U13
0.8478 0.05037 0.001834 0.9 VDD 70.528,196.944 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U15
0.8438 0.05331 0.002931 0.9 VDD 126.643,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U22
0.8424 0.05337 0.004246 0.9 VDD 113.548,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U24
0.8437 0.05342 0.002838 0.9 VDD 126.643,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U25
0.842 0.05323 0.004803 0.9 VDD 140.728,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U26
0.8443 0.05288 0.002832 0.9 VDD 157.063,156.048 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U31
0.8434 0.05331 0.003299 0.9 VDD 127.138,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U34
0.844 0.05304 0.003013 0.9 VDD 129.478,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U35
0.844 0.05238 0.003643 0.9 VDD 154.858,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U38
0.8406 0.05491 0.004444 0.9 VDD 129.208,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U41
0.8435 0.05311 0.003415 0.9 VDD 113.278,158.928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U42
0.8424 0.05377 0.003836 0.9 VDD 128.308,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U45
0.8426 0.0536 0.003774 0.9 VDD 106.843,158.928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U46
0.8435 0.05355 0.002993 0.9 VDD 139.288,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U47
0.8445 0.05305 0.002411 0.9 VDD 157.378,154.896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U48
0.8457 0.05225 0.002073 0.9 VDD 157.108,153.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U49
0.8437 0.05328 0.003031 0.9 VDD 126.058,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U50
0.8429 0.05347 0.003594 0.9 VDD 127.858,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U53
0.8444 0.05314 0.002495 0.9 VDD 126.418,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U54
0.8449 0.05261 0.002513 0.9 VDD 126.553,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U55
0.8437 0.05356 0.002736 0.9 VDD 128.218,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U56
0.8442 0.05274 0.003055 0.9 VDD 127.588,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U57
0.8444 0.05286 0.002784 0.9 VDD 128.578,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U58
0.8428 0.05357 0.003593 0.9 VDD 102.388,171.024 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U60
0.8423 0.05437 0.003292 0.9 VDD 128.128,149.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U61
0.8409 0.05441 0.004726 0.9 VDD 106.168,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U63
0.8431 0.05341 0.003495 0.9 VDD 113.638,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U65
0.843 0.05307 0.003907 0.9 VDD 113.458,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U67
0.8434 0.0525 0.0041 0.9 VDD 119.578,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U71
0.8422 0.05438 0.00344 0.9 VDD 129.748,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U75
0.8413 0.05393 0.004717 0.9 VDD 106.078,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U77
0.8441 0.05323 0.002702 0.9 VDD 126.148,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U79
0.8432 0.05345 0.003299 0.9 VDD 126.778,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U83
0.8444 0.05293 0.002676 0.9 VDD 124.528,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U85
0.8452 0.05226 0.00256 0.9 VDD 128.938,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U87
0.8412 0.05421 0.004551 0.9 VDD 104.638,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U89
0.844 0.05322 0.002803 0.9 VDD 126.058,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U91
0.8456 0.05165 0.002788 0.9 VDD 121.828,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U97
0.8413 0.05415 0.004503 0.9 VDD 104.278,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U101
0.8432 0.05303 0.003757 0.9 VDD 113.188,153.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U106
0.8429 0.05293 0.004164 0.9 VDD 114.088,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U110
0.8458 0.05138 0.002855 0.9 VDD 121.018,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U112
0.8419 0.0536 0.004503 0.9 VDD 109.138,154.896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U114
0.8434 0.05284 0.003749 0.9 VDD 109.318,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U118
0.8456 0.05209 0.002318 0.9 VDD 126.418,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U120
0.8434 0.05253 0.004096 0.9 VDD 115.888,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U124
0.8455 0.05218 0.002318 0.9 VDD 126.418,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U126
0.8437 0.05284 0.003412 0.9 VDD 128.398,150.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U128
0.8449 0.05259 0.002539 0.9 VDD 144.148,160.656 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U130
0.8442 0.05172 0.004092 0.9 VDD 114.538,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U132
0.8451 0.05176 0.003176 0.9 VDD 113.953,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U133
0.845 0.05247 0.002537 0.9 VDD 125.428,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U134
0.8437 0.05322 0.003049 0.9 VDD 126.103,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U135
0.8459 0.05149 0.002607 0.9 VDD 95.638,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U136
0.8446 0.05186 0.00352 0.9 VDD 91.723,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U137
0.8462 0.05124 0.002603 0.9 VDD 96.313,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U138
0.8455 0.05128 0.003182 0.9 VDD 96.493,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U139
0.8441 0.05213 0.003777 0.9 VDD 93.703,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U140
0.8455 0.05137 0.003182 0.9 VDD 96.493,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U141
0.8439 0.05262 0.003467 0.9 VDD 92.173,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U142
0.8441 0.05213 0.003793 0.9 VDD 88.483,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U143
0.8438 0.05235 0.003898 0.9 VDD 93.163,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U144
0.8483 0.04814 0.003524 0.9 VDD 55.723,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U147
0.8435 0.05243 0.004044 0.9 VDD 33.943,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U148
0.848 0.05042 0.00163 0.9 VDD 57.523,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U149
0.8478 0.05039 0.001821 0.9 VDD 57.343,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U150
0.8474 0.04835 0.004223 0.9 VDD 57.883,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U151
0.8474 0.0496 0.003027 0.9 VDD 57.613,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U152
0.8462 0.04954 0.004246 0.9 VDD 57.973,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U153
0.8481 0.05046 0.001474 0.9 VDD 57.163,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U154
0.8475 0.0484 0.00407 0.9 VDD 58.423,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U155
0.8376 0.05235 0.01004 0.9 VDD 35.203,206.160 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U156
0.8435 0.05321 0.003327 0.9 VDD 35.113,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U157
0.8435 0.0515 0.005026 0.9 VDD 32.323,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U158
0.8429 0.0518 0.005258 0.9 VDD 33.223,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U159
0.8494 0.04985 0.0007293 0.9 VDD 48.883,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U160
0.846 0.05111 0.002928 0.9 VDD 38.803,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U161
0.8406 0.0541 0.005339 0.9 VDD 35.563,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U162
0.8435 0.05325 0.003264 0.9 VDD 34.483,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U163
0.8435 0.05245 0.004084 0.9 VDD 33.583,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U164
0.8464 0.05079 0.002849 0.9 VDD 44.833,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U165
0.8432 0.05159 0.005181 0.9 VDD 33.493,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U166
0.8428 0.05254 0.004684 0.9 VDD 33.403,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U167
0.8403 0.05439 0.005332 0.9 VDD 34.843,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U168
0.844 0.05214 0.003858 0.9 VDD 43.393,192.336 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U169
0.8439 0.05226 0.003806 0.9 VDD 35.923,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U170
0.8433 0.05156 0.005124 0.9 VDD 33.043,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U171
0.8419 0.05384 0.004271 0.9 VDD 33.313,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U172
0.8436 0.05271 0.003723 0.9 VDD 36.553,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U173
0.8381 0.05212 0.009747 0.9 VDD 36.643,206.160 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U174
0.8435 0.05181 0.004668 0.9 VDD 33.043,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U175
0.8496 0.04994 0.0005035 0.9 VDD 50.143,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U176
0.8413 0.05503 0.003662 0.9 VDD 37.273,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U177
0.8434 0.05246 0.004121 0.9 VDD 33.223,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U178
0.8436 0.0528 0.0036 0.9 VDD 78.583,192.336 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U179
0.8414 0.05482 0.003747 0.9 VDD 81.103,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U180
0.8428 0.0533 0.003915 0.9 VDD 79.573,192.912 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U181
0.8403 0.05474 0.004948 0.9 VDD 80.473,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U182
0.8437 0.05245 0.003843 0.9 VDD 84.523,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U183
0.8401 0.05476 0.005162 0.9 VDD 82.543,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U184
0.8426 0.05337 0.004029 0.9 VDD 79.933,192.912 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U185
0.84 0.0548 0.005167 0.9 VDD 82.183,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U186
0.8429 0.05345 0.003632 0.9 VDD 84.613,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U187
0.8428 0.05353 0.003675 0.9 VDD 84.073,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U188
0.8427 0.05364 0.003631 0.9 VDD 101.983,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U190
0.8431 0.05373 0.003178 0.9 VDD 128.128,161.808 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U191
0.8461 0.04885 0.005033 0.9 VDD 63.643,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U192
0.8456 0.05026 0.004145 0.9 VDD 63.283,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U193
0.8439 0.0527 0.003388 0.9 VDD 87.943,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U194
0.8464 0.0492 0.004359 0.9 VDD 68.143,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U195
0.8453 0.05036 0.004304 0.9 VDD 64.273,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U196
0.8454 0.04914 0.005498 0.9 VDD 69.583,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U197
0.8453 0.05035 0.00439 0.9 VDD 65.443,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U198
0.8475 0.04838 0.004093 0.9 VDD 74.263,209.616 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U199
0.845 0.05295 0.002063 0.9 VDD 84.433,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U200
0.8454 0.05032 0.004248 0.9 VDD 63.823,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U201
0.8433 0.0526 0.004053 0.9 VDD 88.213,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U202
0.8477 0.05062 0.001659 0.9 VDD 77.233,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U203
0.8447 0.05327 0.001989 0.9 VDD 81.103,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U204
0.8464 0.05002 0.003572 0.9 VDD 75.253,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U205
0.8429 0.0508 0.006252 0.9 VDD 87.763,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U206
0.8431 0.05112 0.005767 0.9 VDD 79.303,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U207
0.8433 0.05257 0.004085 0.9 VDD 88.033,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U208
0.8444 0.05294 0.002614 0.9 VDD 77.593,200.976 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U209
0.8419 0.05157 0.006516 0.9 VDD 82.273,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U210
0.8448 0.05317 0.002038 0.9 VDD 82.903,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U212
0.8448 0.05083 0.004383 0.9 VDD 77.773,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U213
0.8436 0.05272 0.003683 0.9 VDD 85.603,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U214
0.8422 0.05266 0.005178 0.9 VDD 85.963,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U215
0.8473 0.05075 0.001907 0.9 VDD 78.943,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U216
0.8433 0.05179 0.004893 0.9 VDD 88.483,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U217
0.8447 0.05267 0.002613 0.9 VDD 77.593,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U218
0.8482 0.05002 0.001756 0.9 VDD 71.113,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U219
0.8492 0.05011 0.0007269 0.9 VDD 50.143,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U220
0.8421 0.05315 0.004721 0.9 VDD 141.088,159.504 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U226
0.8441 0.05307 0.002803 0.9 VDD 141.448,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U227
0.8444 0.05229 0.003277 0.9 VDD 110.398,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U229
0.8438 0.05293 0.003254 0.9 VDD 108.688,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U230
0.8436 0.05305 0.0033 0.9 VDD 112.558,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U231
0.8437 0.05302 0.003288 0.9 VDD 111.298,165.840 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U232
0.8432 0.05342 0.003403 0.9 VDD 101.713,171.024 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U233
0.8421 0.05349 0.004413 0.9 VDD 110.668,158.352 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U234
0.843 0.0536 0.003407 0.9 VDD 101.803,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U235
0.8449 0.05136 0.003768 0.9 VDD 113.413,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U236
0.8449 0.05162 0.003466 0.9 VDD 109.813,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U237
0.8466 0.04989 0.003513 0.9 VDD 119.173,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U238
0.8491 0.0501 0.0007579 0.9 VDD 98.923,199.248 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U239
0.8472 0.05014 0.002658 0.9 VDD 106.123,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U240
0.8491 0.04922 0.001686 0.9 VDD 98.023,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U241
0.848 0.04892 0.003054 0.9 VDD 125.833,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U242
0.8464 0.0487 0.004918 0.9 VDD 118.903,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U243
0.849 0.04922 0.00174 0.9 VDD 98.023,202.128 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U244
0.8458 0.05144 0.00278 0.9 VDD 106.663,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U245
0.8464 0.05028 0.003277 0.9 VDD 117.913,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U246
0.8491 0.04849 0.002367 0.9 VDD 122.953,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U247
0.8442 0.05133 0.004482 0.9 VDD 113.593,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U248
0.8448 0.05157 0.003647 0.9 VDD 111.253,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U249
0.8488 0.04855 0.002686 0.9 VDD 119.443,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U250
0.8471 0.0498 0.003076 0.9 VDD 114.403,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U251
0.8477 0.04952 0.00274 0.9 VDD 120.343,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U252
0.846 0.05 0.004043 0.9 VDD 104.413,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U253
0.8494 0.04884 0.001792 0.9 VDD 97.573,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U254
0.8481 0.04943 0.002434 0.9 VDD 121.513,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U255
0.8491 0.04871 0.002221 0.9 VDD 124.393,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U256
0.8487 0.04896 0.002341 0.9 VDD 123.223,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U257
0.8472 0.04983 0.002987 0.9 VDD 119.353,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U258
0.8489 0.0487 0.002453 0.9 VDD 122.053,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U259
0.8443 0.05128 0.004443 0.9 VDD 113.953,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U260
0.8491 0.04988 0.00105 0.9 VDD 97.753,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U261
0.8469 0.0505 0.002574 0.9 VDD 105.673,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U262
0.846 0.04886 0.005106 0.9 VDD 118.273,203.856 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U263
0.8476 0.05099 0.001407 0.9 VDD 104.773,198.672 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U264
0.8455 0.05152 0.003023 0.9 VDD 107.653,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U265
0.8448 0.05158 0.003603 0.9 VDD 110.893,199.824 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U266
0.8467 0.05009 0.003167 0.9 VDD 112.783,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U267
0.8401 0.05499 0.004948 0.9 VDD 129.613,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U268
0.8412 0.05455 0.004264 0.9 VDD 128.623,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U269
0.8421 0.05364 0.004218 0.9 VDD 86.233,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U270
0.8406 0.05393 0.005494 0.9 VDD 82.003,153.168 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U271
0.8405 0.05497 0.004539 0.9 VDD 129.523,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U272
0.8409 0.05466 0.00443 0.9 VDD 129.163,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U273
0.8407 0.05469 0.004625 0.9 VDD 32.683,175.632 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U274
0.8447 0.05241 0.002854 0.9 VDD 57.703,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U275
0.8424 0.0542 0.003395 0.9 VDD 32.773,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U276
0.8444 0.05211 0.003511 0.9 VDD 34.573,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U277
0.8423 0.05296 0.004708 0.9 VDD 33.313,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U278
0.8416 0.05411 0.004261 0.9 VDD 58.963,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U279
0.8414 0.05429 0.004285 0.9 VDD 55.723,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U280
0.8439 0.05208 0.004013 0.9 VDD 35.653,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U281
0.8408 0.05388 0.005276 0.9 VDD 33.043,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U282
0.8397 0.05397 0.006327 0.9 VDD 32.683,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U283
0.8413 0.05432 0.004396 0.9 VDD 57.523,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U284
0.8413 0.05425 0.004501 0.9 VDD 33.043,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U285
0.8434 0.053 0.003629 0.9 VDD 58.333,177.936 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U286
0.8421 0.05297 0.004897 0.9 VDD 34.933,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U287
0.844 0.05205 0.003988 0.9 VDD 36.373,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U288
0.8428 0.05244 0.004767 0.9 VDD 43.573,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U289
0.8439 0.05236 0.003723 0.9 VDD 44.743,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U290
0.8446 0.05216 0.003201 0.9 VDD 49.153,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U291
0.8439 0.05248 0.003644 0.9 VDD 58.063,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U292
0.8428 0.05323 0.003974 0.9 VDD 36.733,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U293
0.8447 0.05242 0.002851 0.9 VDD 57.343,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U294
0.844 0.05203 0.003974 0.9 VDD 36.733,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U295
0.843 0.05298 0.003987 0.9 VDD 34.303,172.176 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U296
0.8447 0.05226 0.003016 0.9 VDD 57.343,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U297
0.8417 0.05331 0.004953 0.9 VDD 38.893,173.328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U298
0.8421 0.05287 0.004984 0.9 VDD 37.003,172.752 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U299
0.8402 0.05418 0.005588 0.9 VDD 32.773,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U300
0.8438 0.05211 0.004044 0.9 VDD 34.573,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U301
0.8405 0.05425 0.005276 0.9 VDD 33.043,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U302
0.8441 0.0528 0.003081 0.9 VDD 50.413,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U303
0.8444 0.05203 0.003529 0.9 VDD 46.453,173.904 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U304
0.8419 0.0534 0.00467 0.9 VDD 33.043,173.328 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U305
0.8437 0.05248 0.003805 0.9 VDD 89.023,150.288 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U306
0.8449 0.05136 0.003729 0.9 VDD 90.103,149.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U307
0.8429 0.05363 0.00351 0.9 VDD 102.343,156.624 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U308
0.8438 0.05282 0.003349 0.9 VDD 101.353,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U309
0.8451 0.05128 0.003638 0.9 VDD 91.363,149.712 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U310
0.8421 0.05311 0.004813 0.9 VDD 84.523,154.320 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U311
0.8421 0.05359 0.004346 0.9 VDD 78.043,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U312
0.8436 0.05303 0.003331 0.9 VDD 101.803,155.472 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U313
0.8418 0.05305 0.005142 0.9 VDD 83.443,158.928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U314
0.8417 0.05335 0.004931 0.9 VDD 80.833,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U315
0.844 0.05147 0.004548 0.9 VDD 85.783,149.136 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U316
0.8416 0.0538 0.004632 0.9 VDD 79.393,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U317
0.8415 0.05256 0.005906 0.9 VDD 88.483,150.864 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U318
0.8411 0.05311 0.005814 0.9 VDD 84.523,153.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U319
0.8456 0.05028 0.004143 0.9 VDD 91.363,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U320
0.8455 0.05039 0.004143 0.9 VDD 91.363,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U321
0.8419 0.05365 0.004423 0.9 VDD 78.403,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U322
0.8453 0.05208 0.002613 0.9 VDD 80.653,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U323
0.8442 0.05244 0.003341 0.9 VDD 116.203,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U324
0.8423 0.05008 0.007639 0.9 VDD 86.503,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U325
0.8454 0.05179 0.002831 0.9 VDD 96.268,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U326
0.8453 0.05186 0.002806 0.9 VDD 73.093,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U327
0.8436 0.05321 0.003141 0.9 VDD 108.373,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U328
0.8422 0.0502 0.007652 0.9 VDD 85.963,211.920 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U329
0.8456 0.05189 0.002504 0.9 VDD 96.628,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U330
0.8454 0.05188 0.002676 0.9 VDD 75.613,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U331
0.844 0.05263 0.003369 0.9 VDD 114.763,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U332
0.8429 0.05003 0.00708 0.9 VDD 86.773,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U333
0.8455 0.0519 0.002604 0.9 VDD 95.728,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U334
0.845 0.0519 0.003053 0.9 VDD 72.193,175.632 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U335
0.8438 0.05286 0.003312 0.9 VDD 110.533,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U336
0.8426 0.05025 0.00711 0.9 VDD 85.693,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U337
0.8457 0.05176 0.002531 0.9 VDD 95.728,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U338
0.8455 0.05177 0.002722 0.9 VDD 72.913,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U339
0.844 0.05219 0.003838 0.9 VDD 119.083,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U340
0.8455 0.05045 0.004011 0.9 VDD 76.513,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U341
0.8455 0.05181 0.002648 0.9 VDD 78.448,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U342
0.8453 0.05172 0.002936 0.9 VDD 72.463,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U343
0.8448 0.05181 0.003406 0.9 VDD 122.143,192.912 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U344
0.8428 0.04954 0.007669 0.9 VDD 85.153,212.496 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U345
0.8453 0.05198 0.002755 0.9 VDD 97.078,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U346
0.8455 0.05188 0.002648 0.9 VDD 84.793,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U347
0.8436 0.0531 0.003339 0.9 VDD 111.163,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U348
0.8449 0.04914 0.005968 0.9 VDD 85.513,209.616 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U349
0.8447 0.05275 0.002497 0.9 VDD 99.778,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U350
0.8454 0.05177 0.002849 0.9 VDD 72.553,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U351
0.843 0.05309 0.00391 0.9 VDD 106.483,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U352
0.847 0.05091 0.002052 0.9 VDD 83.623,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U353
0.8434 0.05272 0.003873 0.9 VDD 84.298,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U354
0.8453 0.05209 0.002612 0.9 VDD 79.033,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U355
0.8438 0.05287 0.003376 0.9 VDD 112.693,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U356
0.8458 0.05072 0.003492 0.9 VDD 75.613,206.736 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U357
0.845 0.05208 0.002879 0.9 VDD 80.248,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U358
0.8449 0.05245 0.002647 0.9 VDD 97.663,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U359
0.8454 0.05207 0.002514 0.9 VDD 97.663,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U360
0.8456 0.05197 0.002458 0.9 VDD 98.383,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U361
0.8491 0.04746 0.003396 0.9 VDD 96.583,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U362
0.8455 0.05184 0.002711 0.9 VDD 97.798,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U363
0.8451 0.05226 0.002643 0.9 VDD 97.888,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U364
0.8455 0.05177 0.002755 0.9 VDD 73.183,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U365
0.844 0.05205 0.003924 0.9 VDD 119.623,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U366
0.8422 0.05175 0.006035 0.9 VDD 84.793,210.192 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U367
0.8455 0.05186 0.002647 0.9 VDD 85.288,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U368
0.8454 0.05186 0.002777 0.9 VDD 73.453,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U369
0.8424 0.05304 0.004572 0.9 VDD 116.023,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U370
0.8471 0.05087 0.002002 0.9 VDD 81.553,198.096 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U371
0.8453 0.05196 0.00278 0.9 VDD 82.408,177.936 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U372
0.8454 0.05184 0.002763 0.9 VDD 73.003,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U373
0.8448 0.05161 0.003563 0.9 VDD 121.693,192.336 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U374
0.8459 0.05212 0.001942 0.9 VDD 76.063,200.400 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U375
0.8455 0.05181 0.002686 0.9 VDD 77.638,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U376
0.8453 0.05191 0.002826 0.9 VDD 72.283,176.208 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U377
0.8437 0.05256 0.003759 0.9 VDD 118.543,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U378
0.8428 0.05014 0.007096 0.9 VDD 86.233,211.344 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U379
0.8453 0.05203 0.002703 0.9 VDD 86.638,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U380
0.8451 0.05231 0.002577 0.9 VDD 96.673,180.816 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U381
0.8454 0.0521 0.002485 0.9 VDD 97.213,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U382
0.8454 0.0522 0.002374 0.9 VDD 99.013,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U383
0.8493 0.04735 0.003303 0.9 VDD 96.853,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U384
0.8458 0.05173 0.002503 0.9 VDD 97.168,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U385
0.8454 0.052 0.002574 0.9 VDD 97.258,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U386
0.8453 0.05201 0.00273 0.9 VDD 84.253,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U387
0.84 0.05425 0.005757 0.9 VDD 107.923,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U388
0.8467 0.05089 0.002367 0.9 VDD 82.273,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U389
0.8454 0.05199 0.002596 0.9 VDD 85.738,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U390
0.8451 0.05193 0.002943 0.9 VDD 73.813,175.632 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U391
0.8398 0.05428 0.005872 0.9 VDD 108.553,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U392
0.8466 0.0509 0.002449 0.9 VDD 83.533,197.520 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U393
0.8452 0.05201 0.002794 0.9 VDD 84.298,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U394
0.8455 0.05173 0.002733 0.9 VDD 72.643,180.240 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U395
0.8453 0.05188 0.002783 0.9 VDD 122.323,191.760 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U396
0.8473 0.04866 0.004078 0.9 VDD 75.793,209.616 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U397
0.8456 0.05176 0.002639 0.9 VDD 78.898,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U398
0.8442 0.05257 0.00323 0.9 VDD 82.903,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U400
0.8435 0.05266 0.003803 0.9 VDD 85.153,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U401
0.8392 0.05503 0.005766 0.9 VDD 109.318,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U403
0.8439 0.05286 0.003228 0.9 VDD 122.323,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U404
0.8403 0.05502 0.004704 0.9 VDD 110.218,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U405
0.8453 0.05213 0.002539 0.9 VDD 74.983,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U407
0.8446 0.05259 0.002772 0.9 VDD 85.963,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U408
0.8419 0.05381 0.004279 0.9 VDD 109.408,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U410
0.8433 0.05337 0.003327 0.9 VDD 124.033,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U411
0.8404 0.05375 0.005897 0.9 VDD 110.488,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U412
0.8452 0.05203 0.002717 0.9 VDD 72.553,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U414
0.8445 0.05266 0.002792 0.9 VDD 85.063,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U415
0.8434 0.05284 0.003746 0.9 VDD 105.718,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U417
0.8423 0.05423 0.003444 0.9 VDD 125.923,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U418
0.8433 0.0529 0.003768 0.9 VDD 106.078,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U419
0.8453 0.05234 0.002414 0.9 VDD 74.173,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U421
0.8452 0.05201 0.002798 0.9 VDD 84.793,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U422
0.8421 0.05362 0.004242 0.9 VDD 108.508,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U424
0.843 0.05396 0.003084 0.9 VDD 125.113,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U425
0.8421 0.05358 0.004303 0.9 VDD 110.038,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U426
0.8457 0.05184 0.00246 0.9 VDD 72.733,188.880 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U428
0.8451 0.05204 0.002824 0.9 VDD 83.443,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U429
0.8431 0.05302 0.003882 0.9 VDD 106.888,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U431
0.8424 0.05407 0.003523 0.9 VDD 126.103,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U432
0.8419 0.05384 0.004261 0.9 VDD 108.958,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U433
0.8439 0.05305 0.003059 0.9 VDD 76.603,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U435
0.8437 0.05258 0.003719 0.9 VDD 86.143,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U436
0.8404 0.05379 0.005827 0.9 VDD 109.858,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U438
0.8432 0.05298 0.003809 0.9 VDD 122.683,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U439
0.8394 0.05455 0.006038 0.9 VDD 110.578,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U440
0.8422 0.05288 0.004895 0.9 VDD 144.913,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U441
0.8428 0.05252 0.00465 0.9 VDD 145.993,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U442
0.8429 0.05251 0.004564 0.9 VDD 145.633,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U443
0.8436 0.05235 0.004044 0.9 VDD 117.553,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U444
0.8427 0.05418 0.003083 0.9 VDD 128.263,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U445
0.8432 0.05395 0.002854 0.9 VDD 125.653,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U446
0.8397 0.05423 0.00609 0.9 VDD 113.053,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U447
0.8401 0.05411 0.00582 0.9 VDD 109.363,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U448
0.8402 0.05399 0.005852 0.9 VDD 115.753,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U449
0.8438 0.05307 0.003103 0.9 VDD 126.193,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U450
0.8402 0.05407 0.005705 0.9 VDD 108.823,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U451
0.842 0.05428 0.003686 0.9 VDD 104.863,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U452
0.8441 0.05284 0.003093 0.9 VDD 123.403,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U453
0.8434 0.05283 0.003778 0.9 VDD 118.363,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U454
0.843 0.05406 0.002965 0.9 VDD 126.643,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U455
0.8422 0.05341 0.004411 0.9 VDD 104.503,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U456
0.8397 0.05422 0.006092 0.9 VDD 113.413,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U457
0.8459 0.05204 0.002032 0.9 VDD 126.643,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U458
0.8423 0.05276 0.004972 0.9 VDD 120.793,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U459
0.8422 0.05359 0.004243 0.9 VDD 118.273,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U460
0.8424 0.05411 0.003506 0.9 VDD 127.363,179.664 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U461
0.841 0.0533 0.005674 0.9 VDD 118.993,179.088 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U462
0.8421 0.05417 0.0037 0.9 VDD 106.663,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U463
0.8439 0.05267 0.003456 0.9 VDD 104.593,189.456 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U464
0.8417 0.05434 0.003997 0.9 VDD 106.033,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U465
0.8437 0.05368 0.002615 0.9 VDD 125.473,177.936 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U466
0.843 0.05387 0.00309 0.9 VDD 128.353,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U467
0.8459 0.05058 0.003536 0.9 VDD 115.033,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U468
0.8473 0.04964 0.003046 0.9 VDD 114.853,203.280 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U469
0.8488 0.04765 0.003536 0.9 VDD 114.853,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U470
0.8487 0.04887 0.002414 0.9 VDD 97.393,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U471
0.8437 0.05262 0.003701 0.9 VDD 37.003,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U472
0.8438 0.05255 0.003649 0.9 VDD 37.363,191.184 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U473
0.844 0.05221 0.003759 0.9 VDD 36.283,190.032 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U474
0.8433 0.05286 0.00384 0.9 VDD 35.653,190.608 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U475
0.8434 0.05347 0.003163 0.9 VDD 84.523,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U476
0.8433 0.05355 0.003187 0.9 VDD 83.983,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U477
0.8437 0.05249 0.003848 0.9 VDD 83.983,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U478
0.8443 0.0525 0.003191 0.9 VDD 83.893,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U479
0.8444 0.05208 0.003542 0.9 VDD 35.653,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U480
0.8445 0.05197 0.003578 0.9 VDD 37.723,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U481
0.8444 0.052 0.003576 0.9 VDD 37.183,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U482
0.8444 0.05203 0.003566 0.9 VDD 36.643,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U483
0.8455 0.05173 0.002744 0.9 VDD 73.543,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U484
0.8438 0.0532 0.00299 0.9 VDD 50.323,181.392 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U485
0.8457 0.05087 0.003392 0.9 VDD 90.643,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U486
0.8449 0.0507 0.004373 0.9 VDD 90.643,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U487
0.8443 0.0511 0.00463 0.9 VDD 89.743,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U488
0.8442 0.05123 0.004614 0.9 VDD 89.563,205.584 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U489
0.8433 0.05228 0.004428 0.9 VDD 112.063,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U490
0.8426 0.05229 0.005096 0.9 VDD 111.793,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U491
0.8461 0.05193 0.001923 0.9 VDD 126.013,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U492
0.8443 0.05198 0.00368 0.9 VDD 118.813,194.640 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U493
0.8436 0.05214 0.004217 0.9 VDD 106.933,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U494
0.8435 0.0522 0.004351 0.9 VDD 107.293,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U495
0.8444 0.05154 0.004034 0.9 VDD 117.013,195.216 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U496
0.8441 0.05201 0.003913 0.9 VDD 106.123,195.792 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U497
0.8424 0.05403 0.003613 0.9 VDD 104.593,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U498
0.8415 0.05414 0.004373 0.9 VDD 104.413,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U499
0.8437 0.05225 0.004026 0.9 VDD 71.383,161.232 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U500
0.8429 0.05183 0.00531 0.9 VDD 71.833,153.744 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U501
0.8432 0.05295 0.003867 0.9 VDD 106.573,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U502
0.8421 0.05285 0.005084 0.9 VDD 68.413,162.960 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U503
0.8435 0.05298 0.003497 0.9 VDD 75.523,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U504
0.8434 0.05236 0.004248 0.9 VDD 68.233,164.688 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U505
0.8431 0.05231 0.004631 0.9 VDD 70.483,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U506
0.8433 0.05226 0.004411 0.9 VDD 71.473,162.384 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U507
0.8433 0.05236 0.004379 0.9 VDD 68.233,164.112 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U508
0.8426 0.05299 0.004419 0.9 VDD 67.873,163.536 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U509
0.8412 0.054 0.004768 0.9 VDD 77.953,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U510
0.843 0.05337 0.003611 0.9 VDD 75.973,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U511
0.8432 0.05293 0.003845 0.9 VDD 106.213,157.200 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U512
0.8408 0.05417 0.005008 0.9 VDD 78.583,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U513
0.8425 0.05345 0.004036 0.9 VDD 113.458,156.048 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U514
0.8419 0.05356 0.004529 0.9 VDD 111.973,154.896 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U515
0.8438 0.0527 0.003455 0.9 VDD 101.893,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U516
0.8439 0.05268 0.003383 0.9 VDD 101.443,157.776 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U517
0.8428 0.05351 0.003727 0.9 VDD 105.673,158.928 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U518
0.8412 0.05447 0.004328 0.9 VDD 80.113,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U519
0.8445 0.05226 0.003207 0.9 VDD 106.033,166.416 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U520
0.8438 0.05239 0.003772 0.9 VDD 116.518,152.592 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U521
0.844 0.05176 0.004198 0.9 VDD 113.863,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U522
0.8459 0.05146 0.002677 0.9 VDD 118.408,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U523
0.845 0.05178 0.003216 0.9 VDD 113.593,151.440 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U524
0.8447 0.05155 0.003699 0.9 VDD 116.968,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U525
0.844 0.05178 0.00425 0.9 VDD 113.503,152.016 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U526
0.8441 0.0526 0.003309 0.9 VDD 112.513,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U527
0.844 0.05264 0.003346 0.9 VDD 111.973,160.080 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U528
0.8453 0.05202 0.002716 0.9 VDD 85.603,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U529
0.8449 0.05203 0.003049 0.9 VDD 93.883,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U530
0.846 0.05003 0.003929 0.9 VDD 92.173,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U531
0.8445 0.05228 0.00319 0.9 VDD 92.308,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U532
0.8443 0.05241 0.003265 0.9 VDD 91.453,184.848 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U533
0.8453 0.05198 0.002687 0.9 VDD 84.883,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U534
0.8456 0.05182 0.002572 0.9 VDD 94.243,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U535
0.847 0.05006 0.002897 0.9 VDD 92.803,202.704 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U536
0.8455 0.05185 0.002619 0.9 VDD 92.488,183.120 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U537
0.8457 0.05179 0.002555 0.9 VDD 92.713,181.968 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U538
0.8453 0.05191 0.00274 0.9 VDD 78.043,177.936 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U539
0.8457 0.05151 0.002809 0.9 VDD 96.403,188.304 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U540
0.8468 0.04861 0.004598 0.9 VDD 93.073,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U541
0.8449 0.05174 0.003365 0.9 VDD 93.028,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U542
0.8455 0.05175 0.002769 0.9 VDD 92.893,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U543
0.8453 0.05202 0.002723 0.9 VDD 84.973,176.784 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U544
0.8454 0.05181 0.002742 0.9 VDD 95.233,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U545
0.8464 0.04979 0.003775 0.9 VDD 92.713,204.432 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U546
0.8449 0.05214 0.002924 0.9 VDD 93.208,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U547
0.8447 0.05227 0.002999 0.9 VDD 92.353,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U548
0.8453 0.05206 0.002611 0.9 VDD 81.643,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U549
0.8457 0.05145 0.002872 0.9 VDD 96.043,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U550
0.8456 0.04908 0.005323 0.9 VDD 92.083,208.464 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U551
0.8447 0.05181 0.003461 0.9 VDD 92.218,187.728 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U552
0.8454 0.05182 0.002807 0.9 VDD 92.173,187.152 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U553
0.8453 0.05211 0.002609 0.9 VDD 76.153,182.544 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U554
0.8453 0.05196 0.002712 0.9 VDD 93.883,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U555
0.8467 0.04962 0.00369 0.9 VDD 93.073,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U556
0.845 0.05211 0.00294 0.9 VDD 93.028,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U557
0.8451 0.05216 0.002779 0.9 VDD 92.713,186.576 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U558
0.8454 0.05193 0.002689 0.9 VDD 79.393,178.512 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U559
0.8452 0.05196 0.002864 0.9 VDD 93.883,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U560
0.846 0.04908 0.004932 0.9 VDD 92.083,207.888 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U561
0.8447 0.05225 0.003018 0.9 VDD 92.128,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U562
0.8445 0.05239 0.00309 0.9 VDD 91.273,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U563
0.8452 0.05203 0.002803 0.9 VDD 86.143,177.360 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U564
0.8451 0.05189 0.003017 0.9 VDD 94.243,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U565
0.8467 0.04863 0.004628 0.9 VDD 92.983,207.312 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U566
0.8448 0.05205 0.003182 0.9 VDD 92.398,184.272 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U567
0.8453 0.05205 0.00262 0.9 VDD 92.443,183.696 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U568
0.8425 0.05316 0.004289 0.9 VDD 117.913,185.424 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U569
0.8458 0.05069 0.003537 0.9 VDD 114.673,205.008 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U570
0.8419 0.0538 0.004324 0.9 VDD 117.643,186.000 peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i/U571
0.8365 0.05557 0.007981 0.9 VDD 212.998,181.968 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00095
0.8431 0.05166 0.005258 0.9 VDD 169.753,186.576 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00093
0.8396 0.05333 0.007063 0.9 VDD 185.458,190.608 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00037
0.8423 0.05353 0.004178 0.9 VDD 178.663,182.544 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00091
0.8443 0.05176 0.003895 0.9 VDD 198.868,186.576 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00039
0.8446 0.05184 0.003554 0.9 VDD 198.823,182.544 peripherals_i/apb_uart_i/CTS_ccl_a_buf_00089
0.8382 0.05552 0.006244 0.9 VDD 134.698,184.848 peripherals_i/apb_uart_i/FE_OFC245_s_uart_bus_pwdata_0
0.8396 0.05516 0.005229 0.9 VDD 130.468,186.576 peripherals_i/apb_uart_i/FE_OFC244_s_uart_bus_pwdata_1
0.8386 0.05552 0.005893 0.9 VDD 134.788,185.424 peripherals_i/apb_uart_i/FE_OFC243_s_uart_bus_pwdata_2
0.8393 0.05492 0.005765 0.9 VDD 135.508,188.304 peripherals_i/apb_uart_i/FE_OFC242_s_uart_bus_pwdata_3
0.8401 0.05516 0.00473 0.9 VDD 130.558,187.728 peripherals_i/apb_uart_i/FE_OFC241_s_uart_bus_pwdata_4
0.8407 0.05467 0.004682 0.9 VDD 131.008,188.880 peripherals_i/apb_uart_i/FE_OFC240_s_uart_bus_pwdata_5
0.8393 0.0554 0.00528 0.9 VDD 132.088,186.000 peripherals_i/apb_uart_i/FE_OFC239_s_uart_bus_pwdata_6
0.841 0.05404 0.004921 0.9 VDD 132.358,189.456 peripherals_i/apb_uart_i/FE_OFC238_s_uart_bus_pwdata_7
0.839 0.05526 0.005692 0.9 VDD 209.938,175.632 peripherals_i/apb_uart_i/FE_OFC206_iRXFIFOD_8
0.8368 0.0549 0.00827 0.9 VDD 209.128,177.936 peripherals_i/apb_uart_i/FE_OFC205_iRXFIFOD_9
0.8364 0.05571 0.007898 0.9 VDD 212.008,181.968 peripherals_i/apb_uart_i/FE_OFC204_iRXFIFOD_10
0.8432 0.05142 0.005408 0.9 VDD 190.273,191.760 peripherals_i/apb_uart_i/FE_OFC115_n1
0.8395 0.05306 0.007439 0.9 VDD 210.253,188.880 peripherals_i/apb_uart_i/FE_OFC39_n1
0.8356 0.0555 0.008899 0.9 VDD 212.008,179.664 peripherals_i/apb_uart_i/FE_OFC38_n1
0.8459 0.05063 0.003475 0.9 VDD 198.508,187.728 peripherals_i/apb_uart_i/FE_DBTC7_iRXFIFOWrite
0.8415 0.05272 0.005812 0.9 VDD 203.908,187.728 peripherals_i/apb_uart_i/FE_DBTC6_iRXFIFOClear
0.8387 0.0543 0.007037 0.9 VDD 207.463,182.544 peripherals_i/apb_uart_i/UART_IS_SIN/FE_PHC13_uart_rx
0.8392 0.05411 0.006678 0.9 VDD 206.383,182.544 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]
0.8402 0.05375 0.00603 0.9 VDD 204.763,183.120 peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]
0.8372 0.0556 0.00715 0.9 VDD 207.823,181.968 peripherals_i/apb_uart_i/UART_IS_CTS/FE_PHC11_uart_cts
0.8368 0.05542 0.007745 0.9 VDD 206.743,181.392 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]
0.84 0.05397 0.005983 0.9 VDD 204.673,183.696 peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]
0.8371 0.05565 0.007235 0.9 VDD 208.093,181.968 peripherals_i/apb_uart_i/UART_IS_DSR/FE_PHC14_uart_dsr
0.8378 0.05542 0.00681 0.9 VDD 206.743,181.968 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]
0.841 0.05348 0.005479 0.9 VDD 203.773,182.544 peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]
0.8442 0.05202 0.003761 0.9 VDD 191.443,178.512 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]
0.8449 0.05128 0.003781 0.9 VDD 192.073,179.088 peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]
0.8436 0.05251 0.003868 0.9 VDD 191.263,177.360 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]
0.8441 0.05204 0.003868 0.9 VDD 191.263,177.936 peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]
0.8426 0.05291 0.004508 0.9 VDD 201.703,184.272 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]
0.8415 0.05293 0.005564 0.9 VDD 203.413,184.848 peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]
0.8441 0.052 0.003906 0.9 VDD 200.803,184.848 peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg
0.8427 0.05296 0.004334 0.9 VDD 201.838,183.696 peripherals_i/apb_uart_i/UART_IF_CTS/U4
0.8438 0.0523 0.00393 0.9 VDD 201.613,185.424 peripherals_i/apb_uart_i/UART_IF_CTS/U5
0.8418 0.05331 0.004912 0.9 VDD 202.828,183.696 peripherals_i/apb_uart_i/UART_IF_CTS/U6
0.8423 0.0531 0.004571 0.9 VDD 202.243,183.696 peripherals_i/apb_uart_i/UART_IF_CTS/U7
0.841 0.05351 0.005536 0.9 VDD 203.368,184.272 peripherals_i/apb_uart_i/UART_IF_CTS/U8
0.8421 0.0531 0.004781 0.9 VDD 202.603,183.120 peripherals_i/apb_uart_i/UART_IF_CTS/U9
0.8417 0.05326 0.005069 0.9 VDD 203.098,183.120 peripherals_i/apb_uart_i/UART_IF_CTS/U10
0.8414 0.05347 0.005174 0.9 VDD 203.278,183.696 peripherals_i/apb_uart_i/UART_IF_CTS/U11
0.8423 0.05302 0.004656 0.9 VDD 202.378,182.544 peripherals_i/apb_uart_i/UART_IF_CTS/U12
0.843 0.05277 0.004202 0.9 VDD 201.613,183.120 peripherals_i/apb_uart_i/UART_IF_CTS/U13
0.8449 0.05162 0.003523 0.9 VDD 198.823,184.272 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]
0.8437 0.05254 0.003727 0.9 VDD 200.803,183.696 peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]
0.8455 0.05061 0.003855 0.9 VDD 197.473,184.848 peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg
0.8448 0.0516 0.003571 0.9 VDD 198.328,183.120 peripherals_i/apb_uart_i/UART_IF_DSR/U4
0.8452 0.05116 0.003691 0.9 VDD 197.923,183.696 peripherals_i/apb_uart_i/UART_IF_DSR/U5
0.843 0.05279 0.004211 0.9 VDD 201.658,182.544 peripherals_i/apb_uart_i/UART_IF_DSR/U6
0.844 0.05244 0.00357 0.9 VDD 200.623,182.544 peripherals_i/apb_uart_i/UART_IF_DSR/U7
0.8436 0.05302 0.003398 0.9 VDD 200.398,180.816 peripherals_i/apb_uart_i/UART_IF_DSR/U8
0.8443 0.05246 0.003268 0.9 VDD 199.453,181.968 peripherals_i/apb_uart_i/UART_IF_DSR/U9
0.8447 0.05215 0.003141 0.9 VDD 198.868,181.392 peripherals_i/apb_uart_i/UART_IF_DSR/U10
0.8431 0.05318 0.00371 0.9 VDD 200.848,181.968 peripherals_i/apb_uart_i/UART_IF_DSR/U11
0.8445 0.05183 0.003719 0.9 VDD 198.238,181.968 peripherals_i/apb_uart_i/UART_IF_DSR/U12
0.8447 0.05157 0.003707 0.9 VDD 198.283,182.544 peripherals_i/apb_uart_i/UART_IF_DSR/U13
0.8419 0.0528 0.005308 0.9 VDD 192.163,181.968 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]
0.844 0.05146 0.004532 0.9 VDD 190.453,180.816 peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]
0.8424 0.05315 0.004457 0.9 VDD 191.353,181.392 peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg
0.8444 0.05125 0.004342 0.9 VDD 192.208,180.816 peripherals_i/apb_uart_i/UART_IF_DCD/U4
0.8443 0.0513 0.004397 0.9 VDD 191.803,180.816 peripherals_i/apb_uart_i/UART_IF_DCD/U5
0.8459 0.05129 0.002802 0.9 VDD 192.028,179.664 peripherals_i/apb_uart_i/UART_IF_DCD/U6
0.8459 0.05128 0.002801 0.9 VDD 191.983,180.240 peripherals_i/apb_uart_i/UART_IF_DCD/U7
0.8458 0.05139 0.002771 0.9 VDD 191.038,180.240 peripherals_i/apb_uart_i/UART_IF_DCD/U8
0.8459 0.05123 0.002817 0.9 VDD 192.523,179.664 peripherals_i/apb_uart_i/UART_IF_DCD/U9
0.8459 0.05135 0.002782 0.9 VDD 191.398,180.240 peripherals_i/apb_uart_i/UART_IF_DCD/U10
0.8458 0.05145 0.002756 0.9 VDD 190.588,180.240 peripherals_i/apb_uart_i/UART_IF_DCD/U11
0.8445 0.0512 0.00428 0.9 VDD 192.658,180.816 peripherals_i/apb_uart_i/UART_IF_DCD/U12
0.8431 0.05258 0.004286 0.9 VDD 192.613,181.392 peripherals_i/apb_uart_i/UART_IF_DCD/U13
0.8457 0.05156 0.002703 0.9 VDD 189.013,180.240 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]
0.845 0.05141 0.003635 0.9 VDD 189.913,179.088 peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]
0.8415 0.05394 0.004568 0.9 VDD 189.283,181.392 peripherals_i/apb_uart_i/UART_IF_RI/Q_reg
0.8459 0.05142 0.002683 0.9 VDD 188.788,179.664 peripherals_i/apb_uart_i/UART_IF_RI/U4
0.8439 0.05156 0.004562 0.9 VDD 189.013,180.816 peripherals_i/apb_uart_i/UART_IF_RI/U5
0.8433 0.05286 0.003809 0.9 VDD 189.328,177.360 peripherals_i/apb_uart_i/UART_IF_RI/U6
0.844 0.05217 0.003813 0.9 VDD 189.463,177.936 peripherals_i/apb_uart_i/UART_IF_RI/U7
0.8442 0.05214 0.003639 0.9 VDD 189.958,178.512 peripherals_i/apb_uart_i/UART_IF_RI/U8
0.844 0.05224 0.003785 0.9 VDD 188.563,177.936 peripherals_i/apb_uart_i/UART_IF_RI/U9
0.8443 0.05221 0.003508 0.9 VDD 188.968,178.512 peripherals_i/apb_uart_i/UART_IF_RI/U10
0.8442 0.05217 0.003581 0.9 VDD 189.508,178.512 peripherals_i/apb_uart_i/UART_IF_RI/U11
0.8443 0.05226 0.003409 0.9 VDD 188.248,178.512 peripherals_i/apb_uart_i/UART_IF_RI/U12
0.8452 0.05142 0.003428 0.9 VDD 188.383,179.088 peripherals_i/apb_uart_i/UART_IF_RI/U13
0.8445 0.05061 0.00488 0.9 VDD 189.643,189.456 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]
0.8444 0.05074 0.00484 0.9 VDD 188.653,188.880 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]
0.8453 0.05059 0.004135 0.9 VDD 189.823,187.728 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]
0.842 0.05255 0.005455 0.9 VDD 187.213,191.760 peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]
0.8443 0.05123 0.00451 0.9 VDD 185.188,189.456 peripherals_i/apb_uart_i/UART_IIC/U4
0.8453 0.05054 0.00413 0.9 VDD 190.048,188.304 peripherals_i/apb_uart_i/UART_IIC/U5
0.8448 0.05046 0.004698 0.9 VDD 190.858,187.152 peripherals_i/apb_uart_i/UART_IIC/U6
0.8452 0.05067 0.004116 0.9 VDD 189.148,188.304 peripherals_i/apb_uart_i/UART_IIC/U8
0.8435 0.05168 0.004801 0.9 VDD 190.408,185.424 peripherals_i/apb_uart_i/UART_IIC/U10
0.8434 0.05167 0.004902 0.9 VDD 189.598,186.000 peripherals_i/apb_uart_i/UART_IIC/U11
0.8443 0.05093 0.004754 0.9 VDD 187.708,189.456 peripherals_i/apb_uart_i/UART_IIC/U12
0.8438 0.05203 0.004197 0.9 VDD 177.448,192.912 peripherals_i/apb_uart_i/UART_IIC/U13
0.8446 0.05052 0.004873 0.9 VDD 190.183,188.880 peripherals_i/apb_uart_i/UART_IIC/U14
0.8447 0.05123 0.004108 0.9 VDD 181.453,188.880 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg
0.8444 0.05144 0.004203 0.9 VDD 182.308,189.456 peripherals_i/apb_uart_i/UART_IIC_THRE_ED/U4
0.8431 0.05276 0.004098 0.9 VDD 201.973,186.000 peripherals_i/apb_uart_i/UART_PEDET/iDd_reg
0.8424 0.05288 0.004714 0.9 VDD 202.468,186.576 peripherals_i/apb_uart_i/UART_PEDET/U4
0.8437 0.05242 0.003903 0.9 VDD 200.803,186.576 peripherals_i/apb_uart_i/UART_FEDET/iDd_reg
0.8448 0.05184 0.003362 0.9 VDD 200.398,185.424 peripherals_i/apb_uart_i/UART_FEDET/U4
0.8426 0.05285 0.004583 0.9 VDD 203.143,185.424 peripherals_i/apb_uart_i/UART_BIDET/iDd_reg
0.8422 0.05296 0.004889 0.9 VDD 202.828,186.576 peripherals_i/apb_uart_i/UART_BIDET/U4
0.8443 0.0509 0.004825 0.9 VDD 193.963,183.696 peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg
0.8446 0.05082 0.004555 0.9 VDD 193.288,184.848 peripherals_i/apb_uart_i/UART_ED_CTS/U4
0.8449 0.05073 0.004395 0.9 VDD 194.458,184.272 peripherals_i/apb_uart_i/UART_ED_CTS/U5
0.8439 0.05131 0.004783 0.9 VDD 194.143,183.120 peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg
0.8435 0.0514 0.005141 0.9 VDD 192.208,183.696 peripherals_i/apb_uart_i/UART_ED_DSR/U4
0.8437 0.05125 0.005044 0.9 VDD 192.748,183.696 peripherals_i/apb_uart_i/UART_ED_DSR/U5
0.8416 0.05297 0.00546 0.9 VDD 189.823,183.120 peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg
0.8426 0.05194 0.005433 0.9 VDD 190.048,183.696 peripherals_i/apb_uart_i/UART_ED_RI/U4
0.8425 0.0523 0.005229 0.9 VDD 191.713,183.120 peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg
0.8432 0.05156 0.005234 0.9 VDD 191.668,183.696 peripherals_i/apb_uart_i/UART_ED_DCD/U4
0.8431 0.05165 0.005279 0.9 VDD 191.308,183.696 peripherals_i/apb_uart_i/UART_ED_DCD/U5
0.8477 0.04808 0.004175 0.9 VDD 190.093,198.096 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]
0.8473 0.04879 0.003862 0.9 VDD 190.993,195.792 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]
0.8482 0.04814 0.003639 0.9 VDD 192.883,195.792 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]
0.8477 0.04765 0.004598 0.9 VDD 195.403,194.064 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]
0.8502 0.04609 0.003685 0.9 VDD 193.513,198.672 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]
0.8506 0.04614 0.003273 0.9 VDD 195.403,198.096 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]
0.8494 0.04656 0.004011 0.9 VDD 191.533,198.672 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]
0.8492 0.04732 0.00343 0.9 VDD 190.813,196.944 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]
0.8457 0.04934 0.004936 0.9 VDD 189.103,195.216 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]
0.8465 0.04949 0.004019 0.9 VDD 188.473,195.792 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]
0.8464 0.04925 0.00432 0.9 VDD 185.503,198.096 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]
0.8469 0.04875 0.004307 0.9 VDD 187.933,198.096 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]
0.8456 0.05038 0.004024 0.9 VDD 183.613,195.792 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]
0.848 0.04766 0.004327 0.9 VDD 185.683,198.672 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]
0.8468 0.04954 0.0037 0.9 VDD 183.613,197.520 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]
0.8476 0.04873 0.003633 0.9 VDD 188.023,197.520 peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]
0.8433 0.05186 0.004884 0.9 VDD 194.053,181.968 peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg
0.849 0.04762 0.003416 0.9 VDD 194.188,195.792 peripherals_i/apb_uart_i/UART_BG16/U4
0.8493 0.04699 0.003752 0.9 VDD 193.108,198.096 peripherals_i/apb_uart_i/UART_BG16/U5
0.8453 0.04942 0.005308 0.9 VDD 193.063,193.488 peripherals_i/apb_uart_i/UART_BG16/U6
0.8453 0.04916 0.005512 0.9 VDD 192.388,194.064 peripherals_i/apb_uart_i/UART_BG16/U7
0.847 0.04859 0.004439 0.9 VDD 191.578,195.216 peripherals_i/apb_uart_i/UART_BG16/U8
0.8493 0.04738 0.003277 0.9 VDD 192.028,197.520 peripherals_i/apb_uart_i/UART_BG16/U9
0.8436 0.05018 0.006183 0.9 VDD 191.623,192.912 peripherals_i/apb_uart_i/UART_BG16/U10
0.8441 0.05015 0.005729 0.9 VDD 191.668,193.488 peripherals_i/apb_uart_i/UART_BG16/U11
0.8452 0.05014 0.004676 0.9 VDD 190.408,194.640 peripherals_i/apb_uart_i/UART_BG16/U12
0.8454 0.04996 0.004603 0.9 VDD 190.768,194.640 peripherals_i/apb_uart_i/UART_BG16/U13
0.8433 0.05065 0.006011 0.9 VDD 190.723,193.488 peripherals_i/apb_uart_i/UART_BG16/U14
0.844 0.04996 0.005998 0.9 VDD 190.768,194.064 peripherals_i/apb_uart_i/UART_BG16/U15
0.8459 0.04902 0.005076 0.9 VDD 193.828,193.488 peripherals_i/apb_uart_i/UART_BG16/U16
0.8477 0.04812 0.004156 0.9 VDD 192.928,195.216 peripherals_i/apb_uart_i/UART_BG16/U17
0.8448 0.04951 0.005696 0.9 VDD 192.883,192.912 peripherals_i/apb_uart_i/UART_BG16/U18
0.8444 0.04992 0.005643 0.9 VDD 193.018,192.336 peripherals_i/apb_uart_i/UART_BG16/U19
0.8446 0.04961 0.005783 0.9 VDD 191.488,194.064 peripherals_i/apb_uart_i/UART_BG16/U20
0.848 0.04829 0.003697 0.9 VDD 183.838,196.944 peripherals_i/apb_uart_i/UART_BG16/U21
0.8485 0.04787 0.003652 0.9 VDD 186.988,196.944 peripherals_i/apb_uart_i/UART_BG16/U22
0.8445 0.05035 0.005166 0.9 VDD 183.793,195.216 peripherals_i/apb_uart_i/UART_BG16/U23
0.8447 0.05018 0.005129 0.9 VDD 184.738,195.216 peripherals_i/apb_uart_i/UART_BG16/U24
0.8461 0.0499 0.00403 0.9 VDD 186.268,195.792 peripherals_i/apb_uart_i/UART_BG16/U25
0.8463 0.04972 0.004026 0.9 VDD 187.258,195.792 peripherals_i/apb_uart_i/UART_BG16/U26
0.8419 0.05148 0.006635 0.9 VDD 186.133,194.064 peripherals_i/apb_uart_i/UART_BG16/U27
0.8435 0.05142 0.005058 0.9 VDD 186.448,194.640 peripherals_i/apb_uart_i/UART_BG16/U28
0.8454 0.04962 0.004998 0.9 VDD 187.798,195.216 peripherals_i/apb_uart_i/UART_BG16/U29
0.845 0.05027 0.00473 0.9 VDD 190.138,194.640 peripherals_i/apb_uart_i/UART_BG16/U30
0.8438 0.0512 0.005008 0.9 VDD 187.573,194.640 peripherals_i/apb_uart_i/UART_BG16/U31
0.8453 0.0497 0.005018 0.9 VDD 187.348,195.216 peripherals_i/apb_uart_i/UART_BG16/U32
0.8478 0.04818 0.004028 0.9 VDD 184.648,196.368 peripherals_i/apb_uart_i/UART_BG16/U33
0.8472 0.0491 0.003664 0.9 VDD 186.268,197.520 peripherals_i/apb_uart_i/UART_BG16/U34
0.8433 0.05163 0.005106 0.9 VDD 185.323,194.640 peripherals_i/apb_uart_i/UART_BG16/U35
0.8449 0.05 0.005089 0.9 VDD 185.728,195.216 peripherals_i/apb_uart_i/UART_BG16/U36
0.8451 0.04984 0.005051 0.9 VDD 186.628,195.216 peripherals_i/apb_uart_i/UART_BG16/U37
0.8459 0.04963 0.004467 0.9 VDD 191.443,194.640 peripherals_i/apb_uart_i/UART_BG16/U38
0.8467 0.0491 0.004242 0.9 VDD 192.523,194.640 peripherals_i/apb_uart_i/UART_BG16/U40
0.8496 0.04684 0.003578 0.9 VDD 193.243,196.368 peripherals_i/apb_uart_i/UART_BG16/U42
0.8492 0.04709 0.003746 0.9 VDD 191.983,196.368 peripherals_i/apb_uart_i/UART_BG16/U44
0.8488 0.0473 0.003865 0.9 VDD 190.948,196.368 peripherals_i/apb_uart_i/UART_BG16/U46
0.8486 0.04748 0.003942 0.9 VDD 189.733,196.368 peripherals_i/apb_uart_i/UART_BG16/U47
0.8484 0.04769 0.003926 0.9 VDD 194.008,195.216 peripherals_i/apb_uart_i/UART_BG16/U48
0.8493 0.0471 0.003609 0.9 VDD 195.493,195.216 peripherals_i/apb_uart_i/UART_BG16/U49
0.8506 0.04648 0.002894 0.9 VDD 194.998,196.944 peripherals_i/apb_uart_i/UART_BG16/U50
0.8509 0.04621 0.002865 0.9 VDD 195.223,197.520 peripherals_i/apb_uart_i/UART_BG16/U51
0.8497 0.04706 0.003266 0.9 VDD 192.118,196.944 peripherals_i/apb_uart_i/UART_BG16/U52
0.85 0.04692 0.003116 0.9 VDD 193.288,197.520 peripherals_i/apb_uart_i/UART_BG16/U53
0.8474 0.04834 0.004289 0.9 VDD 192.298,195.216 peripherals_i/apb_uart_i/UART_BG16/U54
0.8483 0.04817 0.003503 0.9 VDD 189.823,197.520 peripherals_i/apb_uart_i/UART_BG16/U55
0.8484 0.04759 0.003986 0.9 VDD 189.013,196.368 peripherals_i/apb_uart_i/UART_BG16/U56
0.8483 0.04766 0.004016 0.9 VDD 188.518,196.368 peripherals_i/apb_uart_i/UART_BG16/U57
0.8482 0.04774 0.004023 0.9 VDD 187.888,196.368 peripherals_i/apb_uart_i/UART_BG16/U59
0.8485 0.04753 0.003964 0.9 VDD 189.373,196.368 peripherals_i/apb_uart_i/UART_BG16/U60
0.8489 0.04754 0.003539 0.9 VDD 189.328,196.944 peripherals_i/apb_uart_i/UART_BG16/U61
0.8487 0.04738 0.0039 0.9 VDD 190.408,196.368 peripherals_i/apb_uart_i/UART_BG16/U62
0.8486 0.04744 0.003922 0.9 VDD 190.048,196.368 peripherals_i/apb_uart_i/UART_BG16/U63
0.8461 0.04985 0.00403 0.9 VDD 186.583,195.792 peripherals_i/apb_uart_i/UART_BG16/U64
0.848 0.04794 0.00403 0.9 VDD 186.448,196.368 peripherals_i/apb_uart_i/UART_BG16/U65
0.8481 0.04787 0.004028 0.9 VDD 186.988,196.368 peripherals_i/apb_uart_i/UART_BG16/U67
0.8474 0.04896 0.003653 0.9 VDD 186.943,197.520 peripherals_i/apb_uart_i/UART_BG16/U68
0.846 0.04996 0.00403 0.9 VDD 185.953,195.792 peripherals_i/apb_uart_i/UART_BG16/U69
0.8459 0.05007 0.00403 0.9 VDD 185.368,195.792 peripherals_i/apb_uart_i/UART_BG16/U70
0.8483 0.04802 0.00367 0.9 VDD 185.908,196.944 peripherals_i/apb_uart_i/UART_BG16/U72
0.8471 0.04922 0.003673 0.9 VDD 185.683,197.520 peripherals_i/apb_uart_i/UART_BG16/U73
0.8479 0.04812 0.00403 0.9 VDD 185.143,196.368 peripherals_i/apb_uart_i/UART_BG16/U74
0.8482 0.04814 0.003682 0.9 VDD 185.008,196.944 peripherals_i/apb_uart_i/UART_BG16/U75
0.8488 0.04764 0.003591 0.9 VDD 188.608,196.944 peripherals_i/apb_uart_i/UART_BG16/U76
0.8486 0.04773 0.003634 0.9 VDD 187.978,196.944 peripherals_i/apb_uart_i/UART_BG16/U77
0.8454 0.05211 0.00245 0.9 VDD 198.013,172.752 peripherals_i/apb_uart_i/UART_BG2/clk_gate_iCounter_reg/latch
0.8462 0.05146 0.002298 0.9 VDD 196.573,173.904 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]
0.8456 0.05194 0.002487 0.9 VDD 197.653,173.328 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]
0.8467 0.05117 0.002133 0.9 VDD 196.393,175.632 peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]
0.8456 0.05125 0.003191 0.9 VDD 196.843,177.936 peripherals_i/apb_uart_i/UART_BG2/iQ_reg
0.8466 0.05133 0.002111 0.9 VDD 196.708,175.056 peripherals_i/apb_uart_i/UART_BG2/U4
0.8458 0.0517 0.002513 0.9 VDD 197.068,176.784 peripherals_i/apb_uart_i/UART_BG2/U5
0.8462 0.05122 0.002566 0.9 VDD 196.078,173.328 peripherals_i/apb_uart_i/UART_BG2/U6
0.8455 0.05209 0.002445 0.9 VDD 197.968,172.176 peripherals_i/apb_uart_i/UART_BG2/U7
0.8459 0.0516 0.002528 0.9 VDD 196.843,172.752 peripherals_i/apb_uart_i/UART_BG2/U8
0.8457 0.05181 0.002528 0.9 VDD 197.338,172.176 peripherals_i/apb_uart_i/UART_BG2/U9
0.8461 0.05144 0.002509 0.9 VDD 197.113,176.208 peripherals_i/apb_uart_i/UART_BG2/U10
0.8443 0.0531 0.002637 0.9 VDD 200.803,173.328 peripherals_i/apb_uart_i/UART_RCLK/iDd_reg
0.8442 0.05307 0.00276 0.9 VDD 200.848,172.176 peripherals_i/apb_uart_i/UART_RCLK/U4
0.8361 0.05661 0.00732 0.9 VDD 158.143,186.000 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00087
0.83 0.05393 0.01606 0.9 VDD 158.593,197.520 peripherals_i/apb_uart_i/UART_TXFF/CTS_ccl_a_buf_00081
0.8328 0.04901 0.0182 0.9 VDD 147.748,203.856 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC113_n1
0.8309 0.05067 0.01838 0.9 VDD 152.338,203.280 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC112_n1
0.832 0.05169 0.01632 0.9 VDD 159.898,202.704 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC109_n1
0.847 0.04919 0.003854 0.9 VDD 170.743,191.760 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC108_n1
0.8418 0.0524 0.005759 0.9 VDD 162.238,192.336 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC107_n1
0.8448 0.05285 0.002342 0.9 VDD 151.663,191.760 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC104_n1
0.8433 0.05423 0.002488 0.9 VDD 149.548,181.968 peripherals_i/apb_uart_i/UART_TXFF/FE_OFC100_n1
0.8399 0.05431 0.005814 0.9 VDD 162.103,188.880 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iRDAddr_reg/latch
0.845 0.05138 0.00358 0.9 VDD 178.483,189.456 peripherals_i/apb_uart_i/UART_TXFF/clk_gate_iUSAGE_reg/latch
0.843 0.05177 0.005257 0.9 VDD 166.693,189.456 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]
0.841 0.05335 0.005628 0.9 VDD 164.263,188.880 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]
0.8415 0.05441 0.004081 0.9 VDD 158.143,190.032 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]
0.8404 0.05393 0.005697 0.9 VDD 160.483,189.456 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]
0.8446 0.05059 0.004799 0.9 VDD 166.603,191.184 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]
0.8438 0.05134 0.004821 0.9 VDD 166.333,191.760 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]
0.843 0.05225 0.00475 0.9 VDD 163.363,191.760 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]
0.8402 0.05437 0.005426 0.9 VDD 159.583,192.912 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]
0.8404 0.05369 0.005867 0.9 VDD 159.583,194.064 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]
0.8403 0.054 0.005721 0.9 VDD 161.473,192.912 peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]
0.8432 0.05433 0.002511 0.9 VDD 151.213,190.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]
0.8415 0.05529 0.003243 0.9 VDD 151.303,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]
0.8424 0.0544 0.003164 0.9 VDD 151.483,189.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]
0.8417 0.05506 0.003224 0.9 VDD 150.853,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]
0.8417 0.05471 0.003571 0.9 VDD 151.483,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
0.8417 0.05523 0.003072 0.9 VDD 151.123,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]
0.8414 0.0554 0.003242 0.9 VDD 150.853,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]
0.8412 0.05522 0.003559 0.9 VDD 152.113,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]
0.8351 0.0497 0.01521 0.9 VDD 139.783,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]
0.8394 0.04976 0.01088 0.9 VDD 136.903,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]
0.8386 0.04859 0.01279 0.9 VDD 137.173,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]
0.8377 0.05018 0.0121 0.9 VDD 139.693,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]
0.835 0.04878 0.01623 0.9 VDD 139.243,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]
0.8272 0.04903 0.02379 0.9 VDD 137.353,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]
0.8291 0.04724 0.02366 0.9 VDD 137.263,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]
0.836 0.05045 0.0136 0.9 VDD 137.443,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]
0.8461 0.0456 0.008308 0.9 VDD 170.473,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]
0.8386 0.04891 0.01252 0.9 VDD 166.603,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]
0.8421 0.04741 0.0105 0.9 VDD 168.583,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]
0.8478 0.04493 0.007299 0.9 VDD 170.203,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]
0.8443 0.04656 0.00914 0.9 VDD 170.113,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]
0.8406 0.04779 0.01165 0.9 VDD 168.133,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]
0.8442 0.0452 0.01057 0.9 VDD 166.603,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]
0.84 0.04794 0.0121 0.9 VDD 167.053,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]
0.8338 0.05162 0.01453 0.9 VDD 140.233,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]
0.8356 0.05221 0.01215 0.9 VDD 136.453,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]
0.8358 0.05205 0.01215 0.9 VDD 136.453,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]
0.8355 0.05124 0.01324 0.9 VDD 139.063,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]
0.8345 0.05193 0.01352 0.9 VDD 138.343,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]
0.8349 0.05204 0.0131 0.9 VDD 136.093,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]
0.8353 0.05136 0.01334 0.9 VDD 136.363,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]
0.8336 0.0513 0.01505 0.9 VDD 138.523,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]
0.8413 0.05368 0.005016 0.9 VDD 139.513,190.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]
0.8385 0.05507 0.00641 0.9 VDD 141.313,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]
0.8392 0.05464 0.006181 0.9 VDD 139.783,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]
0.8385 0.05508 0.00642 0.9 VDD 139.153,187.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]
0.84 0.05414 0.005866 0.9 VDD 141.853,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]
0.8395 0.05411 0.006391 0.9 VDD 141.403,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]
0.8387 0.05497 0.006363 0.9 VDD 139.873,186.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]
0.8389 0.05445 0.006607 0.9 VDD 139.513,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]
0.8372 0.04841 0.0144 0.9 VDD 140.143,207.888 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]
0.8262 0.04949 0.02428 0.9 VDD 139.693,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]
0.8263 0.047 0.02671 0.9 VDD 139.603,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]
0.8245 0.04868 0.02682 0.9 VDD 139.693,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]
0.8253 0.04709 0.02757 0.9 VDD 139.153,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]
0.8341 0.04707 0.0188 0.9 VDD 139.333,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]
0.8263 0.04589 0.02782 0.9 VDD 139.333,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]
0.8376 0.04855 0.01388 0.9 VDD 139.063,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]
0.8462 0.04936 0.004465 0.9 VDD 170.473,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]
0.8415 0.04904 0.009451 0.9 VDD 168.403,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
0.841 0.04938 0.009636 0.9 VDD 167.953,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]
0.8459 0.04923 0.0049 0.9 VDD 168.853,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]
0.8478 0.04769 0.004469 0.9 VDD 170.113,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
0.8446 0.04779 0.007626 0.9 VDD 169.933,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]
0.8454 0.05024 0.004388 0.9 VDD 168.853,191.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]
0.8442 0.05079 0.005037 0.9 VDD 168.493,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]
0.8434 0.05213 0.004506 0.9 VDD 145.183,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]
0.8402 0.05436 0.0054 0.9 VDD 140.233,191.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]
0.8405 0.05447 0.004992 0.9 VDD 139.693,190.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]
0.8401 0.05445 0.005455 0.9 VDD 139.783,191.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]
0.8414 0.05373 0.004915 0.9 VDD 142.213,191.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]
0.8412 0.05371 0.00506 0.9 VDD 141.763,191.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]
0.8414 0.05322 0.005357 0.9 VDD 143.293,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]
0.84 0.05404 0.005913 0.9 VDD 141.403,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]
0.8441 0.05318 0.002771 0.9 VDD 148.243,190.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]
0.8423 0.05449 0.003165 0.9 VDD 148.873,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]
0.8438 0.05347 0.002703 0.9 VDD 148.873,189.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]
0.8426 0.05362 0.003826 0.9 VDD 147.793,186.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]
0.8432 0.05342 0.003419 0.9 VDD 148.153,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]
0.8429 0.05422 0.002847 0.9 VDD 148.873,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]
0.8424 0.05446 0.003165 0.9 VDD 148.873,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]
0.8443 0.05369 0.002043 0.9 VDD 148.873,180.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]
0.822 0.04733 0.03067 0.9 VDD 143.203,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]
0.8315 0.04584 0.0227 0.9 VDD 144.013,210.768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]
0.8319 0.04336 0.02476 0.9 VDD 142.753,214.800 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]
0.8317 0.04599 0.02232 0.9 VDD 143.473,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]
0.8293 0.04401 0.02673 0.9 VDD 144.733,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]
0.8199 0.04503 0.03504 0.9 VDD 145.453,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]
0.8465 0.04277 0.01075 0.9 VDD 145.543,215.376 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]
0.8368 0.04778 0.01541 0.9 VDD 143.473,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]
0.8334 0.0506 0.01599 0.9 VDD 163.813,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]
0.8307 0.05137 0.01792 0.9 VDD 161.383,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]
0.8346 0.05025 0.01516 0.9 VDD 162.013,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]
0.835 0.05047 0.01453 0.9 VDD 164.083,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]
0.8311 0.05134 0.01754 0.9 VDD 161.923,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]
0.8356 0.04975 0.01465 0.9 VDD 165.253,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]
0.838 0.04945 0.01259 0.9 VDD 163.813,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]
0.8372 0.04919 0.01362 0.9 VDD 164.263,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]
0.8399 0.0537 0.006371 0.9 VDD 139.873,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]
0.839 0.05468 0.006339 0.9 VDD 138.433,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]
0.8388 0.05488 0.006317 0.9 VDD 136.183,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]
0.8397 0.05477 0.005501 0.9 VDD 137.893,191.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]
0.8391 0.05457 0.006324 0.9 VDD 138.703,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]
0.8389 0.05488 0.006247 0.9 VDD 136.453,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]
0.8396 0.05409 0.006297 0.9 VDD 136.093,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]
0.8388 0.0547 0.006523 0.9 VDD 138.073,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]
0.843 0.05262 0.00437 0.9 VDD 144.013,189.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]
0.841 0.0534 0.005613 0.9 VDD 143.923,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]
0.8414 0.05331 0.005293 0.9 VDD 144.013,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]
0.8406 0.05388 0.005558 0.9 VDD 143.113,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]
0.8411 0.05347 0.005388 0.9 VDD 143.743,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]
0.8421 0.05318 0.004709 0.9 VDD 143.203,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]
0.8401 0.05428 0.005667 0.9 VDD 143.293,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]
0.8432 0.0532 0.003635 0.9 VDD 143.113,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]
0.8339 0.04894 0.01712 0.9 VDD 143.653,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]
0.8382 0.04784 0.01392 0.9 VDD 146.983,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]
0.8343 0.04825 0.01745 0.9 VDD 145.993,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]
0.8338 0.049 0.01723 0.9 VDD 143.923,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]
0.8381 0.04843 0.01348 0.9 VDD 143.833,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]
0.8215 0.04696 0.03149 0.9 VDD 146.533,206.736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]
0.8206 0.04772 0.03164 0.9 VDD 146.713,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]
0.8341 0.0479 0.01797 0.9 VDD 146.533,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]
0.8402 0.05357 0.006249 0.9 VDD 162.913,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]
0.8432 0.05171 0.005067 0.9 VDD 160.663,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]
0.844 0.05059 0.00546 0.9 VDD 162.193,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]
0.8383 0.0498 0.01185 0.9 VDD 165.523,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]
0.8324 0.05299 0.01456 0.9 VDD 161.563,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]
0.8443 0.05009 0.005642 0.9 VDD 164.713,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]
0.8416 0.05232 0.006115 0.9 VDD 164.713,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]
0.8424 0.05236 0.005195 0.9 VDD 164.623,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]
0.831 0.05136 0.01762 0.9 VDD 143.023,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]
0.8446 0.05228 0.00312 0.9 VDD 141.763,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]
0.8329 0.05184 0.01527 0.9 VDD 141.583,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]
0.8346 0.05046 0.01491 0.9 VDD 142.483,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]
0.846 0.05141 0.002629 0.9 VDD 144.283,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]
0.8317 0.05136 0.01691 0.9 VDD 141.223,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]
0.8328 0.05084 0.01639 0.9 VDD 144.733,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]
0.8317 0.05017 0.01818 0.9 VDD 143.383,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]
0.8422 0.05467 0.003149 0.9 VDD 153.103,190.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]
0.8406 0.05582 0.003631 0.9 VDD 151.663,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]
0.8423 0.05466 0.003069 0.9 VDD 151.303,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]
0.8408 0.055 0.004222 0.9 VDD 152.293,187.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]
0.8409 0.055 0.004091 0.9 VDD 152.293,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]
0.8417 0.05506 0.003217 0.9 VDD 151.573,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]
0.8406 0.05574 0.003679 0.9 VDD 151.753,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]
0.8416 0.05468 0.003688 0.9 VDD 152.473,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]
0.8345 0.0501 0.01537 0.9 VDD 140.053,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]
0.8386 0.05046 0.01093 0.9 VDD 136.993,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]
0.8299 0.04976 0.0203 0.9 VDD 136.633,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]
0.8344 0.05076 0.01487 0.9 VDD 140.233,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]
0.8362 0.04894 0.01482 0.9 VDD 136.903,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]
0.8386 0.04895 0.01249 0.9 VDD 136.723,207.888 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]
0.8362 0.04905 0.01476 0.9 VDD 136.813,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]
0.8371 0.04987 0.01304 0.9 VDD 137.263,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]
0.8456 0.04671 0.007672 0.9 VDD 169.933,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]
0.8414 0.0486 0.01001 0.9 VDD 167.863,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]
0.8404 0.04801 0.01154 0.9 VDD 168.223,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]
0.8467 0.04509 0.008244 0.9 VDD 170.023,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]
0.8454 0.04703 0.007592 0.9 VDD 170.023,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]
0.8411 0.04889 0.01006 0.9 VDD 166.873,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]
0.8438 0.04671 0.009436 0.9 VDD 167.953,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]
0.8425 0.04722 0.01033 0.9 VDD 167.953,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]
0.8323 0.05231 0.01543 0.9 VDD 139.693,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]
0.8348 0.0523 0.01291 0.9 VDD 136.453,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]
0.8349 0.05221 0.01291 0.9 VDD 136.453,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]
0.8358 0.05109 0.01313 0.9 VDD 138.883,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]
0.8343 0.05216 0.01358 0.9 VDD 138.433,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]
0.8363 0.05125 0.01241 0.9 VDD 136.453,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]
0.8372 0.05126 0.01159 0.9 VDD 136.633,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]
0.8351 0.05117 0.01377 0.9 VDD 138.343,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]
0.8406 0.05448 0.004913 0.9 VDD 140.683,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]
0.8382 0.05544 0.006381 0.9 VDD 139.513,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]
0.8389 0.05495 0.006181 0.9 VDD 139.783,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]
0.8385 0.05511 0.006414 0.9 VDD 139.243,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]
0.8393 0.05456 0.006113 0.9 VDD 141.043,187.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]
0.8403 0.05487 0.004862 0.9 VDD 142.033,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]
0.8388 0.05504 0.006136 0.9 VDD 141.403,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]
0.8402 0.05547 0.0043 0.9 VDD 140.323,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]
0.8347 0.04815 0.01718 0.9 VDD 141.133,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]
0.8243 0.04911 0.02655 0.9 VDD 141.583,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]
0.8328 0.04666 0.02059 0.9 VDD 141.313,210.768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]
0.8346 0.04808 0.01732 0.9 VDD 141.493,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]
0.8346 0.04563 0.01974 0.9 VDD 140.863,213.072 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]
0.8232 0.04675 0.03003 0.9 VDD 141.043,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]
0.8354 0.04496 0.01966 0.9 VDD 140.773,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]
0.837 0.04833 0.01471 0.9 VDD 140.953,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]
0.8462 0.04922 0.004551 0.9 VDD 170.473,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]
0.8455 0.04953 0.004996 0.9 VDD 168.313,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]
0.8445 0.05014 0.005359 0.9 VDD 166.963,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]
0.844 0.05089 0.00514 0.9 VDD 167.143,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]
0.8472 0.04823 0.004536 0.9 VDD 170.383,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]
0.8473 0.04835 0.004391 0.9 VDD 170.833,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]
0.8424 0.05187 0.005771 0.9 VDD 166.693,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]
0.844 0.05073 0.005256 0.9 VDD 168.583,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]
0.8441 0.05206 0.003828 0.9 VDD 146.893,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]
0.8407 0.05339 0.005887 0.9 VDD 142.483,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]
0.8433 0.05177 0.004978 0.9 VDD 144.913,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]
0.841 0.05339 0.005641 0.9 VDD 142.483,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]
0.8443 0.05223 0.00348 0.9 VDD 141.943,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]
0.8414 0.0528 0.00581 0.9 VDD 142.753,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]
0.843 0.0521 0.004934 0.9 VDD 145.003,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]
0.8443 0.05251 0.003153 0.9 VDD 143.473,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]
0.8452 0.05202 0.002811 0.9 VDD 148.153,190.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]
0.8429 0.05444 0.002657 0.9 VDD 148.783,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]
0.8435 0.05376 0.002703 0.9 VDD 148.873,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]
0.8428 0.0541 0.003097 0.9 VDD 148.693,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]
0.8433 0.05355 0.00317 0.9 VDD 148.603,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]
0.8432 0.05358 0.003198 0.9 VDD 148.063,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]
0.8423 0.05379 0.003876 0.9 VDD 147.703,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]
0.8439 0.05339 0.002703 0.9 VDD 148.063,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]
0.8348 0.04723 0.01797 0.9 VDD 143.653,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]
0.821 0.04623 0.03273 0.9 VDD 145.273,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]
0.8342 0.04449 0.02133 0.9 VDD 143.113,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]
0.8215 0.0462 0.0323 0.9 VDD 142.933,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]
0.8335 0.04492 0.02155 0.9 VDD 143.473,213.072 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]
0.8209 0.04424 0.03486 0.9 VDD 145.273,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]
0.8337 0.04376 0.02252 0.9 VDD 145.363,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]
0.8232 0.04761 0.02922 0.9 VDD 144.013,206.736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]
0.8355 0.05096 0.01353 0.9 VDD 164.083,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]
0.8348 0.05195 0.01323 0.9 VDD 162.193,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]
0.8328 0.05115 0.01607 0.9 VDD 161.473,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]
0.835 0.05172 0.01331 0.9 VDD 164.353,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]
0.8329 0.05275 0.01432 0.9 VDD 160.303,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]
0.8363 0.05036 0.01329 0.9 VDD 163.633,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]
0.836 0.05008 0.01397 0.9 VDD 163.813,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]
0.8361 0.04967 0.01421 0.9 VDD 164.533,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]
0.8439 0.05273 0.003391 0.9 VDD 138.703,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]
0.8421 0.05402 0.003881 0.9 VDD 138.343,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]
0.844 0.05264 0.003355 0.9 VDD 136.363,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]
0.8394 0.05406 0.006522 0.9 VDD 137.983,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]
0.8341 0.05238 0.01347 0.9 VDD 138.433,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]
0.8353 0.05263 0.01206 0.9 VDD 136.543,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]
0.8433 0.05284 0.003904 0.9 VDD 136.273,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]
0.8338 0.05236 0.01388 0.9 VDD 139.063,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]
0.8448 0.05172 0.003445 0.9 VDD 146.263,190.608 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]
0.8422 0.05402 0.003812 0.9 VDD 143.923,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]
0.8431 0.05283 0.00411 0.9 VDD 145.003,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]
0.8417 0.05327 0.005011 0.9 VDD 145.183,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]
0.8421 0.05305 0.004862 0.9 VDD 145.003,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]
0.8416 0.05388 0.004481 0.9 VDD 144.193,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]
0.8411 0.0536 0.005319 0.9 VDD 144.643,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]
0.8436 0.05286 0.003503 0.9 VDD 144.283,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]
0.8377 0.04875 0.01355 0.9 VDD 144.103,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]
0.8333 0.04838 0.01832 0.9 VDD 148.513,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]
0.8323 0.04984 0.0179 0.9 VDD 147.613,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]
0.8343 0.04895 0.01673 0.9 VDD 144.103,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]
0.8224 0.04833 0.02931 0.9 VDD 144.103,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]
0.8186 0.04842 0.03295 0.9 VDD 148.603,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]
0.8375 0.04848 0.01398 0.9 VDD 148.873,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]
0.8321 0.04951 0.01835 0.9 VDD 148.873,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]
0.8406 0.05317 0.006241 0.9 VDD 162.553,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]
0.8417 0.05361 0.004656 0.9 VDD 160.393,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]
0.843 0.05143 0.005517 0.9 VDD 162.553,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]
0.8436 0.05081 0.005627 0.9 VDD 165.073,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]
0.8417 0.05325 0.005002 0.9 VDD 162.283,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]
0.8358 0.05157 0.01258 0.9 VDD 164.623,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]
0.8415 0.05281 0.005735 0.9 VDD 164.803,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]
0.8422 0.05204 0.005783 0.9 VDD 164.263,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]
0.8335 0.05059 0.01593 0.9 VDD 144.823,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]
0.8309 0.05188 0.0172 0.9 VDD 142.303,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]
0.8326 0.05193 0.01551 0.9 VDD 142.123,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]
0.8331 0.05139 0.01549 0.9 VDD 142.933,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]
0.8306 0.05114 0.01826 0.9 VDD 144.373,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]
0.8333 0.05182 0.01487 0.9 VDD 141.043,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]
0.8326 0.0511 0.01632 0.9 VDD 144.463,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]
0.8311 0.05024 0.01862 0.9 VDD 144.283,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]
0.8386 0.05435 0.007046 0.9 VDD 162.913,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]
0.838 0.0561 0.005919 0.9 VDD 162.733,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]
0.8378 0.05552 0.006713 0.9 VDD 162.823,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]
0.8386 0.05559 0.005823 0.9 VDD 162.283,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]
0.8387 0.05478 0.006516 0.9 VDD 164.713,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]
0.8404 0.05446 0.005101 0.9 VDD 164.083,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]
0.8368 0.05579 0.007394 0.9 VDD 163.453,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]
0.8402 0.05491 0.004871 0.9 VDD 162.913,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]
0.8153 0.04507 0.03965 0.9 VDD 156.883,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]
0.8155 0.04769 0.03678 0.9 VDD 157.153,206.736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]
0.8314 0.04362 0.02502 0.9 VDD 155.983,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]
0.8361 0.04778 0.01613 0.9 VDD 156.883,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]
0.8146 0.04446 0.04099 0.9 VDD 156.793,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]
0.8164 0.04396 0.03966 0.9 VDD 156.973,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]
0.8163 0.04268 0.04103 0.9 VDD 157.153,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]
0.8322 0.05127 0.01655 0.9 VDD 156.703,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]
0.8492 0.04787 0.002925 0.9 VDD 176.413,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]
0.8494 0.04785 0.00273 0.9 VDD 175.873,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]
0.8507 0.04656 0.002786 0.9 VDD 176.233,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]
0.8494 0.0453 0.005329 0.9 VDD 172.813,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]
0.8483 0.04632 0.005361 0.9 VDD 172.273,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]
0.85 0.04614 0.003905 0.9 VDD 173.893,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]
0.8524 0.04475 0.002834 0.9 VDD 175.873,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]
0.8508 0.04631 0.002882 0.9 VDD 176.053,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]
0.8301 0.05301 0.01689 0.9 VDD 159.493,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]
0.8334 0.05191 0.01466 0.9 VDD 159.583,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]
0.8316 0.05178 0.01663 0.9 VDD 160.303,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]
0.8293 0.05374 0.01694 0.9 VDD 159.403,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]
0.8291 0.05193 0.01899 0.9 VDD 159.493,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]
0.8293 0.05186 0.01882 0.9 VDD 159.853,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]
0.8342 0.05091 0.0149 0.9 VDD 160.033,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]
0.8328 0.05093 0.0163 0.9 VDD 159.943,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]
0.8415 0.05476 0.003749 0.9 VDD 155.623,190.032 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]
0.837 0.0567 0.006339 0.9 VDD 155.893,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]
0.8393 0.05524 0.005496 0.9 VDD 154.993,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]
0.8383 0.05636 0.005296 0.9 VDD 154.003,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]
0.8394 0.05538 0.005216 0.9 VDD 154.363,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]
0.8382 0.05662 0.005212 0.9 VDD 155.713,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]
0.8382 0.05629 0.005559 0.9 VDD 154.993,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]
0.839 0.05648 0.004543 0.9 VDD 154.003,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]
0.8353 0.04609 0.01858 0.9 VDD 152.203,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]
0.8277 0.04527 0.02702 0.9 VDD 152.383,210.768 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]
0.8243 0.04344 0.03221 0.9 VDD 151.753,214.800 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]
0.8272 0.04592 0.02684 0.9 VDD 151.843,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]
0.8235 0.04329 0.03321 0.9 VDD 153.913,214.800 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]
0.8162 0.04365 0.04017 0.9 VDD 153.193,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]
0.8443 0.04344 0.01223 0.9 VDD 152.653,215.376 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]
0.8349 0.0463 0.0188 0.9 VDD 150.313,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]
0.8445 0.052 0.003504 0.9 VDD 176.323,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]
0.8472 0.04985 0.002941 0.9 VDD 175.873,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]
0.8467 0.05038 0.002941 0.9 VDD 175.873,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]
0.8477 0.04859 0.00367 0.9 VDD 172.543,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]
0.8466 0.0504 0.003015 0.9 VDD 173.713,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]
0.8455 0.05143 0.003084 0.9 VDD 175.873,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]
0.845 0.05207 0.002977 0.9 VDD 176.503,191.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]
0.8463 0.05087 0.002826 0.9 VDD 173.893,191.760 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]
0.8416 0.05359 0.004804 0.9 VDD 155.173,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]
0.8451 0.05238 0.002477 0.9 VDD 148.873,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]
0.8431 0.05425 0.002628 0.9 VDD 151.213,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]
0.8463 0.0523 0.00143 0.9 VDD 148.873,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]
0.8404 0.05476 0.004804 0.9 VDD 155.173,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]
0.8458 0.05182 0.00235 0.9 VDD 152.923,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]
0.8427 0.05334 0.003962 0.9 VDD 153.283,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]
0.8452 0.0523 0.002473 0.9 VDD 148.873,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]
0.8379 0.05493 0.007151 0.9 VDD 161.023,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]
0.8373 0.05664 0.006043 0.9 VDD 160.843,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]
0.8382 0.0547 0.007147 0.9 VDD 160.933,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]
0.8385 0.05563 0.005894 0.9 VDD 160.933,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]
0.8372 0.05608 0.006721 0.9 VDD 160.933,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]
0.8391 0.05544 0.005423 0.9 VDD 161.113,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]
0.836 0.05648 0.007544 0.9 VDD 161.563,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]
0.839 0.05556 0.005422 0.9 VDD 161.203,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]
0.816 0.04889 0.03507 0.9 VDD 152.113,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]
0.8152 0.04853 0.03623 0.9 VDD 154.723,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]
0.8141 0.04572 0.04014 0.9 VDD 153.103,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]
0.8354 0.0482 0.01643 0.9 VDD 154.813,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]
0.8161 0.04474 0.03916 0.9 VDD 154.723,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]
0.8177 0.04809 0.03425 0.9 VDD 150.673,206.736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]
0.8271 0.04538 0.02748 0.9 VDD 154.363,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]
0.8331 0.04868 0.01826 0.9 VDD 151.123,204.432 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]
0.8463 0.04978 0.003921 0.9 VDD 181.273,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]
0.8466 0.04978 0.003576 0.9 VDD 181.183,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]
0.8477 0.04831 0.004028 0.9 VDD 181.093,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]
0.85 0.0468 0.003153 0.9 VDD 180.013,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]
0.8469 0.0496 0.003536 0.9 VDD 179.293,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]
0.8478 0.04822 0.004023 0.9 VDD 181.543,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]
0.8495 0.04677 0.003731 0.9 VDD 180.553,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]
0.8479 0.04833 0.003737 0.9 VDD 180.913,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]
0.8273 0.05362 0.01905 0.9 VDD 154.993,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]
0.8314 0.05031 0.01827 0.9 VDD 151.033,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]
0.8306 0.05124 0.01821 0.9 VDD 154.723,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]
0.8303 0.05353 0.01614 0.9 VDD 153.823,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]
0.8315 0.05125 0.01727 0.9 VDD 154.813,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]
0.8273 0.05368 0.01905 0.9 VDD 154.993,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]
0.8292 0.05254 0.01825 0.9 VDD 154.453,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]
0.8298 0.05175 0.01841 0.9 VDD 151.393,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]
0.8381 0.05533 0.006543 0.9 VDD 159.043,187.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]
0.8395 0.0558 0.004697 0.9 VDD 154.903,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]
0.8419 0.05508 0.002991 0.9 VDD 154.813,180.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]
0.8384 0.05613 0.005498 0.9 VDD 157.693,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]
0.8419 0.05499 0.003133 0.9 VDD 157.963,180.240 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]
0.8397 0.055 0.005325 0.9 VDD 157.873,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]
0.8377 0.05657 0.005682 0.9 VDD 157.693,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]
0.8403 0.05507 0.004638 0.9 VDD 154.723,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]
0.8173 0.0463 0.03636 0.9 VDD 149.593,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]
0.8184 0.04536 0.03624 0.9 VDD 149.413,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]
0.8246 0.04453 0.03089 0.9 VDD 149.773,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]
0.8283 0.04583 0.02583 0.9 VDD 149.593,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]
0.8327 0.04398 0.02333 0.9 VDD 147.343,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]
0.8301 0.04523 0.02465 0.9 VDD 147.253,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]
0.8267 0.04314 0.0302 0.9 VDD 148.783,214.800 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]
0.8349 0.0463 0.0188 0.9 VDD 147.793,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]
0.8426 0.05259 0.00483 0.9 VDD 178.483,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]
0.8431 0.05187 0.005032 0.9 VDD 181.633,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]
0.8443 0.05062 0.005032 0.9 VDD 181.633,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]
0.8451 0.05047 0.004444 0.9 VDD 179.383,195.216 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]
0.842 0.05273 0.005287 0.9 VDD 179.833,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]
0.8449 0.0511 0.003988 0.9 VDD 178.123,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]
0.8411 0.05298 0.005948 0.9 VDD 180.823,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]
0.8416 0.05276 0.005613 0.9 VDD 180.013,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]
0.8475 0.05129 0.001252 0.9 VDD 148.873,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]
0.8301 0.05071 0.01921 0.9 VDD 146.893,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]
0.8304 0.04991 0.01973 0.9 VDD 147.163,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]
0.832 0.05091 0.01705 0.9 VDD 149.233,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]
0.8301 0.05065 0.01924 0.9 VDD 146.983,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]
0.8479 0.05087 0.001252 0.9 VDD 148.873,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]
0.8292 0.05064 0.02019 0.9 VDD 149.323,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]
0.8334 0.05046 0.01617 0.9 VDD 146.713,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]
0.84 0.05336 0.006669 0.9 VDD 165.343,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]
0.8402 0.05433 0.005501 0.9 VDD 165.253,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]
0.8388 0.05425 0.006932 0.9 VDD 165.793,186.000 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]
0.8402 0.05437 0.005384 0.9 VDD 165.163,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]
0.8382 0.05479 0.007057 0.9 VDD 165.343,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]
0.841 0.05411 0.004852 0.9 VDD 165.253,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]
0.8397 0.05484 0.005501 0.9 VDD 165.253,184.848 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]
0.8405 0.05415 0.005384 0.9 VDD 165.163,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]
0.8382 0.04494 0.01687 0.9 VDD 157.153,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]
0.8154 0.04783 0.03679 0.9 VDD 157.243,206.160 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]
0.8235 0.04275 0.03377 0.9 VDD 156.253,214.800 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]
0.8391 0.04474 0.01615 0.9 VDD 156.793,207.888 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]
0.8447 0.04269 0.01266 0.9 VDD 156.433,215.376 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]
0.8278 0.04441 0.02777 0.9 VDD 156.883,211.344 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]
0.8229 0.04324 0.03384 0.9 VDD 156.883,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]
0.8408 0.04802 0.01119 0.9 VDD 156.883,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]
0.8491 0.04703 0.003905 0.9 VDD 173.893,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]
0.8486 0.04819 0.003176 0.9 VDD 173.893,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]
0.85 0.04614 0.003831 0.9 VDD 173.893,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]
0.8501 0.04447 0.00542 0.9 VDD 172.543,203.280 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]
0.8477 0.04663 0.005652 0.9 VDD 172.003,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]
0.8492 0.04732 0.003451 0.9 VDD 173.893,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]
0.8519 0.04468 0.003378 0.9 VDD 173.893,203.856 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]
0.8504 0.04565 0.003975 0.9 VDD 173.713,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]
0.8282 0.05357 0.01822 0.9 VDD 156.973,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]
0.8326 0.05207 0.01538 0.9 VDD 157.693,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]
0.8295 0.05259 0.01791 0.9 VDD 156.163,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]
0.8308 0.05357 0.01558 0.9 VDD 156.973,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]
0.8279 0.05201 0.02004 0.9 VDD 156.253,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]
0.8283 0.05197 0.01977 0.9 VDD 157.333,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]
0.8303 0.05226 0.01744 0.9 VDD 158.053,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]
0.8297 0.05256 0.01769 0.9 VDD 156.523,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]
0.8407 0.05478 0.004512 0.9 VDD 154.723,189.456 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]
0.8391 0.05641 0.00451 0.9 VDD 153.643,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]
0.8405 0.05519 0.004364 0.9 VDD 154.273,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]
0.8403 0.05599 0.003689 0.9 VDD 152.113,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]
0.8394 0.05536 0.005238 0.9 VDD 154.183,187.152 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]
0.8394 0.05597 0.004639 0.9 VDD 154.273,183.120 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]
0.8395 0.05583 0.004703 0.9 VDD 153.103,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]
0.84 0.05587 0.004158 0.9 VDD 153.643,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]
0.8158 0.04621 0.03803 0.9 VDD 152.203,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]
0.817 0.04536 0.03767 0.9 VDD 151.573,210.192 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]
0.8309 0.0446 0.02449 0.9 VDD 151.573,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]
0.8148 0.04594 0.03928 0.9 VDD 151.213,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]
0.8225 0.04416 0.03331 0.9 VDD 154.183,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]
0.8171 0.04396 0.03897 0.9 VDD 150.673,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]
0.8231 0.04456 0.03236 0.9 VDD 152.023,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]
0.8353 0.04816 0.01653 0.9 VDD 151.213,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]
0.8461 0.05087 0.00301 0.9 VDD 173.893,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]
0.8486 0.04819 0.0032 0.9 VDD 173.893,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]
0.8476 0.04985 0.002508 0.9 VDD 175.873,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]
0.848 0.04854 0.003434 0.9 VDD 172.453,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]
0.8474 0.04905 0.003577 0.9 VDD 172.723,194.640 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]
0.8495 0.04788 0.002653 0.9 VDD 173.893,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]
0.8468 0.0504 0.002826 0.9 VDD 173.893,191.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]
0.8466 0.04978 0.003625 0.9 VDD 172.633,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]
0.8446 0.05235 0.00304 0.9 VDD 153.823,191.184 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]
0.8442 0.05328 0.002477 0.9 VDD 148.873,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]
0.8447 0.05279 0.002542 0.9 VDD 151.033,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]
0.843 0.05428 0.002696 0.9 VDD 151.303,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]
0.843 0.05297 0.004007 0.9 VDD 154.273,192.336 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]
0.8413 0.05471 0.003962 0.9 VDD 153.283,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]
0.8416 0.05472 0.003672 0.9 VDD 153.373,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]
0.8442 0.05328 0.002473 0.9 VDD 148.873,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]
0.8378 0.05534 0.006855 0.9 VDD 158.953,187.728 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]
0.8377 0.05626 0.006022 0.9 VDD 160.213,184.272 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]
0.8394 0.05509 0.005539 0.9 VDD 159.223,188.880 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]
0.8379 0.05628 0.005856 0.9 VDD 160.123,183.696 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]
0.838 0.05512 0.006876 0.9 VDD 159.043,188.304 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]
0.839 0.05565 0.00537 0.9 VDD 160.033,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]
0.8357 0.05679 0.007504 0.9 VDD 159.673,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]
0.8401 0.05455 0.005376 0.9 VDD 159.943,180.816 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]
0.8379 0.04886 0.01322 0.9 VDD 152.653,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]
0.8392 0.04843 0.01239 0.9 VDD 154.633,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]
0.8362 0.04566 0.01815 0.9 VDD 154.093,208.464 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]
0.8156 0.04823 0.03617 0.9 VDD 154.543,206.736 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]
0.8365 0.04571 0.01778 0.9 VDD 155.173,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]
0.8374 0.0488 0.01379 0.9 VDD 150.763,205.584 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]
0.815 0.04585 0.03913 0.9 VDD 154.633,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]
0.8375 0.04864 0.01388 0.9 VDD 150.313,205.008 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]
0.8478 0.04828 0.0039 0.9 VDD 179.653,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]
0.8479 0.04919 0.002924 0.9 VDD 177.223,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]
0.8482 0.04835 0.003496 0.9 VDD 178.753,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]
0.8504 0.0466 0.00304 0.9 VDD 177.763,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]
0.848 0.04833 0.003696 0.9 VDD 178.573,199.824 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]
0.8484 0.04816 0.003462 0.9 VDD 177.763,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]
0.8502 0.04661 0.003173 0.9 VDD 177.943,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]
0.8502 0.0465 0.003251 0.9 VDD 179.833,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]
0.8271 0.05339 0.01949 0.9 VDD 153.013,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]
0.8282 0.05136 0.02045 0.9 VDD 152.023,200.400 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]
0.8294 0.05252 0.01812 0.9 VDD 154.273,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]
0.8307 0.05305 0.0163 0.9 VDD 151.753,199.248 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]
0.8301 0.05178 0.01811 0.9 VDD 154.633,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]
0.8296 0.05337 0.017 0.9 VDD 153.373,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]
0.828 0.05153 0.02043 0.9 VDD 153.283,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]
0.8303 0.05185 0.01786 0.9 VDD 151.663,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]
0.8373 0.05656 0.00612 0.9 VDD 156.883,186.576 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]
0.8395 0.05586 0.004684 0.9 VDD 155.443,181.968 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]
0.8438 0.0536 0.00264 0.9 VDD 155.353,179.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]
0.8388 0.05613 0.005117 0.9 VDD 157.693,182.544 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]
0.8437 0.05348 0.002844 0.9 VDD 157.873,179.088 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]
0.8388 0.05588 0.00528 0.9 VDD 157.513,181.392 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]
0.836 0.05684 0.007193 0.9 VDD 157.783,185.424 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]
0.8434 0.05359 0.003039 0.9 VDD 155.173,179.664 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]
0.835 0.04617 0.0188 0.9 VDD 147.793,209.040 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]
0.8192 0.04611 0.03467 0.9 VDD 147.433,209.616 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]
0.8315 0.04449 0.024 0.9 VDD 149.503,213.648 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]
0.8161 0.04579 0.0381 0.9 VDD 149.323,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]
0.8194 0.04398 0.03657 0.9 VDD 147.163,212.496 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]
0.8179 0.04529 0.03679 0.9 VDD 147.433,211.920 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]
0.8269 0.04401 0.02913 0.9 VDD 147.433,214.224 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]
0.8361 0.04762 0.01632 0.9 VDD 148.603,207.312 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]
0.8421 0.05188 0.006049 0.9 VDD 181.723,194.064 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]
0.8455 0.05063 0.003908 0.9 VDD 181.543,195.792 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]
0.8478 0.0486 0.003614 0.9 VDD 181.453,196.944 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]
0.8484 0.04852 0.003083 0.9 VDD 177.493,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]
0.8411 0.05289 0.006049 0.9 VDD 181.723,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]
0.8478 0.04866 0.003587 0.9 VDD 179.473,196.368 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]
0.8408 0.05288 0.006287 0.9 VDD 181.903,192.912 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]
0.8435 0.05221 0.004333 0.9 VDD 177.943,193.488 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]
0.8278 0.05252 0.01973 0.9 VDD 150.583,198.096 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]
0.8286 0.05184 0.01961 0.9 VDD 149.053,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]
0.8303 0.0498 0.01989 0.9 VDD 147.703,200.976 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]
0.8301 0.05272 0.01713 0.9 VDD 151.123,197.520 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]
0.8323 0.05032 0.01736 0.9 VDD 149.143,201.552 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]
0.8275 0.05278 0.01972 0.9 VDD 151.033,198.672 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]
0.8309 0.05086 0.01824 0.9 VDD 149.503,202.704 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]
0.8329 0.05006 0.01702 0.9 VDD 147.973,202.128 peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]
0.8461 0.04986 0.004066 0.9 VDD 170.923,188.880 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]
0.8457 0.05093 0.003397 0.9 VDD 168.493,190.032 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]
0.8432 0.05109 0.005753 0.9 VDD 168.763,188.304 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]
0.8426 0.05174 0.005645 0.9 VDD 168.493,187.152 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]
0.8401 0.05377 0.006129 0.9 VDD 166.603,186.576 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]
0.842 0.05204 0.006002 0.9 VDD 167.953,187.728 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]
0.8411 0.05285 0.006084 0.9 VDD 168.043,186.000 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]
0.8446 0.05074 0.004704 0.9 VDD 168.853,189.456 peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]
0.8434 0.05145 0.005194 0.9 VDD 179.833,190.032 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]
0.8426 0.05226 0.00515 0.9 VDD 179.743,190.608 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]
0.846 0.05098 0.003028 0.9 VDD 177.763,188.304 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]
0.8447 0.05124 0.004012 0.9 VDD 177.673,190.032 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]
0.8461 0.05099 0.002935 0.9 VDD 176.503,189.456 peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]
0.8473 0.05002 0.002685 0.9 VDD 172.993,190.608 peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg
0.8419 0.05397 0.004133 0.9 VDD 160.303,190.032 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]
0.8409 0.05326 0.005791 0.9 VDD 162.643,189.456 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]
0.8438 0.0521 0.0041 0.9 VDD 158.413,190.608 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]
0.8442 0.05167 0.004081 0.9 VDD 161.653,190.608 peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]
0.8447 0.05145 0.003865 0.9 VDD 179.968,189.456 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U3
0.8447 0.05183 0.003516 0.9 VDD 178.348,191.184 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U4
0.8442 0.05169 0.004136 0.9 VDD 177.898,190.608 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U5
0.8457 0.05126 0.002991 0.9 VDD 176.548,191.184 peripherals_i/apb_uart_i/UART_TXFF/DP_OP_21J5_122_2544/U6
0.8398 0.05415 0.006017 0.9 VDD 160.753,193.488 peripherals_i/apb_uart_i/UART_TXFF/U37
0.8439 0.05183 0.004319 0.9 VDD 160.483,191.184 peripherals_i/apb_uart_i/UART_TXFF/U38
0.8455 0.05122 0.003249 0.9 VDD 176.413,190.608 peripherals_i/apb_uart_i/UART_TXFF/U39
0.8409 0.05366 0.005393 0.9 VDD 157.558,194.064 peripherals_i/apb_uart_i/UART_TXFF/U40
0.8398 0.0543 0.005919 0.9 VDD 159.988,193.488 peripherals_i/apb_uart_i/UART_TXFF/U42
0.8467 0.05022 0.003106 0.9 VDD 173.128,188.880 peripherals_i/apb_uart_i/UART_TXFF/U43
0.8474 0.04965 0.002925 0.9 VDD 171.508,190.032 peripherals_i/apb_uart_i/UART_TXFF/U44
0.8439 0.05194 0.004122 0.9 VDD 159.628,190.608 peripherals_i/apb_uart_i/UART_TXFF/U47
0.844 0.05189 0.004128 0.9 VDD 160.033,190.608 peripherals_i/apb_uart_i/UART_TXFF/U48
0.8422 0.05275 0.005017 0.9 VDD 158.008,192.336 peripherals_i/apb_uart_i/UART_TXFF/U49
0.8433 0.05273 0.00394 0.9 VDD 158.233,191.760 peripherals_i/apb_uart_i/UART_TXFF/U50
0.8433 0.05269 0.004024 0.9 VDD 158.728,191.760 peripherals_i/apb_uart_i/UART_TXFF/U51
0.8405 0.05456 0.004898 0.9 VDD 157.558,192.912 peripherals_i/apb_uart_i/UART_TXFF/U52
0.8399 0.0545 0.005556 0.9 VDD 158.233,193.488 peripherals_i/apb_uart_i/UART_TXFF/U53
0.8399 0.05447 0.00563 0.9 VDD 158.548,193.488 peripherals_i/apb_uart_i/UART_TXFF/U54
0.8398 0.05443 0.005734 0.9 VDD 158.998,193.488 peripherals_i/apb_uart_i/UART_TXFF/U56
0.8439 0.05198 0.004131 0.9 VDD 159.358,191.184 peripherals_i/apb_uart_i/UART_TXFF/U58
0.8439 0.05188 0.004259 0.9 VDD 160.123,191.184 peripherals_i/apb_uart_i/UART_TXFF/U59
0.8439 0.0515 0.004634 0.9 VDD 162.508,191.184 peripherals_i/apb_uart_i/UART_TXFF/U60
0.8439 0.05134 0.004738 0.9 VDD 163.273,191.184 peripherals_i/apb_uart_i/UART_TXFF/U62
0.844 0.05123 0.004762 0.9 VDD 163.768,191.184 peripherals_i/apb_uart_i/UART_TXFF/U63
0.844 0.05216 0.003822 0.9 VDD 157.558,191.184 peripherals_i/apb_uart_i/UART_TXFF/U64
0.8423 0.05277 0.004922 0.9 VDD 157.648,192.336 peripherals_i/apb_uart_i/UART_TXFF/U65
0.844 0.05219 0.003766 0.9 VDD 157.243,191.184 peripherals_i/apb_uart_i/UART_TXFF/U66
0.8439 0.05209 0.003978 0.9 VDD 158.458,191.184 peripherals_i/apb_uart_i/UART_TXFF/U67
0.842 0.05261 0.005403 0.9 VDD 165.748,188.880 peripherals_i/apb_uart_i/UART_TXFF/U68
0.8432 0.05173 0.005051 0.9 VDD 167.503,188.880 peripherals_i/apb_uart_i/UART_TXFF/U69
0.8421 0.0527 0.005193 0.9 VDD 158.683,192.336 peripherals_i/apb_uart_i/UART_TXFF/U70
0.8419 0.05253 0.005609 0.9 VDD 160.753,192.336 peripherals_i/apb_uart_i/UART_TXFF/U71
0.8443 0.05095 0.004796 0.9 VDD 165.028,191.184 peripherals_i/apb_uart_i/UART_TXFF/U72
0.8438 0.05177 0.004392 0.9 VDD 160.933,191.184 peripherals_i/apb_uart_i/UART_TXFF/U73
0.8431 0.05247 0.004472 0.9 VDD 161.428,191.760 peripherals_i/apb_uart_i/UART_TXFF/U74
0.8438 0.05171 0.004458 0.9 VDD 161.338,191.184 peripherals_i/apb_uart_i/UART_TXFF/U75
0.842 0.05263 0.005403 0.9 VDD 159.493,192.336 peripherals_i/apb_uart_i/UART_TXFF/U76
0.8432 0.0526 0.004221 0.9 VDD 159.898,191.760 peripherals_i/apb_uart_i/UART_TXFF/U77
0.8431 0.05254 0.004341 0.9 VDD 160.618,191.760 peripherals_i/apb_uart_i/UART_TXFF/U78
0.8476 0.04928 0.003081 0.9 VDD 170.518,190.608 peripherals_i/apb_uart_i/UART_TXFF/U79
0.8433 0.0519 0.004788 0.9 VDD 164.668,191.760 peripherals_i/apb_uart_i/UART_TXFF/U81
0.8427 0.05167 0.005634 0.9 VDD 165.343,192.336 peripherals_i/apb_uart_i/UART_TXFF/U82
0.8429 0.05318 0.003969 0.9 VDD 162.868,190.032 peripherals_i/apb_uart_i/UART_TXFF/U84
0.8432 0.0529 0.003897 0.9 VDD 163.633,190.032 peripherals_i/apb_uart_i/UART_TXFF/U85
0.8418 0.05279 0.005458 0.9 VDD 165.388,188.880 peripherals_i/apb_uart_i/UART_TXFF/U86
0.8393 0.05386 0.006858 0.9 VDD 164.128,187.728 peripherals_i/apb_uart_i/UART_TXFF/U87
0.8444 0.05084 0.004806 0.9 VDD 165.523,191.184 peripherals_i/apb_uart_i/UART_TXFF/U88
0.8457 0.05068 0.003636 0.9 VDD 166.198,190.608 peripherals_i/apb_uart_i/UART_TXFF/U89
0.8416 0.05211 0.006313 0.9 VDD 166.738,188.304 peripherals_i/apb_uart_i/UART_TXFF/U90
0.8412 0.05234 0.006429 0.9 VDD 166.288,188.304 peripherals_i/apb_uart_i/UART_TXFF/U91
0.8424 0.05281 0.004791 0.9 VDD 157.153,192.336 peripherals_i/apb_uart_i/UART_TXFF/U92
0.8415 0.05457 0.003946 0.9 VDD 157.063,190.032 peripherals_i/apb_uart_i/UART_TXFF/U94
0.8435 0.05282 0.003724 0.9 VDD 157.018,191.760 peripherals_i/apb_uart_i/UART_TXFF/U95
0.8406 0.05459 0.004803 0.9 VDD 157.198,192.912 peripherals_i/apb_uart_i/UART_TXFF/U96
0.8415 0.05461 0.003899 0.9 VDD 156.703,190.032 peripherals_i/apb_uart_i/UART_TXFF/U97
0.8434 0.05271 0.003888 0.9 VDD 145.993,182.544 peripherals_i/apb_uart_i/UART_TXFF/U98
0.8434 0.05276 0.00387 0.9 VDD 157.828,191.760 peripherals_i/apb_uart_i/UART_TXFF/U99
0.8436 0.05287 0.003555 0.9 VDD 156.163,191.760 peripherals_i/apb_uart_i/UART_TXFF/U100
0.8434 0.05279 0.00379 0.9 VDD 157.378,191.760 peripherals_i/apb_uart_i/UART_TXFF/U101
0.8436 0.05289 0.00348 0.9 VDD 155.803,191.760 peripherals_i/apb_uart_i/UART_TXFF/U102
0.8421 0.05383 0.004021 0.9 VDD 142.393,183.696 peripherals_i/apb_uart_i/UART_TXFF/U103
0.8443 0.05227 0.00348 0.9 VDD 155.803,191.184 peripherals_i/apb_uart_i/UART_TXFF/U105
0.8408 0.05466 0.004584 0.9 VDD 156.388,192.912 peripherals_i/apb_uart_i/UART_TXFF/U106
0.8441 0.05223 0.003628 0.9 VDD 156.523,191.184 peripherals_i/apb_uart_i/UART_TXFF/U107
0.8432 0.05343 0.003408 0.9 VDD 147.433,182.544 peripherals_i/apb_uart_i/UART_TXFF/U108
0.844 0.05214 0.003886 0.9 VDD 157.918,191.184 peripherals_i/apb_uart_i/UART_TXFF/U109
0.8441 0.05221 0.003698 0.9 VDD 156.883,191.184 peripherals_i/apb_uart_i/UART_TXFF/U110
0.8408 0.05556 0.003665 0.9 VDD 152.383,182.544 peripherals_i/apb_uart_i/UART_TXFF/U111
0.844 0.05272 0.003293 0.9 VDD 146.128,183.120 peripherals_i/apb_uart_i/UART_TXFF/U112
0.844 0.05179 0.004259 0.9 VDD 158.998,195.216 peripherals_i/apb_uart_i/UART_TXFF/U113
0.8437 0.05178 0.004551 0.9 VDD 159.223,195.792 peripherals_i/apb_uart_i/UART_TXFF/U114
0.8447 0.05075 0.004551 0.9 VDD 159.223,196.368 peripherals_i/apb_uart_i/UART_TXFF/U115
0.8452 0.04936 0.005424 0.9 VDD 166.513,196.368 peripherals_i/apb_uart_i/UART_TXFF/U116
0.8438 0.05177 0.004402 0.9 VDD 159.493,195.216 peripherals_i/apb_uart_i/UART_TXFF/U117
0.8436 0.05177 0.004682 0.9 VDD 159.583,195.792 peripherals_i/apb_uart_i/UART_TXFF/U118
0.8489 0.04722 0.003833 0.9 VDD 171.553,196.368 peripherals_i/apb_uart_i/UART_TXFF/U119
0.8337 0.05073 0.01557 0.9 VDD 159.583,196.944 peripherals_i/apb_uart_i/UART_TXFF/U120
0.8305 0.05377 0.0157 0.9 VDD 159.313,197.520 peripherals_i/apb_uart_i/UART_TXFF/U121
0.8379 0.05001 0.01213 0.9 VDD 165.613,198.672 peripherals_i/apb_uart_i/UART_TXFF/U122
0.8308 0.05365 0.01553 0.9 VDD 159.673,197.520 peripherals_i/apb_uart_i/UART_TXFF/U123
0.8311 0.05353 0.01534 0.9 VDD 160.033,197.520 peripherals_i/apb_uart_i/UART_TXFF/U124
0.8416 0.04882 0.009569 0.9 VDD 167.503,199.248 peripherals_i/apb_uart_i/UART_TXFF/U125
0.8386 0.05037 0.01099 0.9 VDD 166.468,197.520 peripherals_i/apb_uart_i/UART_TXFF/U126
0.8441 0.0518 0.004101 0.9 VDD 158.458,195.216 peripherals_i/apb_uart_i/UART_TXFF/U127
0.832 0.05092 0.01704 0.9 VDD 152.653,196.944 peripherals_i/apb_uart_i/UART_TXFF/U128
0.8467 0.05092 0.00239 0.9 VDD 153.643,196.368 peripherals_i/apb_uart_i/UART_TXFF/U129
0.8379 0.04616 0.01594 0.9 VDD 146.443,207.888 peripherals_i/apb_uart_i/UART_TXFF/U130
0.8451 0.05186 0.003035 0.9 VDD 154.993,195.216 peripherals_i/apb_uart_i/UART_TXFF/U131
0.8458 0.05184 0.00239 0.9 VDD 153.643,195.792 peripherals_i/apb_uart_i/UART_TXFF/U132
0.8324 0.04649 0.02109 0.9 VDD 141.943,211.344 peripherals_i/apb_uart_i/UART_TXFF/U133
0.8324 0.05089 0.0167 0.9 VDD 155.173,196.944 peripherals_i/apb_uart_i/UART_TXFF/U134
0.8296 0.05371 0.01667 0.9 VDD 155.353,197.520 peripherals_i/apb_uart_i/UART_TXFF/U135
0.8314 0.04511 0.02346 0.9 VDD 145.273,211.344 peripherals_i/apb_uart_i/UART_TXFF/U136
0.8299 0.05387 0.01627 0.9 VDD 157.513,197.520 peripherals_i/apb_uart_i/UART_TXFF/U137
0.8298 0.05383 0.01639 0.9 VDD 156.883,197.520 peripherals_i/apb_uart_i/UART_TXFF/U138
0.8356 0.04869 0.01574 0.9 VDD 138.433,208.464 peripherals_i/apb_uart_i/UART_TXFF/U139
0.8354 0.04621 0.01842 0.9 VDD 145.858,208.464 peripherals_i/apb_uart_i/UART_TXFF/U140
0.8422 0.05368 0.004101 0.9 VDD 158.458,194.640 peripherals_i/apb_uart_i/UART_TXFF/U141
0.8461 0.05181 0.002051 0.9 VDD 152.833,195.792 peripherals_i/apb_uart_i/UART_TXFF/U142
0.847 0.05092 0.002051 0.9 VDD 152.833,196.368 peripherals_i/apb_uart_i/UART_TXFF/U143
0.8338 0.0508 0.01544 0.9 VDD 142.753,199.824 peripherals_i/apb_uart_i/UART_TXFF/U144
0.845 0.05186 0.003149 0.9 VDD 155.353,195.216 peripherals_i/apb_uart_i/UART_TXFF/U145
0.8454 0.05185 0.0028 0.9 VDD 154.273,195.216 peripherals_i/apb_uart_i/UART_TXFF/U146
0.8436 0.05297 0.003423 0.9 VDD 142.213,194.640 peripherals_i/apb_uart_i/UART_TXFF/U147
0.8453 0.05186 0.002863 0.9 VDD 154.813,195.792 peripherals_i/apb_uart_i/UART_TXFF/U148
0.8451 0.05186 0.003006 0.9 VDD 155.173,195.792 peripherals_i/apb_uart_i/UART_TXFF/U149
0.8354 0.05231 0.01226 0.9 VDD 136.813,197.520 peripherals_i/apb_uart_i/UART_TXFF/U150
0.8299 0.05389 0.0162 0.9 VDD 157.873,197.520 peripherals_i/apb_uart_i/UART_TXFF/U151
0.8279 0.05383 0.01826 0.9 VDD 156.883,198.096 peripherals_i/apb_uart_i/UART_TXFF/U152
0.8339 0.052 0.01412 0.9 VDD 137.353,200.400 peripherals_i/apb_uart_i/UART_TXFF/U153
0.8316 0.05211 0.01632 0.9 VDD 140.998,198.096 peripherals_i/apb_uart_i/UART_TXFF/U154
0.8329 0.05047 0.01665 0.9 VDD 146.488,197.520 peripherals_i/apb_uart_i/UART_TXFF/U155
0.839 0.05586 0.005117 0.9 VDD 157.693,181.968 peripherals_i/apb_uart_i/UART_TXFF/U156
0.8385 0.05659 0.004936 0.9 VDD 155.443,183.696 peripherals_i/apb_uart_i/UART_TXFF/U157
0.839 0.05572 0.005257 0.9 VDD 159.223,181.968 peripherals_i/apb_uart_i/UART_TXFF/U158
0.8401 0.05476 0.005172 0.9 VDD 163.453,182.544 peripherals_i/apb_uart_i/UART_TXFF/U159
0.8388 0.05593 0.005237 0.9 VDD 158.998,182.544 peripherals_i/apb_uart_i/UART_TXFF/U160
0.8486 0.04857 0.002865 0.9 VDD 178.213,196.944 peripherals_i/apb_uart_i/UART_TXFF/U161
0.8496 0.04814 0.002262 0.9 VDD 175.333,196.368 peripherals_i/apb_uart_i/UART_TXFF/U162
0.848 0.04825 0.003782 0.9 VDD 180.553,198.672 peripherals_i/apb_uart_i/UART_TXFF/U163
0.8492 0.04863 0.002178 0.9 VDD 175.333,198.096 peripherals_i/apb_uart_i/UART_TXFF/U164
0.8491 0.04867 0.002192 0.9 VDD 175.468,197.520 peripherals_i/apb_uart_i/UART_TXFF/U165
0.8195 0.04523 0.03524 0.9 VDD 148.153,210.192 peripherals_i/apb_uart_i/UART_TXFF/U166
0.8317 0.04389 0.0244 0.9 VDD 151.213,213.072 peripherals_i/apb_uart_i/UART_TXFF/U167
0.8373 0.04618 0.01653 0.9 VDD 151.393,207.888 peripherals_i/apb_uart_i/UART_TXFF/U168
0.8284 0.04388 0.02777 0.9 VDD 157.153,210.768 peripherals_i/apb_uart_i/UART_TXFF/U169
0.8284 0.04536 0.0262 0.9 VDD 150.448,210.768 peripherals_i/apb_uart_i/UART_TXFF/U170
0.8474 0.05092 0.001663 0.9 VDD 151.933,196.368 peripherals_i/apb_uart_i/UART_TXFF/U171
0.8455 0.05185 0.002609 0.9 VDD 154.183,195.792 peripherals_i/apb_uart_i/UART_TXFF/U172
0.8323 0.0509 0.01684 0.9 VDD 154.363,196.944 peripherals_i/apb_uart_i/UART_TXFF/U173
0.8284 0.05204 0.01951 0.9 VDD 158.053,200.400 peripherals_i/apb_uart_i/UART_TXFF/U174
0.8464 0.0509 0.002664 0.9 VDD 154.318,196.368 peripherals_i/apb_uart_i/UART_TXFF/U175
0.8449 0.05077 0.004366 0.9 VDD 158.728,196.368 peripherals_i/apb_uart_i/UART_TXFF/U176
0.8423 0.05368 0.00402 0.9 VDD 158.188,194.640 peripherals_i/apb_uart_i/UART_TXFF/U177
0.8441 0.05181 0.004112 0.9 VDD 158.053,195.792 peripherals_i/apb_uart_i/UART_TXFF/U178
0.844 0.05234 0.003655 0.9 VDD 146.263,188.880 peripherals_i/apb_uart_i/UART_TXFF/U179
0.8396 0.05446 0.005949 0.9 VDD 141.313,187.728 peripherals_i/apb_uart_i/UART_TXFF/U180
0.8442 0.05383 0.001921 0.9 VDD 149.863,190.032 peripherals_i/apb_uart_i/UART_TXFF/U181
0.8413 0.05495 0.003784 0.9 VDD 152.923,188.880 peripherals_i/apb_uart_i/UART_TXFF/U182
0.8441 0.05249 0.003377 0.9 VDD 147.028,189.456 peripherals_i/apb_uart_i/UART_TXFF/U183
0.8433 0.05112 0.005591 0.9 VDD 163.813,195.792 peripherals_i/apb_uart_i/UART_TXFF/U184
0.8403 0.04915 0.01054 0.9 VDD 166.963,196.944 peripherals_i/apb_uart_i/UART_TXFF/U185
0.8337 0.05099 0.01528 0.9 VDD 162.823,201.552 peripherals_i/apb_uart_i/UART_TXFF/U186
0.8435 0.04774 0.008727 0.9 VDD 168.583,199.824 peripherals_i/apb_uart_i/UART_TXFF/U187
0.8339 0.05164 0.01449 0.9 VDD 162.778,198.672 peripherals_i/apb_uart_i/UART_TXFF/U188
0.8334 0.04878 0.0178 0.9 VDD 147.253,203.280 peripherals_i/apb_uart_i/UART_TXFF/U189
0.8235 0.04823 0.0283 0.9 VDD 141.043,209.616 peripherals_i/apb_uart_i/UART_TXFF/U190
0.8218 0.04471 0.03348 0.9 VDD 144.013,212.496 peripherals_i/apb_uart_i/UART_TXFF/U191
0.8277 0.04961 0.02264 0.9 VDD 138.433,206.160 peripherals_i/apb_uart_i/UART_TXFF/U192
0.8243 0.04795 0.02779 0.9 VDD 142.708,206.736 peripherals_i/apb_uart_i/UART_TXFF/U193
0.8451 0.05175 0.003103 0.9 VDD 141.853,196.368 peripherals_i/apb_uart_i/UART_TXFF/U194
0.8428 0.05353 0.003653 0.9 VDD 140.413,194.640 peripherals_i/apb_uart_i/UART_TXFF/U195
0.8438 0.05283 0.003357 0.9 VDD 136.453,195.792 peripherals_i/apb_uart_i/UART_TXFF/U196
0.8333 0.05215 0.01452 0.9 VDD 138.523,198.672 peripherals_i/apb_uart_i/UART_TXFF/U197
0.8447 0.05206 0.003232 0.9 VDD 140.548,196.368 peripherals_i/apb_uart_i/UART_TXFF/U198
0.8474 0.05094 0.001704 0.9 VDD 147.388,195.792 peripherals_i/apb_uart_i/UART_TXFF/U199
0.8419 0.05503 0.003092 0.9 VDD 156.703,180.240 peripherals_i/apb_uart_i/UART_TXFF/U200
0.84 0.05522 0.004762 0.9 VDD 155.803,188.880 peripherals_i/apb_uart_i/UART_TXFF/U201
0.8403 0.05419 0.005539 0.9 VDD 159.223,189.456 peripherals_i/apb_uart_i/UART_TXFF/U202
0.8396 0.0538 0.006563 0.9 VDD 164.263,187.152 peripherals_i/apb_uart_i/UART_TXFF/U203
0.8388 0.0552 0.006009 0.9 VDD 156.478,188.304 peripherals_i/apb_uart_i/UART_TXFF/U204
0.8481 0.04865 0.003255 0.9 VDD 179.833,196.944 peripherals_i/apb_uart_i/UART_TXFF/U205
0.8484 0.04937 0.002191 0.9 VDD 174.613,195.792 peripherals_i/apb_uart_i/UART_TXFF/U206
0.8477 0.04834 0.003916 0.9 VDD 179.833,199.824 peripherals_i/apb_uart_i/UART_TXFF/U207
0.8509 0.04647 0.002668 0.9 VDD 175.693,200.976 peripherals_i/apb_uart_i/UART_TXFF/U208
0.8488 0.04886 0.002349 0.9 VDD 176.098,197.520 peripherals_i/apb_uart_i/UART_TXFF/U209
0.8319 0.04397 0.02414 0.9 VDD 150.133,213.072 peripherals_i/apb_uart_i/UART_TXFF/U210
0.8166 0.04381 0.0396 0.9 VDD 151.933,212.496 peripherals_i/apb_uart_i/UART_TXFF/U211
0.8162 0.04335 0.04046 0.9 VDD 154.453,212.496 peripherals_i/apb_uart_i/UART_TXFF/U212
0.8319 0.04319 0.02491 0.9 VDD 155.083,213.072 peripherals_i/apb_uart_i/UART_TXFF/U213
0.8317 0.04364 0.02469 0.9 VDD 153.238,213.072 peripherals_i/apb_uart_i/UART_TXFF/U214
0.8324 0.05137 0.01621 0.9 VDD 148.243,199.248 peripherals_i/apb_uart_i/UART_TXFF/U215
0.8438 0.05304 0.003151 0.9 VDD 152.023,194.064 peripherals_i/apb_uart_i/UART_TXFF/U216
0.828 0.05173 0.02029 0.9 VDD 154.363,200.400 peripherals_i/apb_uart_i/UART_TXFF/U217
0.8308 0.05192 0.01728 0.9 VDD 158.503,201.552 peripherals_i/apb_uart_i/UART_TXFF/U218
0.828 0.05157 0.02043 0.9 VDD 153.328,200.400 peripherals_i/apb_uart_i/UART_TXFF/U219
0.8297 0.05377 0.01653 0.9 VDD 156.118,197.520 peripherals_i/apb_uart_i/UART_TXFF/U220
0.8448 0.05185 0.00339 0.9 VDD 156.163,195.792 peripherals_i/apb_uart_i/UART_TXFF/U221
0.8431 0.05263 0.004264 0.9 VDD 146.263,186.576 peripherals_i/apb_uart_i/UART_TXFF/U222
0.8395 0.05448 0.006041 0.9 VDD 141.313,186.576 peripherals_i/apb_uart_i/UART_TXFF/U223
0.8429 0.05339 0.003703 0.9 VDD 147.433,186.576 peripherals_i/apb_uart_i/UART_TXFF/U224
0.8403 0.05555 0.004182 0.9 VDD 152.293,186.000 peripherals_i/apb_uart_i/UART_TXFF/U225
0.843 0.05301 0.003984 0.9 VDD 146.848,186.576 peripherals_i/apb_uart_i/UART_TXFF/U226
0.8449 0.0496 0.0055 0.9 VDD 165.973,196.368 peripherals_i/apb_uart_i/UART_TXFF/U227
0.8456 0.04911 0.005338 0.9 VDD 167.053,196.368 peripherals_i/apb_uart_i/UART_TXFF/U228
0.839 0.04979 0.01122 0.9 VDD 165.163,199.824 peripherals_i/apb_uart_i/UART_TXFF/U229
0.8475 0.04484 0.007639 0.9 VDD 170.563,202.704 peripherals_i/apb_uart_i/UART_TXFF/U230
0.8393 0.04995 0.01073 0.9 VDD 167.098,198.096 peripherals_i/apb_uart_i/UART_TXFF/U231
0.8342 0.04824 0.01756 0.9 VDD 145.093,204.432 peripherals_i/apb_uart_i/UART_TXFF/U232
0.8231 0.04804 0.0289 0.9 VDD 141.583,209.616 peripherals_i/apb_uart_i/UART_TXFF/U233
0.8231 0.046 0.03094 0.9 VDD 143.473,210.192 peripherals_i/apb_uart_i/UART_TXFF/U234
0.8343 0.04961 0.01612 0.9 VDD 141.583,204.432 peripherals_i/apb_uart_i/UART_TXFF/U235
0.8376 0.04922 0.01314 0.9 VDD 142.798,205.008 peripherals_i/apb_uart_i/UART_TXFF/U236
0.8315 0.0509 0.01765 0.9 VDD 142.483,200.400 peripherals_i/apb_uart_i/UART_TXFF/U237
0.8398 0.05398 0.006238 0.9 VDD 140.593,193.488 peripherals_i/apb_uart_i/UART_TXFF/U238
0.8442 0.05254 0.003283 0.9 VDD 139.963,195.792 peripherals_i/apb_uart_i/UART_TXFF/U239
0.8326 0.05177 0.0156 0.9 VDD 139.333,200.400 peripherals_i/apb_uart_i/UART_TXFF/U240
0.8332 0.05222 0.01455 0.9 VDD 140.278,197.520 peripherals_i/apb_uart_i/UART_TXFF/U241
0.8326 0.05057 0.01678 0.9 VDD 147.388,196.944 peripherals_i/apb_uart_i/UART_TXFF/U242
0.838 0.05658 0.005431 0.9 VDD 157.423,183.696 peripherals_i/apb_uart_i/UART_TXFF/U243
0.8393 0.05624 0.004471 0.9 VDD 153.553,184.848 peripherals_i/apb_uart_i/UART_TXFF/U244
0.8384 0.05591 0.005712 0.9 VDD 159.133,183.120 peripherals_i/apb_uart_i/UART_TXFF/U245
0.8393 0.05495 0.005742 0.9 VDD 163.813,184.272 peripherals_i/apb_uart_i/UART_TXFF/U246
0.8379 0.05647 0.005626 0.9 VDD 158.548,183.696 peripherals_i/apb_uart_i/UART_TXFF/U247
0.8489 0.04847 0.002625 0.9 VDD 177.223,196.944 peripherals_i/apb_uart_i/UART_TXFF/U248
0.8476 0.04745 0.004914 0.9 VDD 172.363,196.944 peripherals_i/apb_uart_i/UART_TXFF/U249
0.8504 0.04665 0.002995 0.9 VDD 177.493,201.552 peripherals_i/apb_uart_i/UART_TXFF/U250
0.849 0.04484 0.006127 0.9 VDD 171.913,202.704 peripherals_i/apb_uart_i/UART_TXFF/U251
0.8478 0.04754 0.004663 0.9 VDD 172.588,197.520 peripherals_i/apb_uart_i/UART_TXFF/U252
0.8289 0.04536 0.02574 0.9 VDD 149.413,210.768 peripherals_i/apb_uart_i/UART_TXFF/U253
0.8271 0.04572 0.02719 0.9 VDD 153.103,211.344 peripherals_i/apb_uart_i/UART_TXFF/U254
0.8385 0.04517 0.01633 0.9 VDD 155.533,207.888 peripherals_i/apb_uart_i/UART_TXFF/U255
0.8401 0.0442 0.01573 0.9 VDD 157.963,207.888 peripherals_i/apb_uart_i/UART_TXFF/U256
0.8371 0.04522 0.01768 0.9 VDD 155.398,208.464 peripherals_i/apb_uart_i/UART_TXFF/U257
0.832 0.05092 0.01712 0.9 VDD 150.943,196.944 peripherals_i/apb_uart_i/UART_TXFF/U258
0.8467 0.05161 0.001649 0.9 VDD 151.303,195.216 peripherals_i/apb_uart_i/UART_TXFF/U259
0.8272 0.05337 0.01941 0.9 VDD 153.373,198.096 peripherals_i/apb_uart_i/UART_TXFF/U260
0.8282 0.05388 0.01789 0.9 VDD 157.603,198.096 peripherals_i/apb_uart_i/UART_TXFF/U261
0.8321 0.05092 0.01698 0.9 VDD 153.508,196.944 peripherals_i/apb_uart_i/UART_TXFF/U262
0.8332 0.05077 0.01603 0.9 VDD 158.638,196.944 peripherals_i/apb_uart_i/UART_TXFF/U263
0.8452 0.0508 0.00401 0.9 VDD 157.783,196.368 peripherals_i/apb_uart_i/UART_TXFF/U264
0.8449 0.05262 0.00245 0.9 VDD 145.273,180.240 peripherals_i/apb_uart_i/UART_TXFF/U265
0.8417 0.05411 0.004155 0.9 VDD 141.403,183.696 peripherals_i/apb_uart_i/UART_TXFF/U266
0.8438 0.05344 0.00276 0.9 VDD 147.793,181.392 peripherals_i/apb_uart_i/UART_TXFF/U267
0.8403 0.05554 0.004183 0.9 VDD 153.643,181.392 peripherals_i/apb_uart_i/UART_TXFF/U268
0.8434 0.05258 0.003992 0.9 VDD 145.678,181.968 peripherals_i/apb_uart_i/UART_TXFF/U269
0.8444 0.05046 0.005165 0.9 VDD 166.063,195.216 peripherals_i/apb_uart_i/UART_TXFF/U270
0.8461 0.04922 0.004717 0.9 VDD 169.573,194.640 peripherals_i/apb_uart_i/UART_TXFF/U271
0.838 0.04881 0.01318 0.9 VDD 165.793,202.128 peripherals_i/apb_uart_i/UART_TXFF/U272
0.8389 0.04881 0.01226 0.9 VDD 165.793,202.704 peripherals_i/apb_uart_i/UART_TXFF/U273
0.8376 0.05066 0.01175 0.9 VDD 166.018,198.096 peripherals_i/apb_uart_i/UART_TXFF/U274
0.8339 0.04835 0.01774 0.9 VDD 145.723,203.856 peripherals_i/apb_uart_i/UART_TXFF/U275
0.8369 0.04806 0.01506 0.9 VDD 142.213,207.312 peripherals_i/apb_uart_i/UART_TXFF/U276
0.8233 0.04873 0.02794 0.9 VDD 142.843,206.160 peripherals_i/apb_uart_i/UART_TXFF/U277
0.8359 0.04979 0.01428 0.9 VDD 138.433,203.856 peripherals_i/apb_uart_i/UART_TXFF/U278
0.8342 0.04924 0.01658 0.9 VDD 142.528,203.856 peripherals_i/apb_uart_i/UART_TXFF/U279
0.8313 0.0507 0.01797 0.9 VDD 143.023,200.400 peripherals_i/apb_uart_i/UART_TXFF/U280
0.8453 0.05186 0.002876 0.9 VDD 143.023,195.792 peripherals_i/apb_uart_i/UART_TXFF/U281
0.8444 0.05231 0.003337 0.9 VDD 139.333,196.368 peripherals_i/apb_uart_i/UART_TXFF/U282
0.8323 0.05167 0.01604 0.9 VDD 139.963,200.400 peripherals_i/apb_uart_i/UART_TXFF/U283
0.8328 0.05131 0.0159 0.9 VDD 143.248,196.944 peripherals_i/apb_uart_i/UART_TXFF/U284
0.8473 0.05066 0.002055 0.9 VDD 146.218,195.792 peripherals_i/apb_uart_i/UART_TXFF/U285
0.8391 0.05587 0.004999 0.9 VDD 156.253,181.392 peripherals_i/apb_uart_i/UART_TXFF/U286
0.8389 0.05604 0.005027 0.9 VDD 155.803,183.120 peripherals_i/apb_uart_i/UART_TXFF/U287
0.8389 0.05584 0.005289 0.9 VDD 159.583,182.544 peripherals_i/apb_uart_i/UART_TXFF/U288
0.8397 0.05505 0.005263 0.9 VDD 162.643,182.544 peripherals_i/apb_uart_i/UART_TXFF/U289
0.8388 0.05607 0.005174 0.9 VDD 156.388,183.120 peripherals_i/apb_uart_i/UART_TXFF/U290
0.844 0.05146 0.004539 0.9 VDD 179.743,194.640 peripherals_i/apb_uart_i/UART_TXFF/U291
0.8471 0.05015 0.002704 0.9 VDD 175.333,194.064 peripherals_i/apb_uart_i/UART_TXFF/U292
0.8497 0.04675 0.003544 0.9 VDD 179.113,200.976 peripherals_i/apb_uart_i/UART_TXFF/U293
0.851 0.04629 0.002711 0.9 VDD 175.963,202.128 peripherals_i/apb_uart_i/UART_TXFF/U294
0.8491 0.04829 0.002621 0.9 VDD 176.188,196.368 peripherals_i/apb_uart_i/UART_TXFF/U295
0.82 0.04745 0.03258 0.9 VDD 148.063,206.736 peripherals_i/apb_uart_i/UART_TXFF/U296
0.8357 0.04791 0.01642 0.9 VDD 149.953,207.312 peripherals_i/apb_uart_i/UART_TXFF/U297
0.8378 0.04865 0.01355 0.9 VDD 151.573,205.008 peripherals_i/apb_uart_i/UART_TXFF/U298
0.8362 0.04778 0.01606 0.9 VDD 157.693,204.432 peripherals_i/apb_uart_i/UART_TXFF/U299
0.8331 0.04857 0.01832 0.9 VDD 149.818,204.432 peripherals_i/apb_uart_i/UART_TXFF/U300
0.8338 0.04997 0.01619 0.9 VDD 147.343,199.824 peripherals_i/apb_uart_i/UART_TXFF/U301
0.8453 0.05294 0.001766 0.9 VDD 151.573,194.640 peripherals_i/apb_uart_i/UART_TXFF/U302
0.8286 0.05096 0.02039 0.9 VDD 151.393,200.976 peripherals_i/apb_uart_i/UART_TXFF/U303
0.8288 0.05192 0.01932 0.9 VDD 158.593,200.976 peripherals_i/apb_uart_i/UART_TXFF/U304
0.8287 0.051 0.02032 0.9 VDD 150.718,200.400 peripherals_i/apb_uart_i/UART_TXFF/U305
0.8458 0.05086 0.003303 0.9 VDD 155.938,196.368 peripherals_i/apb_uart_i/UART_TXFF/U306
0.8455 0.05083 0.003667 0.9 VDD 156.883,196.368 peripherals_i/apb_uart_i/UART_TXFF/U307
0.8431 0.05241 0.004521 0.9 VDD 145.723,188.304 peripherals_i/apb_uart_i/UART_TXFF/U308
0.8401 0.05413 0.005798 0.9 VDD 142.123,187.728 peripherals_i/apb_uart_i/UART_TXFF/U309
0.8435 0.05412 0.002368 0.9 VDD 149.863,188.304 peripherals_i/apb_uart_i/UART_TXFF/U310
0.8429 0.05429 0.002836 0.9 VDD 150.493,187.728 peripherals_i/apb_uart_i/UART_TXFF/U311
0.8433 0.0526 0.004094 0.9 VDD 146.668,187.728 peripherals_i/apb_uart_i/UART_TXFF/U312
0.844 0.05039 0.00557 0.9 VDD 163.453,196.368 peripherals_i/apb_uart_i/UART_TXFF/U313
0.8467 0.04712 0.006221 0.9 VDD 171.193,196.944 peripherals_i/apb_uart_i/UART_TXFF/U314
0.8327 0.05069 0.01665 0.9 VDD 163.003,200.400 peripherals_i/apb_uart_i/UART_TXFF/U315
0.8469 0.04683 0.006267 0.9 VDD 171.193,198.096 peripherals_i/apb_uart_i/UART_TXFF/U316
0.8333 0.05236 0.01436 0.9 VDD 162.958,198.096 peripherals_i/apb_uart_i/UART_TXFF/U317
0.8226 0.04708 0.03036 0.9 VDD 145.273,206.736 peripherals_i/apb_uart_i/UART_TXFF/U318
0.8328 0.04673 0.02042 0.9 VDD 141.133,211.344 peripherals_i/apb_uart_i/UART_TXFF/U319
0.8207 0.04564 0.03368 0.9 VDD 144.193,211.920 peripherals_i/apb_uart_i/UART_TXFF/U320
0.8352 0.04855 0.01628 0.9 VDD 139.333,208.464 peripherals_i/apb_uart_i/UART_TXFF/U321
0.824 0.04637 0.02964 0.9 VDD 142.258,210.192 peripherals_i/apb_uart_i/UART_TXFF/U322
0.8459 0.05127 0.002806 0.9 VDD 143.383,196.368 peripherals_i/apb_uart_i/UART_TXFF/U323
0.845 0.05179 0.003211 0.9 VDD 143.203,195.216 peripherals_i/apb_uart_i/UART_TXFF/U324
0.8333 0.0521 0.01458 0.9 VDD 140.323,196.944 peripherals_i/apb_uart_i/UART_TXFF/U325
0.8335 0.05231 0.01423 0.9 VDD 139.693,197.520 peripherals_i/apb_uart_i/UART_TXFF/U326
0.8449 0.05192 0.003174 0.9 VDD 141.178,196.368 peripherals_i/apb_uart_i/UART_TXFF/U327
0.8477 0.05061 0.00165 0.9 VDD 147.568,196.368 peripherals_i/apb_uart_i/UART_TXFF/U328
0.8434 0.05349 0.003125 0.9 VDD 157.693,179.664 peripherals_i/apb_uart_i/UART_TXFF/U329
0.8387 0.05537 0.0059 0.9 VDD 156.163,187.728 peripherals_i/apb_uart_i/UART_TXFF/U330
0.837 0.05649 0.006491 0.9 VDD 158.773,186.576 peripherals_i/apb_uart_i/UART_TXFF/U331
0.8366 0.05586 0.007537 0.9 VDD 161.653,186.000 peripherals_i/apb_uart_i/UART_TXFF/U332
0.837 0.0566 0.006377 0.9 VDD 158.188,186.576 peripherals_i/apb_uart_i/UART_TXFF/U333
0.8428 0.05162 0.005541 0.9 VDD 180.463,194.064 peripherals_i/apb_uart_i/UART_TXFF/U334
0.8466 0.05096 0.002473 0.9 VDD 174.883,192.912 peripherals_i/apb_uart_i/UART_TXFF/U335
0.8481 0.04827 0.003677 0.9 VDD 180.013,198.672 peripherals_i/apb_uart_i/UART_TXFF/U336
0.8478 0.04751 0.004723 0.9 VDD 172.543,198.096 peripherals_i/apb_uart_i/UART_TXFF/U337
0.849 0.04707 0.003951 0.9 VDD 173.218,198.672 peripherals_i/apb_uart_i/UART_TXFF/U338
0.8325 0.04398 0.0235 0.9 VDD 147.883,213.072 peripherals_i/apb_uart_i/UART_TXFF/U339
0.8311 0.04413 0.02482 0.9 VDD 154.273,213.648 peripherals_i/apb_uart_i/UART_TXFF/U340
0.8278 0.04464 0.02755 0.9 VDD 154.993,210.768 peripherals_i/apb_uart_i/UART_TXFF/U341
0.8321 0.0429 0.02502 0.9 VDD 156.253,213.072 peripherals_i/apb_uart_i/UART_TXFF/U342
0.8162 0.04309 0.04069 0.9 VDD 155.488,212.496 peripherals_i/apb_uart_i/UART_TXFF/U343
0.8321 0.05168 0.01623 0.9 VDD 148.783,199.248 peripherals_i/apb_uart_i/UART_TXFF/U344
0.8432 0.0536 0.003206 0.9 VDD 155.533,194.640 peripherals_i/apb_uart_i/UART_TXFF/U345
0.828 0.05182 0.02018 0.9 VDD 155.173,200.976 peripherals_i/apb_uart_i/UART_TXFF/U346
0.8282 0.05206 0.01971 0.9 VDD 157.513,200.400 peripherals_i/apb_uart_i/UART_TXFF/U347
0.8305 0.05361 0.01586 0.9 VDD 155.398,199.248 peripherals_i/apb_uart_i/UART_TXFF/U348
0.8329 0.05082 0.01632 0.9 VDD 157.288,196.944 peripherals_i/apb_uart_i/UART_TXFF/U349
0.8443 0.05183 0.003839 0.9 VDD 157.333,195.792 peripherals_i/apb_uart_i/UART_TXFF/U350
0.8426 0.05293 0.004447 0.9 VDD 146.443,185.424 peripherals_i/apb_uart_i/UART_TXFF/U351
0.8398 0.0543 0.005897 0.9 VDD 141.853,186.576 peripherals_i/apb_uart_i/UART_TXFF/U352
0.8425 0.05342 0.004039 0.9 VDD 147.163,184.848 peripherals_i/apb_uart_i/UART_TXFF/U353
0.8422 0.0551 0.002712 0.9 VDD 150.223,184.848 peripherals_i/apb_uart_i/UART_TXFF/U354
0.8428 0.05278 0.004427 0.9 VDD 146.488,186.000 peripherals_i/apb_uart_i/UART_TXFF/U355
0.8432 0.05163 0.005169 0.9 VDD 165.883,194.640 peripherals_i/apb_uart_i/UART_TXFF/U356
0.8453 0.04959 0.005088 0.9 VDD 169.033,194.064 peripherals_i/apb_uart_i/UART_TXFF/U357
0.8368 0.04969 0.01355 0.9 VDD 165.343,201.552 peripherals_i/apb_uart_i/UART_TXFF/U358
0.84 0.04799 0.01201 0.9 VDD 166.063,203.280 peripherals_i/apb_uart_i/UART_TXFF/U359
0.844 0.05082 0.005187 0.9 VDD 165.028,195.216 peripherals_i/apb_uart_i/UART_TXFF/U360
0.837 0.04705 0.016 0.9 VDD 146.803,207.312 peripherals_i/apb_uart_i/UART_TXFF/U361
0.8236 0.04533 0.03111 0.9 VDD 141.943,212.496 peripherals_i/apb_uart_i/UART_TXFF/U362
0.8333 0.04407 0.02263 0.9 VDD 145.633,213.072 peripherals_i/apb_uart_i/UART_TXFF/U363
0.8353 0.04716 0.01754 0.9 VDD 138.073,210.768 peripherals_i/apb_uart_i/UART_TXFF/U364
0.8207 0.04511 0.03423 0.9 VDD 146.938,210.192 peripherals_i/apb_uart_i/UART_TXFF/U365
0.8466 0.05087 0.002523 0.9 VDD 144.643,196.368 peripherals_i/apb_uart_i/UART_TXFF/U366
0.8418 0.05275 0.00543 0.9 VDD 143.743,193.488 peripherals_i/apb_uart_i/UART_TXFF/U367
0.8438 0.05279 0.003371 0.9 VDD 137.353,195.792 peripherals_i/apb_uart_i/UART_TXFF/U368
0.8363 0.05133 0.01239 0.9 VDD 137.803,201.552 peripherals_i/apb_uart_i/UART_TXFF/U369
0.8463 0.05107 0.002658 0.9 VDD 145.048,195.216 peripherals_i/apb_uart_i/UART_TXFF/U370
0.8472 0.05109 0.001708 0.9 VDD 148.018,195.216 peripherals_i/apb_uart_i/UART_TXFF/U371
0.8378 0.05677 0.00547 0.9 VDD 156.793,184.848 peripherals_i/apb_uart_i/UART_TXFF/U372
0.8379 0.05629 0.005843 0.9 VDD 154.993,186.000 peripherals_i/apb_uart_i/UART_TXFF/U373
0.8373 0.0568 0.005915 0.9 VDD 159.403,184.848 peripherals_i/apb_uart_i/UART_TXFF/U374
0.8388 0.05551 0.005712 0.9 VDD 163.993,184.848 peripherals_i/apb_uart_i/UART_TXFF/U375
0.8374 0.05681 0.005836 0.9 VDD 158.818,184.848 peripherals_i/apb_uart_i/UART_TXFF/U376
0.8437 0.05158 0.00468 0.9 VDD 180.283,194.640 peripherals_i/apb_uart_i/UART_TXFF/U377
0.8442 0.05188 0.003948 0.9 VDD 177.043,192.912 peripherals_i/apb_uart_i/UART_TXFF/U378
0.8502 0.0467 0.003067 0.9 VDD 178.303,201.552 peripherals_i/apb_uart_i/UART_TXFF/U379
0.8531 0.04469 0.002213 0.9 VDD 176.773,203.856 peripherals_i/apb_uart_i/UART_TXFF/U380
0.8458 0.05024 0.003968 0.9 VDD 178.078,195.216 peripherals_i/apb_uart_i/UART_TXFF/U381
0.8322 0.04397 0.02384 0.9 VDD 148.963,213.072 peripherals_i/apb_uart_i/UART_TXFF/U382
0.831 0.04434 0.02469 0.9 VDD 153.193,213.648 peripherals_i/apb_uart_i/UART_TXFF/U383
0.8277 0.04488 0.02742 0.9 VDD 154.093,210.768 peripherals_i/apb_uart_i/UART_TXFF/U384
0.8324 0.04255 0.02502 0.9 VDD 157.513,213.072 peripherals_i/apb_uart_i/UART_TXFF/U385
0.8318 0.04345 0.02479 0.9 VDD 154.048,213.072 peripherals_i/apb_uart_i/UART_TXFF/U386
0.8313 0.05244 0.01627 0.9 VDD 150.313,199.248 peripherals_i/apb_uart_i/UART_TXFF/U387
0.8437 0.05348 0.002829 0.9 VDD 154.363,194.640 peripherals_i/apb_uart_i/UART_TXFF/U388
0.8322 0.05166 0.01613 0.9 VDD 153.913,199.824 peripherals_i/apb_uart_i/UART_TXFF/U389
0.831 0.0519 0.01709 0.9 VDD 159.043,201.552 peripherals_i/apb_uart_i/UART_TXFF/U390
0.8322 0.05175 0.01603 0.9 VDD 154.498,199.824 peripherals_i/apb_uart_i/UART_TXFF/U391
0.8444 0.05183 0.003748 0.9 VDD 157.288,195.216 peripherals_i/apb_uart_i/UART_TXFF/U392
0.8424 0.05367 0.003898 0.9 VDD 157.783,194.640 peripherals_i/apb_uart_i/UART_TXFF/U393
0.8443 0.05195 0.003752 0.9 VDD 145.993,189.456 peripherals_i/apb_uart_i/UART_TXFF/U394
0.842 0.05332 0.004677 0.9 VDD 141.043,190.032 peripherals_i/apb_uart_i/UART_TXFF/U395
0.8456 0.05203 0.002359 0.9 VDD 148.243,191.184 peripherals_i/apb_uart_i/UART_TXFF/U396
0.8451 0.05228 0.002634 0.9 VDD 152.563,191.184 peripherals_i/apb_uart_i/UART_TXFF/U397
0.8452 0.05177 0.00307 0.9 VDD 146.578,191.184 peripherals_i/apb_uart_i/UART_TXFF/U398
0.8438 0.05103 0.005159 0.9 VDD 164.173,195.216 peripherals_i/apb_uart_i/UART_TXFF/U399
0.8475 0.04825 0.004211 0.9 VDD 171.193,194.064 peripherals_i/apb_uart_i/UART_TXFF/U400
0.8377 0.05028 0.01201 0.9 VDD 163.993,199.824 peripherals_i/apb_uart_i/UART_TXFF/U401
0.844 0.04795 0.008014 0.9 VDD 169.663,198.096 peripherals_i/apb_uart_i/UART_TXFF/U402
0.8437 0.05118 0.005111 0.9 VDD 163.588,195.216 peripherals_i/apb_uart_i/UART_TXFF/U403
0.8382 0.0481 0.01371 0.9 VDD 145.363,205.008 peripherals_i/apb_uart_i/UART_TXFF/U404
0.8371 0.04795 0.01491 0.9 VDD 141.673,207.888 peripherals_i/apb_uart_i/UART_TXFF/U405
0.8348 0.04729 0.01787 0.9 VDD 143.293,209.040 peripherals_i/apb_uart_i/UART_TXFF/U406
0.8342 0.04941 0.01643 0.9 VDD 142.213,204.432 peripherals_i/apb_uart_i/UART_TXFF/U407
0.8381 0.04883 0.01305 0.9 VDD 142.528,205.584 peripherals_i/apb_uart_i/UART_TXFF/U408
0.8311 0.05017 0.01874 0.9 VDD 145.633,198.672 peripherals_i/apb_uart_i/UART_TXFF/U409
0.846 0.05144 0.00253 0.9 VDD 145.453,194.640 peripherals_i/apb_uart_i/UART_TXFF/U410
0.8445 0.05218 0.003283 0.9 VDD 139.963,196.368 peripherals_i/apb_uart_i/UART_TXFF/U411
0.8319 0.05184 0.01629 0.9 VDD 140.953,198.672 peripherals_i/apb_uart_i/UART_TXFF/U412
0.8469 0.05083 0.002243 0.9 VDD 145.588,195.792 peripherals_i/apb_uart_i/UART_TXFF/U413
0.8465 0.0515 0.002027 0.9 VDD 147.028,194.640 peripherals_i/apb_uart_i/UART_TXFF/U414
0.8386 0.05536 0.006013 0.9 VDD 156.523,187.152 peripherals_i/apb_uart_i/UART_TXFF/U415
0.8405 0.05467 0.004865 0.9 VDD 156.253,189.456 peripherals_i/apb_uart_i/UART_TXFF/U416
0.8384 0.05516 0.006455 0.9 VDD 157.783,188.304 peripherals_i/apb_uart_i/UART_TXFF/U417
0.8403 0.05391 0.005755 0.9 VDD 163.003,188.880 peripherals_i/apb_uart_i/UART_TXFF/U418
0.8398 0.05519 0.004999 0.9 VDD 156.838,188.880 peripherals_i/apb_uart_i/UART_TXFF/U419
0.8432 0.0515 0.005323 0.9 VDD 179.923,194.064 peripherals_i/apb_uart_i/UART_TXFF/U420
0.8477 0.04992 0.002394 0.9 VDD 174.793,194.064 peripherals_i/apb_uart_i/UART_TXFF/U421
0.8483 0.04863 0.003083 0.9 VDD 179.113,196.944 peripherals_i/apb_uart_i/UART_TXFF/U422
0.85 0.04751 0.002467 0.9 VDD 175.333,199.824 peripherals_i/apb_uart_i/UART_TXFF/U423
0.8464 0.05007 0.003508 0.9 VDD 177.088,195.216 peripherals_i/apb_uart_i/UART_TXFF/U424
0.8349 0.04627 0.01878 0.9 VDD 150.493,209.040 peripherals_i/apb_uart_i/UART_TXFF/U425
0.8353 0.0482 0.01648 0.9 VDD 153.013,207.312 peripherals_i/apb_uart_i/UART_TXFF/U426
0.8353 0.04819 0.0165 0.9 VDD 152.473,207.312 peripherals_i/apb_uart_i/UART_TXFF/U427
0.839 0.04437 0.01661 0.9 VDD 157.603,208.464 peripherals_i/apb_uart_i/UART_TXFF/U428
0.8358 0.04598 0.01822 0.9 VDD 153.778,209.040 peripherals_i/apb_uart_i/UART_TXFF/U429
0.8468 0.05166 0.001547 0.9 VDD 151.663,195.792 peripherals_i/apb_uart_i/UART_TXFF/U430
0.8434 0.05355 0.003006 0.9 VDD 154.903,194.640 peripherals_i/apb_uart_i/UART_TXFF/U431
0.8296 0.05363 0.01678 0.9 VDD 154.723,197.520 peripherals_i/apb_uart_i/UART_TXFF/U432
0.8285 0.05391 0.01761 0.9 VDD 158.143,198.096 peripherals_i/apb_uart_i/UART_TXFF/U433
0.8461 0.05089 0.002988 0.9 VDD 155.128,196.368 peripherals_i/apb_uart_i/UART_TXFF/U434
0.8429 0.05363 0.003443 0.9 VDD 156.298,194.640 peripherals_i/apb_uart_i/UART_TXFF/U435
0.8426 0.05365 0.003734 0.9 VDD 157.243,194.640 peripherals_i/apb_uart_i/UART_TXFF/U436
0.8438 0.05275 0.00341 0.9 VDD 145.633,183.696 peripherals_i/apb_uart_i/UART_TXFF/U437
0.8402 0.05376 0.006003 0.9 VDD 142.663,184.272 peripherals_i/apb_uart_i/UART_TXFF/U438
0.8436 0.0534 0.003024 0.9 VDD 147.253,183.696 peripherals_i/apb_uart_i/UART_TXFF/U439
0.8421 0.05522 0.002657 0.9 VDD 150.403,183.696 peripherals_i/apb_uart_i/UART_TXFF/U440
0.8427 0.05282 0.004429 0.9 VDD 146.398,184.272 peripherals_i/apb_uart_i/UART_TXFF/U441
0.8343 0.05068 0.01507 0.9 VDD 160.573,196.944 peripherals_i/apb_uart_i/UART_TXFF/U442
0.8417 0.0487 0.009636 0.9 VDD 167.953,196.944 peripherals_i/apb_uart_i/UART_TXFF/U443
0.8307 0.05331 0.01604 0.9 VDD 160.663,198.096 peripherals_i/apb_uart_i/UART_TXFF/U444
0.8404 0.04939 0.01024 0.9 VDD 166.603,199.248 peripherals_i/apb_uart_i/UART_TXFF/U445
0.8313 0.0531 0.01561 0.9 VDD 161.248,198.096 peripherals_i/apb_uart_i/UART_TXFF/U446
0.8378 0.04821 0.01395 0.9 VDD 147.793,205.008 peripherals_i/apb_uart_i/UART_TXFF/U447
0.8381 0.049 0.01286 0.9 VDD 141.943,205.584 peripherals_i/apb_uart_i/UART_TXFF/U448
0.8354 0.04628 0.01828 0.9 VDD 145.183,209.040 peripherals_i/apb_uart_i/UART_TXFF/U449
0.8284 0.04966 0.02194 0.9 VDD 137.893,206.160 peripherals_i/apb_uart_i/UART_TXFF/U450
0.8218 0.04767 0.03048 0.9 VDD 145.408,206.160 peripherals_i/apb_uart_i/UART_TXFF/U451
0.8455 0.05155 0.002981 0.9 VDD 142.483,196.368 peripherals_i/apb_uart_i/UART_TXFF/U452
0.8401 0.05378 0.006122 0.9 VDD 141.223,193.488 peripherals_i/apb_uart_i/UART_TXFF/U453
0.8443 0.05246 0.003236 0.9 VDD 140.503,195.792 peripherals_i/apb_uart_i/UART_TXFF/U454
0.8337 0.05217 0.0141 0.9 VDD 137.983,198.672 peripherals_i/apb_uart_i/UART_TXFF/U455
0.8439 0.05244 0.003628 0.9 VDD 140.638,195.216 peripherals_i/apb_uart_i/UART_TXFF/U456
0.847 0.05064 0.002315 0.9 VDD 146.128,195.216 peripherals_i/apb_uart_i/UART_TXFF/U457
0.839 0.05608 0.004875 0.9 VDD 156.433,182.544 peripherals_i/apb_uart_i/UART_TXFF/U458
0.8383 0.05662 0.005121 0.9 VDD 155.443,184.848 peripherals_i/apb_uart_i/UART_TXFF/U459
0.8377 0.05642 0.005854 0.9 VDD 158.953,184.272 peripherals_i/apb_uart_i/UART_TXFF/U460
0.8393 0.05506 0.005632 0.9 VDD 163.543,183.696 peripherals_i/apb_uart_i/UART_TXFF/U461
0.8379 0.05672 0.005331 0.9 VDD 156.208,184.848 peripherals_i/apb_uart_i/UART_TXFF/U462
0.8458 0.05051 0.003657 0.9 VDD 179.923,195.792 peripherals_i/apb_uart_i/UART_TXFF/U463
0.8495 0.04823 0.002293 0.9 VDD 175.873,196.944 peripherals_i/apb_uart_i/UART_TXFF/U464
0.8474 0.04956 0.003083 0.9 VDD 179.113,197.520 peripherals_i/apb_uart_i/UART_TXFF/U465
0.8496 0.04789 0.002499 0.9 VDD 176.143,198.672 peripherals_i/apb_uart_i/UART_TXFF/U466
0.8492 0.04835 0.002461 0.9 VDD 176.548,196.944 peripherals_i/apb_uart_i/UART_TXFF/U467
0.8349 0.0463 0.0188 0.9 VDD 149.053,208.464 peripherals_i/apb_uart_i/UART_TXFF/U468
0.8164 0.04508 0.03848 0.9 VDD 153.193,210.192 peripherals_i/apb_uart_i/UART_TXFF/U469
0.8397 0.04833 0.01196 0.9 VDD 155.443,205.584 peripherals_i/apb_uart_i/UART_TXFF/U470
0.8153 0.04818 0.03652 0.9 VDD 155.983,206.160 peripherals_i/apb_uart_i/UART_TXFF/U471
0.8156 0.04874 0.03566 0.9 VDD 153.418,206.160 peripherals_i/apb_uart_i/UART_TXFF/U472
0.8312 0.05177 0.01702 0.9 VDD 149.053,197.520 peripherals_i/apb_uart_i/UART_TXFF/U473
0.8475 0.05139 0.001087 0.9 VDD 149.683,195.216 peripherals_i/apb_uart_i/UART_TXFF/U474
0.8324 0.05137 0.01627 0.9 VDD 152.113,199.824 peripherals_i/apb_uart_i/UART_TXFF/U475
0.8291 0.05329 0.01756 0.9 VDD 158.233,198.672 peripherals_i/apb_uart_i/UART_TXFF/U476
0.8274 0.05305 0.01958 0.9 VDD 152.248,198.096 peripherals_i/apb_uart_i/UART_TXFF/U477
0.8326 0.05086 0.01653 0.9 VDD 156.118,196.944 peripherals_i/apb_uart_i/UART_TXFF/U478
0.8448 0.05185 0.003374 0.9 VDD 156.073,195.216 peripherals_i/apb_uart_i/UART_TXFF/U479
0.8467 0.04933 0.003956 0.9 VDD 170.383,191.184 peripherals_i/apb_uart_i/UART_TXFF/U480
0.847 0.05059 0.002377 0.9 VDD 174.478,190.608 peripherals_i/apb_uart_i/UART_TXFF/U481
0.8471 0.05049 0.002419 0.9 VDD 174.613,188.880 peripherals_i/apb_uart_i/UART_TXFF/U483
0.8472 0.05052 0.00232 0.9 VDD 174.748,190.032 peripherals_i/apb_uart_i/UART_TXFF/U484
0.8469 0.05026 0.002815 0.9 VDD 173.758,189.456 peripherals_i/apb_uart_i/UART_TXFF/U485
0.84 0.05453 0.00547 0.9 VDD 157.873,193.488 peripherals_i/apb_uart_i/UART_TXFF/U486
0.8452 0.05098 0.003771 0.9 VDD 164.893,190.608 peripherals_i/apb_uart_i/UART_TXFF/U488
0.8438 0.05166 0.004515 0.9 VDD 161.698,191.184 peripherals_i/apb_uart_i/UART_TXFF/U489
0.8291 0.05061 0.02028 0.9 VDD 150.223,200.976 peripherals_i/apb_uart_i/UART_TXFF/U490
0.8418 0.05476 0.00345 0.9 VDD 154.363,190.032 peripherals_i/apb_uart_i/UART_TXFF/U491
0.8398 0.05421 0.005977 0.9 VDD 160.438,193.488 peripherals_i/apb_uart_i/UART_TXFF/U492
0.8472 0.04607 0.006774 0.9 VDD 171.823,200.400 peripherals_i/apb_uart_i/UART_TXFF/U494
0.8408 0.05367 0.005481 0.9 VDD 157.918,194.064 peripherals_i/apb_uart_i/UART_TXFF/U495
0.8299 0.05215 0.01798 0.9 VDD 152.833,202.128 peripherals_i/apb_uart_i/UART_TXFF/U496
0.8475 0.04853 0.003955 0.9 VDD 171.733,194.064 peripherals_i/apb_uart_i/UART_TXFF/U498
0.8407 0.05368 0.005609 0.9 VDD 158.458,194.064 peripherals_i/apb_uart_i/UART_TXFF/U499
0.8314 0.05083 0.01776 0.9 VDD 153.013,203.856 peripherals_i/apb_uart_i/UART_TXFF/U500
0.8417 0.05419 0.004115 0.9 VDD 159.223,190.032 peripherals_i/apb_uart_i/UART_TXFF/U501
0.8318 0.04989 0.01831 0.9 VDD 149.953,203.856 peripherals_i/apb_uart_i/UART_TXFF/U503
0.846 0.05106 0.002949 0.9 VDD 175.918,190.608 peripherals_i/apb_uart_i/UART_TXFF/U504
0.8442 0.05102 0.004789 0.9 VDD 164.713,191.184 peripherals_i/apb_uart_i/UART_TXFF/U505
0.8418 0.05244 0.005737 0.9 VDD 161.788,192.336 peripherals_i/apb_uart_i/UART_TXFF/U506
0.8453 0.05272 0.001977 0.9 VDD 150.673,191.760 peripherals_i/apb_uart_i/UART_TXFF/U507
0.8313 0.04943 0.01932 0.9 VDD 146.083,200.400 peripherals_i/apb_uart_i/UART_TXFF/U508
0.84 0.05389 0.006152 0.9 VDD 161.833,193.488 peripherals_i/apb_uart_i/UART_TXFF/U509
0.8344 0.04917 0.0164 0.9 VDD 146.353,201.552 peripherals_i/apb_uart_i/UART_TXFF/U510
0.8321 0.05283 0.01512 0.9 VDD 161.923,198.096 peripherals_i/apb_uart_i/UART_TXFF/U511
0.8442 0.05212 0.0037 0.9 VDD 145.093,191.184 peripherals_i/apb_uart_i/UART_TXFF/U512
0.8438 0.05157 0.004583 0.9 VDD 162.148,191.184 peripherals_i/apb_uart_i/UART_TXFF/U513
0.8339 0.0485 0.01756 0.9 VDD 153.733,204.432 peripherals_i/apb_uart_i/UART_TXFF/U514
0.8471 0.04926 0.00362 0.9 VDD 171.463,191.760 peripherals_i/apb_uart_i/UART_TXFF/U515
0.8446 0.05287 0.002488 0.9 VDD 152.113,191.760 peripherals_i/apb_uart_i/UART_TXFF/U516
0.8444 0.05231 0.00328 0.9 VDD 154.903,191.184 peripherals_i/apb_uart_i/UART_TXFF/U517
0.8479 0.04519 0.006934 0.9 VDD 171.553,201.552 peripherals_i/apb_uart_i/UART_TXFF/U518
0.8434 0.05276 0.003862 0.9 VDD 163.993,190.032 peripherals_i/apb_uart_i/UART_TXFF/U519
0.8419 0.05235 0.005765 0.9 VDD 162.598,192.336 peripherals_i/apb_uart_i/UART_TXFF/U520
0.8425 0.05324 0.004275 0.9 VDD 142.753,190.608 peripherals_i/apb_uart_i/UART_TXFF/U521
0.8454 0.05224 0.002401 0.9 VDD 151.843,191.184 peripherals_i/apb_uart_i/UART_TXFF/U522
0.8453 0.0518 0.002936 0.9 VDD 146.893,191.760 peripherals_i/apb_uart_i/UART_TXFF/U523
0.843 0.05149 0.005532 0.9 VDD 165.883,192.336 peripherals_i/apb_uart_i/UART_TXFF/U524
0.8341 0.05003 0.01587 0.9 VDD 142.303,202.704 peripherals_i/apb_uart_i/UART_TXFF/U525
0.8374 0.04908 0.01353 0.9 VDD 166.333,200.976 peripherals_i/apb_uart_i/UART_TXFF/U526
0.8449 0.05121 0.003876 0.9 VDD 163.858,190.608 peripherals_i/apb_uart_i/UART_TXFF/U527
0.8471 0.04692 0.00602 0.9 VDD 171.373,197.520 peripherals_i/apb_uart_i/UART_TXFF/U528
0.843 0.05242 0.004556 0.9 VDD 161.968,191.760 peripherals_i/apb_uart_i/UART_TXFF/U529
0.8433 0.05268 0.003999 0.9 VDD 143.923,190.608 peripherals_i/apb_uart_i/UART_TXFF/U530
0.8466 0.04932 0.004046 0.9 VDD 171.553,192.336 peripherals_i/apb_uart_i/UART_TXFF/U531
0.8325 0.05146 0.01607 0.9 VDD 161.473,201.552 peripherals_i/apb_uart_i/UART_TXFF/U532
0.8404 0.05459 0.005009 0.9 VDD 156.883,189.456 peripherals_i/apb_uart_i/UART_TXFF/U533
0.8406 0.0536 0.005776 0.9 VDD 161.563,189.456 peripherals_i/apb_uart_i/UART_TXFF/U534
0.8399 0.054 0.006107 0.9 VDD 161.473,193.488 peripherals_i/apb_uart_i/UART_TXFF/U535
0.8322 0.04964 0.01819 0.9 VDD 149.233,203.280 peripherals_i/apb_uart_i/UART_TXFF/U536
0.8457 0.0525 0.001819 0.9 VDD 149.503,191.760 peripherals_i/apb_uart_i/UART_TXFF/U537
0.8336 0.05016 0.0162 0.9 VDD 147.883,199.824 peripherals_i/apb_uart_i/UART_TXFF/U538
0.8315 0.04913 0.01938 0.9 VDD 146.263,200.976 peripherals_i/apb_uart_i/UART_TXFF/U539
0.835 0.04905 0.01592 0.9 VDD 145.093,202.128 peripherals_i/apb_uart_i/UART_TXFF/U540
0.8346 0.04948 0.01589 0.9 VDD 145.003,201.552 peripherals_i/apb_uart_i/UART_TXFF/U541
0.8452 0.05195 0.002814 0.9 VDD 144.553,194.640 peripherals_i/apb_uart_i/UART_TXFF/U542
0.8351 0.04984 0.01505 0.9 VDD 142.843,202.128 peripherals_i/apb_uart_i/UART_TXFF/U543
0.8314 0.05098 0.01759 0.9 VDD 153.643,203.856 peripherals_i/apb_uart_i/UART_TXFF/U544
0.8347 0.04917 0.01617 0.9 VDD 142.933,203.280 peripherals_i/apb_uart_i/UART_TXFF/U545
0.8309 0.05126 0.01782 0.9 VDD 156.073,203.280 peripherals_i/apb_uart_i/UART_TXFF/U546
0.8302 0.05188 0.01793 0.9 VDD 155.983,201.552 peripherals_i/apb_uart_i/UART_TXFF/U547
0.8297 0.05224 0.01801 0.9 VDD 153.193,202.128 peripherals_i/apb_uart_i/UART_TXFF/U548
0.8423 0.05232 0.005395 0.9 VDD 143.833,194.064 peripherals_i/apb_uart_i/UART_TXFF/U549
0.8351 0.04943 0.0155 0.9 VDD 144.013,202.128 peripherals_i/apb_uart_i/UART_TXFF/U550
0.8441 0.05111 0.004779 0.9 VDD 164.308,191.184 peripherals_i/apb_uart_i/UART_TXFF/U551
0.844 0.04616 0.009874 0.9 VDD 169.123,202.128 peripherals_i/apb_uart_i/UART_TXFF/U552
0.8439 0.05142 0.004684 0.9 VDD 162.868,191.184 peripherals_i/apb_uart_i/UART_TXFF/U553
0.8427 0.05332 0.004007 0.9 VDD 162.463,190.032 peripherals_i/apb_uart_i/UART_TXFF/U554
0.8448 0.05177 0.003433 0.9 VDD 145.723,191.760 peripherals_i/apb_uart_i/UART_TXFF/U555
0.8478 0.04527 0.006899 0.9 VDD 171.733,200.976 peripherals_i/apb_uart_i/UART_TXFF/U556
0.8316 0.05116 0.01722 0.9 VDD 157.693,203.280 peripherals_i/apb_uart_i/UART_TXFF/U557
0.8456 0.05221 0.002177 0.9 VDD 151.213,191.184 peripherals_i/apb_uart_i/UART_TXFF/U558
0.8424 0.05307 0.004536 0.9 VDD 143.113,191.184 peripherals_i/apb_uart_i/UART_TXFF/U559
0.8344 0.04934 0.01629 0.9 VDD 141.943,203.856 peripherals_i/apb_uart_i/UART_TXFF/U560
0.8408 0.05469 0.004474 0.9 VDD 155.983,192.912 peripherals_i/apb_uart_i/UART_TXFF/U561
0.8477 0.04934 0.002918 0.9 VDD 171.553,190.608 peripherals_i/apb_uart_i/UART_TXFF/U562
0.8442 0.05225 0.003555 0.9 VDD 156.163,191.184 peripherals_i/apb_uart_i/UART_TXFF/U563
0.8461 0.04969 0.004261 0.9 VDD 169.303,191.184 peripherals_i/apb_uart_i/UART_TXFF/U564
0.8306 0.05194 0.01744 0.9 VDD 158.053,201.552 peripherals_i/apb_uart_i/UART_TXFF/U565
0.8332 0.0511 0.01575 0.9 VDD 158.323,203.856 peripherals_i/apb_uart_i/UART_TXFF/U566
0.8352 0.05013 0.01469 0.9 VDD 142.033,202.128 peripherals_i/apb_uart_i/UART_TXFF/U567
0.8348 0.04926 0.01591 0.9 VDD 142.393,203.280 peripherals_i/apb_uart_i/UART_TXFF/U568
0.8456 0.05099 0.00339 0.9 VDD 177.898,188.880 peripherals_i/apb_uart_i/UART_TXFF/U569
0.8436 0.05237 0.004036 0.9 VDD 180.148,191.184 peripherals_i/apb_uart_i/UART_TXFF/U570
0.8445 0.05146 0.004027 0.9 VDD 180.958,189.456 peripherals_i/apb_uart_i/UART_TXFF/U571
0.841 0.0538 0.005179 0.9 VDD 226.273,182.544 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00085
0.835 0.0558 0.009171 0.9 VDD 215.653,180.240 peripherals_i/apb_uart_i/UART_RXFF/CTS_ccl_a_buf_00083
0.8356 0.05542 0.009006 0.9 VDD 212.548,179.664 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC214_iRXFIFOD_0
0.8376 0.05438 0.008011 0.9 VDD 215.158,178.512 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC213_iRXFIFOD_1
0.8362 0.0551 0.008721 0.9 VDD 211.918,177.936 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC211_iRXFIFOD_3
0.8356 0.0553 0.009074 0.9 VDD 213.178,179.664 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC210_iRXFIFOD_4
0.839 0.05303 0.007972 0.9 VDD 218.308,181.392 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC209_iRXFIFOD_5
0.8451 0.04975 0.005156 0.9 VDD 222.943,191.760 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC118_n1
0.8451 0.0504 0.004498 0.9 VDD 224.158,191.760 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC117_n1
0.8414 0.0517 0.006855 0.9 VDD 234.733,190.608 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC116_n1
0.8349 0.05605 0.009036 0.9 VDD 236.353,177.936 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC89_n1
0.836 0.05491 0.00912 0.9 VDD 237.523,165.840 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC88_n1
0.8432 0.05098 0.00585 0.9 VDD 222.943,187.728 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC40_n1
0.8388 0.05429 0.006876 0.9 VDD 231.133,180.240 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC32_n1
0.8404 0.05461 0.004988 0.9 VDD 227.668,167.568 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC31_n1
0.8389 0.05525 0.005892 0.9 VDD 230.818,167.568 peripherals_i/apb_uart_i/UART_RXFF/FE_OFC28_n1
0.8369 0.05357 0.009543 0.9 VDD 234.688,188.304 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[56]/latch
0.841 0.05433 0.004704 0.9 VDD 226.048,177.936 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[45]/latch
0.8457 0.05018 0.0041 0.9 VDD 224.968,192.912 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iFIFOMem_reg[28]/latch
0.845 0.05093 0.004103 0.9 VDD 201.343,191.184 peripherals_i/apb_uart_i/UART_RXFF/clk_gate_iUSAGE_reg/latch
0.8422 0.05198 0.005773 0.9 VDD 222.763,183.120 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]
0.8429 0.05209 0.005056 0.9 VDD 223.843,183.696 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]
0.8395 0.05284 0.007673 0.9 VDD 230.323,184.848 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]
0.8411 0.05242 0.006517 0.9 VDD 227.983,184.848 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]
0.843 0.05202 0.004943 0.9 VDD 223.843,181.392 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]
0.8426 0.05205 0.005369 0.9 VDD 223.033,179.664 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]
0.8425 0.05254 0.004943 0.9 VDD 223.843,180.816 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]
0.8421 0.05268 0.005224 0.9 VDD 226.543,181.392 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]
0.8401 0.0539 0.005962 0.9 VDD 227.983,180.816 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]
0.8405 0.05384 0.005627 0.9 VDD 227.713,180.240 peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]
0.838 0.05365 0.008396 0.9 VDD 216.283,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]
0.8379 0.05363 0.008503 0.9 VDD 214.753,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]
0.8381 0.05451 0.007437 0.9 VDD 215.833,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]
0.8402 0.05208 0.007769 0.9 VDD 218.893,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]
0.8359 0.05494 0.009139 0.9 VDD 214.843,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]
0.84 0.05228 0.007769 0.9 VDD 218.893,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
0.8414 0.05136 0.007281 0.9 VDD 220.243,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]
0.8408 0.05265 0.006541 0.9 VDD 218.893,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]
0.8367 0.05473 0.00861 0.9 VDD 217.273,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]
0.8387 0.05291 0.008374 0.9 VDD 217.813,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]
0.8368 0.0541 0.009084 0.9 VDD 215.113,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]
0.8398 0.05282 0.007398 0.9 VDD 236.263,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]
0.8393 0.05277 0.007941 0.9 VDD 232.393,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]
0.8387 0.05245 0.008832 0.9 VDD 238.243,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]
0.8377 0.05411 0.008223 0.9 VDD 232.213,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]
0.8394 0.05409 0.006458 0.9 VDD 232.663,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]
0.8401 0.05317 0.00678 0.9 VDD 239.053,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]
0.8398 0.05287 0.007342 0.9 VDD 234.823,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]
0.8378 0.05426 0.007945 0.9 VDD 234.553,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]
0.8381 0.05382 0.008049 0.9 VDD 237.163,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]
0.8392 0.05399 0.006803 0.9 VDD 236.443,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]
0.8407 0.05212 0.007131 0.9 VDD 239.413,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]
0.8431 0.05326 0.003634 0.9 VDD 223.843,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]
0.8398 0.05437 0.005826 0.9 VDD 232.933,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]
0.8436 0.05266 0.003728 0.9 VDD 223.213,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]
0.8377 0.05438 0.007922 0.9 VDD 233.113,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]
0.8403 0.05371 0.00596 0.9 VDD 228.613,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]
0.8417 0.05404 0.004231 0.9 VDD 226.633,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]
0.8434 0.05296 0.003634 0.9 VDD 223.843,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]
0.8358 0.05651 0.00772 0.9 VDD 232.483,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]
0.8388 0.05554 0.005626 0.9 VDD 228.073,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]
0.8372 0.05618 0.006662 0.9 VDD 229.963,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]
0.8406 0.05435 0.005061 0.9 VDD 227.713,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]
0.8456 0.0471 0.007269 0.9 VDD 239.053,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]
0.8423 0.05115 0.006515 0.9 VDD 235.723,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]
0.8419 0.05006 0.008027 0.9 VDD 236.533,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]
0.8429 0.04985 0.007288 0.9 VDD 235.543,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]
0.8461 0.04871 0.005145 0.9 VDD 235.363,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]
0.8427 0.04934 0.007913 0.9 VDD 238.423,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]
0.8419 0.05006 0.008002 0.9 VDD 235.903,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]
0.8442 0.04811 0.007649 0.9 VDD 236.983,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]
0.8443 0.04877 0.006972 0.9 VDD 235.183,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]
0.8441 0.04944 0.0065 0.9 VDD 238.153,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]
0.8446 0.04843 0.006987 0.9 VDD 237.073,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]
0.8382 0.05442 0.007376 0.9 VDD 208.543,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]
0.8374 0.05488 0.00768 0.9 VDD 208.543,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]
0.8342 0.05651 0.009272 0.9 VDD 212.233,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]
0.8382 0.05438 0.007471 0.9 VDD 207.913,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]
0.8345 0.05647 0.009036 0.9 VDD 210.343,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]
0.837 0.05487 0.008103 0.9 VDD 208.453,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]
0.8361 0.05471 0.009166 0.9 VDD 212.953,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]
0.8345 0.0565 0.008974 0.9 VDD 212.323,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]
0.8369 0.05469 0.008455 0.9 VDD 213.043,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]
0.8362 0.05491 0.008875 0.9 VDD 210.703,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]
0.8373 0.05396 0.00873 0.9 VDD 210.163,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]
0.8383 0.05333 0.008377 0.9 VDD 236.623,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]
0.8383 0.05416 0.007555 0.9 VDD 234.013,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]
0.8392 0.05318 0.007649 0.9 VDD 239.413,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]
0.8381 0.05434 0.007521 0.9 VDD 232.663,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]
0.8383 0.05356 0.008144 0.9 VDD 234.013,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]
0.8392 0.05314 0.007667 0.9 VDD 239.323,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]
0.8385 0.05356 0.007907 0.9 VDD 234.283,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]
0.8377 0.05408 0.008268 0.9 VDD 235.723,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]
0.8367 0.05495 0.008322 0.9 VDD 239.323,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]
0.8382 0.05391 0.007841 0.9 VDD 236.803,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]
0.8389 0.05292 0.008172 0.9 VDD 238.513,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]
0.8402 0.05432 0.005527 0.9 VDD 228.163,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]
0.8377 0.05515 0.007138 0.9 VDD 232.933,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]
0.8394 0.05514 0.005442 0.9 VDD 227.983,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]
0.8376 0.05504 0.007351 0.9 VDD 233.203,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]
0.8373 0.0563 0.006448 0.9 VDD 230.503,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]
0.8407 0.05345 0.005833 0.9 VDD 228.163,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]
0.8368 0.05535 0.007884 0.9 VDD 231.313,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]
0.8379 0.05506 0.007067 0.9 VDD 231.853,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]
0.8387 0.05576 0.00557 0.9 VDD 228.613,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]
0.8364 0.05651 0.007136 0.9 VDD 232.393,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]
0.8381 0.05528 0.006672 0.9 VDD 230.683,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]
0.8428 0.04973 0.007467 0.9 VDD 239.503,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]
0.8425 0.05064 0.006855 0.9 VDD 234.733,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]
0.8372 0.0532 0.009581 0.9 VDD 236.713,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]
0.8365 0.05387 0.009591 0.9 VDD 235.903,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]
0.8431 0.0505 0.006402 0.9 VDD 239.053,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]
0.8415 0.05105 0.007483 0.9 VDD 239.053,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]
0.8415 0.05075 0.007786 0.9 VDD 234.823,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]
0.8383 0.05234 0.009336 0.9 VDD 239.143,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]
0.8398 0.0526 0.007631 0.9 VDD 234.823,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]
0.8439 0.04963 0.006481 0.9 VDD 239.773,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]
0.8385 0.05241 0.009085 0.9 VDD 240.313,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]
0.8416 0.05108 0.007298 0.9 VDD 216.553,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]
0.8393 0.05263 0.008062 0.9 VDD 215.923,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]
0.8393 0.05188 0.008817 0.9 VDD 216.553,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]
0.8418 0.05063 0.00753 0.9 VDD 220.063,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]
0.8383 0.05281 0.008899 0.9 VDD 216.193,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]
0.8453 0.04899 0.005708 0.9 VDD 221.053,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]
0.8433 0.04986 0.006866 0.9 VDD 221.323,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]
0.8409 0.05102 0.008107 0.9 VDD 218.713,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]
0.8431 0.05035 0.006539 0.9 VDD 218.533,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]
0.8428 0.0505 0.006655 0.9 VDD 220.423,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]
0.8413 0.05142 0.007264 0.9 VDD 216.373,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]
0.8434 0.04949 0.0071 0.9 VDD 244.453,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]
0.8465 0.04789 0.005645 0.9 VDD 247.333,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]
0.8399 0.05157 0.008537 0.9 VDD 240.853,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]
0.8435 0.04927 0.00725 0.9 VDD 244.903,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]
0.8462 0.04877 0.005054 0.9 VDD 247.963,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]
0.8441 0.05009 0.005767 0.9 VDD 244.543,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]
0.8419 0.05044 0.007612 0.9 VDD 243.463,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]
0.8433 0.0507 0.005964 0.9 VDD 243.913,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]
0.8463 0.0493 0.004396 0.9 VDD 247.873,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]
0.8396 0.05209 0.008297 0.9 VDD 241.033,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]
0.8463 0.0482 0.005508 0.9 VDD 247.513,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]
0.8427 0.05286 0.004424 0.9 VDD 223.573,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]
0.8389 0.055 0.006107 0.9 VDD 228.973,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]
0.8434 0.05226 0.004341 0.9 VDD 222.583,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]
0.8389 0.05509 0.006002 0.9 VDD 228.703,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]
0.8416 0.05297 0.005395 0.9 VDD 227.983,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]
0.8397 0.05504 0.005272 0.9 VDD 227.713,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]
0.8416 0.05413 0.004226 0.9 VDD 225.823,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]
0.8374 0.05528 0.007294 0.9 VDD 230.413,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]
0.8405 0.05449 0.005 0.9 VDD 226.723,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]
0.838 0.05576 0.006195 0.9 VDD 230.233,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]
0.8433 0.05249 0.004226 0.9 VDD 225.823,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]
0.8462 0.0471 0.006658 0.9 VDD 240.853,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]
0.848 0.04609 0.005949 0.9 VDD 244.813,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]
0.8445 0.04902 0.006506 0.9 VDD 240.133,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]
0.8452 0.04809 0.006719 0.9 VDD 240.583,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]
0.8464 0.0471 0.006474 0.9 VDD 244.723,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]
0.8451 0.04783 0.007059 0.9 VDD 242.383,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]
0.8455 0.04748 0.007059 0.9 VDD 242.383,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]
0.8475 0.04654 0.005955 0.9 VDD 243.013,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]
0.8424 0.04947 0.008178 0.9 VDD 240.673,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]
0.8483 0.04691 0.004744 0.9 VDD 244.723,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]
0.8484 0.04585 0.005764 0.9 VDD 243.463,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]
0.8411 0.05219 0.006699 0.9 VDD 208.453,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]
0.8379 0.054 0.00814 0.9 VDD 208.453,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]
0.8387 0.05313 0.008173 0.9 VDD 208.543,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]
0.8394 0.05298 0.007648 0.9 VDD 211.333,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]
0.8374 0.05351 0.009137 0.9 VDD 214.303,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]
0.8402 0.05257 0.007183 0.9 VDD 210.163,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]
0.837 0.05396 0.00901 0.9 VDD 212.413,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]
0.8407 0.05186 0.007472 0.9 VDD 214.213,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]
0.8384 0.05246 0.009134 0.9 VDD 214.393,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]
0.841 0.05193 0.007104 0.9 VDD 214.753,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]
0.8403 0.05255 0.007201 0.9 VDD 211.153,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]
0.8425 0.05084 0.006649 0.9 VDD 244.183,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]
0.8456 0.04966 0.004726 0.9 VDD 247.963,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
0.8397 0.05258 0.007686 0.9 VDD 240.853,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
0.8431 0.05044 0.006476 0.9 VDD 245.533,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
0.845 0.05008 0.004912 0.9 VDD 247.963,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
0.8404 0.05225 0.007373 0.9 VDD 243.553,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]
0.8429 0.05045 0.006686 0.9 VDD 244.093,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]
0.8379 0.05396 0.008189 0.9 VDD 241.213,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]
0.8454 0.05008 0.004529 0.9 VDD 248.053,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]
0.8382 0.05379 0.007983 0.9 VDD 241.483,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]
0.8458 0.04945 0.004726 0.9 VDD 247.963,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]
0.8431 0.05279 0.004065 0.9 VDD 223.393,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]
0.8375 0.05539 0.007095 0.9 VDD 232.393,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]
0.8428 0.05268 0.004516 0.9 VDD 223.213,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]
0.837 0.05457 0.008402 0.9 VDD 232.393,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]
0.8381 0.05519 0.006732 0.9 VDD 229.963,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]
0.841 0.0538 0.005165 0.9 VDD 228.073,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]
0.8418 0.05369 0.004466 0.9 VDD 225.823,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]
0.8373 0.05534 0.007351 0.9 VDD 232.303,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]
0.8395 0.05474 0.005804 0.9 VDD 227.713,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]
0.838 0.05516 0.006827 0.9 VDD 230.233,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]
0.8415 0.054 0.00447 0.9 VDD 225.823,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]
0.8447 0.04907 0.006265 0.9 VDD 241.483,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]
0.8475 0.04716 0.005354 0.9 VDD 246.073,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]
0.8415 0.0514 0.007054 0.9 VDD 241.123,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]
0.8454 0.04877 0.005789 0.9 VDD 242.833,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]
0.8478 0.04685 0.005354 0.9 VDD 246.073,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]
0.8484 0.04654 0.005009 0.9 VDD 245.983,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]
0.8432 0.04893 0.007859 0.9 VDD 241.753,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]
0.8476 0.04745 0.004942 0.9 VDD 246.073,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]
0.8435 0.04946 0.007032 0.9 VDD 241.573,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]
0.8487 0.04626 0.005048 0.9 VDD 245.893,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]
0.8452 0.04847 0.006369 0.9 VDD 243.733,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]
0.8389 0.05239 0.008696 0.9 VDD 216.823,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]
0.8358 0.05502 0.009183 0.9 VDD 214.393,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]
0.8373 0.05403 0.008664 0.9 VDD 216.733,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]
0.8395 0.05284 0.007609 0.9 VDD 219.523,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]
0.8348 0.05608 0.009164 0.9 VDD 214.663,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]
0.842 0.05108 0.00689 0.9 VDD 220.783,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]
0.8413 0.05113 0.00761 0.9 VDD 219.613,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]
0.8389 0.05342 0.007705 0.9 VDD 218.893,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]
0.839 0.05347 0.00748 0.9 VDD 217.813,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]
0.8388 0.05289 0.008275 0.9 VDD 217.003,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]
0.8378 0.05304 0.009108 0.9 VDD 214.933,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]
0.8375 0.05378 0.008741 0.9 VDD 236.443,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]
0.8386 0.05298 0.008419 0.9 VDD 234.283,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]
0.8407 0.05206 0.007248 0.9 VDD 238.693,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]
0.8379 0.05414 0.007973 0.9 VDD 232.483,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]
0.8403 0.05296 0.006768 0.9 VDD 232.213,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]
0.8383 0.05289 0.008794 0.9 VDD 238.693,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]
0.8397 0.05298 0.00728 0.9 VDD 234.373,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]
0.8375 0.0538 0.008718 0.9 VDD 234.823,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]
0.839 0.05218 0.008834 0.9 VDD 238.333,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]
0.8385 0.05264 0.008859 0.9 VDD 236.443,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]
0.8383 0.05296 0.008788 0.9 VDD 239.143,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]
0.8438 0.05229 0.003949 0.9 VDD 223.843,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]
0.8374 0.05593 0.006676 0.9 VDD 232.123,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]
0.8428 0.05283 0.004343 0.9 VDD 223.843,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]
0.8361 0.05595 0.007945 0.9 VDD 232.573,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]
0.8423 0.05303 0.004685 0.9 VDD 228.523,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]
0.8411 0.05472 0.004225 0.9 VDD 226.453,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]
0.8435 0.05261 0.003858 0.9 VDD 223.843,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]
0.8411 0.0532 0.005725 0.9 VDD 232.393,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]
0.8425 0.05333 0.004211 0.9 VDD 227.173,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]
0.8416 0.05317 0.005271 0.9 VDD 230.503,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]
0.8415 0.05403 0.004441 0.9 VDD 226.453,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]
0.8449 0.04767 0.007454 0.9 VDD 238.333,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]
0.8398 0.05129 0.008949 0.9 VDD 234.913,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]
0.8434 0.04968 0.006887 0.9 VDD 238.153,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]
0.8441 0.04859 0.007293 0.9 VDD 235.453,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]
0.8437 0.04862 0.0077 0.9 VDD 235.273,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]
0.843 0.0505 0.006509 0.9 VDD 238.063,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]
0.8399 0.05115 0.008958 0.9 VDD 235.723,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]
0.8441 0.04891 0.006958 0.9 VDD 238.693,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]
0.8433 0.04987 0.006785 0.9 VDD 235.453,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]
0.8404 0.05075 0.008805 0.9 VDD 237.433,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]
0.8449 0.04815 0.006976 0.9 VDD 238.063,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]
0.8357 0.05574 0.008605 0.9 VDD 208.633,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]
0.84 0.05386 0.006133 0.9 VDD 208.183,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]
0.835 0.05575 0.009243 0.9 VDD 211.693,181.392 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]
0.8398 0.05409 0.006148 0.9 VDD 208.273,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]
0.8365 0.05581 0.007645 0.9 VDD 209.803,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]
0.8372 0.05374 0.009103 0.9 VDD 212.053,184.848 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]
0.8398 0.05394 0.006292 0.9 VDD 210.703,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]
0.838 0.05406 0.007981 0.9 VDD 212.863,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]
0.8375 0.05437 0.008115 0.9 VDD 210.433,183.120 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]
0.838 0.05406 0.007945 0.9 VDD 210.523,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]
0.8397 0.05404 0.006292 0.9 VDD 210.703,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]
0.8375 0.05407 0.00838 0.9 VDD 236.263,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]
0.8358 0.05637 0.007859 0.9 VDD 234.013,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]
0.8384 0.05379 0.007842 0.9 VDD 237.523,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]
0.8381 0.05436 0.007576 0.9 VDD 232.033,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]
0.8388 0.05407 0.007174 0.9 VDD 232.123,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]
0.838 0.05364 0.008403 0.9 VDD 237.883,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]
0.8375 0.0543 0.008212 0.9 VDD 234.373,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]
0.8348 0.05629 0.008926 0.9 VDD 235.093,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]
0.8355 0.05555 0.008962 0.9 VDD 237.883,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]
0.8356 0.0561 0.008332 0.9 VDD 236.173,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]
0.839 0.053 0.007982 0.9 VDD 238.243,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]
0.8394 0.05484 0.005768 0.9 VDD 228.613,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]
0.8374 0.05515 0.007438 0.9 VDD 233.743,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]
0.8395 0.05459 0.005904 0.9 VDD 227.803,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]
0.8378 0.05505 0.007163 0.9 VDD 233.023,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]
0.839 0.05483 0.006161 0.9 VDD 230.323,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]
0.8367 0.05623 0.007098 0.9 VDD 231.763,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]
0.8352 0.05634 0.008441 0.9 VDD 232.753,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]
0.8361 0.05535 0.00857 0.9 VDD 233.203,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]
0.8404 0.05437 0.005218 0.9 VDD 228.343,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]
0.8373 0.05537 0.007325 0.9 VDD 232.933,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]
0.8365 0.05597 0.007535 0.9 VDD 230.593,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]
0.8426 0.05072 0.006643 0.9 VDD 237.523,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]
0.8418 0.05065 0.007511 0.9 VDD 234.643,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]
0.8392 0.05325 0.007595 0.9 VDD 236.533,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]
0.8365 0.0541 0.009416 0.9 VDD 234.013,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]
0.8416 0.05079 0.007579 0.9 VDD 238.243,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]
0.8404 0.05172 0.007844 0.9 VDD 237.523,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]
0.8427 0.05072 0.006569 0.9 VDD 235.183,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]
0.8399 0.05265 0.007487 0.9 VDD 238.423,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]
0.8397 0.05251 0.007825 0.9 VDD 235.183,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]
0.8419 0.05029 0.007844 0.9 VDD 237.523,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]
0.8372 0.05329 0.009483 0.9 VDD 238.243,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]
0.8428 0.05025 0.006912 0.9 VDD 218.173,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]
0.8411 0.0515 0.007363 0.9 VDD 218.533,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]
0.8418 0.05128 0.006966 0.9 VDD 218.173,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]
0.8448 0.04933 0.005915 0.9 VDD 221.503,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]
0.8391 0.05285 0.008031 0.9 VDD 216.103,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]
0.8449 0.04996 0.005116 0.9 VDD 223.033,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]
0.8436 0.05081 0.005615 0.9 VDD 223.303,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]
0.8442 0.04976 0.006061 0.9 VDD 221.143,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]
0.8436 0.04993 0.006515 0.9 VDD 219.523,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]
0.8436 0.05077 0.005672 0.9 VDD 222.493,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]
0.8425 0.05081 0.006705 0.9 VDD 217.813,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]
0.8445 0.04972 0.005819 0.9 VDD 244.363,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]
0.8469 0.04861 0.004446 0.9 VDD 248.053,186.000 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]
0.8397 0.05189 0.008427 0.9 VDD 241.303,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]
0.8439 0.04929 0.006784 0.9 VDD 244.993,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]
0.8467 0.04877 0.004488 0.9 VDD 247.963,185.424 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]
0.844 0.04943 0.006594 0.9 VDD 245.443,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]
0.8414 0.05066 0.007931 0.9 VDD 242.743,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]
0.8414 0.05095 0.007619 0.9 VDD 243.193,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]
0.846 0.0489 0.005054 0.9 VDD 247.963,184.272 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]
0.8414 0.05201 0.006538 0.9 VDD 241.213,183.696 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]
0.8465 0.04861 0.00488 0.9 VDD 247.963,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]
0.8428 0.05281 0.00435 0.9 VDD 223.483,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]
0.8393 0.0551 0.005623 0.9 VDD 229.423,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]
0.8423 0.05275 0.004983 0.9 VDD 223.123,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]
0.8382 0.0544 0.00738 0.9 VDD 230.323,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]
0.8386 0.05505 0.00635 0.9 VDD 228.523,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]
0.839 0.05507 0.005919 0.9 VDD 227.803,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]
0.8426 0.05269 0.004671 0.9 VDD 223.033,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]
0.8398 0.05437 0.005796 0.9 VDD 230.143,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]
0.8404 0.05441 0.005211 0.9 VDD 227.083,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]
0.8369 0.05579 0.007294 0.9 VDD 230.413,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]
0.8413 0.05412 0.004538 0.9 VDD 225.823,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]
0.8466 0.04669 0.006705 0.9 VDD 240.583,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]
0.849 0.04609 0.00493 0.9 VDD 244.813,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]
0.8433 0.04902 0.007641 0.9 VDD 240.133,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]
0.8452 0.04828 0.006497 0.9 VDD 240.223,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]
0.8467 0.04684 0.00642 0.9 VDD 244.813,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]
0.8467 0.0476 0.005743 0.9 VDD 242.743,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]
0.8441 0.04838 0.00754 0.9 VDD 242.563,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]
0.8492 0.04517 0.005608 0.9 VDD 243.373,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]
0.8443 0.04964 0.006068 0.9 VDD 240.313,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]
0.848 0.04609 0.005949 0.9 VDD 244.813,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]
0.8481 0.04627 0.005608 0.9 VDD 243.373,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]
0.8398 0.05312 0.007031 0.9 VDD 208.453,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]
0.8384 0.05411 0.007455 0.9 VDD 208.453,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]
0.8385 0.05403 0.007514 0.9 VDD 208.633,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]
0.8372 0.05409 0.008697 0.9 VDD 210.523,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]
0.8379 0.05389 0.008242 0.9 VDD 212.863,187.152 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]
0.8407 0.05247 0.00682 0.9 VDD 208.903,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]
0.8404 0.05196 0.007641 0.9 VDD 213.223,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]
0.8402 0.05233 0.007468 0.9 VDD 212.953,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]
0.8383 0.05347 0.008254 0.9 VDD 213.313,186.576 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]
0.8405 0.05228 0.007207 0.9 VDD 211.243,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]
0.8401 0.05228 0.007648 0.9 VDD 211.333,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]
0.8431 0.05047 0.006408 0.9 VDD 244.273,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]
0.8459 0.04945 0.004682 0.9 VDD 247.963,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]
0.8401 0.05233 0.00754 0.9 VDD 240.943,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]
0.8437 0.04988 0.006377 0.9 VDD 245.713,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]
0.8459 0.04966 0.004412 0.9 VDD 247.963,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]
0.8437 0.05041 0.005938 0.9 VDD 244.903,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]
0.841 0.05163 0.007326 0.9 VDD 241.753,181.968 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]
0.8407 0.0516 0.007661 0.9 VDD 242.743,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]
0.8455 0.04962 0.004912 0.9 VDD 247.963,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]
0.8428 0.05089 0.00626 0.9 VDD 244.093,180.240 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]
0.846 0.0493 0.004733 0.9 VDD 247.873,182.544 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]
0.8446 0.05143 0.004016 0.9 VDD 223.393,163.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]
0.8385 0.05539 0.006085 0.9 VDD 232.213,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]
0.8434 0.0526 0.003965 0.9 VDD 223.573,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]
0.8363 0.05541 0.008329 0.9 VDD 232.213,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]
0.84 0.05511 0.004888 0.9 VDD 229.963,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]
0.8396 0.05456 0.00588 0.9 VDD 228.073,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]
0.8452 0.05151 0.003293 0.9 VDD 223.843,162.960 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]
0.8395 0.05534 0.005123 0.9 VDD 232.303,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]
0.8397 0.05472 0.005633 0.9 VDD 227.623,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]
0.8434 0.05156 0.005063 0.9 VDD 231.133,163.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]
0.8443 0.05173 0.003971 0.9 VDD 226.273,163.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]
0.8442 0.0489 0.006943 0.9 VDD 241.663,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]
0.847 0.04749 0.005491 0.9 VDD 245.983,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]
0.84 0.05124 0.008798 0.9 VDD 241.393,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]
0.8457 0.04851 0.005781 0.9 VDD 245.353,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]
0.8479 0.04716 0.00491 0.9 VDD 246.163,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]
0.8482 0.04661 0.005236 0.9 VDD 245.893,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]
0.843 0.04989 0.007081 0.9 VDD 241.393,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]
0.8403 0.05122 0.008436 0.9 VDD 242.383,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]
0.8449 0.04872 0.006354 0.9 VDD 243.373,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]
0.8464 0.04788 0.005754 0.9 VDD 243.733,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]
0.8436 0.049 0.007352 0.9 VDD 244.723,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]
0.8411 0.05109 0.007854 0.9 VDD 216.373,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]
0.8426 0.05037 0.007032 0.9 VDD 215.383,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]
0.8427 0.0501 0.007188 0.9 VDD 212.593,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]
0.8441 0.04858 0.0073 0.9 VDD 212.233,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]
0.846 0.04828 0.005705 0.9 VDD 216.373,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]
0.8393 0.05282 0.007887 0.9 VDD 212.863,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]
0.8455 0.04857 0.00596 0.9 VDD 215.473,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]
0.8425 0.04976 0.007787 0.9 VDD 214.843,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]
0.8433 0.04949 0.007206 0.9 VDD 214.123,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]
0.84 0.05179 0.008195 0.9 VDD 214.483,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]
0.8418 0.05092 0.007231 0.9 VDD 213.493,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]
0.8376 0.05454 0.007868 0.9 VDD 237.343,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]
0.8363 0.05585 0.007817 0.9 VDD 237.343,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]
0.8382 0.05394 0.007814 0.9 VDD 239.143,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]
0.8355 0.0559 0.008645 0.9 VDD 237.163,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]
0.8374 0.05394 0.008657 0.9 VDD 237.793,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]
0.8376 0.05491 0.007531 0.9 VDD 235.993,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]
0.8375 0.05499 0.007518 0.9 VDD 239.503,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]
0.8383 0.05393 0.007803 0.9 VDD 239.233,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]
0.8385 0.05389 0.007559 0.9 VDD 239.323,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]
0.8364 0.05508 0.008535 0.9 VDD 239.323,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]
0.8376 0.05454 0.007817 0.9 VDD 237.343,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]
0.8385 0.05436 0.007117 0.9 VDD 214.933,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]
0.8387 0.05357 0.007743 0.9 VDD 216.373,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]
0.8404 0.05297 0.00663 0.9 VDD 218.263,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]
0.8423 0.05134 0.006338 0.9 VDD 220.873,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]
0.8422 0.05255 0.005266 0.9 VDD 218.353,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]
0.8394 0.0537 0.006945 0.9 VDD 216.553,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]
0.8418 0.05199 0.00626 0.9 VDD 218.803,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]
0.8433 0.05146 0.005263 0.9 VDD 221.593,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]
0.8437 0.05144 0.00486 0.9 VDD 220.693,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]
0.8423 0.05184 0.005829 0.9 VDD 220.423,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]
0.8397 0.05362 0.006705 0.9 VDD 216.193,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]
0.8436 0.05142 0.004964 0.9 VDD 226.363,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]
0.8468 0.04888 0.004277 0.9 VDD 223.843,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]
0.8455 0.05038 0.004131 0.9 VDD 225.823,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]
0.8497 0.0469 0.00338 0.9 VDD 223.843,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]
0.8496 0.04701 0.003408 0.9 VDD 223.843,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]
0.8452 0.05024 0.004576 0.9 VDD 223.843,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]
0.8479 0.04866 0.00348 0.9 VDD 225.823,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]
0.8482 0.04822 0.003575 0.9 VDD 225.823,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]
0.8483 0.04822 0.003446 0.9 VDD 225.823,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]
0.846 0.05006 0.003975 0.9 VDD 226.363,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]
0.8466 0.04908 0.004316 0.9 VDD 226.543,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]
0.841 0.05221 0.006801 0.9 VDD 208.273,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]
0.8443 0.04938 0.006334 0.9 VDD 207.913,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]
0.8421 0.05129 0.006581 0.9 VDD 207.913,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]
0.8462 0.0487 0.005112 0.9 VDD 208.093,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]
0.8452 0.04908 0.005709 0.9 VDD 210.253,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]
0.84 0.05292 0.007047 0.9 VDD 207.193,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]
0.8472 0.04692 0.005886 0.9 VDD 211.243,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]
0.8427 0.05021 0.00704 0.9 VDD 210.523,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]
0.8443 0.04873 0.00699 0.9 VDD 209.983,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]
0.8391 0.05311 0.007795 0.9 VDD 210.973,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]
0.8431 0.04973 0.007121 0.9 VDD 210.613,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]
0.841 0.05201 0.006961 0.9 VDD 242.923,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]
0.8441 0.05054 0.00535 0.9 VDD 245.623,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]
0.8406 0.05188 0.007471 0.9 VDD 243.193,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]
0.8445 0.05035 0.005172 0.9 VDD 245.893,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]
0.8456 0.05007 0.004309 0.9 VDD 247.693,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]
0.8412 0.05193 0.006902 0.9 VDD 243.103,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]
0.8425 0.05212 0.005393 0.9 VDD 242.833,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]
0.8444 0.0504 0.005184 0.9 VDD 245.533,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]
0.8458 0.05006 0.004167 0.9 VDD 247.783,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]
0.8432 0.05087 0.005968 0.9 VDD 244.093,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]
0.8439 0.05033 0.005767 0.9 VDD 245.623,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]
0.837 0.05498 0.008027 0.9 VDD 213.043,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]
0.8364 0.05489 0.008715 0.9 VDD 213.493,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]
0.8411 0.0528 0.006122 0.9 VDD 218.803,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]
0.8385 0.0537 0.007772 0.9 VDD 217.363,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]
0.8374 0.05545 0.007178 0.9 VDD 213.403,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]
0.8395 0.05383 0.006624 0.9 VDD 216.913,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]
0.8376 0.05441 0.007955 0.9 VDD 215.923,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]
0.8415 0.05199 0.006464 0.9 VDD 220.243,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]
0.8395 0.05313 0.007387 0.9 VDD 218.353,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]
0.8381 0.05401 0.007894 0.9 VDD 216.283,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]
0.8369 0.05471 0.008373 0.9 VDD 215.293,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]
0.84 0.05328 0.006692 0.9 VDD 230.413,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]
0.8413 0.05274 0.006005 0.9 VDD 228.433,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]
0.8392 0.05363 0.0072 0.9 VDD 232.483,188.880 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]
0.8435 0.05132 0.005177 0.9 VDD 226.543,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]
0.8424 0.05079 0.006821 0.9 VDD 232.663,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]
0.8404 0.05212 0.007478 0.9 VDD 232.393,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]
0.8443 0.05053 0.005157 0.9 VDD 226.543,189.456 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]
0.8442 0.05061 0.005226 0.9 VDD 227.173,190.032 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]
0.8414 0.05213 0.006467 0.9 VDD 230.863,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]
0.8411 0.05205 0.006857 0.9 VDD 233.023,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]
0.8422 0.05194 0.005829 0.9 VDD 228.703,190.608 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]
0.8454 0.04822 0.006355 0.9 VDD 220.153,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]
0.8441 0.04916 0.006716 0.9 VDD 217.993,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]
0.8458 0.04822 0.006024 0.9 VDD 220.153,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]
0.8483 0.0464 0.005325 0.9 VDD 221.323,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]
0.8496 0.04582 0.004549 0.9 VDD 221.233,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]
0.8423 0.05063 0.007111 0.9 VDD 217.993,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]
0.8478 0.04703 0.005184 0.9 VDD 219.073,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]
0.8473 0.04703 0.005679 0.9 VDD 220.603,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]
0.8483 0.04648 0.005193 0.9 VDD 219.973,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]
0.8456 0.04872 0.005629 0.9 VDD 221.773,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]
0.8466 0.04768 0.005677 0.9 VDD 217.813,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]
0.8399 0.05508 0.005011 0.9 VDD 234.643,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]
0.8356 0.05522 0.009178 0.9 VDD 235.993,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]
0.8391 0.0534 0.007548 0.9 VDD 239.323,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]
0.8374 0.05485 0.007767 0.9 VDD 237.793,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]
0.8368 0.05434 0.008864 0.9 VDD 239.233,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]
0.8378 0.05442 0.00781 0.9 VDD 236.803,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]
0.8386 0.0533 0.008106 0.9 VDD 241.483,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]
0.8393 0.05354 0.007135 0.9 VDD 241.033,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]
0.8425 0.05147 0.005987 0.9 VDD 244.273,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]
0.8427 0.05114 0.006185 0.9 VDD 243.823,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]
0.8372 0.05511 0.007682 0.9 VDD 234.463,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]
0.8395 0.05501 0.005455 0.9 VDD 210.433,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]
0.8382 0.05401 0.007785 0.9 VDD 214.123,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]
0.8401 0.05439 0.005482 0.9 VDD 210.613,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]
0.8385 0.0541 0.007409 0.9 VDD 211.873,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]
0.8391 0.0538 0.007124 0.9 VDD 212.413,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]
0.8384 0.0545 0.007143 0.9 VDD 214.033,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]
0.8408 0.0536 0.00559 0.9 VDD 213.673,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]
0.8387 0.05534 0.005997 0.9 VDD 211.423,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]
0.8382 0.05505 0.006707 0.9 VDD 210.343,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]
0.8397 0.0547 0.005608 0.9 VDD 213.133,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]
0.8394 0.05411 0.006509 0.9 VDD 213.043,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]
0.8406 0.05135 0.008095 0.9 VDD 231.133,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]
0.842 0.05097 0.007044 0.9 VDD 229.063,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]
0.8436 0.05043 0.00597 0.9 VDD 232.033,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]
0.8419 0.05046 0.007669 0.9 VDD 233.473,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]
0.8419 0.05045 0.007605 0.9 VDD 233.203,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]
0.8422 0.0515 0.006297 0.9 VDD 233.113,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]
0.8447 0.04985 0.005425 0.9 VDD 229.063,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]
0.8427 0.05045 0.00681 0.9 VDD 233.653,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]
0.8429 0.05029 0.006852 0.9 VDD 230.953,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]
0.8433 0.0504 0.006341 0.9 VDD 233.923,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]
0.8438 0.05105 0.005194 0.9 VDD 229.423,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]
0.8494 0.04504 0.005515 0.9 VDD 219.253,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]
0.8494 0.04542 0.005181 0.9 VDD 218.533,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]
0.8479 0.04696 0.005171 0.9 VDD 212.323,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]
0.8473 0.04639 0.006284 0.9 VDD 212.323,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]
0.8484 0.04612 0.005466 0.9 VDD 216.553,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]
0.8473 0.04641 0.006263 0.9 VDD 212.233,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]
0.848 0.04644 0.005517 0.9 VDD 214.663,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]
0.8508 0.04503 0.004137 0.9 VDD 222.403,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]
0.8493 0.04553 0.005221 0.9 VDD 219.883,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]
0.8501 0.04581 0.0041 0.9 VDD 222.043,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]
0.8476 0.04605 0.006357 0.9 VDD 216.553,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]
0.8365 0.05486 0.00862 0.9 VDD 239.143,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]
0.8363 0.05531 0.008387 0.9 VDD 234.373,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]
0.8382 0.05467 0.007138 0.9 VDD 239.593,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]
0.8372 0.055 0.007824 0.9 VDD 237.073,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]
0.8379 0.05445 0.007674 0.9 VDD 238.963,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]
0.837 0.05592 0.007056 0.9 VDD 234.013,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]
0.8414 0.05175 0.00688 0.9 VDD 243.913,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]
0.8383 0.05349 0.008171 0.9 VDD 240.943,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]
0.8424 0.05169 0.005956 0.9 VDD 244.003,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]
0.8412 0.05193 0.00688 0.9 VDD 243.913,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]
0.8358 0.05546 0.008727 0.9 VDD 237.253,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]
0.8421 0.05238 0.005511 0.9 VDD 214.303,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]
0.8406 0.05277 0.006646 0.9 VDD 214.033,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]
0.8416 0.05238 0.006008 0.9 VDD 217.363,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]
0.8427 0.05175 0.005583 0.9 VDD 219.613,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]
0.8411 0.05266 0.006217 0.9 VDD 218.713,168.720 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]
0.8427 0.05255 0.004739 0.9 VDD 216.103,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]
0.8432 0.05192 0.004836 0.9 VDD 218.533,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]
0.8431 0.05208 0.004831 0.9 VDD 218.623,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]
0.8433 0.05154 0.005167 0.9 VDD 221.503,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]
0.8428 0.0516 0.005582 0.9 VDD 220.063,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]
0.8415 0.05259 0.005921 0.9 VDD 214.843,165.264 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]
0.8446 0.04876 0.006635 0.9 VDD 231.493,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]
0.8436 0.04991 0.006528 0.9 VDD 231.223,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]
0.8436 0.04924 0.0072 0.9 VDD 231.853,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]
0.8448 0.0489 0.006304 0.9 VDD 229.603,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]
0.8457 0.04918 0.005114 0.9 VDD 231.133,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]
0.8433 0.04914 0.007574 0.9 VDD 233.743,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]
0.8455 0.04826 0.006207 0.9 VDD 229.423,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]
0.8494 0.046 0.004623 0.9 VDD 229.063,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]
0.851 0.04597 0.00299 0.9 VDD 228.703,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]
0.8455 0.04918 0.005334 0.9 VDD 233.473,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]
0.8442 0.04873 0.007031 0.9 VDD 231.313,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]
0.8397 0.05214 0.008148 0.9 VDD 214.933,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]
0.8423 0.05057 0.007125 0.9 VDD 214.843,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]
0.8416 0.05123 0.00712 0.9 VDD 211.603,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]
0.8449 0.04906 0.006014 0.9 VDD 212.863,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]
0.8464 0.04788 0.00573 0.9 VDD 216.103,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]
0.8389 0.05292 0.00819 0.9 VDD 212.413,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]
0.8453 0.04896 0.005711 0.9 VDD 213.673,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]
0.8407 0.05168 0.007608 0.9 VDD 216.013,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]
0.8438 0.0491 0.007073 0.9 VDD 215.743,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]
0.8397 0.05214 0.008207 0.9 VDD 212.593,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]
0.8431 0.04963 0.00731 0.9 VDD 213.133,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]
0.8374 0.05471 0.007844 0.9 VDD 236.983,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]
0.836 0.05629 0.007665 0.9 VDD 235.093,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]
0.8371 0.05409 0.008819 0.9 VDD 238.783,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]
0.8373 0.05427 0.008455 0.9 VDD 235.543,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]
0.8405 0.05345 0.006018 0.9 VDD 239.773,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]
0.8362 0.05474 0.009043 0.9 VDD 236.533,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]
0.8381 0.05384 0.008024 0.9 VDD 241.483,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]
0.8391 0.05375 0.007134 0.9 VDD 239.683,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]
0.8405 0.05283 0.006636 0.9 VDD 241.573,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]
0.8383 0.05329 0.008374 0.9 VDD 240.223,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]
0.8381 0.05444 0.007422 0.9 VDD 237.883,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]
0.8395 0.05365 0.006861 0.9 VDD 216.823,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]
0.8401 0.05294 0.006987 0.9 VDD 216.193,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]
0.8406 0.05287 0.006553 0.9 VDD 218.533,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]
0.8425 0.0513 0.006245 0.9 VDD 221.053,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]
0.8403 0.05244 0.007257 0.9 VDD 218.623,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]
0.8411 0.05345 0.00546 0.9 VDD 216.013,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]
0.8401 0.05266 0.007229 0.9 VDD 218.713,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]
0.8439 0.05171 0.004435 0.9 VDD 221.593,174.480 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]
0.8417 0.0523 0.006005 0.9 VDD 219.433,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]
0.843 0.05212 0.004849 0.9 VDD 219.973,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]
0.8391 0.05311 0.007743 0.9 VDD 216.373,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]
0.8441 0.0506 0.005322 0.9 VDD 226.993,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]
0.8463 0.04919 0.004496 0.9 VDD 223.843,194.064 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]
0.8441 0.05035 0.00553 0.9 VDD 226.903,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]
0.8507 0.046 0.00334 0.9 VDD 223.843,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]
0.8515 0.0453 0.003155 0.9 VDD 225.823,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]
0.8458 0.04974 0.004496 0.9 VDD 223.843,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]
0.8483 0.04782 0.003838 0.9 VDD 223.843,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]
0.8491 0.04721 0.003648 0.9 VDD 225.823,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]
0.8495 0.04695 0.003575 0.9 VDD 225.823,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]
0.8443 0.05025 0.005458 0.9 VDD 226.813,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]
0.848 0.04807 0.003934 0.9 VDD 223.843,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]
0.8407 0.05219 0.007112 0.9 VDD 208.183,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]
0.8426 0.05128 0.006127 0.9 VDD 207.823,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]
0.8433 0.0501 0.006606 0.9 VDD 208.003,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]
0.8451 0.0485 0.006407 0.9 VDD 208.093,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]
0.846 0.04873 0.005305 0.9 VDD 210.253,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]
0.8397 0.05312 0.007183 0.9 VDD 208.363,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]
0.8455 0.0491 0.005362 0.9 VDD 210.523,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]
0.8393 0.05317 0.007516 0.9 VDD 209.083,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]
0.8418 0.05136 0.006802 0.9 VDD 209.713,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]
0.8399 0.05227 0.007863 0.9 VDD 210.703,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]
0.8435 0.04969 0.006848 0.9 VDD 209.893,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]
0.8414 0.05242 0.006185 0.9 VDD 243.553,173.904 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]
0.8459 0.05032 0.00378 0.9 VDD 247.783,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]
0.8399 0.05262 0.007512 0.9 VDD 243.103,177.936 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]
0.8435 0.05052 0.00599 0.9 VDD 245.713,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]
0.845 0.05031 0.004657 0.9 VDD 247.693,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]
0.8431 0.05078 0.006098 0.9 VDD 244.993,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]
0.8403 0.05242 0.007228 0.9 VDD 243.553,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]
0.8437 0.05022 0.00612 0.9 VDD 245.623,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]
0.8461 0.0499 0.004049 0.9 VDD 247.963,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]
0.8409 0.05183 0.007314 0.9 VDD 243.373,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]
0.8456 0.05001 0.004418 0.9 VDD 247.783,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]
0.84 0.05385 0.006161 0.9 VDD 214.393,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]
0.8368 0.05515 0.008071 0.9 VDD 213.943,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]
0.8398 0.05428 0.00597 0.9 VDD 215.923,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]
0.8418 0.05238 0.005827 0.9 VDD 219.613,176.784 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]
0.8388 0.05499 0.006175 0.9 VDD 213.853,175.632 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]
0.8415 0.05292 0.005603 0.9 VDD 217.543,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]
0.836 0.05525 0.008725 0.9 VDD 216.553,180.816 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]
0.8401 0.05235 0.007512 0.9 VDD 219.703,179.664 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]
0.84 0.05289 0.007114 0.9 VDD 218.803,178.512 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]
0.841 0.05235 0.006693 0.9 VDD 219.703,179.088 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]
0.8358 0.05547 0.008731 0.9 VDD 213.313,177.360 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]
0.8383 0.05377 0.007889 0.9 VDD 230.143,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]
0.84 0.05321 0.006787 0.9 VDD 228.253,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]
0.8371 0.0541 0.008804 0.9 VDD 232.033,187.728 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]
0.8415 0.05239 0.006123 0.9 VDD 228.703,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]
0.8374 0.05363 0.008977 0.9 VDD 232.483,188.304 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]
0.8395 0.05292 0.007554 0.9 VDD 232.933,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]
0.8417 0.05194 0.006336 0.9 VDD 228.703,191.184 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]
0.8411 0.05247 0.006455 0.9 VDD 228.973,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]
0.84 0.05289 0.007155 0.9 VDD 231.043,191.760 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]
0.8396 0.05289 0.007527 0.9 VDD 233.203,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]
0.8402 0.05287 0.006913 0.9 VDD 230.863,192.336 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]
0.8441 0.04925 0.006597 0.9 VDD 219.883,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]
0.8444 0.04892 0.006675 0.9 VDD 218.173,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]
0.846 0.04809 0.005861 0.9 VDD 219.883,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]
0.8488 0.04707 0.004088 0.9 VDD 222.403,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]
0.8495 0.04625 0.004291 0.9 VDD 222.133,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]
0.842 0.05063 0.007363 0.9 VDD 217.993,192.912 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]
0.8463 0.04718 0.006487 0.9 VDD 218.533,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]
0.8471 0.04799 0.004863 0.9 VDD 222.133,195.792 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]
0.846 0.04786 0.006141 0.9 VDD 219.073,196.368 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]
0.8465 0.04841 0.005135 0.9 VDD 222.223,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]
0.845 0.04833 0.006644 0.9 VDD 217.993,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]
0.8364 0.05452 0.009033 0.9 VDD 234.643,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]
0.8372 0.05509 0.007688 0.9 VDD 235.543,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]
0.8397 0.05418 0.00609 0.9 VDD 239.323,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]
0.8395 0.05426 0.006256 0.9 VDD 236.803,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]
0.8376 0.05354 0.008906 0.9 VDD 239.053,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]
0.8366 0.05426 0.009185 0.9 VDD 236.803,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]
0.8414 0.05293 0.005669 0.9 VDD 241.843,167.568 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]
0.8394 0.05252 0.008106 0.9 VDD 241.483,166.416 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]
0.8438 0.05116 0.005064 0.9 VDD 244.093,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]
0.8416 0.05167 0.006759 0.9 VDD 244.003,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]
0.8357 0.05541 0.008922 0.9 VDD 234.103,165.840 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]
0.8382 0.05501 0.006746 0.9 VDD 210.523,173.328 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]
0.8387 0.05357 0.007763 0.9 VDD 213.853,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]
0.8398 0.0544 0.005826 0.9 VDD 210.433,175.056 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]
0.8408 0.05375 0.005471 0.9 VDD 210.523,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]
0.8406 0.05392 0.005471 0.9 VDD 210.523,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]
0.8383 0.05456 0.007145 0.9 VDD 214.213,172.752 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]
0.838 0.05491 0.007107 0.9 VDD 212.233,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]
0.8376 0.05532 0.007124 0.9 VDD 211.783,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]
0.8382 0.05505 0.006737 0.9 VDD 210.343,172.176 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]
0.8378 0.05504 0.00716 0.9 VDD 213.673,176.208 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]
0.8389 0.05377 0.007285 0.9 VDD 211.423,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]
0.8435 0.05087 0.005649 0.9 VDD 230.323,193.488 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]
0.8419 0.05099 0.007098 0.9 VDD 229.153,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]
0.8406 0.05128 0.008168 0.9 VDD 231.313,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]
0.8435 0.0503 0.006232 0.9 VDD 231.043,198.096 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]
0.8448 0.04883 0.006342 0.9 VDD 231.403,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]
0.8398 0.0515 0.008691 0.9 VDD 233.023,194.640 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]
0.8462 0.0485 0.005288 0.9 VDD 228.793,198.672 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]
0.8446 0.04888 0.006489 0.9 VDD 233.743,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]
0.8432 0.0502 0.006617 0.9 VDD 230.413,197.520 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]
0.8399 0.05132 0.008803 0.9 VDD 233.563,195.216 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]
0.8444 0.04983 0.005802 0.9 VDD 228.883,196.944 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]
0.8512 0.04362 0.005207 0.9 VDD 218.983,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]
0.8485 0.04621 0.005338 0.9 VDD 217.723,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]
0.8483 0.04651 0.005168 0.9 VDD 214.123,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]
0.847 0.04644 0.006551 0.9 VDD 214.573,201.552 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]
0.8507 0.04383 0.005466 0.9 VDD 216.553,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]
0.847 0.04649 0.006548 0.9 VDD 214.393,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]
0.8478 0.04671 0.005536 0.9 VDD 215.203,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]
0.8521 0.04356 0.004323 0.9 VDD 221.683,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]
0.8496 0.04522 0.005226 0.9 VDD 218.893,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]
0.8511 0.04462 0.004244 0.9 VDD 221.863,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]
0.8477 0.04604 0.006301 0.9 VDD 216.823,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]
0.8399 0.05281 0.007315 0.9 VDD 237.793,171.024 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]
0.8371 0.05562 0.007312 0.9 VDD 236.533,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]
0.8383 0.05411 0.007562 0.9 VDD 239.503,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]
0.8375 0.05468 0.007819 0.9 VDD 237.613,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]
0.837 0.05442 0.008634 0.9 VDD 239.053,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]
0.8408 0.05308 0.006083 0.9 VDD 235.813,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]
0.8401 0.05304 0.006902 0.9 VDD 241.663,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]
0.8419 0.05219 0.005952 0.9 VDD 240.313,171.600 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]
0.8396 0.05367 0.006761 0.9 VDD 241.483,170.448 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]
0.8382 0.05378 0.008046 0.9 VDD 241.303,169.872 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]
0.8362 0.05512 0.008689 0.9 VDD 236.443,169.296 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]
0.8421 0.05224 0.005686 0.9 VDD 216.553,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]
0.8407 0.05261 0.006721 0.9 VDD 215.923,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]
0.842 0.05208 0.005956 0.9 VDD 217.993,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]
0.8426 0.05173 0.005627 0.9 VDD 219.253,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]
0.8413 0.05226 0.006449 0.9 VDD 217.813,168.144 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]
0.8428 0.05245 0.004787 0.9 VDD 216.103,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]
0.8438 0.05134 0.004809 0.9 VDD 217.903,163.536 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]
0.8435 0.05129 0.005231 0.9 VDD 221.323,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]
0.8435 0.05134 0.005139 0.9 VDD 221.593,166.992 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]
0.8439 0.05145 0.004615 0.9 VDD 220.153,164.112 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]
0.8415 0.05253 0.005973 0.9 VDD 215.293,164.688 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]
0.851 0.04594 0.003108 0.9 VDD 231.133,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]
0.845 0.04966 0.005357 0.9 VDD 229.603,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]
0.849 0.0457 0.005327 0.9 VDD 232.843,203.280 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]
0.8461 0.04916 0.004749 0.9 VDD 227.713,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]
0.8468 0.04865 0.004528 0.9 VDD 228.793,202.704 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]
0.8428 0.05001 0.007181 0.9 VDD 233.473,200.400 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]
0.8463 0.04854 0.005122 0.9 VDD 228.973,199.248 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]
0.8517 0.04558 0.002671 0.9 VDD 226.723,203.856 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]
0.8467 0.04821 0.005093 0.9 VDD 227.713,202.128 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]
0.844 0.0488 0.007166 0.9 VDD 233.383,200.976 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]
0.8463 0.04916 0.004526 0.9 VDD 227.713,199.824 peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]
0.8407 0.05369 0.005578 0.9 VDD 206.023,186.000 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]
0.8413 0.05337 0.005299 0.9 VDD 205.123,185.424 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]
0.8401 0.05346 0.00646 0.9 VDD 206.113,187.152 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]
0.8422 0.0519 0.005903 0.9 VDD 206.293,190.032 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]
0.8402 0.05275 0.00706 0.9 VDD 206.113,188.304 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]
0.8409 0.05277 0.006298 0.9 VDD 206.203,188.880 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]
0.8421 0.05216 0.005787 0.9 VDD 203.863,188.304 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]
0.8426 0.05216 0.005288 0.9 VDD 203.863,188.880 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]
0.8418 0.05188 0.006298 0.9 VDD 206.203,189.456 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]
0.8395 0.05346 0.00706 0.9 VDD 206.113,187.728 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]
0.8433 0.05135 0.005331 0.9 VDD 203.953,189.456 peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]
0.846 0.05043 0.003581 0.9 VDD 200.803,190.032 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]
0.8458 0.05016 0.003992 0.9 VDD 201.163,191.760 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]
0.8466 0.04983 0.003603 0.9 VDD 198.553,190.608 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]
0.8466 0.04987 0.003499 0.9 VDD 198.643,191.184 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]
0.8472 0.04934 0.003445 0.9 VDD 198.643,193.488 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]
0.8455 0.05066 0.003875 0.9 VDD 201.163,193.488 peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]
0.84 0.0534 0.006626 0.9 VDD 205.303,184.848 peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg
0.841 0.05356 0.005444 0.9 VDD 227.893,183.696 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]
0.8406 0.05336 0.006033 0.9 VDD 227.173,184.272 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]
0.8383 0.05399 0.007673 0.9 VDD 230.323,184.272 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]
0.8412 0.05383 0.004975 0.9 VDD 226.453,183.120 peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]
0.8465 0.05019 0.00329 0.9 VDD 200.128,189.456 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U3
0.8468 0.04978 0.003453 0.9 VDD 198.958,190.032 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U4
0.8473 0.04927 0.003428 0.9 VDD 198.868,191.760 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U5
0.8472 0.04937 0.003437 0.9 VDD 198.688,192.912 peripherals_i/apb_uart_i/UART_RXFF/DP_OP_21J3_122_2544/U6
0.8477 0.04857 0.003749 0.9 VDD 200.983,194.064 peripherals_i/apb_uart_i/UART_RXFF/U7
0.8399 0.05401 0.00606 0.9 VDD 228.793,180.240 peripherals_i/apb_uart_i/UART_RXFF/U8
0.8407 0.05396 0.005385 0.9 VDD 227.713,183.120 peripherals_i/apb_uart_i/UART_RXFF/U9
0.8396 0.05404 0.006389 0.9 VDD 229.018,180.816 peripherals_i/apb_uart_i/UART_RXFF/U10
0.8411 0.05289 0.005981 0.9 VDD 228.028,181.392 peripherals_i/apb_uart_i/UART_RXFF/U12
0.8421 0.05248 0.005407 0.9 VDD 228.298,185.424 peripherals_i/apb_uart_i/UART_RXFF/U14
0.8397 0.05363 0.006651 0.9 VDD 228.253,184.272 peripherals_i/apb_uart_i/UART_RXFF/U15
0.8394 0.05413 0.006461 0.9 VDD 229.648,182.544 peripherals_i/apb_uart_i/UART_RXFF/U16
0.8395 0.05369 0.00683 0.9 VDD 228.613,184.272 peripherals_i/apb_uart_i/UART_RXFF/U17
0.8392 0.05378 0.007074 0.9 VDD 229.108,184.272 peripherals_i/apb_uart_i/UART_RXFF/U18
0.8395 0.05406 0.006462 0.9 VDD 229.198,180.816 peripherals_i/apb_uart_i/UART_RXFF/U19
0.8406 0.05302 0.00637 0.9 VDD 228.973,181.392 peripherals_i/apb_uart_i/UART_RXFF/U20
0.8407 0.05303 0.00626 0.9 VDD 229.108,181.968 peripherals_i/apb_uart_i/UART_RXFF/U21
0.8417 0.05276 0.005508 0.9 VDD 227.128,181.968 peripherals_i/apb_uart_i/UART_RXFF/U23
0.8403 0.05405 0.005634 0.9 VDD 228.748,183.120 peripherals_i/apb_uart_i/UART_RXFF/U25
0.8405 0.054 0.005504 0.9 VDD 228.163,183.120 peripherals_i/apb_uart_i/UART_RXFF/U26
0.8437 0.05255 0.003784 0.9 VDD 224.788,179.088 peripherals_i/apb_uart_i/UART_RXFF/U27
0.8427 0.05141 0.005903 0.9 VDD 222.133,181.392 peripherals_i/apb_uart_i/UART_RXFF/U29
0.8423 0.05176 0.005928 0.9 VDD 222.088,180.816 peripherals_i/apb_uart_i/UART_RXFF/U30
0.8429 0.05214 0.004948 0.9 VDD 223.978,184.272 peripherals_i/apb_uart_i/UART_RXFF/U31
0.8432 0.05067 0.006105 0.9 VDD 222.133,184.848 peripherals_i/apb_uart_i/UART_RXFF/U32
0.8405 0.05309 0.006411 0.9 VDD 229.513,181.968 peripherals_i/apb_uart_i/UART_RXFF/U33
0.8412 0.05289 0.005869 0.9 VDD 228.073,181.968 peripherals_i/apb_uart_i/UART_RXFF/U34
0.8435 0.05221 0.00427 0.9 VDD 224.608,181.968 peripherals_i/apb_uart_i/UART_RXFF/U35
0.843 0.05242 0.004607 0.9 VDD 225.463,181.968 peripherals_i/apb_uart_i/UART_RXFF/U36
0.8423 0.05258 0.005084 0.9 VDD 226.138,181.968 peripherals_i/apb_uart_i/UART_RXFF/U37
0.8423 0.05301 0.004644 0.9 VDD 226.498,179.088 peripherals_i/apb_uart_i/UART_RXFF/U38
0.8409 0.05298 0.006107 0.9 VDD 228.703,181.968 peripherals_i/apb_uart_i/UART_RXFF/U39
0.84 0.05402 0.005988 0.9 VDD 228.388,182.544 peripherals_i/apb_uart_i/UART_RXFF/U40
0.8404 0.05393 0.005646 0.9 VDD 227.488,182.544 peripherals_i/apb_uart_i/UART_RXFF/U41
0.839 0.05365 0.007366 0.9 VDD 206.878,184.848 peripherals_i/apb_uart_i/UART_RXFF/U42
0.8422 0.05144 0.006383 0.9 VDD 221.458,179.664 peripherals_i/apb_uart_i/UART_RXFF/U44
0.8413 0.05175 0.006933 0.9 VDD 220.603,180.240 peripherals_i/apb_uart_i/UART_RXFF/U45
0.8433 0.05154 0.005118 0.9 VDD 222.493,181.968 peripherals_i/apb_uart_i/UART_RXFF/U46
0.8434 0.05171 0.00492 0.9 VDD 222.988,181.968 peripherals_i/apb_uart_i/UART_RXFF/U47
0.8399 0.05401 0.00605 0.9 VDD 230.638,183.696 peripherals_i/apb_uart_i/UART_RXFF/U48
0.8392 0.05417 0.006626 0.9 VDD 230.098,182.544 peripherals_i/apb_uart_i/UART_RXFF/U49
0.8415 0.05269 0.005821 0.9 VDD 229.423,185.424 peripherals_i/apb_uart_i/UART_RXFF/U50
0.8404 0.05384 0.005794 0.9 VDD 229.468,183.696 peripherals_i/apb_uart_i/UART_RXFF/U51
0.8426 0.05115 0.006256 0.9 VDD 221.908,183.696 peripherals_i/apb_uart_i/UART_RXFF/U53
0.8427 0.0515 0.005795 0.9 VDD 222.628,184.272 peripherals_i/apb_uart_i/UART_RXFF/U54
0.8435 0.0519 0.00462 0.9 VDD 226.228,185.424 peripherals_i/apb_uart_i/UART_RXFF/U56
0.8432 0.05202 0.004775 0.9 VDD 226.633,185.424 peripherals_i/apb_uart_i/UART_RXFF/U57
0.8407 0.0536 0.005717 0.9 VDD 206.563,185.424 peripherals_i/apb_uart_i/UART_RXFF/U58
0.8454 0.05135 0.003224 0.9 VDD 199.228,185.424 peripherals_i/apb_uart_i/UART_RXFF/U59
0.8437 0.05112 0.005174 0.9 VDD 223.618,184.848 peripherals_i/apb_uart_i/UART_RXFF/U61
0.8441 0.05147 0.004438 0.9 VDD 224.788,184.848 peripherals_i/apb_uart_i/UART_RXFF/U62
0.84 0.05321 0.006772 0.9 VDD 230.503,181.968 peripherals_i/apb_uart_i/UART_RXFF/U63
0.84 0.05348 0.006473 0.9 VDD 229.153,187.152 peripherals_i/apb_uart_i/UART_RXFF/U65
0.839 0.0542 0.006756 0.9 VDD 230.458,182.544 peripherals_i/apb_uart_i/UART_RXFF/U66
0.8389 0.05422 0.006885 0.9 VDD 230.818,182.544 peripherals_i/apb_uart_i/UART_RXFF/U67
0.8383 0.05351 0.008184 0.9 VDD 214.303,187.152 peripherals_i/apb_uart_i/UART_RXFF/U69
0.84 0.05415 0.005893 0.9 VDD 229.918,183.120 peripherals_i/apb_uart_i/UART_RXFF/U70
0.8421 0.0521 0.005756 0.9 VDD 229.243,186.000 peripherals_i/apb_uart_i/UART_RXFF/U71
0.8396 0.0541 0.006327 0.9 VDD 229.288,182.544 peripherals_i/apb_uart_i/UART_RXFF/U72
0.8375 0.05421 0.008281 0.9 VDD 211.693,183.120 peripherals_i/apb_uart_i/UART_RXFF/U74
0.8414 0.05208 0.006473 0.9 VDD 229.153,186.576 peripherals_i/apb_uart_i/UART_RXFF/U76
0.8397 0.05422 0.006088 0.9 VDD 230.818,183.120 peripherals_i/apb_uart_i/UART_RXFF/U77
0.8394 0.0521 0.008522 0.9 VDD 217.453,187.728 peripherals_i/apb_uart_i/UART_RXFF/U79
0.8398 0.05419 0.005991 0.9 VDD 230.368,183.120 peripherals_i/apb_uart_i/UART_RXFF/U80
0.8419 0.05256 0.005559 0.9 VDD 228.703,185.424 peripherals_i/apb_uart_i/UART_RXFF/U81
0.8373 0.05504 0.00768 0.9 VDD 214.573,181.968 peripherals_i/apb_uart_i/UART_RXFF/U82
0.8388 0.05305 0.008161 0.9 VDD 214.618,186.576 peripherals_i/apb_uart_i/UART_RXFF/U83
0.84 0.05316 0.006825 0.9 VDD 230.098,181.392 peripherals_i/apb_uart_i/UART_RXFF/U84
0.8393 0.05389 0.006787 0.9 VDD 230.863,179.664 peripherals_i/apb_uart_i/UART_RXFF/U85
0.8381 0.05509 0.006839 0.9 VDD 229.423,165.840 peripherals_i/apb_uart_i/UART_RXFF/U87
0.8387 0.05423 0.00702 0.9 VDD 230.593,180.816 peripherals_i/apb_uart_i/UART_RXFF/U88
0.8392 0.05473 0.006114 0.9 VDD 229.783,174.480 peripherals_i/apb_uart_i/UART_RXFF/U90
0.8397 0.05378 0.006542 0.9 VDD 230.143,179.664 peripherals_i/apb_uart_i/UART_RXFF/U91
0.8388 0.0554 0.005748 0.9 VDD 228.973,170.448 peripherals_i/apb_uart_i/UART_RXFF/U93
0.8393 0.05417 0.006511 0.9 VDD 230.053,180.240 peripherals_i/apb_uart_i/UART_RXFF/U94
0.8412 0.05383 0.004953 0.9 VDD 229.423,172.176 peripherals_i/apb_uart_i/UART_RXFF/U96
0.8415 0.05374 0.004779 0.9 VDD 228.838,172.176 peripherals_i/apb_uart_i/UART_RXFF/U97
0.8403 0.05315 0.006593 0.9 VDD 230.008,181.968 peripherals_i/apb_uart_i/UART_RXFF/U98
0.8396 0.0533 0.007061 0.9 VDD 231.313,181.968 peripherals_i/apb_uart_i/UART_RXFF/U99
0.8446 0.04961 0.005783 0.9 VDD 245.893,180.816 peripherals_i/apb_uart_i/UART_RXFF/U101
0.8395 0.05334 0.007185 0.9 VDD 231.673,181.968 peripherals_i/apb_uart_i/UART_RXFF/U102
0.839 0.05343 0.007521 0.9 VDD 232.663,181.968 peripherals_i/apb_uart_i/UART_RXFF/U104
0.8395 0.05428 0.006249 0.9 VDD 231.583,183.120 peripherals_i/apb_uart_i/UART_RXFF/U105
0.8452 0.04862 0.00621 0.9 VDD 246.073,184.848 peripherals_i/apb_uart_i/UART_RXFF/U107
0.8398 0.05406 0.006194 0.9 VDD 231.313,183.696 peripherals_i/apb_uart_i/UART_RXFF/U108
0.8392 0.05432 0.006508 0.9 VDD 233.203,183.120 peripherals_i/apb_uart_i/UART_RXFF/U110
0.8393 0.05431 0.006345 0.9 VDD 232.078,183.120 peripherals_i/apb_uart_i/UART_RXFF/U111
0.8413 0.05275 0.00593 0.9 VDD 229.738,185.424 peripherals_i/apb_uart_i/UART_RXFF/U112
0.8392 0.05379 0.006975 0.9 VDD 230.233,187.152 peripherals_i/apb_uart_i/UART_RXFF/U113
0.8456 0.04828 0.006131 0.9 VDD 244.003,191.760 peripherals_i/apb_uart_i/UART_RXFF/U115
0.8403 0.05338 0.0063 0.9 VDD 228.793,187.152 peripherals_i/apb_uart_i/UART_RXFF/U116
0.8436 0.04989 0.00651 0.9 VDD 238.063,190.032 peripherals_i/apb_uart_i/UART_RXFF/U118
0.839 0.05385 0.007139 0.9 VDD 230.593,187.152 peripherals_i/apb_uart_i/UART_RXFF/U119
0.8445 0.04816 0.007318 0.9 VDD 243.013,194.640 peripherals_i/apb_uart_i/UART_RXFF/U121
0.8408 0.05321 0.006035 0.9 VDD 228.253,187.152 peripherals_i/apb_uart_i/UART_RXFF/U122
0.8442 0.04816 0.007654 0.9 VDD 236.803,201.552 peripherals_i/apb_uart_i/UART_RXFF/U124
0.8407 0.05174 0.007594 0.9 VDD 237.478,191.760 peripherals_i/apb_uart_i/UART_RXFF/U125
0.8419 0.05192 0.006146 0.9 VDD 228.478,186.576 peripherals_i/apb_uart_i/UART_RXFF/U126
0.8488 0.04582 0.005374 0.9 VDD 217.273,200.976 peripherals_i/apb_uart_i/UART_RXFF/U127
0.8454 0.04907 0.005543 0.9 VDD 212.143,198.672 peripherals_i/apb_uart_i/UART_RXFF/U128
0.8488 0.04645 0.004787 0.9 VDD 220.423,198.096 peripherals_i/apb_uart_i/UART_RXFF/U129
0.8454 0.0477 0.006885 0.9 VDD 216.733,197.520 peripherals_i/apb_uart_i/UART_RXFF/U130
0.847 0.0475 0.005508 0.9 VDD 217.408,198.096 peripherals_i/apb_uart_i/UART_RXFF/U131
0.8403 0.05315 0.006506 0.9 VDD 217.453,168.720 peripherals_i/apb_uart_i/UART_RXFF/U132
0.8385 0.05459 0.006938 0.9 VDD 215.023,176.208 peripherals_i/apb_uart_i/UART_RXFF/U133
0.8382 0.05469 0.007122 0.9 VDD 213.493,172.176 peripherals_i/apb_uart_i/UART_RXFF/U134
0.8427 0.05206 0.00522 0.9 VDD 218.623,171.024 peripherals_i/apb_uart_i/UART_RXFF/U135
0.8405 0.05303 0.006467 0.9 VDD 218.128,172.176 peripherals_i/apb_uart_i/UART_RXFF/U136
0.8403 0.0525 0.007192 0.9 VDD 239.053,171.024 peripherals_i/apb_uart_i/UART_RXFF/U137
0.8461 0.05007 0.00381 0.9 VDD 247.693,171.600 peripherals_i/apb_uart_i/UART_RXFF/U138
0.8405 0.05357 0.005881 0.9 VDD 240.583,167.568 peripherals_i/apb_uart_i/UART_RXFF/U139
0.8401 0.05387 0.006055 0.9 VDD 238.063,172.176 peripherals_i/apb_uart_i/UART_RXFF/U140
0.8414 0.0526 0.006043 0.9 VDD 238.648,171.600 peripherals_i/apb_uart_i/UART_RXFF/U141
0.8455 0.04846 0.006027 0.9 VDD 230.233,200.976 peripherals_i/apb_uart_i/UART_RXFF/U142
0.842 0.05078 0.007266 0.9 VDD 232.933,189.456 peripherals_i/apb_uart_i/UART_RXFF/U143
0.8431 0.05038 0.00653 0.9 VDD 232.303,198.096 peripherals_i/apb_uart_i/UART_RXFF/U144
0.8476 0.04862 0.003757 0.9 VDD 225.733,197.520 peripherals_i/apb_uart_i/UART_RXFF/U145
0.8455 0.04868 0.005848 0.9 VDD 230.098,198.672 peripherals_i/apb_uart_i/UART_RXFF/U146
0.8431 0.05156 0.005381 0.9 VDD 226.948,186.576 peripherals_i/apb_uart_i/UART_RXFF/U147
0.8438 0.05151 0.004657 0.9 VDD 225.148,188.304 peripherals_i/apb_uart_i/UART_RXFF/U148
0.8416 0.05284 0.005585 0.9 VDD 227.353,187.152 peripherals_i/apb_uart_i/UART_RXFF/U149
0.8406 0.05193 0.007421 0.9 VDD 214.753,191.184 peripherals_i/apb_uart_i/UART_RXFF/U150
0.8375 0.05407 0.00842 0.9 VDD 212.773,183.120 peripherals_i/apb_uart_i/UART_RXFF/U151
0.8422 0.05025 0.00753 0.9 VDD 220.063,188.304 peripherals_i/apb_uart_i/UART_RXFF/U152
0.8423 0.0517 0.006045 0.9 VDD 220.153,181.968 peripherals_i/apb_uart_i/UART_RXFF/U153
0.8426 0.05209 0.005312 0.9 VDD 217.498,185.424 peripherals_i/apb_uart_i/UART_RXFF/U154
0.8374 0.05536 0.007192 0.9 VDD 231.673,165.264 peripherals_i/apb_uart_i/UART_RXFF/U155
0.8385 0.05497 0.006567 0.9 VDD 231.403,175.632 peripherals_i/apb_uart_i/UART_RXFF/U156
0.8381 0.05529 0.006656 0.9 VDD 230.863,168.720 peripherals_i/apb_uart_i/UART_RXFF/U157
0.8403 0.05416 0.00551 0.9 VDD 231.493,172.176 peripherals_i/apb_uart_i/UART_RXFF/U158
0.8387 0.05411 0.007173 0.9 VDD 231.178,172.752 peripherals_i/apb_uart_i/UART_RXFF/U159
0.8407 0.05221 0.007064 0.9 VDD 241.393,179.664 peripherals_i/apb_uart_i/UART_RXFF/U160
0.8381 0.05407 0.007786 0.9 VDD 236.263,180.240 peripherals_i/apb_uart_i/UART_RXFF/U161
0.8424 0.05139 0.006233 0.9 VDD 242.653,183.120 peripherals_i/apb_uart_i/UART_RXFF/U162
0.8391 0.05417 0.00669 0.9 VDD 235.183,183.120 peripherals_i/apb_uart_i/UART_RXFF/U163
0.8379 0.05408 0.007999 0.9 VDD 235.858,182.544 peripherals_i/apb_uart_i/UART_RXFF/U164
0.8427 0.05058 0.006724 0.9 VDD 242.383,188.880 peripherals_i/apb_uart_i/UART_RXFF/U165
0.8427 0.04981 0.007487 0.9 VDD 238.423,189.456 peripherals_i/apb_uart_i/UART_RXFF/U166
0.8473 0.04645 0.006219 0.9 VDD 242.203,199.248 peripherals_i/apb_uart_i/UART_RXFF/U167
0.8438 0.04931 0.006924 0.9 VDD 237.343,199.824 peripherals_i/apb_uart_i/UART_RXFF/U168
0.8434 0.05003 0.006573 0.9 VDD 237.478,190.032 peripherals_i/apb_uart_i/UART_RXFF/U169
0.841 0.05284 0.006115 0.9 VDD 230.278,185.424 peripherals_i/apb_uart_i/UART_RXFF/U170
0.8505 0.04457 0.004965 0.9 VDD 220.513,201.552 peripherals_i/apb_uart_i/UART_RXFF/U171
0.8417 0.05126 0.007086 0.9 VDD 211.153,195.216 peripherals_i/apb_uart_i/UART_RXFF/U172
0.8479 0.04696 0.005143 0.9 VDD 221.503,196.368 peripherals_i/apb_uart_i/UART_RXFF/U173
0.8437 0.04935 0.006916 0.9 VDD 216.463,194.640 peripherals_i/apb_uart_i/UART_RXFF/U174
0.8456 0.04822 0.006188 0.9 VDD 219.658,195.216 peripherals_i/apb_uart_i/UART_RXFF/U175
0.8444 0.05121 0.004401 0.9 VDD 221.323,166.416 peripherals_i/apb_uart_i/UART_RXFF/U176
0.8426 0.05153 0.00583 0.9 VDD 221.323,177.360 peripherals_i/apb_uart_i/UART_RXFF/U177
0.8371 0.05573 0.00713 0.9 VDD 211.963,176.784 peripherals_i/apb_uart_i/UART_RXFF/U178
0.8442 0.05152 0.004327 0.9 VDD 221.413,175.632 peripherals_i/apb_uart_i/UART_RXFF/U179
0.8435 0.05137 0.005139 0.9 VDD 221.098,176.208 peripherals_i/apb_uart_i/UART_RXFF/U180
0.841 0.05207 0.006923 0.9 VDD 240.673,171.024 peripherals_i/apb_uart_i/UART_RXFF/U181
0.845 0.05001 0.005016 0.9 VDD 245.893,176.784 peripherals_i/apb_uart_i/UART_RXFF/U182
0.8414 0.05278 0.005836 0.9 VDD 240.853,166.992 peripherals_i/apb_uart_i/UART_RXFF/U183
0.8392 0.0533 0.007537 0.9 VDD 240.403,175.632 peripherals_i/apb_uart_i/UART_RXFF/U184
0.8402 0.05301 0.006791 0.9 VDD 240.988,176.208 peripherals_i/apb_uart_i/UART_RXFF/U185
0.8495 0.0469 0.003569 0.9 VDD 225.733,201.552 peripherals_i/apb_uart_i/UART_RXFF/U186
0.8434 0.05071 0.005913 0.9 VDD 228.253,192.912 peripherals_i/apb_uart_i/UART_RXFF/U187
0.8443 0.04888 0.006791 0.9 VDD 233.563,198.672 peripherals_i/apb_uart_i/UART_RXFF/U188
0.8489 0.04711 0.003993 0.9 VDD 226.273,201.552 peripherals_i/apb_uart_i/UART_RXFF/U189
0.8479 0.04791 0.004168 0.9 VDD 226.948,198.672 peripherals_i/apb_uart_i/UART_RXFF/U190
0.8436 0.05064 0.005743 0.9 VDD 227.848,189.456 peripherals_i/apb_uart_i/UART_RXFF/U191
0.8427 0.05207 0.005198 0.9 VDD 226.633,188.880 peripherals_i/apb_uart_i/UART_RXFF/U192
0.8385 0.05331 0.008144 0.9 VDD 214.843,187.152 peripherals_i/apb_uart_i/UART_RXFF/U193
0.8375 0.05335 0.009145 0.9 VDD 213.673,184.848 peripherals_i/apb_uart_i/UART_RXFF/U194
0.8441 0.04976 0.006124 0.9 VDD 219.793,190.032 peripherals_i/apb_uart_i/UART_RXFF/U195
0.8396 0.05346 0.006911 0.9 VDD 217.633,181.968 peripherals_i/apb_uart_i/UART_RXFF/U196
0.8419 0.05262 0.005521 0.9 VDD 216.148,185.424 peripherals_i/apb_uart_i/UART_RXFF/U197
0.8385 0.05498 0.006513 0.9 VDD 228.883,165.840 peripherals_i/apb_uart_i/UART_RXFF/U198
0.8397 0.05458 0.005737 0.9 VDD 228.973,174.480 peripherals_i/apb_uart_i/UART_RXFF/U199
0.8398 0.05466 0.005543 0.9 VDD 227.263,169.296 peripherals_i/apb_uart_i/UART_RXFF/U200
0.8422 0.05319 0.004658 0.9 VDD 226.723,172.752 peripherals_i/apb_uart_i/UART_RXFF/U201
0.8432 0.05272 0.004085 0.9 VDD 226.858,171.600 peripherals_i/apb_uart_i/UART_RXFF/U202
0.8452 0.04963 0.005176 0.9 VDD 246.433,179.664 peripherals_i/apb_uart_i/UART_RXFF/U203
0.8369 0.05462 0.008517 0.9 VDD 239.953,177.936 peripherals_i/apb_uart_i/UART_RXFF/U204
0.8461 0.04893 0.004991 0.9 VDD 246.433,183.696 peripherals_i/apb_uart_i/UART_RXFF/U205
0.8402 0.05299 0.006788 0.9 VDD 238.243,183.696 peripherals_i/apb_uart_i/UART_RXFF/U206
0.8406 0.05269 0.006755 0.9 VDD 239.278,183.696 peripherals_i/apb_uart_i/UART_RXFF/U207
0.8447 0.04888 0.006466 0.9 VDD 243.103,191.760 peripherals_i/apb_uart_i/UART_RXFF/U208
0.8409 0.05147 0.007622 0.9 VDD 235.633,191.184 peripherals_i/apb_uart_i/UART_RXFF/U209
0.8417 0.0499 0.008408 0.9 VDD 239.503,194.640 peripherals_i/apb_uart_i/UART_RXFF/U210
0.8429 0.05007 0.006982 0.9 VDD 236.443,198.096 peripherals_i/apb_uart_i/UART_RXFF/U211
0.8404 0.05198 0.007606 0.9 VDD 236.758,191.760 peripherals_i/apb_uart_i/UART_RXFF/U212
0.8426 0.0523 0.005135 0.9 VDD 227.578,185.424 peripherals_i/apb_uart_i/UART_RXFF/U213
0.8495 0.04564 0.004879 0.9 VDD 219.523,200.400 peripherals_i/apb_uart_i/UART_RXFF/U214
0.8431 0.04968 0.007261 0.9 VDD 211.873,196.944 peripherals_i/apb_uart_i/UART_RXFF/U215
0.8474 0.04666 0.005961 0.9 VDD 219.883,197.520 peripherals_i/apb_uart_i/UART_RXFF/U216
0.8445 0.0488 0.006733 0.9 VDD 216.643,196.368 peripherals_i/apb_uart_i/UART_RXFF/U217
0.8461 0.04773 0.00619 0.9 VDD 219.298,196.944 peripherals_i/apb_uart_i/UART_RXFF/U218
0.843 0.05144 0.005607 0.9 VDD 220.423,168.144 peripherals_i/apb_uart_i/UART_RXFF/U219
0.8414 0.0521 0.006488 0.9 VDD 220.063,178.512 peripherals_i/apb_uart_i/UART_RXFF/U220
0.8382 0.05493 0.00691 0.9 VDD 211.963,172.752 peripherals_i/apb_uart_i/UART_RXFF/U221
0.8439 0.05094 0.00519 0.9 VDD 221.053,171.600 peripherals_i/apb_uart_i/UART_RXFF/U222
0.8416 0.05221 0.006158 0.9 VDD 219.568,172.752 peripherals_i/apb_uart_i/UART_RXFF/U223
0.842 0.05193 0.006023 0.9 VDD 243.913,170.448 peripherals_i/apb_uart_i/UART_RXFF/U224
0.8455 0.05006 0.004475 0.9 VDD 247.693,175.056 peripherals_i/apb_uart_i/UART_RXFF/U225
0.8429 0.05125 0.00582 0.9 VDD 244.273,168.144 peripherals_i/apb_uart_i/UART_RXFF/U226
0.84 0.053 0.007017 0.9 VDD 241.033,174.480 peripherals_i/apb_uart_i/UART_RXFF/U227
0.8426 0.05137 0.006011 0.9 VDD 243.958,174.480 peripherals_i/apb_uart_i/UART_RXFF/U228
0.8468 0.0478 0.005387 0.9 VDD 228.163,201.552 peripherals_i/apb_uart_i/UART_RXFF/U229
0.8409 0.0521 0.006973 0.9 VDD 230.503,191.184 peripherals_i/apb_uart_i/UART_RXFF/U230
0.8424 0.05037 0.007214 0.9 VDD 232.033,197.520 peripherals_i/apb_uart_i/UART_RXFF/U231
0.8486 0.04769 0.003704 0.9 VDD 226.273,199.248 peripherals_i/apb_uart_i/UART_RXFF/U232
0.8444 0.0498 0.005826 0.9 VDD 228.928,197.520 peripherals_i/apb_uart_i/UART_RXFF/U233
0.8454 0.05024 0.004316 0.9 VDD 225.328,190.032 peripherals_i/apb_uart_i/UART_RXFF/U234
0.8453 0.05023 0.004464 0.9 VDD 225.283,189.456 peripherals_i/apb_uart_i/UART_RXFF/U235
0.8408 0.05224 0.007004 0.9 VDD 209.983,190.032 peripherals_i/apb_uart_i/UART_RXFF/U236
0.8405 0.05351 0.005956 0.9 VDD 213.133,186.000 peripherals_i/apb_uart_i/UART_RXFF/U237
0.8451 0.04908 0.00584 0.9 VDD 221.233,191.184 peripherals_i/apb_uart_i/UART_RXFF/U238
0.843 0.05048 0.006498 0.9 VDD 221.503,184.848 peripherals_i/apb_uart_i/UART_RXFF/U239
0.8436 0.05135 0.005054 0.9 VDD 219.118,185.424 peripherals_i/apb_uart_i/UART_RXFF/U240
0.8393 0.05407 0.006622 0.9 VDD 229.063,166.416 peripherals_i/apb_uart_i/UART_RXFF/U241
0.8379 0.05577 0.00631 0.9 VDD 229.963,178.512 peripherals_i/apb_uart_i/UART_RXFF/U242
0.841 0.0531 0.005908 0.9 VDD 229.423,171.024 peripherals_i/apb_uart_i/UART_RXFF/U243
0.8421 0.05368 0.00417 0.9 VDD 226.543,175.632 peripherals_i/apb_uart_i/UART_RXFF/U244
0.8406 0.05441 0.005037 0.9 VDD 228.028,175.056 peripherals_i/apb_uart_i/UART_RXFF/U245
0.8425 0.0511 0.006394 0.9 VDD 243.643,179.664 peripherals_i/apb_uart_i/UART_RXFF/U246
0.8386 0.05306 0.008294 0.9 VDD 239.503,179.088 peripherals_i/apb_uart_i/UART_RXFF/U247
0.8454 0.04933 0.00525 0.9 VDD 245.803,183.120 peripherals_i/apb_uart_i/UART_RXFF/U248
0.8409 0.05246 0.00668 0.9 VDD 239.953,183.696 peripherals_i/apb_uart_i/UART_RXFF/U249
0.8393 0.05291 0.007756 0.9 VDD 239.638,182.544 peripherals_i/apb_uart_i/UART_RXFF/U250
0.8458 0.04793 0.006235 0.9 VDD 243.643,192.912 peripherals_i/apb_uart_i/UART_RXFF/U251
0.8414 0.05105 0.007553 0.9 VDD 239.053,192.336 peripherals_i/apb_uart_i/UART_RXFF/U252
0.8464 0.04786 0.005692 0.9 VDD 241.573,196.368 peripherals_i/apb_uart_i/UART_RXFF/U253
0.841 0.05036 0.008617 0.9 VDD 238.423,195.216 peripherals_i/apb_uart_i/UART_RXFF/U254
0.8432 0.04981 0.006976 0.9 VDD 241.528,192.336 peripherals_i/apb_uart_i/UART_RXFF/U255
0.8427 0.0519 0.005441 0.9 VDD 228.388,186.000 peripherals_i/apb_uart_i/UART_RXFF/U256
0.8478 0.04682 0.005412 0.9 VDD 213.943,200.400 peripherals_i/apb_uart_i/UART_RXFF/U257
0.8423 0.05015 0.007529 0.9 VDD 209.173,194.064 peripherals_i/apb_uart_i/UART_RXFF/U258
0.8425 0.05025 0.00729 0.9 VDD 218.173,192.336 peripherals_i/apb_uart_i/UART_RXFF/U259
0.8392 0.05256 0.008201 0.9 VDD 213.673,192.912 peripherals_i/apb_uart_i/UART_RXFF/U260
0.8398 0.05239 0.007822 0.9 VDD 214.168,193.488 peripherals_i/apb_uart_i/UART_RXFF/U261
0.8431 0.05212 0.004787 0.9 VDD 217.273,166.416 peripherals_i/apb_uart_i/UART_RXFF/U262
0.8406 0.05369 0.005685 0.9 VDD 217.183,175.632 peripherals_i/apb_uart_i/UART_RXFF/U263
0.8388 0.0541 0.007053 0.9 VDD 215.293,173.328 peripherals_i/apb_uart_i/UART_RXFF/U264
0.8417 0.05302 0.005269 0.9 VDD 217.273,174.480 peripherals_i/apb_uart_i/UART_RXFF/U265
0.8407 0.05337 0.0059 0.9 VDD 216.238,175.056 peripherals_i/apb_uart_i/UART_RXFF/U266
0.841 0.0529 0.006071 0.9 VDD 237.073,171.600 peripherals_i/apb_uart_i/UART_RXFF/U267
0.8409 0.05257 0.006537 0.9 VDD 241.843,176.208 peripherals_i/apb_uart_i/UART_RXFF/U268
0.8387 0.05505 0.006219 0.9 VDD 235.723,167.568 peripherals_i/apb_uart_i/UART_RXFF/U269
0.8382 0.05438 0.007428 0.9 VDD 237.793,176.784 peripherals_i/apb_uart_i/UART_RXFF/U270
0.8384 0.05421 0.007345 0.9 VDD 238.378,176.784 peripherals_i/apb_uart_i/UART_RXFF/U271
0.8436 0.05 0.006367 0.9 VDD 233.293,199.824 peripherals_i/apb_uart_i/UART_RXFF/U272
0.8405 0.05192 0.007583 0.9 VDD 233.653,191.184 peripherals_i/apb_uart_i/UART_RXFF/U273
0.8428 0.05079 0.006368 0.9 VDD 233.653,193.488 peripherals_i/apb_uart_i/UART_RXFF/U274
0.8441 0.05117 0.004719 0.9 VDD 225.823,191.760 peripherals_i/apb_uart_i/UART_RXFF/U275
0.8417 0.0508 0.007549 0.9 VDD 233.338,192.912 peripherals_i/apb_uart_i/UART_RXFF/U276
0.841 0.05252 0.006511 0.9 VDD 227.848,188.304 peripherals_i/apb_uart_i/UART_RXFF/U277
0.8414 0.05269 0.005927 0.9 VDD 226.993,187.728 peripherals_i/apb_uart_i/UART_RXFF/U278
0.838 0.05408 0.007884 0.9 VDD 210.253,187.152 peripherals_i/apb_uart_i/UART_RXFF/U279
0.8383 0.05383 0.007893 0.9 VDD 208.003,184.848 peripherals_i/apb_uart_i/UART_RXFF/U280
0.8407 0.052 0.007345 0.9 VDD 216.103,188.880 peripherals_i/apb_uart_i/UART_RXFF/U281
0.8385 0.05377 0.007766 0.9 VDD 214.123,182.544 peripherals_i/apb_uart_i/UART_RXFF/U282
0.841 0.05319 0.005785 0.9 VDD 214.348,185.424 peripherals_i/apb_uart_i/UART_RXFF/U283
0.8377 0.0553 0.006992 0.9 VDD 232.033,168.720 peripherals_i/apb_uart_i/UART_RXFF/U284
0.8384 0.05493 0.006634 0.9 VDD 231.583,175.056 peripherals_i/apb_uart_i/UART_RXFF/U285
0.8382 0.05523 0.006604 0.9 VDD 230.683,168.144 peripherals_i/apb_uart_i/UART_RXFF/U286
0.8402 0.05319 0.006608 0.9 VDD 231.853,171.024 peripherals_i/apb_uart_i/UART_RXFF/U287
0.837 0.0553 0.007689 0.9 VDD 231.718,169.296 peripherals_i/apb_uart_i/UART_RXFF/U288
0.8447 0.04943 0.005829 0.9 VDD 245.803,181.392 peripherals_i/apb_uart_i/UART_RXFF/U289
0.8382 0.05409 0.007713 0.9 VDD 235.543,179.664 peripherals_i/apb_uart_i/UART_RXFF/U290
0.8462 0.04863 0.005156 0.9 VDD 246.163,185.424 peripherals_i/apb_uart_i/UART_RXFF/U291
0.8386 0.05292 0.008464 0.9 VDD 233.473,184.848 peripherals_i/apb_uart_i/UART_RXFF/U292
0.84 0.05292 0.007078 0.9 VDD 233.518,185.424 peripherals_i/apb_uart_i/UART_RXFF/U293
0.8457 0.04817 0.006098 0.9 VDD 244.093,191.184 peripherals_i/apb_uart_i/UART_RXFF/U294
0.8418 0.05144 0.006756 0.9 VDD 235.723,190.608 peripherals_i/apb_uart_i/UART_RXFF/U295
0.848 0.04686 0.005125 0.9 VDD 243.463,196.368 peripherals_i/apb_uart_i/UART_RXFF/U296
0.8424 0.05104 0.006598 0.9 VDD 236.083,194.064 peripherals_i/apb_uart_i/UART_RXFF/U297
0.8402 0.0522 0.007615 0.9 VDD 236.128,191.760 peripherals_i/apb_uart_i/UART_RXFF/U298
0.8408 0.05288 0.006329 0.9 VDD 230.908,185.424 peripherals_i/apb_uart_i/UART_RXFF/U299
0.8491 0.04581 0.005044 0.9 VDD 218.983,200.400 peripherals_i/apb_uart_i/UART_RXFF/U300
0.8441 0.04949 0.006417 0.9 VDD 208.633,196.368 peripherals_i/apb_uart_i/UART_RXFF/U301
0.8444 0.04916 0.006407 0.9 VDD 217.993,195.792 peripherals_i/apb_uart_i/UART_RXFF/U302
0.8435 0.04979 0.006733 0.9 VDD 216.643,195.792 peripherals_i/apb_uart_i/UART_RXFF/U303
0.8439 0.04952 0.006594 0.9 VDD 217.228,195.792 peripherals_i/apb_uart_i/UART_RXFF/U304
0.8394 0.05389 0.006675 0.9 VDD 214.753,168.720 peripherals_i/apb_uart_i/UART_RXFF/U305
0.8375 0.05451 0.008031 0.9 VDD 214.753,178.512 peripherals_i/apb_uart_i/UART_RXFF/U306
0.8409 0.05352 0.005562 0.9 VDD 214.123,170.448 peripherals_i/apb_uart_i/UART_RXFF/U307
0.8416 0.05303 0.00539 0.9 VDD 216.643,170.448 peripherals_i/apb_uart_i/UART_RXFF/U308
0.8413 0.05321 0.005495 0.9 VDD 215.158,171.024 peripherals_i/apb_uart_i/UART_RXFF/U309
0.837 0.05577 0.007185 0.9 VDD 235.273,170.448 peripherals_i/apb_uart_i/UART_RXFF/U310
0.8451 0.0503 0.004575 0.9 VDD 245.353,171.600 peripherals_i/apb_uart_i/UART_RXFF/U311
0.8389 0.05488 0.00625 0.9 VDD 236.623,167.568 peripherals_i/apb_uart_i/UART_RXFF/U312
0.8353 0.05619 0.008465 0.9 VDD 235.633,173.328 peripherals_i/apb_uart_i/UART_RXFF/U313
0.8398 0.05409 0.006075 0.9 VDD 236.758,172.176 peripherals_i/apb_uart_i/UART_RXFF/U314
0.8444 0.04986 0.005704 0.9 VDD 230.863,199.824 peripherals_i/apb_uart_i/UART_RXFF/U315
0.8432 0.05067 0.006099 0.9 VDD 228.703,189.456 peripherals_i/apb_uart_i/UART_RXFF/U316
0.8441 0.05081 0.005048 0.9 VDD 228.523,194.064 peripherals_i/apb_uart_i/UART_RXFF/U317
0.8461 0.04977 0.004165 0.9 VDD 225.373,194.640 peripherals_i/apb_uart_i/UART_RXFF/U318
0.8444 0.0507 0.004913 0.9 VDD 228.118,193.488 peripherals_i/apb_uart_i/UART_RXFF/U319
0.8443 0.05117 0.004561 0.9 VDD 225.328,186.576 peripherals_i/apb_uart_i/UART_RXFF/U320
0.8442 0.05129 0.004464 0.9 VDD 225.823,186.000 peripherals_i/apb_uart_i/UART_RXFF/U321
0.8404 0.05217 0.00741 0.9 VDD 215.473,188.880 peripherals_i/apb_uart_i/UART_RXFF/U322
0.8409 0.05327 0.005842 0.9 VDD 213.943,186.000 peripherals_i/apb_uart_i/UART_RXFF/U323
0.843 0.05038 0.006584 0.9 VDD 221.773,187.728 peripherals_i/apb_uart_i/UART_RXFF/U324
0.8444 0.05073 0.004855 0.9 VDD 220.333,185.424 peripherals_i/apb_uart_i/UART_RXFF/U325
0.8446 0.05052 0.004847 0.9 VDD 220.378,186.000 peripherals_i/apb_uart_i/UART_RXFF/U326
0.8413 0.05407 0.004583 0.9 VDD 226.003,165.264 peripherals_i/apb_uart_i/UART_RXFF/U327
0.839 0.0548 0.006229 0.9 VDD 230.503,175.632 peripherals_i/apb_uart_i/UART_RXFF/U328
0.8445 0.05199 0.003552 0.9 VDD 224.293,171.600 peripherals_i/apb_uart_i/UART_RXFF/U329
0.8439 0.05245 0.003611 0.9 VDD 223.483,175.632 peripherals_i/apb_uart_i/UART_RXFF/U330
0.8431 0.05354 0.003347 0.9 VDD 225.328,175.056 peripherals_i/apb_uart_i/UART_RXFF/U331
0.8421 0.051 0.006868 0.9 VDD 243.013,181.968 peripherals_i/apb_uart_i/UART_RXFF/U332
0.8386 0.05344 0.007987 0.9 VDD 235.543,181.968 peripherals_i/apb_uart_i/UART_RXFF/U333
0.8424 0.05109 0.006493 0.9 VDD 241.843,186.000 peripherals_i/apb_uart_i/UART_RXFF/U334
0.8385 0.05288 0.008668 0.9 VDD 234.553,184.848 peripherals_i/apb_uart_i/UART_RXFF/U335
0.8384 0.05282 0.008746 0.9 VDD 235.138,184.848 peripherals_i/apb_uart_i/UART_RXFF/U336
0.8452 0.04868 0.006122 0.9 VDD 242.113,193.488 peripherals_i/apb_uart_i/UART_RXFF/U337
0.8416 0.05052 0.007835 0.9 VDD 236.263,192.912 peripherals_i/apb_uart_i/UART_RXFF/U338
0.8416 0.04999 0.008425 0.9 VDD 239.413,195.216 peripherals_i/apb_uart_i/UART_RXFF/U339
0.8401 0.05102 0.008918 0.9 VDD 236.173,194.640 peripherals_i/apb_uart_i/UART_RXFF/U340
0.843 0.05038 0.006628 0.9 VDD 237.028,193.488 peripherals_i/apb_uart_i/UART_RXFF/U341
0.8424 0.05244 0.005108 0.9 VDD 226.408,187.152 peripherals_i/apb_uart_i/UART_RXFF/U342
0.8475 0.04657 0.005906 0.9 VDD 215.923,199.824 peripherals_i/apb_uart_i/UART_RXFF/U343
0.8459 0.04863 0.005483 0.9 VDD 211.603,198.096 peripherals_i/apb_uart_i/UART_RXFF/U344
0.8473 0.04734 0.005394 0.9 VDD 217.993,198.096 peripherals_i/apb_uart_i/UART_RXFF/U345
0.8461 0.04822 0.005717 0.9 VDD 214.213,198.096 peripherals_i/apb_uart_i/UART_RXFF/U346
0.8462 0.04812 0.005722 0.9 VDD 214.798,198.096 peripherals_i/apb_uart_i/UART_RXFF/U347
0.8428 0.05238 0.004791 0.9 VDD 217.363,165.840 peripherals_i/apb_uart_i/UART_RXFF/U348
0.839 0.05347 0.007554 0.9 VDD 217.543,178.512 peripherals_i/apb_uart_i/UART_RXFF/U349
0.8394 0.05348 0.00712 0.9 VDD 214.123,171.600 peripherals_i/apb_uart_i/UART_RXFF/U350
0.8431 0.05182 0.005128 0.9 VDD 219.163,171.024 peripherals_i/apb_uart_i/UART_RXFF/U351
0.8409 0.05247 0.006658 0.9 VDD 217.498,171.600 peripherals_i/apb_uart_i/UART_RXFF/U352
0.8411 0.05258 0.006297 0.9 VDD 243.013,170.448 peripherals_i/apb_uart_i/UART_RXFF/U353
0.8438 0.05125 0.004926 0.9 VDD 244.273,172.176 peripherals_i/apb_uart_i/UART_RXFF/U354
0.8419 0.05238 0.005684 0.9 VDD 241.753,166.992 peripherals_i/apb_uart_i/UART_RXFF/U355
0.8391 0.05394 0.006928 0.9 VDD 241.303,173.904 peripherals_i/apb_uart_i/UART_RXFF/U356
0.8428 0.05159 0.005565 0.9 VDD 242.068,171.600 peripherals_i/apb_uart_i/UART_RXFF/U357
0.8457 0.04873 0.005605 0.9 VDD 230.503,199.248 peripherals_i/apb_uart_i/UART_RXFF/U358
0.8425 0.05187 0.005661 0.9 VDD 227.443,191.760 peripherals_i/apb_uart_i/UART_RXFF/U359
0.8452 0.04949 0.005288 0.9 VDD 228.073,197.520 peripherals_i/apb_uart_i/UART_RXFF/U360
0.847 0.04883 0.00413 0.9 VDD 226.273,197.520 peripherals_i/apb_uart_i/UART_RXFF/U361
0.846 0.04921 0.004803 0.9 VDD 227.308,197.520 peripherals_i/apb_uart_i/UART_RXFF/U362
0.8439 0.05168 0.004455 0.9 VDD 224.608,187.152 peripherals_i/apb_uart_i/UART_RXFF/U363
0.8435 0.05151 0.004937 0.9 VDD 224.203,187.728 peripherals_i/apb_uart_i/UART_RXFF/U364
0.8379 0.05405 0.008026 0.9 VDD 211.153,187.152 peripherals_i/apb_uart_i/UART_RXFF/U365
0.8378 0.0539 0.008269 0.9 VDD 208.903,184.848 peripherals_i/apb_uart_i/UART_RXFF/U366
0.8427 0.05057 0.006756 0.9 VDD 220.153,187.152 peripherals_i/apb_uart_i/UART_RXFF/U367
0.8416 0.05194 0.006435 0.9 VDD 219.163,182.544 peripherals_i/apb_uart_i/UART_RXFF/U368
0.8436 0.05129 0.005083 0.9 VDD 218.938,186.000 peripherals_i/apb_uart_i/UART_RXFF/U369
0.8394 0.05454 0.006061 0.9 VDD 232.033,166.992 peripherals_i/apb_uart_i/UART_RXFF/U370
0.8381 0.05495 0.006908 0.9 VDD 231.763,174.480 peripherals_i/apb_uart_i/UART_RXFF/U371
0.8383 0.05524 0.006421 0.9 VDD 230.053,168.720 peripherals_i/apb_uart_i/UART_RXFF/U372
0.8401 0.0532 0.006749 0.9 VDD 232.483,171.024 peripherals_i/apb_uart_i/UART_RXFF/U373
0.8367 0.0553 0.007956 0.9 VDD 232.618,169.296 peripherals_i/apb_uart_i/UART_RXFF/U374
0.8443 0.05 0.005714 0.9 VDD 245.353,180.240 peripherals_i/apb_uart_i/UART_RXFF/U375
0.8392 0.05434 0.006458 0.9 VDD 232.663,183.120 peripherals_i/apb_uart_i/UART_RXFF/U376
0.8453 0.04915 0.005555 0.9 VDD 245.083,185.424 peripherals_i/apb_uart_i/UART_RXFF/U377
0.8388 0.05295 0.008292 0.9 VDD 232.573,184.848 peripherals_i/apb_uart_i/UART_RXFF/U378
0.8375 0.05398 0.008473 0.9 VDD 233.518,184.272 peripherals_i/apb_uart_i/UART_RXFF/U379
0.8453 0.04844 0.006299 0.9 VDD 243.553,191.184 peripherals_i/apb_uart_i/UART_RXFF/U380
0.8421 0.05038 0.007567 0.9 VDD 235.903,189.456 peripherals_i/apb_uart_i/UART_RXFF/U381
0.8456 0.0483 0.006114 0.9 VDD 241.483,198.096 peripherals_i/apb_uart_i/UART_RXFF/U382
0.8436 0.04948 0.006885 0.9 VDD 236.803,199.824 peripherals_i/apb_uart_i/UART_RXFF/U383
0.8421 0.05125 0.006678 0.9 VDD 236.488,190.608 peripherals_i/apb_uart_i/UART_RXFF/U384
0.8401 0.05249 0.00736 0.9 VDD 231.088,186.576 peripherals_i/apb_uart_i/UART_RXFF/U385
0.8471 0.04689 0.006009 0.9 VDD 213.133,199.824 peripherals_i/apb_uart_i/UART_RXFF/U386
0.8463 0.04884 0.004888 0.9 VDD 208.903,198.672 peripherals_i/apb_uart_i/UART_RXFF/U387
0.8483 0.04717 0.004583 0.9 VDD 222.583,197.520 peripherals_i/apb_uart_i/UART_RXFF/U388
0.8459 0.04837 0.005682 0.9 VDD 213.403,198.096 peripherals_i/apb_uart_i/UART_RXFF/U389
0.8445 0.0483 0.007251 0.9 VDD 213.808,197.520 peripherals_i/apb_uart_i/UART_RXFF/U390
0.8423 0.05192 0.005768 0.9 VDD 219.973,168.720 peripherals_i/apb_uart_i/UART_RXFF/U391
0.8431 0.05205 0.004805 0.9 VDD 219.973,175.632 peripherals_i/apb_uart_i/UART_RXFF/U392
0.8408 0.05371 0.005537 0.9 VDD 212.233,170.448 peripherals_i/apb_uart_i/UART_RXFF/U393
0.8442 0.05126 0.00449 0.9 VDD 222.043,171.024 peripherals_i/apb_uart_i/UART_RXFF/U394
0.8434 0.05155 0.005026 0.9 VDD 219.748,171.024 peripherals_i/apb_uart_i/UART_RXFF/U395
0.8374 0.05529 0.007315 0.9 VDD 237.793,170.448 peripherals_i/apb_uart_i/UART_RXFF/U396
0.8434 0.05049 0.006145 0.9 VDD 245.443,172.752 peripherals_i/apb_uart_i/UART_RXFF/U397
0.8392 0.0546 0.006185 0.9 VDD 237.883,167.568 peripherals_i/apb_uart_i/UART_RXFF/U398
0.8399 0.05401 0.006067 0.9 VDD 237.343,172.176 peripherals_i/apb_uart_i/UART_RXFF/U399
0.8411 0.05282 0.006062 0.9 VDD 237.658,171.600 peripherals_i/apb_uart_i/UART_RXFF/U400
0.8475 0.04767 0.004795 0.9 VDD 227.803,200.976 peripherals_i/apb_uart_i/UART_RXFF/U401
0.8446 0.05065 0.004715 0.9 VDD 227.533,193.488 peripherals_i/apb_uart_i/UART_RXFF/U402
0.8445 0.04886 0.006605 0.9 VDD 232.663,198.672 peripherals_i/apb_uart_i/UART_RXFF/U403
0.8491 0.04751 0.00339 0.9 VDD 225.733,199.248 peripherals_i/apb_uart_i/UART_RXFF/U404
0.846 0.04937 0.004661 0.9 VDD 227.758,198.096 peripherals_i/apb_uart_i/UART_RXFF/U405
0.8427 0.05218 0.005092 0.9 VDD 225.778,187.728 peripherals_i/apb_uart_i/UART_RXFF/U406
0.8425 0.05197 0.005494 0.9 VDD 226.363,188.304 peripherals_i/apb_uart_i/UART_RXFF/U407
0.8407 0.05208 0.007171 0.9 VDD 212.503,190.032 peripherals_i/apb_uart_i/UART_RXFF/U408
0.8381 0.05377 0.008129 0.9 VDD 211.963,186.576 peripherals_i/apb_uart_i/UART_RXFF/U409
0.842 0.05112 0.006894 0.9 VDD 216.373,190.032 peripherals_i/apb_uart_i/UART_RXFF/U410
0.8414 0.05295 0.005661 0.9 VDD 215.203,185.424 peripherals_i/apb_uart_i/UART_RXFF/U411
0.8415 0.05288 0.005667 0.9 VDD 215.158,186.000 peripherals_i/apb_uart_i/UART_RXFF/U412
0.841 0.05349 0.005487 0.9 VDD 227.263,166.416 peripherals_i/apb_uart_i/UART_RXFF/U413
0.8393 0.05469 0.00599 0.9 VDD 229.963,175.632 peripherals_i/apb_uart_i/UART_RXFF/U414
0.8439 0.05246 0.003629 0.9 VDD 225.733,171.600 peripherals_i/apb_uart_i/UART_RXFF/U415
0.8414 0.05383 0.004727 0.9 VDD 226.903,176.208 peripherals_i/apb_uart_i/UART_RXFF/U416
0.8421 0.0536 0.004349 0.9 VDD 226.318,176.208 peripherals_i/apb_uart_i/UART_RXFF/U417
0.845 0.04937 0.005655 0.9 VDD 245.893,181.968 peripherals_i/apb_uart_i/UART_RXFF/U418
0.8397 0.05242 0.007911 0.9 VDD 239.773,181.392 peripherals_i/apb_uart_i/UART_RXFF/U419
0.8457 0.04822 0.006093 0.9 VDD 246.073,187.152 peripherals_i/apb_uart_i/UART_RXFF/U420
0.8419 0.05127 0.00685 0.9 VDD 240.493,185.424 peripherals_i/apb_uart_i/UART_RXFF/U421
0.8423 0.05101 0.006696 0.9 VDD 241.078,185.424 peripherals_i/apb_uart_i/UART_RXFF/U422
0.8437 0.04985 0.00644 0.9 VDD 243.463,188.880 peripherals_i/apb_uart_i/UART_RXFF/U423
0.843 0.04964 0.007373 0.9 VDD 239.143,189.456 peripherals_i/apb_uart_i/UART_RXFF/U424
0.8474 0.04662 0.006008 0.9 VDD 241.843,198.672 peripherals_i/apb_uart_i/UART_RXFF/U425
0.8451 0.04805 0.006853 0.9 VDD 238.333,198.672 peripherals_i/apb_uart_i/UART_RXFF/U426
0.8432 0.04949 0.007266 0.9 VDD 239.818,189.456 peripherals_i/apb_uart_i/UART_RXFF/U427
0.8434 0.0516 0.004964 0.9 VDD 227.128,186.000 peripherals_i/apb_uart_i/UART_RXFF/U428
0.8481 0.04646 0.005438 0.9 VDD 216.463,200.400 peripherals_i/apb_uart_i/UART_RXFF/U429
0.8432 0.04971 0.007063 0.9 VDD 211.243,196.368 peripherals_i/apb_uart_i/UART_RXFF/U430
0.8452 0.0484 0.006451 0.9 VDD 217.813,196.368 peripherals_i/apb_uart_i/UART_RXFF/U431
0.8434 0.04943 0.007197 0.9 VDD 214.393,196.944 peripherals_i/apb_uart_i/UART_RXFF/U432
0.8448 0.0486 0.006594 0.9 VDD 217.228,196.368 peripherals_i/apb_uart_i/UART_RXFF/U433
0.843 0.05231 0.00465 0.9 VDD 215.473,166.416 peripherals_i/apb_uart_i/UART_RXFF/U434
0.8373 0.05434 0.008373 0.9 VDD 215.293,177.936 peripherals_i/apb_uart_i/UART_RXFF/U435
0.8408 0.05363 0.00557 0.9 VDD 213.133,170.448 peripherals_i/apb_uart_i/UART_RXFF/U436
0.8414 0.05318 0.005435 0.9 VDD 216.013,170.448 peripherals_i/apb_uart_i/UART_RXFF/U437
0.8411 0.05337 0.005507 0.9 VDD 214.978,170.448 peripherals_i/apb_uart_i/UART_RXFF/U438
0.8357 0.05575 0.008545 0.9 VDD 235.453,169.872 peripherals_i/apb_uart_i/UART_RXFF/U439
0.8446 0.04999 0.005375 0.9 VDD 246.253,175.632 peripherals_i/apb_uart_i/UART_RXFF/U440
0.8393 0.05453 0.006156 0.9 VDD 234.013,166.992 peripherals_i/apb_uart_i/UART_RXFF/U441
0.8377 0.05484 0.007494 0.9 VDD 234.913,175.056 peripherals_i/apb_uart_i/UART_RXFF/U442
0.8377 0.05491 0.007393 0.9 VDD 234.328,175.056 peripherals_i/apb_uart_i/UART_RXFF/U443
0.8474 0.0481 0.004524 0.9 VDD 227.533,198.672 peripherals_i/apb_uart_i/UART_RXFF/U444
0.8431 0.05075 0.006157 0.9 VDD 228.793,192.912 peripherals_i/apb_uart_i/UART_RXFF/U445
0.8454 0.04972 0.004837 0.9 VDD 228.523,196.368 peripherals_i/apb_uart_i/UART_RXFF/U446
0.847 0.04901 0.003975 0.9 VDD 226.363,196.368 peripherals_i/apb_uart_i/UART_RXFF/U447
0.8462 0.04939 0.004426 0.9 VDD 227.488,196.368 peripherals_i/apb_uart_i/UART_RXFF/U448
0.8455 0.05001 0.004484 0.9 VDD 224.338,189.456 peripherals_i/apb_uart_i/UART_RXFF/U449
0.8443 0.05112 0.004598 0.9 VDD 224.113,188.880 peripherals_i/apb_uart_i/UART_RXFF/U450
0.8414 0.05153 0.007093 0.9 VDD 214.843,190.032 peripherals_i/apb_uart_i/UART_RXFF/U451
0.8402 0.05373 0.006094 0.9 VDD 212.143,186.000 peripherals_i/apb_uart_i/UART_RXFF/U452
0.8437 0.05033 0.005929 0.9 VDD 221.953,186.576 peripherals_i/apb_uart_i/UART_RXFF/U453
0.843 0.05182 0.00522 0.9 VDD 218.083,185.424 peripherals_i/apb_uart_i/UART_RXFF/U454
0.8402 0.05207 0.007723 0.9 VDD 217.228,186.576 peripherals_i/apb_uart_i/UART_RXFF/U455
0.8372 0.05525 0.007516 0.9 VDD 230.593,165.840 peripherals_i/apb_uart_i/UART_RXFF/U456
0.8386 0.05487 0.006547 0.9 VDD 230.773,174.480 peripherals_i/apb_uart_i/UART_RXFF/U457
0.8405 0.05317 0.006287 0.9 VDD 230.593,171.024 peripherals_i/apb_uart_i/UART_RXFF/U458
0.8409 0.05393 0.005139 0.9 VDD 230.053,172.176 peripherals_i/apb_uart_i/UART_RXFF/U459
0.8407 0.05403 0.005304 0.9 VDD 230.638,172.176 peripherals_i/apb_uart_i/UART_RXFF/U460
0.8409 0.05188 0.00727 0.9 VDD 242.203,180.816 peripherals_i/apb_uart_i/UART_RXFF/U461
0.8386 0.05358 0.00779 0.9 VDD 238.063,179.664 peripherals_i/apb_uart_i/UART_RXFF/U462
0.8411 0.05237 0.006579 0.9 VDD 240.853,183.120 peripherals_i/apb_uart_i/UART_RXFF/U463
0.8396 0.05363 0.006793 0.9 VDD 237.703,183.120 peripherals_i/apb_uart_i/UART_RXFF/U464
0.8387 0.05337 0.007946 0.9 VDD 238.468,182.544 peripherals_i/apb_uart_i/UART_RXFF/U465
0.8465 0.04777 0.005775 0.9 VDD 243.643,194.064 peripherals_i/apb_uart_i/UART_RXFF/U466
0.8432 0.05019 0.006618 0.9 VDD 237.883,193.488 peripherals_i/apb_uart_i/UART_RXFF/U467
0.8464 0.04825 0.005342 0.9 VDD 242.743,195.792 peripherals_i/apb_uart_i/UART_RXFF/U468
0.8407 0.05057 0.008737 0.9 VDD 237.793,195.216 peripherals_i/apb_uart_i/UART_RXFF/U469
0.8412 0.05022 0.008557 0.9 VDD 238.738,194.640 peripherals_i/apb_uart_i/UART_RXFF/U470
0.8413 0.05242 0.006268 0.9 VDD 230.728,186.000 peripherals_i/apb_uart_i/UART_RXFF/U471
0.8509 0.04453 0.004546 0.9 VDD 220.603,200.976 peripherals_i/apb_uart_i/UART_RXFF/U472
0.8405 0.05226 0.007267 0.9 VDD 210.973,191.760 peripherals_i/apb_uart_i/UART_RXFF/U473
0.8456 0.04872 0.005637 0.9 VDD 221.773,192.912 peripherals_i/apb_uart_i/UART_RXFF/U474
0.84 0.0522 0.007792 0.9 VDD 214.753,193.488 peripherals_i/apb_uart_i/UART_RXFF/U475
0.8452 0.04868 0.006072 0.9 VDD 220.918,192.336 peripherals_i/apb_uart_i/UART_RXFF/U476
0.8439 0.05153 0.004574 0.9 VDD 220.243,165.840 peripherals_i/apb_uart_i/UART_RXFF/U477
0.8402 0.05275 0.00708 0.9 VDD 218.983,177.360 peripherals_i/apb_uart_i/UART_RXFF/U478
0.8388 0.05437 0.006834 0.9 VDD 215.653,176.208 peripherals_i/apb_uart_i/UART_RXFF/U479
0.843 0.05207 0.004934 0.9 VDD 219.433,174.480 peripherals_i/apb_uart_i/UART_RXFF/U480
0.8428 0.05213 0.005028 0.9 VDD 219.298,175.056 peripherals_i/apb_uart_i/UART_RXFF/U481
0.8419 0.05154 0.006543 0.9 VDD 242.203,171.024 peripherals_i/apb_uart_i/UART_RXFF/U482
0.8433 0.05132 0.005393 0.9 VDD 242.833,171.600 peripherals_i/apb_uart_i/UART_RXFF/U483
0.8417 0.05135 0.006904 0.9 VDD 243.733,166.416 peripherals_i/apb_uart_i/UART_RXFF/U484
0.8415 0.05281 0.005734 0.9 VDD 241.303,172.176 peripherals_i/apb_uart_i/UART_RXFF/U485
0.8415 0.05178 0.006748 0.9 VDD 241.528,171.024 peripherals_i/apb_uart_i/UART_RXFF/U486
0.8437 0.04878 0.007557 0.9 VDD 233.653,201.552 peripherals_i/apb_uart_i/UART_RXFF/U487
0.8418 0.05081 0.00741 0.9 VDD 232.753,192.912 peripherals_i/apb_uart_i/UART_RXFF/U488
0.8424 0.05127 0.006368 0.9 VDD 234.193,195.792 peripherals_i/apb_uart_i/UART_RXFF/U489
0.8449 0.05057 0.004551 0.9 VDD 227.803,195.792 peripherals_i/apb_uart_i/UART_RXFF/U490
0.8427 0.0513 0.006033 0.9 VDD 232.348,195.792 peripherals_i/apb_uart_i/UART_RXFF/U491
0.843 0.05175 0.005204 0.9 VDD 227.758,186.000 peripherals_i/apb_uart_i/UART_RXFF/U492
0.8425 0.05174 0.005766 0.9 VDD 227.713,186.576 peripherals_i/apb_uart_i/UART_RXFF/U493
0.8396 0.05308 0.007338 0.9 VDD 209.803,188.880 peripherals_i/apb_uart_i/UART_RXFF/U494
0.8375 0.05414 0.008351 0.9 VDD 212.233,183.120 peripherals_i/apb_uart_i/UART_RXFF/U495
0.8409 0.05184 0.007279 0.9 VDD 216.643,188.880 peripherals_i/apb_uart_i/UART_RXFF/U496
0.8391 0.0538 0.00707 0.9 VDD 217.093,181.968 peripherals_i/apb_uart_i/UART_RXFF/U497
0.8418 0.05261 0.005548 0.9 VDD 215.968,186.000 peripherals_i/apb_uart_i/UART_RXFF/U498
0.8438 0.0524 0.003807 0.9 VDD 224.383,166.416 peripherals_i/apb_uart_i/UART_RXFF/U499
0.8398 0.05476 0.005412 0.9 VDD 227.083,177.936 peripherals_i/apb_uart_i/UART_RXFF/U500
0.8439 0.05209 0.004054 0.9 VDD 223.303,172.176 peripherals_i/apb_uart_i/UART_RXFF/U501
0.8433 0.05251 0.004153 0.9 VDD 223.213,176.784 peripherals_i/apb_uart_i/UART_RXFF/U502
0.8426 0.05276 0.004637 0.9 VDD 223.348,177.936 peripherals_i/apb_uart_i/UART_RXFF/U503
0.8402 0.05206 0.007724 0.9 VDD 240.673,181.392 peripherals_i/apb_uart_i/UART_RXFF/U504
0.839 0.05317 0.007852 0.9 VDD 239.053,182.544 peripherals_i/apb_uart_i/UART_RXFF/U505
0.8419 0.0514 0.00666 0.9 VDD 241.213,186.000 peripherals_i/apb_uart_i/UART_RXFF/U506
0.8415 0.05151 0.006991 0.9 VDD 239.953,185.424 peripherals_i/apb_uart_i/UART_RXFF/U507
0.8398 0.05165 0.008595 0.9 VDD 239.638,184.848 peripherals_i/apb_uart_i/UART_RXFF/U508
0.8435 0.04933 0.007156 0.9 VDD 240.493,189.456 peripherals_i/apb_uart_i/UART_RXFF/U509
0.8422 0.05018 0.00758 0.9 VDD 236.803,189.456 peripherals_i/apb_uart_i/UART_RXFF/U510
0.8445 0.04808 0.007386 0.9 VDD 241.123,196.944 peripherals_i/apb_uart_i/UART_RXFF/U511
0.8405 0.05072 0.008821 0.9 VDD 237.253,195.216 peripherals_i/apb_uart_i/UART_RXFF/U512
0.8425 0.04997 0.007527 0.9 VDD 237.748,189.456 peripherals_i/apb_uart_i/UART_RXFF/U513
0.8446 0.05107 0.004332 0.9 VDD 223.438,185.424 peripherals_i/apb_uart_i/UART_RXFF/U514
0.8472 0.04681 0.005989 0.9 VDD 214.123,199.824 peripherals_i/apb_uart_i/UART_RXFF/U515
0.843 0.05016 0.006823 0.9 VDD 209.263,194.640 peripherals_i/apb_uart_i/UART_RXFF/U516
0.8469 0.04738 0.005677 0.9 VDD 220.963,195.216 peripherals_i/apb_uart_i/UART_RXFF/U517
0.8419 0.0509 0.007162 0.9 VDD 213.583,195.216 peripherals_i/apb_uart_i/UART_RXFF/U518
0.8431 0.04981 0.007135 0.9 VDD 214.528,194.640 peripherals_i/apb_uart_i/UART_RXFF/U519
0.8423 0.05203 0.005659 0.9 VDD 217.813,166.992 peripherals_i/apb_uart_i/UART_RXFF/U520
0.8411 0.05339 0.005544 0.9 VDD 217.723,175.632 peripherals_i/apb_uart_i/UART_RXFF/U521
0.8398 0.0542 0.006037 0.9 VDD 211.963,175.056 peripherals_i/apb_uart_i/UART_RXFF/U522
0.8419 0.05298 0.005117 0.9 VDD 218.263,173.904 peripherals_i/apb_uart_i/UART_RXFF/U523
0.842 0.05278 0.00518 0.9 VDD 217.858,174.480 peripherals_i/apb_uart_i/UART_RXFF/U524
0.8406 0.05233 0.007103 0.9 VDD 239.773,171.024 peripherals_i/apb_uart_i/UART_RXFF/U525
0.842 0.05193 0.006076 0.9 VDD 243.103,176.784 peripherals_i/apb_uart_i/UART_RXFF/U526
0.8409 0.05316 0.005986 0.9 VDD 239.953,166.992 peripherals_i/apb_uart_i/UART_RXFF/U527
0.8393 0.05357 0.007087 0.9 VDD 239.863,176.208 peripherals_i/apb_uart_i/UART_RXFF/U528
0.8389 0.05391 0.007215 0.9 VDD 239.188,176.208 peripherals_i/apb_uart_i/UART_RXFF/U529
0.8438 0.0488 0.007451 0.9 VDD 233.113,201.552 peripherals_i/apb_uart_i/UART_RXFF/U530
0.8422 0.05077 0.007046 0.9 VDD 231.853,189.456 peripherals_i/apb_uart_i/UART_RXFF/U531
0.8419 0.05083 0.007269 0.9 VDD 232.213,192.912 peripherals_i/apb_uart_i/UART_RXFF/U532
0.8447 0.05056 0.004745 0.9 VDD 227.623,194.064 peripherals_i/apb_uart_i/UART_RXFF/U533
0.8432 0.05084 0.005954 0.9 VDD 231.628,193.488 peripherals_i/apb_uart_i/UART_RXFF/U534
0.8448 0.05057 0.004607 0.9 VDD 221.818,185.424 peripherals_i/apb_uart_i/UART_RXFF/U535
0.845 0.05049 0.004478 0.9 VDD 222.583,186.000 peripherals_i/apb_uart_i/UART_RXFF/U536
0.8404 0.05224 0.007378 0.9 VDD 209.983,189.456 peripherals_i/apb_uart_i/UART_RXFF/U537
0.8378 0.05441 0.007826 0.9 VDD 209.173,183.120 peripherals_i/apb_uart_i/UART_RXFF/U538
0.8424 0.05081 0.006776 0.9 VDD 217.273,190.032 peripherals_i/apb_uart_i/UART_RXFF/U539
0.8422 0.05235 0.005404 0.9 VDD 216.913,185.424 peripherals_i/apb_uart_i/UART_RXFF/U540
0.8424 0.05222 0.005411 0.9 VDD 216.868,186.000 peripherals_i/apb_uart_i/UART_RXFF/U541
0.8436 0.05217 0.00421 0.9 VDD 223.753,166.992 peripherals_i/apb_uart_i/UART_RXFF/U542
0.8393 0.05459 0.006123 0.9 VDD 229.423,176.208 peripherals_i/apb_uart_i/UART_RXFF/U543
0.8428 0.05345 0.003766 0.9 VDD 224.923,168.144 peripherals_i/apb_uart_i/UART_RXFF/U544
0.8435 0.05248 0.004052 0.9 VDD 222.673,173.904 peripherals_i/apb_uart_i/UART_RXFF/U545
0.8429 0.05374 0.003403 0.9 VDD 224.698,173.328 peripherals_i/apb_uart_i/UART_RXFF/U546
0.8431 0.05045 0.006474 0.9 VDD 244.093,181.968 peripherals_i/apb_uart_i/UART_RXFF/U547
0.8386 0.05335 0.008022 0.9 VDD 236.443,181.968 peripherals_i/apb_uart_i/UART_RXFF/U548
0.8448 0.04944 0.005753 0.9 VDD 244.543,185.424 peripherals_i/apb_uart_i/UART_RXFF/U549
0.8401 0.05259 0.007322 0.9 VDD 237.523,186.000 peripherals_i/apb_uart_i/UART_RXFF/U550
0.8403 0.05241 0.00733 0.9 VDD 237.388,185.424 peripherals_i/apb_uart_i/UART_RXFF/U551
0.8447 0.04904 0.006288 0.9 VDD 241.303,193.488 peripherals_i/apb_uart_i/UART_RXFF/U552
0.8434 0.05001 0.006573 0.9 VDD 238.513,193.488 peripherals_i/apb_uart_i/UART_RXFF/U553
0.8454 0.04768 0.006879 0.9 VDD 239.323,199.248 peripherals_i/apb_uart_i/UART_RXFF/U554
0.8455 0.0477 0.006833 0.9 VDD 238.243,200.976 peripherals_i/apb_uart_i/UART_RXFF/U555
0.8434 0.05011 0.006538 0.9 VDD 239.008,194.064 peripherals_i/apb_uart_i/UART_RXFF/U556
0.8442 0.05158 0.004203 0.9 VDD 225.148,185.424 peripherals_i/apb_uart_i/UART_RXFF/U557
0.8485 0.0456 0.005923 0.9 VDD 217.993,201.552 peripherals_i/apb_uart_i/UART_RXFF/U558
0.8403 0.05224 0.007498 0.9 VDD 209.443,192.336 peripherals_i/apb_uart_i/UART_RXFF/U559
0.8436 0.04958 0.006817 0.9 VDD 219.343,192.336 peripherals_i/apb_uart_i/UART_RXFF/U560
0.842 0.0505 0.007472 0.9 VDD 217.633,192.336 peripherals_i/apb_uart_i/UART_RXFF/U561
0.843 0.04992 0.007054 0.9 VDD 218.758,192.336 peripherals_i/apb_uart_i/UART_RXFF/U562
0.8417 0.0527 0.00556 0.9 VDD 214.933,167.568 peripherals_i/apb_uart_i/UART_RXFF/U563
0.8407 0.05376 0.005527 0.9 VDD 214.753,174.480 peripherals_i/apb_uart_i/UART_RXFF/U564
0.8396 0.05485 0.005545 0.9 VDD 211.873,173.904 peripherals_i/apb_uart_i/UART_RXFF/U565
0.8405 0.05354 0.006004 0.9 VDD 215.653,175.056 peripherals_i/apb_uart_i/UART_RXFF/U566
0.8401 0.05437 0.005544 0.9 VDD 214.438,173.904 peripherals_i/apb_uart_i/UART_RXFF/U567
0.8376 0.05512 0.007263 0.9 VDD 238.333,170.448 peripherals_i/apb_uart_i/UART_RXFF/U568
0.8409 0.05244 0.006661 0.9 VDD 242.113,174.480 peripherals_i/apb_uart_i/UART_RXFF/U569
0.8393 0.05449 0.006189 0.9 VDD 234.913,166.992 peripherals_i/apb_uart_i/UART_RXFF/U570
0.8376 0.0547 0.007693 0.9 VDD 236.083,175.056 peripherals_i/apb_uart_i/UART_RXFF/U571
0.8376 0.05477 0.007594 0.9 VDD 235.498,175.056 peripherals_i/apb_uart_i/UART_RXFF/U572
0.8439 0.04878 0.007344 0.9 VDD 232.573,201.552 peripherals_i/apb_uart_i/UART_RXFF/U573
0.8425 0.05074 0.006781 0.9 VDD 230.773,189.456 peripherals_i/apb_uart_i/UART_RXFF/U574
0.8434 0.05112 0.005499 0.9 VDD 229.873,194.064 peripherals_i/apb_uart_i/UART_RXFF/U575
0.8449 0.0506 0.004531 0.9 VDD 226.993,193.488 peripherals_i/apb_uart_i/UART_RXFF/U576
0.8425 0.05086 0.006669 0.9 VDD 230.188,192.912 peripherals_i/apb_uart_i/UART_RXFF/U577
0.8442 0.05072 0.005077 0.9 VDD 223.528,186.576 peripherals_i/apb_uart_i/UART_RXFF/U578
0.8449 0.05089 0.0042 0.9 VDD 224.203,186.000 peripherals_i/apb_uart_i/UART_RXFF/U579
0.8397 0.05407 0.006222 0.9 VDD 229.243,180.240 peripherals_i/apb_uart_i/UART_RXFF/U580
0.8435 0.05213 0.004397 0.9 VDD 224.293,181.968 peripherals_i/apb_uart_i/UART_RXFF/U582
0.8426 0.05308 0.004308 0.9 VDD 223.888,178.512 peripherals_i/apb_uart_i/UART_RXFF/U583
0.8408 0.05264 0.006521 0.9 VDD 229.783,192.336 peripherals_i/apb_uart_i/UART_RXFF/U584
0.8403 0.05309 0.006608 0.9 VDD 229.558,181.392 peripherals_i/apb_uart_i/UART_RXFF/U585
0.844 0.05077 0.005199 0.9 VDD 228.973,193.488 peripherals_i/apb_uart_i/UART_RXFF/U586
0.8355 0.0564 0.008061 0.9 VDD 233.743,173.328 peripherals_i/apb_uart_i/UART_RXFF/U588
0.8453 0.04926 0.005481 0.9 VDD 222.133,191.760 peripherals_i/apb_uart_i/UART_RXFF/U589
0.8452 0.04964 0.00513 0.9 VDD 222.763,192.336 peripherals_i/apb_uart_i/UART_RXFF/U590
0.8415 0.05318 0.005299 0.9 VDD 227.128,179.664 peripherals_i/apb_uart_i/UART_RXFF/U591
0.8429 0.05254 0.004581 0.9 VDD 222.763,173.328 peripherals_i/apb_uart_i/UART_RXFF/U593
0.839 0.05417 0.006789 0.9 VDD 230.008,180.816 peripherals_i/apb_uart_i/UART_RXFF/U594
0.8355 0.05637 0.008141 0.9 VDD 234.103,173.328 peripherals_i/apb_uart_i/UART_RXFF/U595
0.844 0.05127 0.004691 0.9 VDD 222.043,171.600 peripherals_i/apb_uart_i/UART_RXFF/U597
0.8434 0.05195 0.00465 0.9 VDD 223.663,181.968 peripherals_i/apb_uart_i/UART_RXFF/U598
0.8431 0.05241 0.004532 0.9 VDD 225.418,181.392 peripherals_i/apb_uart_i/UART_RXFF/U599
0.8442 0.05051 0.005326 0.9 VDD 222.673,188.880 peripherals_i/apb_uart_i/UART_RXFF/U600
0.8419 0.05427 0.003882 0.9 VDD 225.643,173.328 peripherals_i/apb_uart_i/UART_RXFF/U601
0.8428 0.053 0.004205 0.9 VDD 226.093,172.752 peripherals_i/apb_uart_i/UART_RXFF/U602
0.8438 0.05002 0.006214 0.9 VDD 240.223,190.608 peripherals_i/apb_uart_i/UART_RXFF/U603
0.8452 0.04974 0.005054 0.9 VDD 223.213,189.456 peripherals_i/apb_uart_i/UART_RXFF/U604
0.84 0.05266 0.007357 0.9 VDD 240.403,179.664 peripherals_i/apb_uart_i/UART_RXFF/U605
0.8431 0.05237 0.00453 0.9 VDD 224.158,179.664 peripherals_i/apb_uart_i/UART_RXFF/U606
0.8436 0.04989 0.006557 0.9 VDD 219.523,189.456 peripherals_i/apb_uart_i/UART_RXFF/U607
0.8433 0.05217 0.004567 0.9 VDD 223.438,179.088 peripherals_i/apb_uart_i/UART_RXFF/U608
0.8436 0.05224 0.00418 0.9 VDD 222.313,173.904 peripherals_i/apb_uart_i/UART_RXFF/U609
0.8429 0.05295 0.004132 0.9 VDD 225.058,180.240 peripherals_i/apb_uart_i/UART_RXFF/U610
0.8376 0.0556 0.006852 0.9 VDD 229.423,177.936 peripherals_i/apb_uart_i/UART_RXFF/U611
0.8457 0.04961 0.004715 0.9 VDD 223.573,192.912 peripherals_i/apb_uart_i/UART_RXFF/U612
0.8354 0.05631 0.008298 0.9 VDD 234.823,173.328 peripherals_i/apb_uart_i/UART_RXFF/U613
0.8387 0.05407 0.00722 0.9 VDD 232.123,179.088 peripherals_i/apb_uart_i/UART_RXFF/U614
0.839 0.0536 0.00737 0.9 VDD 233.653,188.880 peripherals_i/apb_uart_i/UART_RXFF/U615
0.8453 0.04915 0.005545 0.9 VDD 221.953,192.336 peripherals_i/apb_uart_i/UART_RXFF/U616
0.8429 0.05224 0.004844 0.9 VDD 222.313,173.328 peripherals_i/apb_uart_i/UART_RXFF/U617
0.8427 0.05082 0.006488 0.9 VDD 229.693,192.912 peripherals_i/apb_uart_i/UART_RXFF/U618
0.8433 0.05102 0.00569 0.9 VDD 221.053,181.968 peripherals_i/apb_uart_i/UART_RXFF/U619
0.8417 0.05412 0.004207 0.9 VDD 225.688,178.512 peripherals_i/apb_uart_i/UART_RXFF/U620
0.8452 0.04876 0.006019 0.9 VDD 220.783,191.760 peripherals_i/apb_uart_i/UART_RXFF/U621
0.8434 0.05283 0.003817 0.9 VDD 225.553,172.752 peripherals_i/apb_uart_i/UART_RXFF/U622
0.8363 0.05498 0.008703 0.9 VDD 239.233,177.936 peripherals_i/apb_uart_i/UART_RXFF/U623
0.8411 0.05399 0.004919 0.9 VDD 226.363,177.360 peripherals_i/apb_uart_i/UART_RXFF/U624
0.8427 0.05204 0.005247 0.9 VDD 222.313,177.360 peripherals_i/apb_uart_i/UART_RXFF/U625
0.8429 0.05056 0.006557 0.9 VDD 219.523,188.880 peripherals_i/apb_uart_i/UART_RXFF/U626
0.8454 0.04882 0.005769 0.9 VDD 221.413,191.760 peripherals_i/apb_uart_i/UART_RXFF/U627
0.8427 0.05072 0.006599 0.9 VDD 230.143,189.456 peripherals_i/apb_uart_i/UART_RXFF/U628
0.8443 0.04947 0.006272 0.9 VDD 239.863,190.032 peripherals_i/apb_uart_i/UART_RXFF/U629
0.8432 0.05137 0.005404 0.9 VDD 221.773,182.544 peripherals_i/apb_uart_i/UART_RXFF/U630
0.8426 0.0521 0.00526 0.9 VDD 222.223,178.512 peripherals_i/apb_uart_i/UART_RXFF/U631
0.839 0.05282 0.00821 0.9 VDD 240.043,179.088 peripherals_i/apb_uart_i/UART_RXFF/U632
0.8424 0.05402 0.003557 0.9 VDD 225.193,173.328 peripherals_i/apb_uart_i/UART_RXFF/U633
0.8403 0.05127 0.008413 0.9 VDD 240.493,184.848 peripherals_i/apb_uart_i/UART_RXFF/U634
0.8426 0.05006 0.007298 0.9 VDD 240.133,191.184 peripherals_i/apb_uart_i/UART_RXFF/U635
0.8361 0.05514 0.008791 0.9 VDD 234.373,177.360 peripherals_i/apb_uart_i/UART_RXFF/U636
0.8429 0.05038 0.006738 0.9 VDD 235.903,190.032 peripherals_i/apb_uart_i/UART_RXFF/U637
0.8376 0.05355 0.008813 0.9 VDD 235.903,184.272 peripherals_i/apb_uart_i/UART_RXFF/U638
0.842 0.05084 0.00715 0.9 VDD 231.763,192.912 peripherals_i/apb_uart_i/UART_RXFF/U639
0.8423 0.05028 0.007391 0.9 VDD 239.593,191.184 peripherals_i/apb_uart_i/UART_RXFF/U640
0.8449 0.05084 0.00426 0.9 VDD 225.103,191.760 peripherals_i/apb_uart_i/UART_RXFF/U641
0.8401 0.05143 0.00849 0.9 VDD 240.133,184.848 peripherals_i/apb_uart_i/UART_RXFF/U642
0.8354 0.05634 0.00822 0.9 VDD 234.463,173.328 peripherals_i/apb_uart_i/UART_RXFF/U643
0.8423 0.05317 0.004492 0.9 VDD 225.688,180.240 peripherals_i/apb_uart_i/UART_RXFF/U644
0.843 0.0503 0.006701 0.9 VDD 236.263,190.032 peripherals_i/apb_uart_i/UART_RXFF/U645
0.8427 0.05279 0.004492 0.9 VDD 225.688,179.664 peripherals_i/apb_uart_i/UART_RXFF/U646
0.8442 0.04922 0.006552 0.9 VDD 219.973,192.336 peripherals_i/apb_uart_i/UART_RXFF/U647
0.8429 0.0507 0.006412 0.9 VDD 229.603,189.456 peripherals_i/apb_uart_i/UART_RXFF/U648
0.8426 0.05119 0.006255 0.9 VDD 221.503,181.392 peripherals_i/apb_uart_i/UART_RXFF/U649
0.8422 0.05115 0.006605 0.9 VDD 220.873,181.392 peripherals_i/apb_uart_i/UART_RXFF/U650
0.8361 0.05494 0.008958 0.9 VDD 235.453,177.360 peripherals_i/apb_uart_i/UART_RXFF/U651
0.8435 0.05184 0.004657 0.9 VDD 222.133,176.208 peripherals_i/apb_uart_i/UART_RXFF/U652
0.8422 0.05383 0.003986 0.9 VDD 225.193,177.936 peripherals_i/apb_uart_i/UART_RXFF/U653
0.8443 0.04932 0.006409 0.9 VDD 219.793,191.760 peripherals_i/apb_uart_i/UART_RXFF/U654
0.8426 0.05231 0.005055 0.9 VDD 222.583,178.512 peripherals_i/apb_uart_i/UART_RXFF/U655
0.8377 0.05433 0.007938 0.9 VDD 233.293,180.816 peripherals_i/apb_uart_i/UART_RXFF/U656
0.8401 0.05363 0.006222 0.9 VDD 229.243,179.664 peripherals_i/apb_uart_i/UART_RXFF/U657
0.8451 0.05072 0.00416 0.9 VDD 225.013,190.608 peripherals_i/apb_uart_i/UART_RXFF/U658
0.8391 0.0543 0.00655 0.9 VDD 233.653,183.120 peripherals_i/apb_uart_i/UART_RXFF/U659
0.8361 0.05504 0.008893 0.9 VDD 234.913,177.360 peripherals_i/apb_uart_i/UART_RXFF/U660
0.84 0.05215 0.007835 0.9 VDD 236.263,192.336 peripherals_i/apb_uart_i/UART_RXFF/U661
0.8446 0.05122 0.004182 0.9 VDD 201.298,188.304 peripherals_i/apb_uart_i/UART_RXFF/U662
0.8439 0.05149 0.004636 0.9 VDD 202.018,188.304 peripherals_i/apb_uart_i/UART_RXFF/U666
0.8447 0.05087 0.004447 0.9 VDD 202.288,189.456 peripherals_i/apb_uart_i/UART_RXFF/U667
0.8429 0.0522 0.004861 0.9 VDD 202.378,187.728 peripherals_i/apb_uart_i/UART_RXFF/U668
0.8491 0.04801 0.002905 0.9 VDD 198.778,194.640 peripherals_i/apb_uart_i/UART_RXFF/U669
0.8474 0.04927 0.003366 0.9 VDD 198.868,192.336 peripherals_i/apb_uart_i/UART_RXFF/U670
0.8469 0.04972 0.003392 0.9 VDD 198.778,189.456 peripherals_i/apb_uart_i/UART_RXFF/U671
0.8457 0.05052 0.003821 0.9 VDD 201.118,189.456 peripherals_i/apb_uart_i/UART_RXFF/U672
0.8448 0.05092 0.004291 0.9 VDD 202.468,190.032 peripherals_i/apb_uart_i/UART_RXFF/U673
0.8448 0.05111 0.00408 0.9 VDD 201.973,190.608 peripherals_i/apb_uart_i/UART_RXFF/U674
0.8426 0.0542 0.003172 0.9 VDD 178.123,181.392 peripherals_i/apb_uart_i/UART_TX/clk_gate_iTx2_reg/latch
0.8438 0.05343 0.002753 0.9 VDD 176.233,181.968 peripherals_i/apb_uart_i/UART_TX/CState_reg[0]
0.8417 0.05467 0.003671 0.9 VDD 179.743,181.392 peripherals_i/apb_uart_i/UART_TX/CState_reg[2]
0.8449 0.05167 0.003443 0.9 VDD 178.933,180.816 peripherals_i/apb_uart_i/UART_TX/CState_reg[1]
0.8468 0.05145 0.001791 0.9 VDD 178.573,179.664 peripherals_i/apb_uart_i/UART_TX/CState_reg[3]
0.8457 0.05159 0.002698 0.9 VDD 177.043,180.816 peripherals_i/apb_uart_i/UART_TX/iTx2_reg
0.8428 0.05273 0.004468 0.9 VDD 180.373,186.000 peripherals_i/apb_uart_i/UART_TX/iLast_reg
0.8451 0.05104 0.003893 0.9 VDD 180.373,187.152 peripherals_i/apb_uart_i/UART_TX/iFinished_reg
0.8426 0.05349 0.003877 0.9 VDD 178.528,183.120 peripherals_i/apb_uart_i/UART_TX/U5
0.844 0.05285 0.003132 0.9 VDD 178.663,184.272 peripherals_i/apb_uart_i/UART_TX/U7
0.8443 0.0522 0.003535 0.9 VDD 180.058,184.848 peripherals_i/apb_uart_i/UART_TX/U8
0.8435 0.05217 0.00429 0.9 VDD 179.923,185.424 peripherals_i/apb_uart_i/UART_TX/U9
0.8428 0.05385 0.003362 0.9 VDD 177.268,181.968 peripherals_i/apb_uart_i/UART_TX/U10
0.845 0.05296 0.00209 0.9 VDD 175.198,181.968 peripherals_i/apb_uart_i/UART_TX/U11
0.8441 0.05229 0.003646 0.9 VDD 178.303,186.000 peripherals_i/apb_uart_i/UART_TX/U13
0.8437 0.05302 0.00327 0.9 VDD 177.178,183.120 peripherals_i/apb_uart_i/UART_TX/U14
0.8442 0.05283 0.002973 0.9 VDD 176.638,183.120 peripherals_i/apb_uart_i/UART_TX/U15
0.8428 0.05342 0.003812 0.9 VDD 178.348,183.120 peripherals_i/apb_uart_i/UART_TX/U16
0.8453 0.05227 0.002398 0.9 VDD 176.188,184.272 peripherals_i/apb_uart_i/UART_TX/U18
0.8453 0.05217 0.002525 0.9 VDD 175.828,183.696 peripherals_i/apb_uart_i/UART_TX/U19
0.8454 0.05236 0.002226 0.9 VDD 175.288,183.120 peripherals_i/apb_uart_i/UART_TX/U20
0.8459 0.05158 0.00252 0.9 VDD 176.593,184.848 peripherals_i/apb_uart_i/UART_TX/U21
0.8445 0.05243 0.003022 0.9 VDD 176.728,183.696 peripherals_i/apb_uart_i/UART_TX/U22
0.8445 0.05267 0.002801 0.9 VDD 177.538,184.272 peripherals_i/apb_uart_i/UART_TX/U23
0.8434 0.0528 0.003779 0.9 VDD 178.258,183.696 peripherals_i/apb_uart_i/UART_TX/U24
0.842 0.05418 0.003836 0.9 VDD 178.078,181.968 peripherals_i/apb_uart_i/UART_TX/U25
0.8431 0.05325 0.003632 0.9 VDD 177.853,183.120 peripherals_i/apb_uart_i/UART_TX/U26
0.845 0.05173 0.003284 0.9 VDD 177.403,185.424 peripherals_i/apb_uart_i/UART_TX/U28
0.8447 0.05257 0.002695 0.9 VDD 177.178,184.272 peripherals_i/apb_uart_i/UART_TX/U29
0.8439 0.05289 0.00325 0.9 VDD 179.068,184.272 peripherals_i/apb_uart_i/UART_TX/U30
0.8437 0.05293 0.00338 0.9 VDD 179.518,184.272 peripherals_i/apb_uart_i/UART_TX/U31
0.8417 0.05429 0.004047 0.9 VDD 178.438,181.968 peripherals_i/apb_uart_i/UART_TX/U33
0.8405 0.05474 0.004721 0.9 VDD 180.013,181.968 peripherals_i/apb_uart_i/UART_TX/U34
0.8447 0.05203 0.003263 0.9 VDD 179.113,184.848 peripherals_i/apb_uart_i/UART_TX/U35
0.8415 0.05385 0.004626 0.9 VDD 180.688,183.120 peripherals_i/apb_uart_i/UART_TX/U36
0.8412 0.05383 0.004936 0.9 VDD 180.553,182.544 peripherals_i/apb_uart_i/UART_TX/U37
0.8443 0.05276 0.002908 0.9 VDD 177.898,184.272 peripherals_i/apb_uart_i/UART_TX/U38
0.8422 0.05364 0.004166 0.9 VDD 179.338,183.120 peripherals_i/apb_uart_i/UART_TX/U39
0.842 0.05371 0.00432 0.9 VDD 179.788,183.120 peripherals_i/apb_uart_i/UART_TX/U40
0.8418 0.05367 0.004522 0.9 VDD 179.518,182.544 peripherals_i/apb_uart_i/UART_TX/U41
0.8424 0.05357 0.004006 0.9 VDD 178.888,183.120 peripherals_i/apb_uart_i/UART_TX/U42
0.8411 0.05453 0.004414 0.9 VDD 179.248,181.968 peripherals_i/apb_uart_i/UART_TX/U43
0.8445 0.05213 0.003419 0.9 VDD 179.653,184.848 peripherals_i/apb_uart_i/UART_TX/U44
0.8419 0.05374 0.004381 0.9 VDD 179.968,183.120 peripherals_i/apb_uart_i/UART_TX/U45
0.8415 0.05377 0.004774 0.9 VDD 180.148,182.544 peripherals_i/apb_uart_i/UART_TX/U46
0.8426 0.05297 0.004381 0.9 VDD 179.968,183.696 peripherals_i/apb_uart_i/UART_TX/U47
0.8434 0.05301 0.003637 0.9 VDD 180.418,184.272 peripherals_i/apb_uart_i/UART_TX/U48
0.8424 0.05401 0.003599 0.9 VDD 177.673,181.968 peripherals_i/apb_uart_i/UART_TX/U49
0.8447 0.05206 0.003247 0.9 VDD 177.313,186.000 peripherals_i/apb_uart_i/UART_TX/U50
0.8457 0.05151 0.002793 0.9 VDD 176.188,185.424 peripherals_i/apb_uart_i/UART_TX/U51
0.8458 0.05165 0.002519 0.9 VDD 175.513,186.000 peripherals_i/apb_uart_i/UART_TX/U52
0.8452 0.05185 0.002961 0.9 VDD 178.078,184.848 peripherals_i/apb_uart_i/UART_TX/U53
0.8443 0.05193 0.003736 0.9 VDD 178.528,185.424 peripherals_i/apb_uart_i/UART_TX/U54
0.8445 0.05224 0.003245 0.9 VDD 178.078,186.576 peripherals_i/apb_uart_i/UART_TX/U55
0.8457 0.05091 0.003401 0.9 VDD 178.618,187.152 peripherals_i/apb_uart_i/UART_TX/U56
0.8459 0.05087 0.003245 0.9 VDD 178.078,187.152 peripherals_i/apb_uart_i/UART_TX/U57
0.845 0.05201 0.002956 0.9 VDD 177.088,186.576 peripherals_i/apb_uart_i/UART_TX/U58
0.8463 0.05077 0.002877 0.9 VDD 176.818,187.152 peripherals_i/apb_uart_i/UART_TX/U59
0.8459 0.05165 0.002494 0.9 VDD 175.513,186.576 peripherals_i/apb_uart_i/UART_TX/U60
0.846 0.05133 0.00271 0.9 VDD 174.118,186.000 peripherals_i/apb_uart_i/UART_TX/U61
0.846 0.05106 0.002965 0.9 VDD 173.713,185.424 peripherals_i/apb_uart_i/UART_TX/U62
0.8462 0.05149 0.002335 0.9 VDD 174.793,186.576 peripherals_i/apb_uart_i/UART_TX/U63
0.8464 0.05077 0.002793 0.9 VDD 176.773,187.728 peripherals_i/apb_uart_i/UART_TX/U64
0.8441 0.05244 0.003504 0.9 VDD 178.978,186.576 peripherals_i/apb_uart_i/UART_TX/U65
0.8443 0.05234 0.003375 0.9 VDD 178.528,186.576 peripherals_i/apb_uart_i/UART_TX/U66
0.8438 0.0521 0.00413 0.9 VDD 179.518,185.424 peripherals_i/apb_uart_i/UART_TX/U67
0.844 0.05203 0.003951 0.9 VDD 179.068,185.424 peripherals_i/apb_uart_i/UART_TX/U68
0.8467 0.05127 0.002005 0.9 VDD 174.883,184.848 peripherals_i/apb_uart_i/UART_TX/U69
0.8461 0.05186 0.002014 0.9 VDD 174.793,184.272 peripherals_i/apb_uart_i/UART_TX/U70
0.8449 0.05195 0.003119 0.9 VDD 178.618,184.848 peripherals_i/apb_uart_i/UART_TX/U71
0.8437 0.05242 0.00388 0.9 VDD 178.888,186.000 peripherals_i/apb_uart_i/UART_TX/U72
0.8429 0.05356 0.003568 0.9 VDD 202.288,172.176 peripherals_i/apb_uart_i/UART_RX/FE_DBTC13_iBaudCountClear
0.8441 0.05285 0.003033 0.9 VDD 201.523,171.024 peripherals_i/apb_uart_i/UART_RX/RX_BRC/clk_gate_iCounter_reg/latch
0.8415 0.05407 0.004446 0.9 VDD 203.863,172.176 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[4]
0.8445 0.05255 0.002962 0.9 VDD 201.343,170.448 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[3]
0.8447 0.05228 0.002981 0.9 VDD 201.703,167.568 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[2]
0.844 0.05241 0.003631 0.9 VDD 202.783,168.144 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[1]
0.8432 0.05284 0.004005 0.9 VDD 202.963,169.872 peripherals_i/apb_uart_i/UART_RX/RX_BRC/iCounter_reg[0]
0.843 0.05289 0.004142 0.9 VDD 203.278,169.296 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U5
0.8432 0.05294 0.003879 0.9 VDD 203.503,168.720 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U6
0.8439 0.05265 0.003479 0.9 VDD 201.883,169.872 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U7
0.8439 0.05268 0.003435 0.9 VDD 202.288,168.720 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U8
0.8441 0.05259 0.003303 0.9 VDD 201.523,169.872 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U9
0.8432 0.05308 0.003769 0.9 VDD 202.648,171.600 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U10
0.8427 0.05318 0.00407 0.9 VDD 203.188,171.600 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U11
0.8441 0.0526 0.003293 0.9 VDD 201.928,168.720 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U12
0.8435 0.05331 0.003165 0.9 VDD 201.568,172.176 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U14
0.8438 0.0529 0.003266 0.9 VDD 201.748,171.600 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U15
0.8435 0.05299 0.003518 0.9 VDD 202.198,171.600 peripherals_i/apb_uart_i/UART_RX/RX_BRC/U16
0.8414 0.05384 0.004751 0.9 VDD 204.538,176.208 peripherals_i/apb_uart_i/UART_RX/RX_MVF/FE_DBTC12_iFSIN
0.8402 0.05448 0.005294 0.9 VDD 205.663,172.176 peripherals_i/apb_uart_i/UART_RX/RX_MVF/clk_gate_iCounter_reg/latch
0.8422 0.05412 0.003698 0.9 VDD 204.313,173.904 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iQ_reg
0.8405 0.05378 0.00573 0.9 VDD 206.923,171.600 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[4]
0.8416 0.05379 0.004642 0.9 VDD 207.013,171.024 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[3]
0.8422 0.05316 0.004669 0.9 VDD 204.493,169.296 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[2]
0.8413 0.05358 0.005098 0.9 VDD 207.103,168.720 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[1]
0.8423 0.05268 0.00502 0.9 VDD 206.833,168.144 peripherals_i/apb_uart_i/UART_RX/RX_MVF/iCounter_reg[0]
0.8418 0.05341 0.004743 0.9 VDD 206.023,168.720 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U4
0.8411 0.05331 0.005542 0.9 VDD 206.788,169.872 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U5
0.8413 0.05343 0.005303 0.9 VDD 206.158,169.296 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U6
0.8415 0.05336 0.005132 0.9 VDD 205.708,169.296 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U7
0.8421 0.05309 0.004841 0.9 VDD 204.943,169.872 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U8
0.8408 0.05358 0.00566 0.9 VDD 207.103,169.296 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U9
0.841 0.05352 0.005508 0.9 VDD 206.698,169.296 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U10
0.8419 0.05338 0.004717 0.9 VDD 207.328,170.448 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U11
0.8421 0.05333 0.004616 0.9 VDD 206.923,170.448 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U12
0.8424 0.05324 0.004394 0.9 VDD 206.158,170.448 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U13
0.8407 0.05431 0.004948 0.9 VDD 204.898,172.176 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U14
0.8411 0.05361 0.005309 0.9 VDD 205.708,171.600 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U15
0.84 0.05459 0.005414 0.9 VDD 206.518,172.752 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U16
0.8427 0.05313 0.004132 0.9 VDD 205.258,170.448 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U17
0.8408 0.05437 0.004828 0.9 VDD 205.168,172.752 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U18
0.8412 0.05421 0.004619 0.9 VDD 204.718,173.328 peripherals_i/apb_uart_i/UART_RX/RX_MVF/U21
0.8402 0.05454 0.005265 0.9 VDD 206.113,173.328 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/clk_gate_iCount_reg/latch
0.8405 0.05428 0.005182 0.9 VDD 208.273,175.056 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[0]
0.8407 0.0543 0.004964 0.9 VDD 208.453,174.480 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[1]
0.839 0.05485 0.006119 0.9 VDD 208.453,173.328 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/iCount_reg[2]
0.8423 0.05372 0.003951 0.9 VDD 204.853,175.056 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/Q_reg
0.8408 0.05465 0.004504 0.9 VDD 206.923,173.904 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U4
0.8416 0.05438 0.004048 0.9 VDD 205.438,173.904 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U5
0.8421 0.05382 0.004048 0.9 VDD 205.438,174.480 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U7
0.8398 0.05463 0.005546 0.9 VDD 206.878,172.752 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U8
0.8417 0.05397 0.004339 0.9 VDD 206.383,174.480 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U9
0.8419 0.05391 0.004215 0.9 VDD 205.978,174.480 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U10
0.8411 0.05457 0.004325 0.9 VDD 206.338,173.904 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U11
0.8397 0.05467 0.005628 0.9 VDD 207.103,173.328 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U12
0.8413 0.05404 0.004649 0.9 VDD 206.788,175.056 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U13
0.8416 0.05396 0.004471 0.9 VDD 206.293,175.056 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U14
0.8414 0.05409 0.004558 0.9 VDD 207.103,174.480 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U15
0.8402 0.05453 0.005224 0.9 VDD 206.023,172.752 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U16
0.8408 0.05433 0.004849 0.9 VDD 205.213,173.328 peripherals_i/apb_uart_i/UART_RX/RX_IFSB/U17
0.8419 0.05399 0.004094 0.9 VDD 203.593,172.752 peripherals_i/apb_uart_i/UART_RX/CState_reg[0]
0.8431 0.05346 0.003469 0.9 VDD 203.683,174.480 peripherals_i/apb_uart_i/UART_RX/CState_reg[2]
0.8418 0.05344 0.004764 0.9 VDD 204.493,171.600 peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg
0.8401 0.05444 0.005486 0.9 VDD 203.053,180.816 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]
0.841 0.05388 0.005077 0.9 VDD 203.233,179.664 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]
0.8412 0.0539 0.004905 0.9 VDD 202.243,181.392 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]
0.842 0.05414 0.00386 0.9 VDD 201.523,177.360 peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]
0.8383 0.0544 0.007305 0.9 VDD 206.653,177.936 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]
0.8391 0.05491 0.006038 0.9 VDD 204.853,181.968 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]
0.8387 0.05537 0.005931 0.9 VDD 204.403,177.360 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]
0.8459 0.05209 0.001965 0.9 VDD 198.823,175.056 peripherals_i/apb_uart_i/UART_RX/CState_reg[1]
0.8365 0.05581 0.007652 0.9 VDD 206.563,180.816 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]
0.8368 0.05591 0.007259 0.9 VDD 206.563,177.360 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]
0.8385 0.0553 0.00616 0.9 VDD 205.033,180.240 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]
0.8396 0.05552 0.004924 0.9 VDD 204.853,176.784 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]
0.8382 0.05494 0.006882 0.9 VDD 206.473,179.664 peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]
0.8456 0.05207 0.002353 0.9 VDD 198.823,176.208 peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg
0.8449 0.05272 0.002353 0.9 VDD 198.823,176.784 peripherals_i/apb_uart_i/UART_RX/PE_reg
0.8453 0.05261 0.002135 0.9 VDD 200.533,175.632 peripherals_i/apb_uart_i/UART_RX/U4
0.8427 0.05325 0.004097 0.9 VDD 202.963,178.512 peripherals_i/apb_uart_i/UART_RX/U5
0.8409 0.05497 0.004157 0.9 VDD 203.458,176.784 peripherals_i/apb_uart_i/UART_RX/U7
0.8412 0.05344 0.005318 0.9 VDD 203.548,177.936 peripherals_i/apb_uart_i/UART_RX/U9
0.842 0.05351 0.004498 0.9 VDD 203.773,178.512 peripherals_i/apb_uart_i/UART_RX/U10
0.8451 0.0523 0.002642 0.9 VDD 200.038,177.936 peripherals_i/apb_uart_i/UART_RX/U11
0.8432 0.05284 0.00399 0.9 VDD 201.703,177.936 peripherals_i/apb_uart_i/UART_RX/U12
0.8429 0.05315 0.003939 0.9 VDD 202.648,178.512 peripherals_i/apb_uart_i/UART_RX/U13
0.842 0.05384 0.00416 0.9 VDD 201.928,180.240 peripherals_i/apb_uart_i/UART_RX/U14
0.842 0.05385 0.004186 0.9 VDD 203.143,179.088 peripherals_i/apb_uart_i/UART_RX/U15
0.8384 0.0559 0.005671 0.9 VDD 206.518,176.784 peripherals_i/apb_uart_i/UART_RX/U17
0.8404 0.05414 0.005493 0.9 VDD 205.798,178.512 peripherals_i/apb_uart_i/UART_RX/U18
0.8424 0.05348 0.004097 0.9 VDD 201.253,180.816 peripherals_i/apb_uart_i/UART_RX/U19
0.8434 0.05299 0.00362 0.9 VDD 201.163,179.664 peripherals_i/apb_uart_i/UART_RX/U20
0.84 0.05428 0.005713 0.9 VDD 206.248,178.512 peripherals_i/apb_uart_i/UART_RX/U21
0.84 0.05464 0.005361 0.9 VDD 205.528,179.088 peripherals_i/apb_uart_i/UART_RX/U22
0.8437 0.05305 0.003261 0.9 VDD 201.298,179.088 peripherals_i/apb_uart_i/UART_RX/U23
0.8423 0.05338 0.004298 0.9 VDD 203.368,178.512 peripherals_i/apb_uart_i/UART_RX/U24
0.8407 0.054 0.005273 0.9 VDD 205.348,178.512 peripherals_i/apb_uart_i/UART_RX/U25
0.8399 0.05386 0.006236 0.9 VDD 204.898,177.936 peripherals_i/apb_uart_i/UART_RX/U26
0.8424 0.05336 0.004223 0.9 VDD 202.018,179.664 peripherals_i/apb_uart_i/UART_RX/U27
0.8393 0.05449 0.006183 0.9 VDD 205.078,179.664 peripherals_i/apb_uart_i/UART_RX/U28
0.8404 0.05449 0.005141 0.9 VDD 205.078,179.088 peripherals_i/apb_uart_i/UART_RX/U29
0.8393 0.05493 0.005801 0.9 VDD 206.428,179.088 peripherals_i/apb_uart_i/UART_RX/U31
0.8396 0.05478 0.005581 0.9 VDD 205.978,179.088 peripherals_i/apb_uart_i/UART_RX/U32
0.8399 0.05428 0.005808 0.9 VDD 204.448,179.664 peripherals_i/apb_uart_i/UART_RX/U33
0.8414 0.05375 0.004875 0.9 VDD 204.538,178.512 peripherals_i/apb_uart_i/UART_RX/U34
0.8403 0.05372 0.005958 0.9 VDD 204.448,177.936 peripherals_i/apb_uart_i/UART_RX/U35
0.8408 0.05358 0.00564 0.9 VDD 203.998,177.936 peripherals_i/apb_uart_i/UART_RX/U36
0.8373 0.05474 0.007996 0.9 VDD 208.318,177.936 peripherals_i/apb_uart_i/UART_RX/U37
0.8394 0.05401 0.00654 0.9 VDD 205.393,177.936 peripherals_i/apb_uart_i/UART_RX/U38
0.8456 0.05168 0.002749 0.9 VDD 197.923,180.240 peripherals_i/apb_uart_i/UART_RX/U39
0.845 0.0523 0.002697 0.9 VDD 199.588,179.664 peripherals_i/apb_uart_i/UART_RX/U40
0.8451 0.05219 0.00272 0.9 VDD 198.868,180.240 peripherals_i/apb_uart_i/UART_RX/U41
0.8454 0.05168 0.002929 0.9 VDD 198.148,178.512 peripherals_i/apb_uart_i/UART_RX/U42
0.8453 0.05199 0.00276 0.9 VDD 198.868,179.088 peripherals_i/apb_uart_i/UART_RX/U43
0.8445 0.05239 0.00307 0.9 VDD 199.228,180.816 peripherals_i/apb_uart_i/UART_RX/U44
0.845 0.05232 0.002648 0.9 VDD 200.083,178.512 peripherals_i/apb_uart_i/UART_RX/U45
0.8422 0.05382 0.00393 0.9 VDD 203.278,173.328 peripherals_i/apb_uart_i/UART_RX/U46
0.8426 0.05343 0.004007 0.9 VDD 203.188,176.208 peripherals_i/apb_uart_i/UART_RX/U47
0.8454 0.05252 0.002055 0.9 VDD 200.308,174.480 peripherals_i/apb_uart_i/UART_RX/U48
0.8438 0.05343 0.002737 0.9 VDD 201.928,173.904 peripherals_i/apb_uart_i/UART_RX/U49
0.8447 0.0528 0.002462 0.9 VDD 201.298,175.056 peripherals_i/apb_uart_i/UART_RX/U50
0.8424 0.05383 0.003803 0.9 VDD 204.493,175.632 peripherals_i/apb_uart_i/UART_RX/U51
0.8367 0.05547 0.007855 0.9 VDD 208.903,179.664 peripherals_i/apb_uart_i/UART_RX/U52
0.8371 0.0548 0.008126 0.9 VDD 208.633,177.936 peripherals_i/apb_uart_i/UART_RX/U53
0.8375 0.05466 0.007829 0.9 VDD 207.913,177.936 peripherals_i/apb_uart_i/UART_RX/U54
0.8389 0.05465 0.006495 0.9 VDD 207.868,178.512 peripherals_i/apb_uart_i/UART_RX/U55
0.8384 0.05522 0.006409 0.9 VDD 207.688,179.088 peripherals_i/apb_uart_i/UART_RX/U56
0.8432 0.05319 0.003584 0.9 VDD 202.423,176.208 peripherals_i/apb_uart_i/UART_RX/U57
0.8445 0.05291 0.002558 0.9 VDD 201.523,175.632 peripherals_i/apb_uart_i/UART_RX/U59
0.8442 0.05307 0.002767 0.9 VDD 202.018,175.632 peripherals_i/apb_uart_i/UART_RX/U60
0.8435 0.05333 0.003128 0.9 VDD 202.873,175.632 peripherals_i/apb_uart_i/UART_RX/U62
0.8447 0.05283 0.00251 0.9 VDD 201.388,174.480 peripherals_i/apb_uart_i/UART_RX/U64
0.843 0.05357 0.003448 0.9 VDD 203.638,175.632 peripherals_i/apb_uart_i/UART_RX/U65
0.8442 0.05303 0.002806 0.9 VDD 202.108,175.056 peripherals_i/apb_uart_i/UART_RX/U66
0.8439 0.05313 0.002957 0.9 VDD 202.468,175.056 peripherals_i/apb_uart_i/UART_RX/U67
0.8436 0.05324 0.003128 0.9 VDD 202.873,175.056 peripherals_i/apb_uart_i/UART_RX/U68
0.8432 0.0534 0.003373 0.9 VDD 203.458,175.056 peripherals_i/apb_uart_i/UART_RX/U69
0.8418 0.05399 0.004221 0.9 VDD 203.863,173.328 peripherals_i/apb_uart_i/UART_RX/U70
0.8434 0.05361 0.003 0.9 VDD 202.558,173.904 peripherals_i/apb_uart_i/UART_RX/U72
0.8428 0.05361 0.003555 0.9 VDD 202.558,173.328 peripherals_i/apb_uart_i/UART_RX/U73
0.8439 0.05312 0.002944 0.9 VDD 202.423,174.480 peripherals_i/apb_uart_i/UART_RX/U74
0.8433 0.05346 0.003273 0.9 VDD 202.018,172.752 peripherals_i/apb_uart_i/UART_RX/U75
0.8434 0.05384 0.00276 0.9 VDD 200.938,176.784 peripherals_i/apb_uart_i/UART_RX/U76
0.8446 0.05262 0.002762 0.9 VDD 200.308,179.088 peripherals_i/apb_uart_i/UART_RX/U77
0.8438 0.05307 0.003142 0.9 VDD 200.488,180.240 peripherals_i/apb_uart_i/UART_RX/U78
0.8392 0.05456 0.006279 0.9 VDD 207.418,178.512 peripherals_i/apb_uart_i/UART_RX/U79
0.8396 0.05444 0.005997 0.9 VDD 206.833,178.512 peripherals_i/apb_uart_i/UART_RX/U80
0.8389 0.05504 0.006019 0.9 VDD 206.878,179.088 peripherals_i/apb_uart_i/UART_RX/U82
0.836 0.05626 0.007693 0.9 VDD 208.498,180.240 peripherals_i/apb_uart_i/UART_RX/U83
0.8382 0.05485 0.006963 0.9 VDD 208.858,178.512 peripherals_i/apb_uart_i/UART_RX/U84
0.8385 0.05477 0.006775 0.9 VDD 208.453,178.512 peripherals_i/apb_uart_i/UART_RX/U85
0.8366 0.05605 0.007334 0.9 VDD 207.598,180.240 peripherals_i/apb_uart_i/UART_RX/U87
0.8451 0.05146 0.003407 0.9 VDD 197.518,180.816 peripherals_i/apb_uart_i/UART_RX/U88
0.846 0.05128 0.00277 0.9 VDD 197.248,179.664 peripherals_i/apb_uart_i/UART_RX/U89
0.8461 0.0511 0.002781 0.9 VDD 196.843,180.240 peripherals_i/apb_uart_i/UART_RX/U90
0.8454 0.05174 0.002844 0.9 VDD 198.328,177.936 peripherals_i/apb_uart_i/UART_RX/U91
0.8446 0.05269 0.002738 0.9 VDD 198.778,177.360 peripherals_i/apb_uart_i/UART_RX/U92
0.8421 0.0536 0.004305 0.9 VDD 203.728,176.208 peripherals_i/apb_uart_i/UART_RX/U94
0.8427 0.0537 0.003635 0.9 VDD 204.088,175.632 peripherals_i/apb_uart_i/UART_RX/U95
0.8429 0.05336 0.00379 0.9 VDD 204.088,171.024 peripherals_i/apb_uart_i/UART_RX/U96
0.8401 0.05316 0.006698 0.9 VDD 183.613,190.608 peripherals_i/apb_uart_i/clk_gate_iIER_reg/latch
0.8452 0.0512 0.00357 0.9 VDD 195.403,178.512 peripherals_i/apb_uart_i/clk_gate_iTimeoutCount_reg/latch
0.845 0.05021 0.004806 0.9 VDD 192.163,188.880 peripherals_i/apb_uart_i/clk_gate_iFCR_RXTrigger_reg/latch
0.8388 0.05499 0.006251 0.9 VDD 185.773,181.968 peripherals_i/apb_uart_i/clk_gate_iMCR_reg/latch
0.845 0.0502 0.00485 0.9 VDD 191.533,189.456 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]
0.8441 0.05017 0.005756 0.9 VDD 191.623,190.032 peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]
0.8412 0.05233 0.006511 0.9 VDD 188.653,190.608 peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg
0.8459 0.04964 0.004425 0.9 VDD 194.323,188.880 peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg
0.841 0.05284 0.006155 0.9 VDD 181.993,190.608 peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg
0.8421 0.05262 0.005291 0.9 VDD 184.783,185.424 peripherals_i/apb_uart_i/iLCR_reg[7]
0.8412 0.05196 0.006866 0.9 VDD 189.013,192.336 peripherals_i/apb_uart_i/iDLL_reg[7]
0.8431 0.05149 0.005374 0.9 VDD 190.813,191.184 peripherals_i/apb_uart_i/iDLL_reg[6]
0.8429 0.05069 0.006439 0.9 VDD 189.283,194.064 peripherals_i/apb_uart_i/iDLL_reg[5]
0.8443 0.05076 0.004936 0.9 VDD 189.103,194.640 peripherals_i/apb_uart_i/iDLL_reg[4]
0.8444 0.05056 0.005067 0.9 VDD 192.703,191.184 peripherals_i/apb_uart_i/iDLL_reg[3]
0.8427 0.05099 0.006357 0.9 VDD 191.173,192.336 peripherals_i/apb_uart_i/iDLL_reg[2]
0.8421 0.0514 0.006474 0.9 VDD 189.103,193.488 peripherals_i/apb_uart_i/iDLL_reg[1]
0.8424 0.05098 0.006665 0.9 VDD 190.093,192.912 peripherals_i/apb_uart_i/iDLL_reg[0]
0.8402 0.05314 0.006712 0.9 VDD 183.883,192.336 peripherals_i/apb_uart_i/iDLM_reg[7]
0.8416 0.05192 0.006454 0.9 VDD 183.703,194.064 peripherals_i/apb_uart_i/iDLM_reg[6]
0.8409 0.05245 0.006632 0.9 VDD 185.413,193.488 peripherals_i/apb_uart_i/iDLM_reg[5]
0.8429 0.05191 0.005166 0.9 VDD 183.793,194.640 peripherals_i/apb_uart_i/iDLM_reg[4]
0.8403 0.05266 0.007052 0.9 VDD 186.853,192.336 peripherals_i/apb_uart_i/iDLM_reg[3]
0.8419 0.05316 0.004952 0.9 VDD 183.343,191.760 peripherals_i/apb_uart_i/iDLM_reg[2]
0.8421 0.05125 0.00664 0.9 VDD 187.393,194.064 peripherals_i/apb_uart_i/iDLM_reg[1]
0.8408 0.05213 0.007052 0.9 VDD 186.853,192.912 peripherals_i/apb_uart_i/iDLM_reg[0]
0.8417 0.05285 0.005453 0.9 VDD 187.123,191.184 peripherals_i/apb_uart_i/iIER_reg[3]
0.8414 0.05331 0.005287 0.9 VDD 185.143,191.184 peripherals_i/apb_uart_i/iIER_reg[2]
0.8418 0.05134 0.006824 0.9 VDD 184.153,190.032 peripherals_i/apb_uart_i/iIER_reg[1]
0.8417 0.05296 0.005299 0.9 VDD 185.233,191.760 peripherals_i/apb_uart_i/iIER_reg[0]
0.843 0.05236 0.004684 0.9 VDD 181.003,185.424 peripherals_i/apb_uart_i/iLCR_reg[6]
0.8386 0.05526 0.006099 0.9 VDD 184.153,181.968 peripherals_i/apb_uart_i/iLCR_reg[5]
0.8411 0.05401 0.004922 0.9 VDD 181.723,183.120 peripherals_i/apb_uart_i/iLCR_reg[4]
0.8403 0.05525 0.004455 0.9 VDD 184.243,181.392 peripherals_i/apb_uart_i/iLCR_reg[3]
0.8421 0.05308 0.004793 0.9 VDD 181.183,183.696 peripherals_i/apb_uart_i/iLCR_reg[2]
0.8393 0.05519 0.005471 0.9 VDD 181.903,181.968 peripherals_i/apb_uart_i/iLCR_reg[1]
0.8407 0.05519 0.004163 0.9 VDD 181.903,181.392 peripherals_i/apb_uart_i/iLCR_reg[0]
0.8427 0.05233 0.004953 0.9 VDD 187.753,184.848 peripherals_i/apb_uart_i/iMCR_reg[5]
0.8409 0.05354 0.005577 0.9 VDD 187.933,183.120 peripherals_i/apb_uart_i/iMCR_reg[4]
0.8421 0.05235 0.005572 0.9 VDD 188.203,183.696 peripherals_i/apb_uart_i/iMCR_reg[3]
0.8396 0.05439 0.006024 0.9 VDD 187.933,181.968 peripherals_i/apb_uart_i/iMCR_reg[2]
0.8426 0.0523 0.005101 0.9 VDD 187.933,185.424 peripherals_i/apb_uart_i/iMCR_reg[1]
0.8427 0.05234 0.004967 0.9 VDD 188.293,184.272 peripherals_i/apb_uart_i/iMCR_reg[0]
0.8441 0.05124 0.004657 0.9 VDD 191.533,186.000 peripherals_i/apb_uart_i/iMSR_dDCD_reg
0.8436 0.0516 0.004789 0.9 VDD 191.533,184.272 peripherals_i/apb_uart_i/iMSR_dDSR_reg
0.8432 0.05185 0.004926 0.9 VDD 189.823,184.848 peripherals_i/apb_uart_i/iMSR_TERI_reg
0.842 0.05277 0.005263 0.9 VDD 184.153,186.000 peripherals_i/apb_uart_i/iSCR_reg[7]
0.8426 0.05259 0.004795 0.9 VDD 185.773,184.848 peripherals_i/apb_uart_i/iSCR_reg[6]
0.8405 0.054 0.005511 0.9 VDD 186.043,183.120 peripherals_i/apb_uart_i/iSCR_reg[5]
0.8397 0.05401 0.006249 0.9 VDD 185.953,182.544 peripherals_i/apb_uart_i/iSCR_reg[4]
0.8399 0.05412 0.006028 0.9 VDD 183.793,182.544 peripherals_i/apb_uart_i/iSCR_reg[3]
0.8428 0.05306 0.004137 0.9 VDD 182.173,184.272 peripherals_i/apb_uart_i/iSCR_reg[2]
0.8429 0.05293 0.004204 0.9 VDD 182.083,186.576 peripherals_i/apb_uart_i/iSCR_reg[1]
0.8421 0.05293 0.004992 0.9 VDD 182.263,186.000 peripherals_i/apb_uart_i/iSCR_reg[0]
0.8445 0.05166 0.003869 0.9 VDD 200.803,187.728 peripherals_i/apb_uart_i/State_reg2
0.8367 0.05563 0.007663 0.9 VDD 210.793,179.088 peripherals_i/apb_uart_i/iRXFIFOD_reg[0]
0.8376 0.05546 0.006946 0.9 VDD 208.813,179.088 peripherals_i/apb_uart_i/iRXFIFOD_reg[1]
0.8379 0.05526 0.006872 0.9 VDD 209.893,176.208 peripherals_i/apb_uart_i/iRXFIFOD_reg[2]
0.8354 0.05597 0.008669 0.9 VDD 210.703,177.360 peripherals_i/apb_uart_i/iRXFIFOD_reg[3]
0.8359 0.05563 0.008427 0.9 VDD 210.343,179.664 peripherals_i/apb_uart_i/iRXFIFOD_reg[4]
0.8352 0.05625 0.008542 0.9 VDD 208.453,180.816 peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
0.8362 0.05514 0.008656 0.9 VDD 210.613,177.936 peripherals_i/apb_uart_i/iRXFIFOD_reg[6]
0.8357 0.05616 0.008126 0.9 VDD 208.633,177.360 peripherals_i/apb_uart_i/iRXFIFOD_reg[7]
0.8371 0.05516 0.007734 0.9 VDD 211.063,178.512 peripherals_i/apb_uart_i/iRXFIFOD_reg[10]
0.8373 0.05616 0.006557 0.9 VDD 208.633,176.784 peripherals_i/apb_uart_i/iRXFIFOD_reg[9]
0.8388 0.05488 0.006336 0.9 VDD 208.003,176.208 peripherals_i/apb_uart_i/iRXFIFOD_reg[8]
0.8455 0.05049 0.004052 0.9 VDD 198.193,187.152 peripherals_i/apb_uart_i/iRXFIFOWrite_reg
0.8456 0.04981 0.004555 0.9 VDD 194.683,187.152 peripherals_i/apb_uart_i/iLSR_OE_reg
0.8439 0.05196 0.004111 0.9 VDD 193.873,181.392 peripherals_i/apb_uart_i/iTimeoutCount_reg[5]
0.845 0.05026 0.004719 0.9 VDD 192.433,187.152 peripherals_i/apb_uart_i/iCharTimeout_reg
0.8461 0.05105 0.002855 0.9 VDD 193.873,180.240 peripherals_i/apb_uart_i/iTimeoutCount_reg[4]
0.8453 0.05103 0.003704 0.9 VDD 194.323,179.088 peripherals_i/apb_uart_i/iTimeoutCount_reg[3]
0.8451 0.05135 0.00354 0.9 VDD 194.863,177.936 peripherals_i/apb_uart_i/iTimeoutCount_reg[2]
0.8444 0.05191 0.003707 0.9 VDD 193.513,177.360 peripherals_i/apb_uart_i/iTimeoutCount_reg[1]
0.8446 0.05162 0.003749 0.9 VDD 193.693,178.512 peripherals_i/apb_uart_i/iTimeoutCount_reg[0]
0.8455 0.05023 0.004289 0.9 VDD 195.223,184.848 peripherals_i/apb_uart_i/iRTS_reg
0.8441 0.05115 0.00473 0.9 VDD 191.893,186.576 peripherals_i/apb_uart_i/iMSR_dCTS_reg
0.8451 0.05113 0.003737 0.9 VDD 179.203,188.880 peripherals_i/apb_uart_i/State_reg[0]
0.845 0.05122 0.003741 0.9 VDD 182.083,188.304 peripherals_i/apb_uart_i/iTXRunning_reg
0.8454 0.05105 0.003584 0.9 VDD 180.823,187.728 peripherals_i/apb_uart_i/State_reg[1]
0.8465 0.05034 0.003138 0.9 VDD 173.713,188.304 peripherals_i/apb_uart_i/iTXFIFORead_reg
0.8454 0.05037 0.004205 0.9 VDD 172.093,187.728 peripherals_i/apb_uart_i/iTSR_reg[7]
0.8456 0.05041 0.004039 0.9 VDD 172.273,187.152 peripherals_i/apb_uart_i/iTSR_reg[6]
0.8465 0.04964 0.003872 0.9 VDD 171.463,189.456 peripherals_i/apb_uart_i/iTSR_reg[5]
0.8449 0.05004 0.005011 0.9 VDD 170.653,188.304 peripherals_i/apb_uart_i/iTSR_reg[4]
0.8435 0.05133 0.005197 0.9 VDD 170.113,185.424 peripherals_i/apb_uart_i/iTSR_reg[3]
0.8439 0.05081 0.0053 0.9 VDD 170.023,187.728 peripherals_i/apb_uart_i/iTSR_reg[2]
0.8438 0.05111 0.005055 0.9 VDD 170.383,186.000 peripherals_i/apb_uart_i/iTSR_reg[1]
0.8451 0.05094 0.003934 0.9 VDD 172.453,186.576 peripherals_i/apb_uart_i/iTSR_reg[0]
0.8434 0.0527 0.003851 0.9 VDD 180.193,186.576 peripherals_i/apb_uart_i/iTXStart_reg
0.846 0.05002 0.004019 0.9 VDD 193.783,187.728 peripherals_i/apb_uart_i/iLSR_PE_reg
0.8468 0.04942 0.003825 0.9 VDD 196.033,187.728 peripherals_i/apb_uart_i/iLSR_FE_reg
0.8452 0.05057 0.004246 0.9 VDD 197.113,186.576 peripherals_i/apb_uart_i/iLSR_BI_reg
0.8424 0.05146 0.006155 0.9 VDD 181.993,190.032 peripherals_i/apb_uart_i/iTHRInterrupt_reg
0.8438 0.04974 0.006486 0.9 VDD 205.573,194.064 peripherals_i/apb_uart_i/iFECounter_reg[6]
0.8437 0.05067 0.005577 0.9 VDD 205.213,195.216 peripherals_i/apb_uart_i/iFECounter_reg[5]
0.8454 0.04998 0.00459 0.9 VDD 203.143,195.216 peripherals_i/apb_uart_i/iFECounter_reg[4]
0.8429 0.05173 0.005333 0.9 VDD 203.413,193.488 peripherals_i/apb_uart_i/iFECounter_reg[3]
0.8434 0.05151 0.005142 0.9 VDD 203.413,191.184 peripherals_i/apb_uart_i/iFECounter_reg[2]
0.8425 0.05156 0.005935 0.9 VDD 205.393,191.760 peripherals_i/apb_uart_i/iFECounter_reg[1]
0.8412 0.05242 0.006366 0.9 VDD 205.303,193.488 peripherals_i/apb_uart_i/iFECounter_reg[0]
0.8444 0.05166 0.003903 0.9 VDD 200.803,187.152 peripherals_i/apb_uart_i/iLSR_FIFOERR_reg
0.8454 0.0526 0.001952 0.9 VDD 199.363,173.904 peripherals_i/apb_uart_i/iBAUDOUTN_reg
0.8408 0.05421 0.005017 0.9 VDD 202.963,181.968 peripherals_i/apb_uart_i/SOUT_reg
0.8393 0.05413 0.00658 0.9 VDD 205.213,184.272 peripherals_i/apb_uart_i/RTSN_reg
0.8386 0.0545 0.006931 0.9 VDD 206.653,183.696 peripherals_i/apb_uart_i/DTRN_reg
0.8463 0.0503 0.003429 0.9 VDD 198.823,188.304 peripherals_i/apb_uart_i/iRXFIFOClear_reg
0.8422 0.05101 0.006801 0.9 VDD 187.213,190.032 peripherals_i/apb_uart_i/iFCR_FIFO64E_reg
0.8463 0.04872 0.004995 0.9 VDD 205.348,196.368 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U3
0.8478 0.04818 0.00404 0.9 VDD 203.278,196.368 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U4
0.8464 0.04909 0.004512 0.9 VDD 203.008,194.640 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U5
0.8447 0.05077 0.004563 0.9 VDD 203.008,192.336 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U6
0.8422 0.05227 0.005502 0.9 VDD 204.898,192.912 peripherals_i/apb_uart_i/DP_OP_27J27_122_5174/U7
0.846 0.05198 0.002058 0.9 VDD 198.508,174.480 peripherals_i/apb_uart_i/U9
0.8451 0.05059 0.004337 0.9 VDD 195.718,183.120 peripherals_i/apb_uart_i/U10
0.8412 0.05267 0.006166 0.9 VDD 206.248,192.912 peripherals_i/apb_uart_i/U15
0.8418 0.05186 0.006386 0.9 VDD 206.698,192.336 peripherals_i/apb_uart_i/U16
0.8421 0.05315 0.004763 0.9 VDD 203.638,186.000 peripherals_i/apb_uart_i/U17
0.8414 0.05319 0.005365 0.9 VDD 203.818,186.576 peripherals_i/apb_uart_i/U18
0.8416 0.05282 0.005538 0.9 VDD 204.178,187.152 peripherals_i/apb_uart_i/U19
0.8454 0.04943 0.00517 0.9 VDD 204.358,194.640 peripherals_i/apb_uart_i/U20
0.8435 0.05174 0.004787 0.9 VDD 203.458,192.912 peripherals_i/apb_uart_i/U21
0.8418 0.05307 0.005106 0.9 VDD 203.278,186.576 peripherals_i/apb_uart_i/U22
0.8466 0.04981 0.003592 0.9 VDD 197.698,188.304 peripherals_i/apb_uart_i/U24
0.8451 0.05076 0.004093 0.9 VDD 188.428,188.304 peripherals_i/apb_uart_i/U25
0.8467 0.04951 0.003803 0.9 VDD 197.023,188.880 peripherals_i/apb_uart_i/U26
0.8456 0.0511 0.003253 0.9 VDD 178.978,188.304 peripherals_i/apb_uart_i/U27
0.8453 0.05118 0.003496 0.9 VDD 180.328,188.304 peripherals_i/apb_uart_i/U28
0.8457 0.05019 0.004135 0.9 VDD 196.033,184.272 peripherals_i/apb_uart_i/U29
0.8427 0.05217 0.005145 0.9 VDD 187.258,186.000 peripherals_i/apb_uart_i/U30
0.8448 0.05102 0.004147 0.9 VDD 181.768,187.152 peripherals_i/apb_uart_i/U31
0.8456 0.05099 0.003367 0.9 VDD 179.608,187.728 peripherals_i/apb_uart_i/U32
0.8458 0.05095 0.003277 0.9 VDD 179.113,187.728 peripherals_i/apb_uart_i/U33
0.8451 0.04964 0.005245 0.9 VDD 193.288,190.032 peripherals_i/apb_uart_i/U34
0.8471 0.04919 0.00374 0.9 VDD 197.293,189.456 peripherals_i/apb_uart_i/U35
0.8468 0.04948 0.003699 0.9 VDD 196.933,188.304 peripherals_i/apb_uart_i/U36
0.846 0.0493 0.004701 0.9 VDD 194.098,191.760 peripherals_i/apb_uart_i/U37
0.8474 0.0485 0.004138 0.9 VDD 196.888,192.336 peripherals_i/apb_uart_i/U38
0.8468 0.04916 0.004028 0.9 VDD 197.203,190.032 peripherals_i/apb_uart_i/U39
0.8455 0.04946 0.005079 0.9 VDD 193.828,190.032 peripherals_i/apb_uart_i/U40
0.8468 0.04909 0.00407 0.9 VDD 197.068,190.608 peripherals_i/apb_uart_i/U41
0.8471 0.04869 0.004238 0.9 VDD 195.853,191.184 peripherals_i/apb_uart_i/U42
0.8464 0.04898 0.004618 0.9 VDD 195.313,190.032 peripherals_i/apb_uart_i/U43
0.8453 0.04971 0.004981 0.9 VDD 194.143,190.608 peripherals_i/apb_uart_i/U44
0.8469 0.04894 0.004168 0.9 VDD 195.448,189.456 peripherals_i/apb_uart_i/U45
0.8467 0.04921 0.004116 0.9 VDD 195.673,188.880 peripherals_i/apb_uart_i/U46
0.8461 0.05002 0.003871 0.9 VDD 195.808,185.424 peripherals_i/apb_uart_i/U47
0.843 0.05201 0.004956 0.9 VDD 189.148,185.424 peripherals_i/apb_uart_i/U48
0.8453 0.05052 0.004155 0.9 VDD 194.278,185.424 peripherals_i/apb_uart_i/U49
0.8427 0.05277 0.004495 0.9 VDD 202.018,186.576 peripherals_i/apb_uart_i/U50
0.8419 0.05259 0.005563 0.9 VDD 203.503,187.728 peripherals_i/apb_uart_i/U51
0.8413 0.05228 0.00645 0.9 VDD 207.778,190.608 peripherals_i/apb_uart_i/U52
0.8442 0.05136 0.004463 0.9 VDD 202.873,190.608 peripherals_i/apb_uart_i/U54
0.8434 0.05163 0.004975 0.9 VDD 204.088,190.608 peripherals_i/apb_uart_i/U57
0.8462 0.04982 0.004024 0.9 VDD 193.648,188.304 peripherals_i/apb_uart_i/U60
0.8427 0.05155 0.005724 0.9 VDD 205.348,192.336 peripherals_i/apb_uart_i/U61
0.8447 0.05131 0.003997 0.9 VDD 197.248,181.968 peripherals_i/apb_uart_i/U62
0.8442 0.0512 0.004578 0.9 VDD 202.288,191.184 peripherals_i/apb_uart_i/U63
0.8462 0.049 0.004838 0.9 VDD 202.648,194.064 peripherals_i/apb_uart_i/U64
0.8451 0.05093 0.003957 0.9 VDD 197.023,183.120 peripherals_i/apb_uart_i/U65
0.8463 0.04984 0.003831 0.9 VDD 202.828,195.792 peripherals_i/apb_uart_i/U66
0.8438 0.05087 0.005325 0.9 VDD 206.068,195.792 peripherals_i/apb_uart_i/U67
0.8447 0.04969 0.005645 0.9 VDD 205.393,194.640 peripherals_i/apb_uart_i/U68
0.8429 0.05099 0.006082 0.9 VDD 206.563,195.216 peripherals_i/apb_uart_i/U69
0.8442 0.04985 0.005998 0.9 VDD 206.338,194.640 peripherals_i/apb_uart_i/U70
0.8447 0.05088 0.004454 0.9 VDD 185.458,187.152 peripherals_i/apb_uart_i/U71
0.8452 0.05083 0.004003 0.9 VDD 186.268,187.728 peripherals_i/apb_uart_i/U72
0.8402 0.05507 0.004686 0.9 VDD 130.018,186.000 peripherals_i/apb_uart_i/U74
0.8455 0.05041 0.0041 0.9 VDD 191.263,187.728 peripherals_i/apb_uart_i/U75
0.8456 0.05033 0.00408 0.9 VDD 191.938,187.728 peripherals_i/apb_uart_i/U76
0.8457 0.05027 0.004067 0.9 VDD 192.343,187.728 peripherals_i/apb_uart_i/U77
0.8398 0.05509 0.005112 0.9 VDD 130.108,186.576 peripherals_i/apb_uart_i/U79
0.8451 0.05095 0.003996 0.9 VDD 186.133,188.304 peripherals_i/apb_uart_i/U80
0.8417 0.0512 0.007063 0.9 VDD 185.458,190.032 peripherals_i/apb_uart_i/U81
0.8447 0.05092 0.004397 0.9 VDD 184.558,187.152 peripherals_i/apb_uart_i/U83
0.8429 0.05266 0.004409 0.9 VDD 184.738,186.576 peripherals_i/apb_uart_i/U84
0.8432 0.05232 0.004512 0.9 VDD 186.493,186.576 peripherals_i/apb_uart_i/U86
0.8439 0.05143 0.004692 0.9 VDD 190.678,186.576 peripherals_i/apb_uart_i/U87
0.8457 0.05075 0.003575 0.9 VDD 197.383,186.000 peripherals_i/apb_uart_i/U88
0.8448 0.05056 0.004628 0.9 VDD 193.693,186.576 peripherals_i/apb_uart_i/U89
0.8457 0.04985 0.004407 0.9 VDD 195.853,186.576 peripherals_i/apb_uart_i/U90
0.8467 0.04936 0.003899 0.9 VDD 195.178,188.304 peripherals_i/apb_uart_i/U91
0.8458 0.05015 0.00403 0.9 VDD 194.953,186.000 peripherals_i/apb_uart_i/U92
0.8447 0.0509 0.004421 0.9 VDD 184.918,187.152 peripherals_i/apb_uart_i/U93
0.845 0.05113 0.00385 0.9 VDD 183.568,188.304 peripherals_i/apb_uart_i/U94
0.84 0.05304 0.006916 0.9 VDD 186.448,190.608 peripherals_i/apb_uart_i/U96
0.8462 0.05098 0.002837 0.9 VDD 194.638,179.664 peripherals_i/apb_uart_i/U97
0.8459 0.05141 0.002688 0.9 VDD 195.088,176.784 peripherals_i/apb_uart_i/U98
0.8462 0.05111 0.00266 0.9 VDD 195.403,176.208 peripherals_i/apb_uart_i/U100
0.8464 0.05075 0.002815 0.9 VDD 195.583,180.240 peripherals_i/apb_uart_i/U102
0.8458 0.05071 0.003516 0.9 VDD 197.698,185.424 peripherals_i/apb_uart_i/U103
0.8452 0.05046 0.004348 0.9 VDD 195.988,182.544 peripherals_i/apb_uart_i/U104
0.8443 0.05114 0.004548 0.9 VDD 195.268,181.968 peripherals_i/apb_uart_i/U105
0.8431 0.0524 0.00449 0.9 VDD 186.088,186.576 peripherals_i/apb_uart_i/U106
0.8433 0.05181 0.004858 0.9 VDD 189.958,185.424 peripherals_i/apb_uart_i/U107
0.8429 0.05174 0.005329 0.9 VDD 190.903,183.696 peripherals_i/apb_uart_i/U108
0.8438 0.05149 0.004721 0.9 VDD 191.038,185.424 peripherals_i/apb_uart_i/U109
0.8441 0.05124 0.004622 0.9 VDD 192.793,184.272 peripherals_i/apb_uart_i/U110
0.8442 0.05109 0.004676 0.9 VDD 192.388,184.848 peripherals_i/apb_uart_i/U111
0.8449 0.05081 0.004329 0.9 VDD 193.333,185.424 peripherals_i/apb_uart_i/U112
0.8447 0.05093 0.004404 0.9 VDD 192.928,185.424 peripherals_i/apb_uart_i/U113
0.8431 0.05201 0.004929 0.9 VDD 189.733,184.272 peripherals_i/apb_uart_i/U114
0.8456 0.05073 0.00367 0.9 VDD 196.168,180.816 peripherals_i/apb_uart_i/U115
0.8445 0.05173 0.00374 0.9 VDD 193.063,177.936 peripherals_i/apb_uart_i/U116
0.8457 0.05142 0.002872 0.9 VDD 192.928,176.208 peripherals_i/apb_uart_i/U117
0.8453 0.05188 0.002815 0.9 VDD 193.603,176.784 peripherals_i/apb_uart_i/U118
0.8458 0.05084 0.003371 0.9 VDD 196.258,179.088 peripherals_i/apb_uart_i/U119
0.8455 0.05122 0.003256 0.9 VDD 196.753,178.512 peripherals_i/apb_uart_i/U120
0.8452 0.05131 0.003459 0.9 VDD 197.248,181.392 peripherals_i/apb_uart_i/U121
0.8456 0.05079 0.003652 0.9 VDD 196.258,181.392 peripherals_i/apb_uart_i/U122
0.8452 0.05132 0.003453 0.9 VDD 195.358,177.360 peripherals_i/apb_uart_i/U123
0.8463 0.05085 0.002818 0.9 VDD 195.448,179.664 peripherals_i/apb_uart_i/U124
0.8452 0.05089 0.003948 0.9 VDD 185.188,187.728 peripherals_i/apb_uart_i/U125
0.8445 0.05105 0.004473 0.9 VDD 184.828,188.880 peripherals_i/apb_uart_i/U126
0.8443 0.05101 0.004703 0.9 VDD 187.168,189.456 peripherals_i/apb_uart_i/U127
0.8446 0.05117 0.004282 0.9 VDD 183.028,188.880 peripherals_i/apb_uart_i/U129
0.8451 0.05078 0.004087 0.9 VDD 188.248,188.304 peripherals_i/apb_uart_i/U130
0.8451 0.05082 0.004069 0.9 VDD 187.798,188.304 peripherals_i/apb_uart_i/U133
0.8443 0.05137 0.004341 0.9 VDD 183.568,189.456 peripherals_i/apb_uart_i/U134
0.8444 0.05093 0.004631 0.9 VDD 186.403,188.880 peripherals_i/apb_uart_i/U136
0.8443 0.05105 0.004669 0.9 VDD 186.808,189.456 peripherals_i/apb_uart_i/U137
0.8443 0.05132 0.004422 0.9 VDD 184.333,189.456 peripherals_i/apb_uart_i/U138
0.8445 0.05108 0.004422 0.9 VDD 184.333,188.880 peripherals_i/apb_uart_i/U139
0.8445 0.05113 0.004346 0.9 VDD 183.613,188.880 peripherals_i/apb_uart_i/U140
0.8428 0.05283 0.004322 0.9 VDD 183.523,186.576 peripherals_i/apb_uart_i/U142
0.8429 0.0528 0.004349 0.9 VDD 183.883,186.576 peripherals_i/apb_uart_i/U143
0.8425 0.05247 0.005031 0.9 VDD 182.533,185.424 peripherals_i/apb_uart_i/U144
0.843 0.0526 0.004432 0.9 VDD 185.098,186.576 peripherals_i/apb_uart_i/U145
0.8452 0.05085 0.003985 0.9 VDD 185.908,187.728 peripherals_i/apb_uart_i/U146
0.8447 0.05078 0.004539 0.9 VDD 187.033,187.152 peripherals_i/apb_uart_i/U147
0.8445 0.05058 0.004879 0.9 VDD 189.778,188.880 peripherals_i/apb_uart_i/U148
0.8454 0.05046 0.004118 0.9 VDD 190.543,188.304 peripherals_i/apb_uart_i/U149
0.8444 0.05087 0.004699 0.9 VDD 187.123,188.880 peripherals_i/apb_uart_i/U150
0.8448 0.05056 0.004671 0.9 VDD 190.093,187.152 peripherals_i/apb_uart_i/U151
0.8451 0.05091 0.004019 0.9 VDD 186.628,188.304 peripherals_i/apb_uart_i/U152
0.8447 0.05098 0.004278 0.9 VDD 182.983,187.152 peripherals_i/apb_uart_i/U154
0.8433 0.05208 0.004569 0.9 VDD 187.663,186.576 peripherals_i/apb_uart_i/U155
0.8455 0.05038 0.004105 0.9 VDD 191.083,188.304 peripherals_i/apb_uart_i/U156
0.8452 0.05076 0.004052 0.9 VDD 187.393,187.728 peripherals_i/apb_uart_i/U157
0.8447 0.05068 0.004609 0.9 VDD 188.563,187.152 peripherals_i/apb_uart_i/U158
0.8447 0.05072 0.004583 0.9 VDD 187.978,187.152 peripherals_i/apb_uart_i/U159
0.8432 0.05251 0.004304 0.9 VDD 183.073,184.848 peripherals_i/apb_uart_i/U161
0.8432 0.05223 0.004534 0.9 VDD 186.943,186.576 peripherals_i/apb_uart_i/U162
0.8457 0.05021 0.004073 0.9 VDD 192.163,188.304 peripherals_i/apb_uart_i/U163
0.8452 0.05072 0.004078 0.9 VDD 188.023,187.728 peripherals_i/apb_uart_i/U164
0.8437 0.05168 0.00465 0.9 VDD 189.553,186.576 peripherals_i/apb_uart_i/U165
0.8435 0.0519 0.004607 0.9 VDD 188.518,186.576 peripherals_i/apb_uart_i/U166
0.8432 0.0518 0.004973 0.9 VDD 189.013,186.000 peripherals_i/apb_uart_i/U168
0.8426 0.05253 0.004874 0.9 VDD 186.763,184.272 peripherals_i/apb_uart_i/U169
0.843 0.0525 0.004462 0.9 VDD 185.593,186.576 peripherals_i/apb_uart_i/U170
0.8447 0.05043 0.004865 0.9 VDD 190.723,188.880 peripherals_i/apb_uart_i/U171
0.8425 0.05231 0.00519 0.9 VDD 186.538,186.000 peripherals_i/apb_uart_i/U172
0.8416 0.05281 0.005633 0.9 VDD 190.273,182.544 peripherals_i/apb_uart_i/U173
0.8447 0.05081 0.004519 0.9 VDD 186.628,187.152 peripherals_i/apb_uart_i/U174
0.8447 0.05064 0.004632 0.9 VDD 189.103,187.152 peripherals_i/apb_uart_i/U175
0.8447 0.05061 0.00465 0.9 VDD 189.553,187.152 peripherals_i/apb_uart_i/U176
0.8429 0.05274 0.004382 0.9 VDD 184.333,186.576 peripherals_i/apb_uart_i/U177
0.845 0.05106 0.003923 0.9 VDD 184.738,188.304 peripherals_i/apb_uart_i/U178
0.845 0.05109 0.003896 0.9 VDD 184.288,188.304 peripherals_i/apb_uart_i/U179
0.8448 0.05035 0.004855 0.9 VDD 191.263,188.880 peripherals_i/apb_uart_i/U180
0.8452 0.05092 0.003918 0.9 VDD 184.648,187.728 peripherals_i/apb_uart_i/U181
0.8454 0.05028 0.004324 0.9 VDD 195.763,183.696 peripherals_i/apb_uart_i/U182
0.8445 0.051 0.004542 0.9 VDD 185.503,188.880 peripherals_i/apb_uart_i/U183
0.8454 0.04997 0.004649 0.9 VDD 193.063,188.880 peripherals_i/apb_uart_i/U184
0.8423 0.0525 0.005245 0.9 VDD 185.593,186.000 peripherals_i/apb_uart_i/U185
0.8419 0.0526 0.005514 0.9 VDD 186.133,183.696 peripherals_i/apb_uart_i/U186
0.845 0.05102 0.003953 0.9 VDD 185.278,188.304 peripherals_i/apb_uart_i/U187
0.8452 0.05097 0.003837 0.9 VDD 183.388,187.728 peripherals_i/apb_uart_i/U188
0.8411 0.05313 0.0058 0.9 VDD 189.283,182.544 peripherals_i/apb_uart_i/U189
0.845 0.05115 0.003827 0.9 VDD 183.253,188.304 peripherals_i/apb_uart_i/U190
0.8452 0.05094 0.003884 0.9 VDD 184.108,187.728 peripherals_i/apb_uart_i/U191
0.8422 0.05256 0.00522 0.9 VDD 186.043,185.424 peripherals_i/apb_uart_i/U192
0.8447 0.05096 0.004329 0.9 VDD 183.613,187.152 peripherals_i/apb_uart_i/U193
0.8456 0.05029 0.00409 0.9 VDD 191.623,188.304 peripherals_i/apb_uart_i/U194
0.8447 0.05094 0.004373 0.9 VDD 184.198,187.152 peripherals_i/apb_uart_i/U195
0.8419 0.05275 0.005352 0.9 VDD 184.873,183.696 peripherals_i/apb_uart_i/U196
0.8428 0.05208 0.005118 0.9 VDD 187.663,186.000 peripherals_i/apb_uart_i/U197
0.8456 0.04974 0.004665 0.9 VDD 192.973,189.456 peripherals_i/apb_uart_i/U198
0.8451 0.05087 0.004045 0.9 VDD 187.213,188.304 peripherals_i/apb_uart_i/U199
0.8438 0.05156 0.004671 0.9 VDD 190.093,186.576 peripherals_i/apb_uart_i/U200
0.843 0.05194 0.005053 0.9 VDD 188.338,186.000 peripherals_i/apb_uart_i/U201
0.8455 0.05115 0.003383 0.9 VDD 179.698,188.304 peripherals_i/apb_uart_i/U203
0.8455 0.05096 0.003581 0.9 VDD 179.248,187.152 peripherals_i/apb_uart_i/U204
0.8427 0.05282 0.004527 0.9 VDD 184.288,184.272 peripherals_i/apb_uart_i/U205
0.8427 0.05286 0.004461 0.9 VDD 183.928,184.272 peripherals_i/apb_uart_i/U206
0.845 0.05112 0.003867 0.9 VDD 183.838,188.304 peripherals_i/apb_uart_i/U207
0.8426 0.05266 0.004771 0.9 VDD 185.638,184.272 peripherals_i/apb_uart_i/U208
0.8443 0.05117 0.004564 0.9 VDD 185.728,189.456 peripherals_i/apb_uart_i/U209
0.843 0.05245 0.004511 0.9 VDD 31.243,205.584 peripherals_i/apb_gpio_i/FE_PHC38_gpio_in_9
0.8433 0.05076 0.005924 0.9 VDD 32.683,210.192 peripherals_i/apb_gpio_i/FE_PHC36_gpio_in_29
0.8467 0.05062 0.002721 0.9 VDD 40.513,203.280 peripherals_i/apb_gpio_i/FE_PHC35_gpio_in_8
0.8462 0.04945 0.004396 0.9 VDD 43.483,204.432 peripherals_i/apb_gpio_i/FE_PHC34_gpio_in_15
0.8471 0.04978 0.003149 0.9 VDD 23.773,206.160 peripherals_i/apb_gpio_i/FE_PHC33_gpio_in_21
0.8476 0.04954 0.002828 0.9 VDD 23.323,205.584 peripherals_i/apb_gpio_i/FE_PHC32_gpio_in_27
0.8461 0.05078 0.003147 0.9 VDD 43.663,200.976 peripherals_i/apb_gpio_i/FE_PHC31_gpio_in_6
0.8445 0.05128 0.004256 0.9 VDD 43.393,197.520 peripherals_i/apb_gpio_i/FE_PHC30_gpio_in_7
0.8477 0.04876 0.003581 0.9 VDD 22.063,206.736 peripherals_i/apb_gpio_i/FE_PHC29_gpio_in_10
0.8489 0.04653 0.004547 0.9 VDD 43.393,211.920 peripherals_i/apb_gpio_i/FE_PHC28_gpio_in_14
0.8421 0.04968 0.008241 0.9 VDD 34.123,214.224 peripherals_i/apb_gpio_i/FE_PHC27_gpio_in_23
0.8477 0.04701 0.005317 0.9 VDD 33.673,215.952 peripherals_i/apb_gpio_i/FE_PHC24_gpio_in_22
0.8474 0.04673 0.005828 0.9 VDD 33.763,217.104 peripherals_i/apb_gpio_i/FE_PHC23_gpio_in_30
0.8501 0.04534 0.004517 0.9 VDD 35.653,218.832 peripherals_i/apb_gpio_i/FE_PHC22_gpio_in_31
0.8497 0.04568 0.004599 0.9 VDD 33.043,218.832 peripherals_i/apb_gpio_i/FE_PHC21_gpio_in_19
0.8416 0.05401 0.004433 0.9 VDD 31.693,198.096 peripherals_i/apb_gpio_i/FE_PHC19_gpio_in_18
0.8491 0.04583 0.005038 0.9 VDD 30.703,218.256 peripherals_i/apb_gpio_i/FE_PHC18_gpio_in_20
0.8436 0.0524 0.003991 0.9 VDD 34.393,190.032 peripherals_i/apb_gpio_i/FE_PHC17_gpio_in_5
0.8402 0.05348 0.006333 0.9 VDD 35.293,192.912 peripherals_i/apb_gpio_i/FE_PHC16_gpio_in_16
0.8377 0.05609 0.006215 0.9 VDD 33.583,196.944 peripherals_i/apb_gpio_i/FE_PHC15_gpio_in_17
0.8504 0.04553 0.004066 0.9 VDD 28.003,218.832 peripherals_i/apb_gpio_i/FE_PHC12_gpio_in_28
0.8423 0.05364 0.004017 0.9 VDD 30.883,187.152 peripherals_i/apb_gpio_i/FE_PHC10_gpio_in_4
0.8538 0.04263 0.003573 0.9 VDD 27.643,221.136 peripherals_i/apb_gpio_i/FE_PHC9_gpio_in_13
0.8441 0.05221 0.00368 0.9 VDD 28.543,188.304 peripherals_i/apb_gpio_i/FE_PHC8_gpio_in_3
0.8441 0.05283 0.003079 0.9 VDD 24.763,187.152 peripherals_i/apb_gpio_i/FE_PHC7_gpio_in_2
0.8538 0.04198 0.004232 0.9 VDD 20.803,221.136 peripherals_i/apb_gpio_i/FE_PHC6_gpio_in_26
0.8442 0.05241 0.003438 0.9 VDD 23.323,187.728 peripherals_i/apb_gpio_i/FE_PHC5_gpio_in_1
0.8443 0.05169 0.003989 0.9 VDD 21.703,186.576 peripherals_i/apb_gpio_i/FE_PHC4_gpio_in_0
0.8551 0.04104 0.003899 0.9 VDD 17.563,222.864 peripherals_i/apb_gpio_i/FE_PHC3_gpio_in_24
0.8535 0.04188 0.004629 0.9 VDD 14.953,221.712 peripherals_i/apb_gpio_i/FE_PHC2_gpio_in_11
0.8543 0.04187 0.003848 0.9 VDD 14.773,222.288 peripherals_i/apb_gpio_i/FE_PHC1_gpio_in_12
0.8551 0.04104 0.003848 0.9 VDD 14.773,222.864 peripherals_i/apb_gpio_i/FE_PHC0_gpio_in_25
0.8348 0.05505 0.01014 0.9 VDD 32.638,206.736 peripherals_i/apb_gpio_i/CTS_ccl_a_buf_00033
0.8371 0.05632 0.006579 0.9 VDD 34.078,192.336 peripherals_i/apb_gpio_i/CTS_cdb_buf_00353
0.8375 0.05255 0.009917 0.9 VDD 32.323,206.160 peripherals_i/apb_gpio_i/FE_OFC87_n1
0.8378 0.05226 0.009909 0.9 VDD 35.923,206.160 peripherals_i/apb_gpio_i/FE_OFC86_n1
0.8481 0.04845 0.003413 0.9 VDD 20.983,205.008 peripherals_i/apb_gpio_i/FE_OFC85_n1
0.8488 0.04906 0.002165 0.9 VDD 21.298,202.704 peripherals_i/apb_gpio_i/FE_OFC18_n1
0.8425 0.05336 0.004092 0.9 VDD 30.838,191.184 peripherals_i/apb_gpio_i/FE_OFC17_n1
0.8452 0.05065 0.004141 0.9 VDD 19.723,199.248 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[31]/latch
0.8443 0.05135 0.004379 0.9 VDD 19.183,195.792 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[27]/latch
0.8442 0.05128 0.004562 0.9 VDD 17.293,198.672 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[23]/latch
0.8447 0.05115 0.004122 0.9 VDD 19.723,198.096 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[19]/latch
0.8423 0.05197 0.005714 0.9 VDD 17.653,197.520 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[15]/latch
0.842 0.05219 0.005804 0.9 VDD 15.583,197.520 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[11]/latch
0.8447 0.05067 0.004649 0.9 VDD 17.383,199.824 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[7]/latch
0.8451 0.05039 0.004517 0.9 VDD 20.983,196.944 peripherals_i/apb_gpio_i/clk_gate_gpio_padcfg_reg[3]/latch
0.8375 0.05621 0.006257 0.9 VDD 32.593,196.944 peripherals_i/apb_gpio_i/clk_gate_r_gpio_out_reg/latch
0.8504 0.04517 0.004458 0.9 VDD 36.733,218.832 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
0.8475 0.04665 0.005838 0.9 VDD 34.843,217.104 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[30]
0.843 0.05086 0.006104 0.9 VDD 33.763,210.192 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
0.85 0.04574 0.004292 0.9 VDD 29.083,218.832 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[28]
0.8474 0.04994 0.002661 0.9 VDD 23.863,205.008 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[27]
0.8538 0.04211 0.004048 0.9 VDD 21.883,221.136 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[26]
0.855 0.04108 0.003937 0.9 VDD 15.853,222.864 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[25]
0.8551 0.04102 0.003873 0.9 VDD 18.643,222.864 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[24]
0.8433 0.04966 0.007089 0.9 VDD 34.753,213.648 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[23]
0.8479 0.04675 0.005317 0.9 VDD 35.293,215.952 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[22]
0.8466 0.05023 0.003124 0.9 VDD 23.863,206.736 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[21]
0.849 0.04581 0.005144 0.9 VDD 31.783,218.256 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[20]
0.8498 0.04557 0.004598 0.9 VDD 34.123,218.832 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[19]
0.8398 0.05402 0.006194 0.9 VDD 32.323,197.520 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[18]
0.8415 0.05368 0.004867 0.9 VDD 34.213,195.792 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[17]
0.8406 0.05335 0.006089 0.9 VDD 36.373,192.912 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[16]
0.847 0.04899 0.003959 0.9 VDD 44.563,204.432 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[15]
0.8494 0.04631 0.00429 0.9 VDD 44.473,211.920 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[14]
0.8537 0.04269 0.003604 0.9 VDD 28.723,221.136 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[13]
0.8542 0.04191 0.003937 0.9 VDD 15.853,222.288 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[12]
0.8534 0.04191 0.004657 0.9 VDD 16.033,221.712 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[11]
0.8473 0.04922 0.003443 0.9 VDD 22.693,206.160 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[10]
0.8428 0.05255 0.004628 0.9 VDD 32.323,205.584 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[9]
0.8471 0.05027 0.002587 0.9 VDD 41.593,203.280 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[8]
0.8455 0.05078 0.003753 0.9 VDD 44.473,197.520 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[7]
0.8471 0.05012 0.002801 0.9 VDD 44.743,200.976 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[6]
0.8443 0.05234 0.003346 0.9 VDD 35.203,189.456 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[5]
0.8423 0.05361 0.004106 0.9 VDD 31.963,187.152 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[4]
0.8429 0.05351 0.003578 0.9 VDD 27.733,187.728 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[3]
0.8436 0.05315 0.003292 0.9 VDD 25.843,187.152 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[2]
0.8442 0.05205 0.003757 0.9 VDD 22.243,187.728 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[1]
0.844 0.05233 0.00366 0.9 VDD 23.053,187.152 peripherals_i/apb_gpio_i/r_gpio_sync0_reg[0]
0.8505 0.04455 0.004945 0.9 VDD 39.703,218.256 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[31]
0.8496 0.04533 0.005018 0.9 VDD 41.323,216.528 peripherals_i/apb_gpio_i/r_gpio_in_reg[31]
0.8487 0.04622 0.005117 0.9 VDD 37.633,217.680 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[30]
0.8488 0.04582 0.005389 0.9 VDD 39.253,217.104 peripherals_i/apb_gpio_i/r_gpio_in_reg[30]
0.8429 0.05101 0.006093 0.9 VDD 33.673,209.616 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]
0.8418 0.05159 0.006631 0.9 VDD 33.493,208.464 peripherals_i/apb_gpio_i/r_gpio_in_reg[29]
0.8524 0.04297 0.004598 0.9 VDD 31.153,219.408 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[28]
0.8482 0.04674 0.005086 0.9 VDD 31.063,217.680 peripherals_i/apb_gpio_i/r_gpio_in_reg[28]
0.8478 0.04994 0.002212 0.9 VDD 23.863,204.432 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[27]
0.8472 0.05145 0.001393 0.9 VDD 23.863,200.976 peripherals_i/apb_gpio_i/r_gpio_in_reg[27]
0.854 0.04254 0.00347 0.9 VDD 25.843,221.136 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[26]
0.8548 0.04162 0.003546 0.9 VDD 26.743,221.712 peripherals_i/apb_gpio_i/r_gpio_in_reg[26]
0.8529 0.04252 0.004616 0.9 VDD 17.563,221.136 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[25]
0.8523 0.0434 0.004321 0.9 VDD 19.813,218.832 peripherals_i/apb_gpio_i/r_gpio_in_reg[25]
0.8544 0.04142 0.004183 0.9 VDD 21.163,221.712 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[24]
0.8541 0.04208 0.003863 0.9 VDD 21.703,220.560 peripherals_i/apb_gpio_i/r_gpio_in_reg[24]
0.8486 0.04637 0.005053 0.9 VDD 44.473,213.072 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[23]
0.8468 0.04819 0.005044 0.9 VDD 44.383,208.464 peripherals_i/apb_gpio_i/r_gpio_in_reg[23]
0.8479 0.04639 0.005705 0.9 VDD 36.733,217.104 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[22]
0.8493 0.04574 0.004968 0.9 VDD 39.523,217.680 peripherals_i/apb_gpio_i/r_gpio_in_reg[22]
0.843 0.05215 0.00484 0.9 VDD 26.653,206.736 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[21]
0.8447 0.05155 0.003781 0.9 VDD 28.363,205.008 peripherals_i/apb_gpio_i/r_gpio_in_reg[21]
0.8475 0.04677 0.005778 0.9 VDD 32.413,217.104 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[20]
0.847 0.04721 0.005745 0.9 VDD 32.053,216.528 peripherals_i/apb_gpio_i/r_gpio_in_reg[20]
0.8481 0.04672 0.005207 0.9 VDD 34.033,217.680 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[19]
0.8472 0.04693 0.005848 0.9 VDD 34.303,216.528 peripherals_i/apb_gpio_i/r_gpio_in_reg[19]
0.8424 0.05313 0.004462 0.9 VDD 31.783,198.672 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[18]
0.8434 0.05281 0.00376 0.9 VDD 29.713,198.672 peripherals_i/apb_gpio_i/r_gpio_in_reg[18]
0.8411 0.05364 0.005285 0.9 VDD 34.663,195.216 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[17]
0.8408 0.05423 0.004948 0.9 VDD 37.453,194.640 peripherals_i/apb_gpio_i/r_gpio_in_reg[17]
0.8399 0.05457 0.005537 0.9 VDD 38.353,192.336 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[16]
0.8431 0.05283 0.004069 0.9 VDD 38.533,193.488 peripherals_i/apb_gpio_i/r_gpio_in_reg[16]
0.8476 0.04899 0.003456 0.9 VDD 44.563,205.008 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[15]
0.8475 0.04895 0.003534 0.9 VDD 44.293,205.584 peripherals_i/apb_gpio_i/r_gpio_in_reg[15]
0.8492 0.04633 0.004445 0.9 VDD 44.383,211.344 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[14]
0.8482 0.04733 0.004445 0.9 VDD 44.383,210.768 peripherals_i/apb_gpio_i/r_gpio_in_reg[14]
0.8537 0.04269 0.003631 0.9 VDD 28.903,220.560 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[13]
0.8534 0.04295 0.003629 0.9 VDD 28.813,219.984 peripherals_i/apb_gpio_i/r_gpio_in_reg[13]
0.8537 0.04173 0.004544 0.9 VDD 18.463,221.712 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[12]
0.8532 0.04258 0.00426 0.9 VDD 20.263,219.408 peripherals_i/apb_gpio_i/r_gpio_in_reg[12]
0.8549 0.04141 0.003687 0.9 VDD 21.073,222.288 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[11]
0.8535 0.04253 0.003995 0.9 VDD 20.623,219.984 peripherals_i/apb_gpio_i/r_gpio_in_reg[11]
0.8463 0.05085 0.00283 0.9 VDD 25.843,205.584 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[10]
0.8425 0.05153 0.00594 0.9 VDD 27.733,206.160 peripherals_i/apb_gpio_i/r_gpio_in_reg[10]
0.8454 0.05149 0.003154 0.9 VDD 33.043,203.280 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[9]
0.8415 0.05394 0.004516 0.9 VDD 32.053,201.552 peripherals_i/apb_gpio_i/r_gpio_in_reg[9]
0.8462 0.04946 0.004298 0.9 VDD 43.753,203.856 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[8]
0.8463 0.05018 0.003557 0.9 VDD 44.653,201.552 peripherals_i/apb_gpio_i/r_gpio_in_reg[8]
0.8456 0.05134 0.003078 0.9 VDD 44.383,196.368 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[7]
0.8457 0.05109 0.003162 0.9 VDD 44.113,195.792 peripherals_i/apb_gpio_i/r_gpio_in_reg[7]
0.8473 0.04991 0.002767 0.9 VDD 44.833,200.400 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[6]
0.8465 0.05069 0.002814 0.9 VDD 44.653,198.096 peripherals_i/apb_gpio_i/r_gpio_in_reg[6]
0.8445 0.05215 0.00335 0.9 VDD 35.113,188.880 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[5]
0.8442 0.05246 0.00333 0.9 VDD 33.223,189.456 peripherals_i/apb_gpio_i/r_gpio_in_reg[5]
0.8437 0.05217 0.004106 0.9 VDD 31.963,186.576 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[4]
0.8438 0.05231 0.003866 0.9 VDD 31.783,188.304 peripherals_i/apb_gpio_i/r_gpio_in_reg[4]
0.8425 0.05366 0.003832 0.9 VDD 29.803,187.728 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[3]
0.8439 0.05229 0.003825 0.9 VDD 29.713,188.304 peripherals_i/apb_gpio_i/r_gpio_in_reg[3]
0.8428 0.05351 0.003653 0.9 VDD 27.733,187.152 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[2]
0.8424 0.05366 0.003912 0.9 VDD 29.623,187.152 peripherals_i/apb_gpio_i/r_gpio_in_reg[2]
0.8447 0.05164 0.003638 0.9 VDD 22.693,188.304 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[1]
0.8452 0.05171 0.003044 0.9 VDD 23.593,189.456 peripherals_i/apb_gpio_i/r_gpio_in_reg[1]
0.8436 0.05315 0.003238 0.9 VDD 25.843,187.728 peripherals_i/apb_gpio_i/r_gpio_sync1_reg[0]
0.8447 0.05203 0.003238 0.9 VDD 25.843,188.304 peripherals_i/apb_gpio_i/r_gpio_in_reg[0]
0.8478 0.04821 0.00403 0.9 VDD 19.093,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][5]
0.8515 0.04409 0.004423 0.9 VDD 18.913,217.104 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][4]
0.8453 0.0506 0.004083 0.9 VDD 19.813,198.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][3]
0.8533 0.0425 0.004192 0.9 VDD 17.743,220.560 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][2]
0.8527 0.04268 0.004624 0.9 VDD 14.773,221.136 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][0]
0.8484 0.04902 0.002605 0.9 VDD 19.633,202.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][5]
0.8512 0.04409 0.004753 0.9 VDD 18.913,217.680 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][4]
0.8516 0.04386 0.004546 0.9 VDD 15.583,218.832 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][3]
0.8458 0.05005 0.004141 0.9 VDD 19.723,199.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][2]
0.844 0.05104 0.004946 0.9 VDD 19.903,197.520 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][0]
0.8507 0.04506 0.004245 0.9 VDD 18.823,214.800 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][5]
0.8531 0.04267 0.004226 0.9 VDD 15.223,220.560 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][4]
0.8515 0.04363 0.004848 0.9 VDD 18.193,218.256 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][3]
0.848 0.04836 0.003645 0.9 VDD 19.453,205.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][2]
0.8477 0.04864 0.003645 0.9 VDD 19.453,205.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][0]
0.8453 0.0512 0.003513 0.9 VDD 19.363,190.608 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][5]
0.8452 0.05131 0.003446 0.9 VDD 20.173,190.032 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][4]
0.8444 0.05156 0.00407 0.9 VDD 17.743,189.456 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][3]
0.8441 0.05166 0.004243 0.9 VDD 19.813,188.304 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][2]
0.8441 0.05189 0.003986 0.9 VDD 18.553,188.880 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][0]
0.8485 0.04798 0.003527 0.9 VDD 11.533,207.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][5]
0.8485 0.0474 0.004147 0.9 VDD 17.023,209.040 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][4]
0.8463 0.0501 0.003578 0.9 VDD 11.083,199.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][3]
0.8485 0.04695 0.004529 0.9 VDD 13.333,210.192 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][2]
0.8495 0.04604 0.004461 0.9 VDD 11.083,211.920 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][0]
0.8483 0.04902 0.002705 0.9 VDD 13.693,202.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][5]
0.8483 0.04717 0.004541 0.9 VDD 13.423,209.616 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][4]
0.849 0.04757 0.003444 0.9 VDD 11.083,207.888 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][3]
0.8493 0.04884 0.001854 0.9 VDD 11.083,202.704 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][2]
0.8434 0.05087 0.005713 0.9 VDD 17.653,196.944 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][0]
0.848 0.04739 0.004605 0.9 VDD 17.563,209.616 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][5]
0.8496 0.04598 0.004461 0.9 VDD 11.083,212.496 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][4]
0.8481 0.048 0.003897 0.9 VDD 15.223,207.888 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][3]
0.8475 0.04838 0.004123 0.9 VDD 15.043,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][2]
0.8476 0.04877 0.003679 0.9 VDD 14.953,205.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][0]
0.8457 0.05101 0.003275 0.9 VDD 11.263,190.608 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][5]
0.8439 0.05165 0.004403 0.9 VDD 16.933,195.792 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][4]
0.8447 0.05166 0.003684 0.9 VDD 11.263,188.880 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][3]
0.8438 0.0521 0.004145 0.9 VDD 16.213,188.880 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][2]
0.8439 0.05203 0.004043 0.9 VDD 13.873,188.880 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][0]
0.8485 0.04789 0.003569 0.9 VDD 11.083,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][5]
0.8483 0.04706 0.004684 0.9 VDD 15.493,210.192 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][4]
0.8481 0.0501 0.001761 0.9 VDD 11.083,200.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][3]
0.8484 0.0479 0.003737 0.9 VDD 13.153,208.464 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][2]
0.8492 0.04663 0.004164 0.9 VDD 11.263,210.192 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][0]
0.8478 0.04955 0.002691 0.9 VDD 13.423,201.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][5]
0.848 0.04735 0.004684 0.9 VDD 15.493,209.616 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][4]
0.849 0.04759 0.003416 0.9 VDD 11.173,208.464 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][3]
0.8483 0.0496 0.002066 0.9 VDD 14.053,200.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][2]
0.8444 0.05125 0.00438 0.9 VDD 15.583,198.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][0]
0.8494 0.04653 0.004109 0.9 VDD 15.583,211.344 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][5]
0.849 0.04685 0.004143 0.9 VDD 11.173,209.616 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][4]
0.8477 0.04839 0.003897 0.9 VDD 15.223,207.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][3]
0.8474 0.04851 0.004128 0.9 VDD 15.133,206.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][2]
0.8484 0.04803 0.003608 0.9 VDD 11.263,206.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][0]
0.8453 0.0514 0.003275 0.9 VDD 11.263,190.032 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][5]
0.8446 0.0517 0.003653 0.9 VDD 15.673,195.216 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][4]
0.8446 0.05155 0.003892 0.9 VDD 12.523,189.456 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][3]
0.8442 0.05167 0.004143 0.9 VDD 15.583,189.456 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][2]
0.8448 0.05165 0.003514 0.9 VDD 14.233,190.032 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][0]
0.8479 0.04799 0.004147 0.9 VDD 17.023,208.464 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][5]
0.8509 0.04457 0.004538 0.9 VDD 16.573,216.528 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][4]
0.8453 0.05127 0.003397 0.9 VDD 11.263,198.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][3]
0.8529 0.04296 0.004161 0.9 VDD 13.603,219.984 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][2]
0.8535 0.04252 0.003941 0.9 VDD 11.263,220.560 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][0]
0.8488 0.04839 0.002763 0.9 VDD 11.173,204.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][5]
0.8507 0.04429 0.00496 0.9 VDD 14.773,217.680 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][4]
0.8525 0.04296 0.004494 0.9 VDD 13.423,219.408 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][3]
0.8487 0.04887 0.002469 0.9 VDD 11.353,202.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][2]
0.8434 0.05202 0.004562 0.9 VDD 17.293,198.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][0]
0.8506 0.04512 0.004246 0.9 VDD 16.933,214.800 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][5]
0.8539 0.04176 0.004368 0.9 VDD 11.623,221.712 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][4]
0.8485 0.0465 0.004999 0.9 VDD 17.293,211.920 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][3]
0.8481 0.0488 0.003056 0.9 VDD 17.923,203.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][2]
0.8478 0.04849 0.003731 0.9 VDD 17.473,205.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][0]
0.8449 0.05149 0.003626 0.9 VDD 11.263,192.912 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][5]
0.8448 0.05157 0.003629 0.9 VDD 17.743,195.216 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][4]
0.8461 0.05121 0.002652 0.9 VDD 11.263,191.760 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][3]
0.8443 0.05148 0.004243 0.9 VDD 17.743,192.336 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][2]
0.8455 0.05157 0.002917 0.9 VDD 14.863,191.760 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][0]
0.8482 0.04797 0.003832 0.9 VDD 17.293,207.888 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][5]
0.8508 0.04425 0.00496 0.9 VDD 16.753,217.680 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][4]
0.8448 0.05099 0.004171 0.9 VDD 13.243,199.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][3]
0.8517 0.0438 0.004487 0.9 VDD 13.333,218.832 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][2]
0.8514 0.04406 0.004532 0.9 VDD 11.173,217.680 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][0]
0.8487 0.0485 0.002763 0.9 VDD 11.173,203.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][5]
0.8512 0.04385 0.004986 0.9 VDD 15.673,218.256 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][4]
0.8513 0.04382 0.004855 0.9 VDD 13.513,218.256 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][3]
0.8483 0.04927 0.00244 0.9 VDD 11.173,201.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][2]
0.8442 0.05123 0.004619 0.9 VDD 17.563,199.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][0]
0.8505 0.04512 0.00435 0.9 VDD 17.653,215.376 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][5]
0.853 0.04281 0.004215 0.9 VDD 11.263,219.408 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][4]
0.8487 0.04628 0.004979 0.9 VDD 17.563,212.496 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][3]
0.8481 0.04877 0.003088 0.9 VDD 17.383,204.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][2]
0.8475 0.04835 0.004131 0.9 VDD 17.203,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][0]
0.8453 0.05112 0.003581 0.9 VDD 11.263,194.064 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][5]
0.8447 0.05089 0.00442 0.9 VDD 17.473,196.368 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][4]
0.8449 0.05149 0.003581 0.9 VDD 11.263,193.488 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][3]
0.8444 0.05158 0.00399 0.9 VDD 17.653,193.488 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][2]
0.8447 0.05133 0.003937 0.9 VDD 13.423,194.064 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][0]
0.8484 0.0479 0.003739 0.9 VDD 13.153,207.888 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][5]
0.8504 0.04547 0.004158 0.9 VDD 15.313,214.224 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][4]
0.8429 0.05183 0.005299 0.9 VDD 13.513,197.520 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][3]
0.8501 0.04543 0.004507 0.9 VDD 13.423,213.648 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][2]
0.8511 0.04525 0.003694 0.9 VDD 11.263,214.224 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][0]
0.8491 0.0488 0.002079 0.9 VDD 14.143,203.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][5]
0.8488 0.04632 0.004861 0.9 VDD 13.243,212.496 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][4]
0.8492 0.04633 0.004499 0.9 VDD 13.333,213.072 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
0.8454 0.05044 0.004152 0.9 VDD 13.153,199.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][2]
0.8432 0.05096 0.005804 0.9 VDD 15.583,196.944 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][0]
0.8485 0.04641 0.005038 0.9 VDD 15.313,212.496 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][5]
0.8506 0.04525 0.004197 0.9 VDD 11.263,213.648 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][4]
0.8489 0.04705 0.004038 0.9 VDD 14.773,210.768 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][3]
0.8481 0.04879 0.003098 0.9 VDD 15.403,204.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][2]
0.8485 0.04839 0.003101 0.9 VDD 11.173,205.008 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][0]
0.8449 0.05159 0.003546 0.9 VDD 13.333,195.216 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][5]
0.8441 0.0517 0.004229 0.9 VDD 15.043,195.792 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][4]
0.8456 0.05112 0.003233 0.9 VDD 11.263,194.640 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][3]
0.8446 0.05131 0.004069 0.9 VDD 15.763,194.064 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][2]
0.8451 0.05133 0.003555 0.9 VDD 13.423,194.640 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][0]
0.8479 0.04821 0.003917 0.9 VDD 13.153,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][5]
0.8506 0.04504 0.004323 0.9 VDD 15.583,215.376 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][4]
0.8452 0.05092 0.003839 0.9 VDD 12.883,198.672 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][3]
0.8513 0.04424 0.004504 0.9 VDD 13.153,217.104 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][2]
0.8514 0.04438 0.004269 0.9 VDD 11.083,216.528 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][0]
0.8482 0.04876 0.002999 0.9 VDD 13.423,203.856 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][5]
0.8511 0.04463 0.00425 0.9 VDD 14.503,215.952 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][4]
0.8509 0.04459 0.00452 0.9 VDD 13.423,216.528 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][3]
0.8458 0.05058 0.003666 0.9 VDD 11.353,199.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][2]
0.8437 0.05207 0.004249 0.9 VDD 14.773,198.096 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][0]
0.849 0.04641 0.004583 0.9 VDD 15.403,213.072 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][5]
0.8517 0.04405 0.004269 0.9 VDD 11.083,217.104 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][4]
0.8485 0.04651 0.005034 0.9 VDD 15.223,211.920 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][3]
0.8478 0.04851 0.003698 0.9 VDD 15.223,205.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][2]
0.8482 0.04833 0.003469 0.9 VDD 13.243,205.584 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][0]
0.8443 0.05173 0.003947 0.9 VDD 13.513,193.488 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][5]
0.8448 0.05095 0.004266 0.9 VDD 15.313,196.368 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][4]
0.8443 0.05171 0.004012 0.9 VDD 13.153,192.912 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][3]
0.8442 0.05158 0.004247 0.9 VDD 15.493,192.336 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][2]
0.8445 0.05147 0.004039 0.9 VDD 13.333,192.336 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][0]
0.8483 0.04792 0.003815 0.9 VDD 20.983,206.736 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][5]
0.8484 0.04807 0.003579 0.9 VDD 20.173,207.312 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][4]
0.8483 0.04992 0.001739 0.9 VDD 21.613,200.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][3]
0.8489 0.04692 0.004219 0.9 VDD 19.183,210.768 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][2]
0.8489 0.04633 0.004738 0.9 VDD 19.453,211.920 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][0]
0.8484 0.04937 0.002269 0.9 VDD 21.973,202.128 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][5]
0.8486 0.04727 0.004142 0.9 VDD 19.093,209.040 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][4]
0.8486 0.04692 0.004465 0.9 VDD 19.093,210.192 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][3]
0.8469 0.05001 0.00308 0.9 VDD 21.793,199.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][2]
0.8466 0.05022 0.00313 0.9 VDD 21.703,199.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][0]
0.8481 0.04776 0.004137 0.9 VDD 19.183,208.464 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][5]
0.8502 0.04533 0.004485 0.9 VDD 19.363,213.648 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][4]
0.8494 0.04634 0.004214 0.9 VDD 19.363,211.344 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][3]
0.8488 0.04845 0.002705 0.9 VDD 20.983,204.432 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][2]
0.848 0.04819 0.003845 0.9 VDD 20.803,206.160 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][0]
0.8454 0.05093 0.003688 0.9 VDD 19.813,194.064 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][5]
0.8455 0.05096 0.003499 0.9 VDD 19.633,194.640 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][4]
0.8452 0.05115 0.003671 0.9 VDD 19.903,193.488 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][3]
0.8446 0.05182 0.003629 0.9 VDD 21.883,192.336 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][2]
0.8449 0.0511 0.003996 0.9 VDD 20.083,192.912 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][0]
0.8427 0.0504 0.006907 0.9 VDD 37.723,209.040 peripherals_i/apb_gpio_i/r_gpio_inten_reg[31]
0.8434 0.05047 0.006141 0.9 VDD 37.633,210.192 peripherals_i/apb_gpio_i/r_gpio_inten_reg[30]
0.8385 0.05384 0.007675 0.9 VDD 29.533,206.736 peripherals_i/apb_gpio_i/r_gpio_inten_reg[29]
0.8431 0.05127 0.005672 0.9 VDD 29.623,208.464 peripherals_i/apb_gpio_i/r_gpio_inten_reg[28]
0.8437 0.05301 0.003332 0.9 VDD 26.563,197.520 peripherals_i/apb_gpio_i/r_gpio_inten_reg[27]
0.8456 0.05002 0.004378 0.9 VDD 26.923,209.040 peripherals_i/apb_gpio_i/r_gpio_inten_reg[26]
0.8469 0.04935 0.003744 0.9 VDD 25.843,210.768 peripherals_i/apb_gpio_i/r_gpio_inten_reg[25]
0.8491 0.04714 0.003744 0.9 VDD 25.843,211.344 peripherals_i/apb_gpio_i/r_gpio_inten_reg[24]
0.8388 0.05184 0.009372 0.9 VDD 37.813,206.160 peripherals_i/apb_gpio_i/r_gpio_inten_reg[23]
0.8435 0.05062 0.005913 0.9 VDD 36.913,210.768 peripherals_i/apb_gpio_i/r_gpio_inten_reg[22]
0.8429 0.05364 0.00345 0.9 VDD 28.273,201.552 peripherals_i/apb_gpio_i/r_gpio_inten_reg[21]
0.8413 0.05406 0.004683 0.9 VDD 29.983,207.312 peripherals_i/apb_gpio_i/r_gpio_inten_reg[20]
0.8443 0.05122 0.004526 0.9 VDD 29.353,207.888 peripherals_i/apb_gpio_i/r_gpio_inten_reg[19]
0.8425 0.05398 0.00355 0.9 VDD 30.163,200.976 peripherals_i/apb_gpio_i/r_gpio_inten_reg[18]
0.8398 0.0554 0.004759 0.9 VDD 37.003,196.368 peripherals_i/apb_gpio_i/r_gpio_inten_reg[17]
0.8386 0.0554 0.006046 0.9 VDD 37.003,196.944 peripherals_i/apb_gpio_i/r_gpio_inten_reg[16]
0.8428 0.05142 0.005826 0.9 VDD 37.363,203.856 peripherals_i/apb_gpio_i/r_gpio_inten_reg[15]
0.8433 0.05135 0.005342 0.9 VDD 37.003,207.888 peripherals_i/apb_gpio_i/r_gpio_inten_reg[14]
0.844 0.05059 0.005393 0.9 VDD 28.903,209.040 peripherals_i/apb_gpio_i/r_gpio_inten_reg[13]
0.847 0.04935 0.003687 0.9 VDD 25.843,210.192 peripherals_i/apb_gpio_i/r_gpio_inten_reg[12]
0.8461 0.04988 0.004035 0.9 VDD 26.563,209.616 peripherals_i/apb_gpio_i/r_gpio_inten_reg[11]
0.8437 0.0519 0.004442 0.9 VDD 30.613,205.008 peripherals_i/apb_gpio_i/r_gpio_inten_reg[10]
0.8411 0.05352 0.00535 0.9 VDD 36.913,201.552 peripherals_i/apb_gpio_i/r_gpio_inten_reg[9]
0.8432 0.05138 0.005396 0.9 VDD 37.633,202.128 peripherals_i/apb_gpio_i/r_gpio_inten_reg[8]
0.8413 0.05355 0.005164 0.9 VDD 36.733,198.096 peripherals_i/apb_gpio_i/r_gpio_inten_reg[7]
0.842 0.05347 0.004498 0.9 VDD 37.183,200.976 peripherals_i/apb_gpio_i/r_gpio_inten_reg[6]
0.841 0.05375 0.005206 0.9 VDD 32.773,195.216 peripherals_i/apb_gpio_i/r_gpio_inten_reg[5]
0.8384 0.05583 0.005729 0.9 VDD 30.703,196.944 peripherals_i/apb_gpio_i/r_gpio_inten_reg[4]
0.8404 0.054 0.005624 0.9 VDD 30.433,197.520 peripherals_i/apb_gpio_i/r_gpio_inten_reg[3]
0.843 0.05402 0.002996 0.9 VDD 26.923,194.064 peripherals_i/apb_gpio_i/r_gpio_inten_reg[2]
0.8436 0.05359 0.002852 0.9 VDD 25.933,194.640 peripherals_i/apb_gpio_i/r_gpio_inten_reg[1]
0.844 0.05278 0.003232 0.9 VDD 26.653,195.216 peripherals_i/apb_gpio_i/r_gpio_inten_reg[0]
0.8476 0.04757 0.004867 0.9 VDD 42.043,212.496 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[31]
0.8454 0.04689 0.007699 0.9 VDD 41.143,214.800 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[30]
0.8356 0.05436 0.01008 0.9 VDD 34.933,206.736 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[29]
0.8444 0.04849 0.007099 0.9 VDD 30.703,214.800 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[28]
0.8421 0.05398 0.003949 0.9 VDD 30.163,198.096 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[27]
0.848 0.04662 0.005376 0.9 VDD 29.533,217.104 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[26]
0.8496 0.04585 0.004588 0.9 VDD 30.973,218.832 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[25]
0.8491 0.04618 0.004702 0.9 VDD 27.103,217.104 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[24]
0.8449 0.05055 0.004506 0.9 VDD 42.043,207.312 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[23]
0.844 0.04768 0.008346 0.9 VDD 39.073,214.800 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[22]
0.8436 0.05187 0.004569 0.9 VDD 30.253,204.432 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[21]
0.8433 0.04974 0.006959 0.9 VDD 32.683,213.648 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[20]
0.8432 0.0497 0.00708 0.9 VDD 33.763,213.072 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[19]
0.8436 0.05361 0.002832 0.9 VDD 28.183,200.976 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[18]
0.8399 0.05483 0.00526 0.9 VDD 35.293,194.640 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[17]
0.8424 0.05295 0.004641 0.9 VDD 38.983,195.216 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[16]
0.8455 0.05038 0.004146 0.9 VDD 41.683,205.584 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[15]
0.8458 0.04894 0.005232 0.9 VDD 42.043,209.616 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[14]
0.8465 0.04834 0.005157 0.9 VDD 29.623,215.376 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[13]
0.8495 0.04572 0.004793 0.9 VDD 28.903,218.256 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[12]
0.8505 0.04526 0.004277 0.9 VDD 26.743,218.256 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[11]
0.8434 0.05227 0.004346 0.9 VDD 30.163,205.584 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[10]
0.8427 0.05161 0.005697 0.9 VDD 35.383,203.856 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[9]
0.8448 0.05039 0.004793 0.9 VDD 41.863,202.128 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[8]
0.8419 0.05308 0.005032 0.9 VDD 41.683,196.944 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[7]
0.8443 0.0519 0.003749 0.9 VDD 41.773,200.976 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[6]
0.8371 0.0565 0.006412 0.9 VDD 32.773,192.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[5]
0.8403 0.05353 0.006184 0.9 VDD 31.783,192.912 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[4]
0.8414 0.05485 0.003739 0.9 VDD 29.983,194.064 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[3]
0.8382 0.05631 0.005528 0.9 VDD 29.803,192.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[2]
0.8397 0.05568 0.004594 0.9 VDD 27.733,192.336 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[1]
0.8422 0.05306 0.004786 0.9 VDD 28.093,192.912 peripherals_i/apb_gpio_i/r_gpio_inttype0_reg[0]
0.8463 0.04766 0.006008 0.9 VDD 41.773,213.648 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[31]
0.8448 0.04771 0.007461 0.9 VDD 41.683,214.224 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[30]
0.8373 0.05254 0.01017 0.9 VDD 33.583,206.160 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[29]
0.8474 0.04729 0.005298 0.9 VDD 30.883,215.952 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[28]
0.8458 0.05201 0.0022 0.9 VDD 27.823,199.824 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[27]
0.848 0.04708 0.004924 0.9 VDD 27.733,216.528 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[26]
0.8511 0.04499 0.003917 0.9 VDD 23.683,217.104 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[25]
0.8518 0.04431 0.003843 0.9 VDD 23.773,218.256 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[24]
0.8445 0.04946 0.006043 0.9 VDD 42.133,208.464 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[23]
0.8431 0.04836 0.008586 0.9 VDD 36.643,214.800 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[22]
0.8458 0.05101 0.003176 0.9 VDD 27.643,202.128 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]
0.8424 0.04974 0.007847 0.9 VDD 32.683,214.224 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[20]
0.8431 0.04863 0.008315 0.9 VDD 34.393,214.800 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[19]
0.8452 0.05249 0.002298 0.9 VDD 28.183,199.248 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[18]
0.8422 0.05342 0.004358 0.9 VDD 36.013,193.488 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[17]
0.8416 0.0542 0.004244 0.9 VDD 37.543,194.064 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[16]
0.8444 0.0504 0.005211 0.9 VDD 41.233,204.432 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[15]
0.8451 0.0489 0.006043 0.9 VDD 42.133,209.040 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[14]
0.8479 0.0472 0.004925 0.9 VDD 28.543,215.952 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[13]
0.8502 0.04582 0.003971 0.9 VDD 25.843,217.680 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[12]
0.8492 0.04663 0.004128 0.9 VDD 25.843,216.528 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[11]
0.8462 0.05086 0.002915 0.9 VDD 26.023,205.008 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[10]
0.8427 0.0529 0.004419 0.9 VDD 34.303,200.400 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[9]
0.8433 0.05186 0.004793 0.9 VDD 41.863,201.552 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[8]
0.843 0.05199 0.004966 0.9 VDD 41.863,197.520 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[7]
0.8456 0.05157 0.002802 0.9 VDD 41.593,199.248 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[6]
0.8399 0.05357 0.006564 0.9 VDD 34.213,192.912 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[5]
0.8425 0.0533 0.004173 0.9 VDD 32.683,190.608 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[4]
0.8425 0.05336 0.004156 0.9 VDD 30.613,190.608 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[3]
0.8436 0.05239 0.003964 0.9 VDD 28.903,190.032 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[2]
0.8443 0.05262 0.003115 0.9 VDD 25.843,190.608 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[1]
0.8433 0.05303 0.003714 0.9 VDD 27.733,190.608 peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[0]
0.8443 0.0524 0.003345 0.9 VDD 38.533,199.824 peripherals_i/apb_gpio_i/interrupt_reg
0.8403 0.05509 0.004643 0.9 VDD 28.453,196.944 peripherals_i/apb_gpio_i/r_status_reg[0]
0.8417 0.05441 0.003845 0.9 VDD 28.093,194.640 peripherals_i/apb_gpio_i/r_status_reg[1]
0.841 0.05524 0.003796 0.9 VDD 28.813,196.368 peripherals_i/apb_gpio_i/r_status_reg[2]
0.8425 0.05344 0.004086 0.9 VDD 29.713,195.792 peripherals_i/apb_gpio_i/r_status_reg[3]
0.8401 0.05503 0.004915 0.9 VDD 31.423,194.640 peripherals_i/apb_gpio_i/r_status_reg[4]
0.8397 0.05508 0.005268 0.9 VDD 33.313,194.640 peripherals_i/apb_gpio_i/r_status_reg[5]
0.842 0.05273 0.00531 0.9 VDD 39.703,201.552 peripherals_i/apb_gpio_i/r_status_reg[6]
0.8426 0.05293 0.004448 0.9 VDD 39.073,195.792 peripherals_i/apb_gpio_i/r_status_reg[7]
0.8437 0.05102 0.005323 0.9 VDD 39.613,202.128 peripherals_i/apb_gpio_i/r_status_reg[8]
0.8452 0.05154 0.003271 0.9 VDD 35.653,202.704 peripherals_i/apb_gpio_i/r_status_reg[9]
0.844 0.05124 0.004712 0.9 VDD 30.703,203.856 peripherals_i/apb_gpio_i/r_status_reg[10]
0.8458 0.04863 0.005555 0.9 VDD 28.363,213.648 peripherals_i/apb_gpio_i/r_status_reg[11]
0.8442 0.0494 0.006453 0.9 VDD 30.523,213.648 peripherals_i/apb_gpio_i/r_status_reg[12]
0.844 0.04945 0.006594 0.9 VDD 30.973,213.072 peripherals_i/apb_gpio_i/r_status_reg[13]
0.8443 0.04986 0.005862 0.9 VDD 39.523,210.192 peripherals_i/apb_gpio_i/r_status_reg[14]
0.8409 0.05098 0.008157 0.9 VDD 40.333,206.160 peripherals_i/apb_gpio_i/r_status_reg[15]
0.8397 0.05458 0.005754 0.9 VDD 38.893,196.944 peripherals_i/apb_gpio_i/r_status_reg[16]
0.8424 0.05269 0.004939 0.9 VDD 38.263,198.672 peripherals_i/apb_gpio_i/r_status_reg[17]
0.8419 0.05398 0.004079 0.9 VDD 30.163,201.552 peripherals_i/apb_gpio_i/r_status_reg[18]
0.8464 0.04772 0.005867 0.9 VDD 33.763,211.344 peripherals_i/apb_gpio_i/r_status_reg[19]
0.8432 0.05087 0.00589 0.9 VDD 33.943,210.768 peripherals_i/apb_gpio_i/r_status_reg[20]
0.8457 0.05142 0.002916 0.9 VDD 30.703,202.704 peripherals_i/apb_gpio_i/r_status_reg[21]
0.8435 0.04945 0.007022 0.9 VDD 36.283,213.072 peripherals_i/apb_gpio_i/r_status_reg[22]
0.844 0.05088 0.005152 0.9 VDD 38.893,207.888 peripherals_i/apb_gpio_i/r_status_reg[23]
0.8471 0.04876 0.004159 0.9 VDD 28.003,212.496 peripherals_i/apb_gpio_i/r_status_reg[24]
0.8458 0.04879 0.005416 0.9 VDD 28.093,213.072 peripherals_i/apb_gpio_i/r_status_reg[25]
0.8437 0.04935 0.006926 0.9 VDD 30.343,214.224 peripherals_i/apb_gpio_i/r_status_reg[26]
0.8417 0.05363 0.004696 0.9 VDD 28.543,197.520 peripherals_i/apb_gpio_i/r_status_reg[27]
0.8453 0.04967 0.005046 0.9 VDD 32.683,212.496 peripherals_i/apb_gpio_i/r_status_reg[28]
0.8431 0.0516 0.00533 0.9 VDD 34.753,207.888 peripherals_i/apb_gpio_i/r_status_reg[29]
0.8475 0.0473 0.005205 0.9 VDD 39.523,211.920 peripherals_i/apb_gpio_i/r_status_reg[30]
0.8447 0.04978 0.005548 0.9 VDD 39.703,210.768 peripherals_i/apb_gpio_i/r_status_reg[31]
0.8429 0.05086 0.006226 0.9 VDD 35.653,209.616 peripherals_i/apb_gpio_i/r_gpio_out_reg[31]
0.843 0.05076 0.006227 0.9 VDD 35.743,210.192 peripherals_i/apb_gpio_i/r_gpio_out_reg[30]
0.8479 0.04914 0.002991 0.9 VDD 23.863,207.888 peripherals_i/apb_gpio_i/r_gpio_out_reg[29]
0.8458 0.05051 0.003692 0.9 VDD 27.013,207.888 peripherals_i/apb_gpio_i/r_gpio_out_reg[28]
0.8455 0.05189 0.002628 0.9 VDD 23.863,197.520 peripherals_i/apb_gpio_i/r_gpio_out_reg[27]
0.848 0.04856 0.003461 0.9 VDD 23.863,209.616 peripherals_i/apb_gpio_i/r_gpio_out_reg[26]
0.8495 0.04663 0.003833 0.9 VDD 23.053,211.920 peripherals_i/apb_gpio_i/r_gpio_out_reg[25]
0.8497 0.04663 0.003722 0.9 VDD 23.053,211.344 peripherals_i/apb_gpio_i/r_gpio_out_reg[24]
0.843 0.05216 0.004795 0.9 VDD 36.463,205.584 peripherals_i/apb_gpio_i/r_gpio_out_reg[23]
0.8464 0.04765 0.005943 0.9 VDD 35.833,211.344 peripherals_i/apb_gpio_i/r_gpio_out_reg[22]
0.848 0.05012 0.00188 0.9 VDD 23.863,202.128 peripherals_i/apb_gpio_i/r_gpio_out_reg[21]
0.8437 0.05249 0.003765 0.9 VDD 27.193,207.312 peripherals_i/apb_gpio_i/r_gpio_out_reg[20]
0.8444 0.05075 0.00482 0.9 VDD 27.733,208.464 peripherals_i/apb_gpio_i/r_gpio_out_reg[19]
0.8477 0.05091 0.001393 0.9 VDD 23.863,200.400 peripherals_i/apb_gpio_i/r_gpio_out_reg[18]
0.8416 0.05373 0.004661 0.9 VDD 32.323,195.792 peripherals_i/apb_gpio_i/r_gpio_out_reg[17]
0.8392 0.05617 0.004661 0.9 VDD 32.323,196.368 peripherals_i/apb_gpio_i/r_gpio_out_reg[16]
0.8426 0.05165 0.005769 0.9 VDD 36.103,204.432 peripherals_i/apb_gpio_i/r_gpio_out_reg[15]
0.8416 0.05143 0.006946 0.9 VDD 36.463,208.464 peripherals_i/apb_gpio_i/r_gpio_out_reg[14]
0.8463 0.05004 0.00368 0.9 VDD 25.843,208.464 peripherals_i/apb_gpio_i/r_gpio_out_reg[13]
0.8483 0.0481 0.003599 0.9 VDD 23.413,210.192 peripherals_i/apb_gpio_i/r_gpio_out_reg[12]
0.8484 0.0479 0.003722 0.9 VDD 23.053,210.768 peripherals_i/apb_gpio_i/r_gpio_out_reg[11]
0.8479 0.0502 0.001897 0.9 VDD 25.843,203.280 peripherals_i/apb_gpio_i/r_gpio_out_reg[10]
0.8436 0.05327 0.003119 0.9 VDD 33.133,199.248 peripherals_i/apb_gpio_i/r_gpio_out_reg[9]
0.8452 0.05158 0.003261 0.9 VDD 35.833,203.280 peripherals_i/apb_gpio_i/r_gpio_out_reg[8]
0.8435 0.05304 0.003466 0.9 VDD 36.733,199.248 peripherals_i/apb_gpio_i/r_gpio_out_reg[7]
0.8427 0.05282 0.004508 0.9 VDD 36.193,200.400 peripherals_i/apb_gpio_i/r_gpio_out_reg[6]
0.845 0.05252 0.002514 0.9 VDD 25.843,195.792 peripherals_i/apb_gpio_i/r_gpio_out_reg[5]
0.8435 0.05373 0.002759 0.9 VDD 25.843,196.944 peripherals_i/apb_gpio_i/r_gpio_out_reg[4]
0.8434 0.05393 0.002687 0.9 VDD 26.203,196.368 peripherals_i/apb_gpio_i/r_gpio_out_reg[3]
0.8457 0.05178 0.002546 0.9 VDD 23.863,195.216 peripherals_i/apb_gpio_i/r_gpio_out_reg[2]
0.8448 0.05248 0.002674 0.9 VDD 23.863,194.064 peripherals_i/apb_gpio_i/r_gpio_out_reg[1]
0.845 0.05242 0.002575 0.9 VDD 23.773,194.640 peripherals_i/apb_gpio_i/r_gpio_out_reg[0]
0.8451 0.04955 0.005303 0.9 VDD 35.743,212.496 peripherals_i/apb_gpio_i/r_gpio_dir_reg[31]
0.8419 0.04958 0.008514 0.9 VDD 35.563,214.224 peripherals_i/apb_gpio_i/r_gpio_dir_reg[30]
0.8452 0.05085 0.003971 0.9 VDD 25.843,206.160 peripherals_i/apb_gpio_i/r_gpio_dir_reg[29]
0.847 0.04983 0.003124 0.9 VDD 23.323,207.312 peripherals_i/apb_gpio_i/r_gpio_dir_reg[28]
0.8467 0.05113 0.002123 0.9 VDD 23.863,198.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[27]
0.8492 0.04672 0.00407 0.9 VDD 21.163,210.768 peripherals_i/apb_gpio_i/r_gpio_dir_reg[26]
0.85 0.04574 0.004272 0.9 VDD 21.073,213.072 peripherals_i/apb_gpio_i/r_gpio_dir_reg[25]
0.851 0.04486 0.004135 0.9 VDD 20.803,214.800 peripherals_i/apb_gpio_i/r_gpio_dir_reg[24]
0.8367 0.05357 0.009705 0.9 VDD 36.823,206.736 peripherals_i/apb_gpio_i/r_gpio_dir_reg[23]
0.8462 0.04854 0.005303 0.9 VDD 35.563,215.376 peripherals_i/apb_gpio_i/r_gpio_dir_reg[22]
0.8467 0.05145 0.00188 0.9 VDD 23.863,201.552 peripherals_i/apb_gpio_i/r_gpio_dir_reg[21]
0.8484 0.04766 0.003898 0.9 VDD 21.343,208.464 peripherals_i/apb_gpio_i/r_gpio_dir_reg[20]
0.8488 0.04709 0.004162 0.9 VDD 21.163,209.616 peripherals_i/apb_gpio_i/r_gpio_dir_reg[19]
0.8473 0.05091 0.001797 0.9 VDD 23.863,199.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[18]
0.8455 0.05091 0.0036 0.9 VDD 21.703,196.368 peripherals_i/apb_gpio_i/r_gpio_dir_reg[17]
0.846 0.05189 0.002123 0.9 VDD 23.863,198.096 peripherals_i/apb_gpio_i/r_gpio_dir_reg[16]
0.8436 0.0516 0.004793 0.9 VDD 36.553,205.008 peripherals_i/apb_gpio_i/r_gpio_dir_reg[15]
0.8422 0.05084 0.006931 0.9 VDD 35.833,209.040 peripherals_i/apb_gpio_i/r_gpio_dir_reg[14]
0.8477 0.04882 0.003494 0.9 VDD 23.233,208.464 peripherals_i/apb_gpio_i/r_gpio_dir_reg[13]
0.851 0.04482 0.004206 0.9 VDD 21.073,215.376 peripherals_i/apb_gpio_i/r_gpio_dir_reg[12]
0.8496 0.04584 0.004525 0.9 VDD 20.623,212.496 peripherals_i/apb_gpio_i/r_gpio_dir_reg[11]
0.8485 0.04953 0.001994 0.9 VDD 23.413,203.280 peripherals_i/apb_gpio_i/r_gpio_dir_reg[10]
0.848 0.05012 0.001911 0.9 VDD 23.863,202.704 peripherals_i/apb_gpio_i/r_gpio_dir_reg[9]
0.8479 0.04896 0.003158 0.9 VDD 22.243,205.584 peripherals_i/apb_gpio_i/r_gpio_dir_reg[8]
0.8417 0.05312 0.005184 0.9 VDD 36.283,198.672 peripherals_i/apb_gpio_i/r_gpio_dir_reg[7]
0.8438 0.05278 0.003468 0.9 VDD 36.643,199.824 peripherals_i/apb_gpio_i/r_gpio_dir_reg[6]
0.8455 0.0506 0.003907 0.9 VDD 20.893,195.792 peripherals_i/apb_gpio_i/r_gpio_dir_reg[5]
0.845 0.05249 0.002559 0.9 VDD 23.863,196.368 peripherals_i/apb_gpio_i/r_gpio_dir_reg[4]
0.846 0.05082 0.003164 0.9 VDD 21.613,195.216 peripherals_i/apb_gpio_i/r_gpio_dir_reg[3]
0.8435 0.05331 0.003138 0.9 VDD 23.773,192.336 peripherals_i/apb_gpio_i/r_gpio_dir_reg[2]
0.8448 0.05206 0.003105 0.9 VDD 23.863,192.912 peripherals_i/apb_gpio_i/r_gpio_dir_reg[1]
0.8453 0.05206 0.002674 0.9 VDD 23.863,193.488 peripherals_i/apb_gpio_i/r_gpio_dir_reg[0]
0.845 0.04845 0.006507 0.9 VDD 39.793,213.072 peripherals_i/apb_gpio_i/r_powerevent_reg[31]
0.8432 0.04855 0.008218 0.9 VDD 39.613,214.224 peripherals_i/apb_gpio_i/r_powerevent_reg[30]
0.8388 0.0524 0.008759 0.9 VDD 30.793,206.160 peripherals_i/apb_gpio_i/r_powerevent_reg[29]
0.844 0.05054 0.005497 0.9 VDD 30.433,210.192 peripherals_i/apb_gpio_i/r_powerevent_reg[28]
0.8453 0.05283 0.001906 0.9 VDD 26.203,200.976 peripherals_i/apb_gpio_i/r_powerevent_reg[27]
0.8483 0.04747 0.004241 0.9 VDD 26.383,215.376 peripherals_i/apb_gpio_i/r_powerevent_reg[26]
0.8504 0.04575 0.00388 0.9 VDD 23.863,216.528 peripherals_i/apb_gpio_i/r_powerevent_reg[25]
0.85 0.04608 0.003876 0.9 VDD 23.323,215.376 peripherals_i/apb_gpio_i/r_powerevent_reg[24]
0.839 0.0523 0.00874 0.9 VDD 39.253,206.736 peripherals_i/apb_gpio_i/r_powerevent_reg[23]
0.8423 0.04918 0.008555 0.9 VDD 37.543,214.224 peripherals_i/apb_gpio_i/r_powerevent_reg[22]
0.8446 0.05292 0.0025 0.9 VDD 26.383,201.552 peripherals_i/apb_gpio_i/r_powerevent_reg[21]
0.8435 0.05093 0.005597 0.9 VDD 30.793,209.616 peripherals_i/apb_gpio_i/r_powerevent_reg[20]
0.8426 0.05104 0.006366 0.9 VDD 32.053,209.040 peripherals_i/apb_gpio_i/r_powerevent_reg[19]
0.8417 0.05329 0.00498 0.9 VDD 33.763,198.672 peripherals_i/apb_gpio_i/r_powerevent_reg[18]
0.8391 0.05599 0.004877 0.9 VDD 34.393,196.368 peripherals_i/apb_gpio_i/r_powerevent_reg[17]
0.841 0.05392 0.005067 0.9 VDD 34.303,198.096 peripherals_i/apb_gpio_i/r_powerevent_reg[16]
0.8432 0.05105 0.005723 0.9 VDD 39.163,204.432 peripherals_i/apb_gpio_i/r_powerevent_reg[15]
0.8427 0.05065 0.006665 0.9 VDD 39.523,208.464 peripherals_i/apb_gpio_i/r_powerevent_reg[14]
0.8454 0.05008 0.004553 0.9 VDD 28.183,210.768 peripherals_i/apb_gpio_i/r_powerevent_reg[13]
0.8494 0.04663 0.004015 0.9 VDD 25.843,215.952 peripherals_i/apb_gpio_i/r_powerevent_reg[12]
0.8474 0.04766 0.004924 0.9 VDD 26.923,214.800 peripherals_i/apb_gpio_i/r_powerevent_reg[11]
0.8451 0.05141 0.003507 0.9 VDD 27.733,204.432 peripherals_i/apb_gpio_i/r_powerevent_reg[10]
0.8431 0.05278 0.00413 0.9 VDD 32.413,200.400 peripherals_i/apb_gpio_i/r_powerevent_reg[9]
0.8433 0.05097 0.00568 0.9 VDD 39.433,203.856 peripherals_i/apb_gpio_i/r_powerevent_reg[8]
0.8425 0.05286 0.004648 0.9 VDD 39.433,198.096 peripherals_i/apb_gpio_i/r_powerevent_reg[7]
0.8437 0.0521 0.004233 0.9 VDD 39.523,200.400 peripherals_i/apb_gpio_i/r_powerevent_reg[6]
0.8407 0.05501 0.004311 0.9 VDD 34.303,194.064 peripherals_i/apb_gpio_i/r_powerevent_reg[5]
0.8393 0.05652 0.004143 0.9 VDD 32.143,191.760 peripherals_i/apb_gpio_i/r_powerevent_reg[4]
0.8396 0.05639 0.004043 0.9 VDD 30.253,191.760 peripherals_i/apb_gpio_i/r_powerevent_reg[3]
0.8404 0.05592 0.003689 0.9 VDD 28.363,191.760 peripherals_i/apb_gpio_i/r_powerevent_reg[2]
0.8419 0.05472 0.003386 0.9 VDD 25.843,192.336 peripherals_i/apb_gpio_i/r_powerevent_reg[1]
0.8418 0.05508 0.003139 0.9 VDD 26.473,191.760 peripherals_i/apb_gpio_i/r_powerevent_reg[0]
0.8473 0.05057 0.002102 0.9 VDD 17.833,200.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[25][1]
0.8446 0.05157 0.003864 0.9 VDD 13.153,195.792 peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][1]
0.8447 0.05126 0.00401 0.9 VDD 19.993,192.336 peripherals_i/apb_gpio_i/gpio_padcfg_reg[0][1]
0.8527 0.04278 0.004467 0.9 VDD 18.013,219.408 peripherals_i/apb_gpio_i/gpio_padcfg_reg[31][1]
0.8453 0.05117 0.003499 0.9 VDD 19.633,195.216 peripherals_i/apb_gpio_i/gpio_padcfg_reg[30][1]
0.8479 0.04949 0.002568 0.9 VDD 19.993,201.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[29][1]
0.8448 0.05151 0.003689 0.9 VDD 20.443,188.880 peripherals_i/apb_gpio_i/gpio_padcfg_reg[28][1]
0.8488 0.04633 0.004848 0.9 VDD 13.153,211.920 peripherals_i/apb_gpio_i/gpio_padcfg_reg[27][1]
0.8454 0.05123 0.003363 0.9 VDD 11.083,195.792 peripherals_i/apb_gpio_i/gpio_padcfg_reg[26][1]
0.8451 0.05128 0.003578 0.9 VDD 17.023,190.608 peripherals_i/apb_gpio_i/gpio_padcfg_reg[24][1]
0.8494 0.04686 0.003733 0.9 VDD 12.613,210.768 peripherals_i/apb_gpio_i/gpio_padcfg_reg[23][1]
0.8455 0.05125 0.003215 0.9 VDD 11.173,195.216 peripherals_i/apb_gpio_i/gpio_padcfg_reg[22][1]
0.8443 0.05124 0.004508 0.9 VDD 15.403,199.248 peripherals_i/apb_gpio_i/gpio_padcfg_reg[21][1]
0.8458 0.05127 0.002927 0.9 VDD 15.493,191.184 peripherals_i/apb_gpio_i/gpio_padcfg_reg[20][1]
0.8531 0.04252 0.004332 0.9 VDD 11.353,221.136 peripherals_i/apb_gpio_i/gpio_padcfg_reg[19][1]
0.8439 0.05081 0.005272 0.9 VDD 13.423,196.944 peripherals_i/apb_gpio_i/gpio_padcfg_reg[18][1]
0.8476 0.04965 0.002697 0.9 VDD 17.833,201.552 peripherals_i/apb_gpio_i/gpio_padcfg_reg[17][1]
0.8442 0.05158 0.004247 0.9 VDD 17.653,192.912 peripherals_i/apb_gpio_i/gpio_padcfg_reg[16][1]
0.8519 0.04353 0.004532 0.9 VDD 11.173,218.256 peripherals_i/apb_gpio_i/gpio_padcfg_reg[15][1]
0.8442 0.05127 0.004531 0.9 VDD 11.263,197.520 peripherals_i/apb_gpio_i/gpio_padcfg_reg[14][1]
0.8482 0.04966 0.002107 0.9 VDD 17.743,200.976 peripherals_i/apb_gpio_i/gpio_padcfg_reg[13][1]
0.8448 0.05118 0.003981 0.9 VDD 17.743,194.064 peripherals_i/apb_gpio_i/gpio_padcfg_reg[12][1]
0.8498 0.04601 0.004197 0.9 VDD 11.263,213.072 peripherals_i/apb_gpio_i/gpio_padcfg_reg[11][1]
0.8473 0.05064 0.002111 0.9 VDD 15.043,200.400 peripherals_i/apb_gpio_i/gpio_padcfg_reg[9][1]
0.8442 0.05175 0.004067 0.9 VDD 15.583,193.488 peripherals_i/apb_gpio_i/gpio_padcfg_reg[8][1]
0.8517 0.04445 0.00389 0.9 VDD 11.623,215.952 peripherals_i/apb_gpio_i/gpio_padcfg_reg[7][1]
0.8449 0.05055 0.00453 0.9 VDD 11.263,196.944 peripherals_i/apb_gpio_i/gpio_padcfg_reg[6][1]
0.8449 0.05064 0.004465 0.9 VDD 15.043,199.824 peripherals_i/apb_gpio_i/gpio_padcfg_reg[5][1]
0.844 0.05175 0.004255 0.9 VDD 15.673,192.912 peripherals_i/apb_gpio_i/gpio_padcfg_reg[4][1]
0.8494 0.04611 0.00451 0.9 VDD 19.003,213.072 peripherals_i/apb_gpio_i/gpio_padcfg_reg[3][1]
0.8453 0.0507 0.004014 0.9 VDD 21.793,197.520 peripherals_i/apb_gpio_i/gpio_padcfg_reg[2][1]
0.8491 0.04871 0.002167 0.9 VDD 21.253,203.280 peripherals_i/apb_gpio_i/gpio_padcfg_reg[1][1]
0.849 0.04985 0.001113 0.9 VDD 48.838,198.672 peripherals_i/apb_gpio_i/U29
0.8419 0.05367 0.004469 0.9 VDD 35.338,200.976 peripherals_i/apb_gpio_i/U31
0.8413 0.05375 0.004917 0.9 VDD 34.348,201.552 peripherals_i/apb_gpio_i/U32
0.8413 0.05367 0.00507 0.9 VDD 35.248,201.552 peripherals_i/apb_gpio_i/U33
0.8436 0.05151 0.004909 0.9 VDD 34.303,202.128 peripherals_i/apb_gpio_i/U34
0.8413 0.05371 0.004994 0.9 VDD 34.798,201.552 peripherals_i/apb_gpio_i/U35
0.8412 0.05364 0.005146 0.9 VDD 35.698,201.552 peripherals_i/apb_gpio_i/U36
0.8451 0.05145 0.003466 0.9 VDD 27.508,205.584 peripherals_i/apb_gpio_i/U39
0.8405 0.05309 0.006418 0.9 VDD 28.228,206.736 peripherals_i/apb_gpio_i/U40
0.841 0.0519 0.007111 0.9 VDD 28.948,206.160 peripherals_i/apb_gpio_i/U41
0.84 0.05214 0.00783 0.9 VDD 29.713,206.160 peripherals_i/apb_gpio_i/U42
0.8446 0.05166 0.003698 0.9 VDD 28.138,205.584 peripherals_i/apb_gpio_i/U43
0.8442 0.05185 0.003909 0.9 VDD 28.768,205.584 peripherals_i/apb_gpio_i/U44
0.8471 0.05068 0.002229 0.9 VDD 43.618,199.248 peripherals_i/apb_gpio_i/U47
0.8475 0.04996 0.002577 0.9 VDD 45.238,198.672 peripherals_i/apb_gpio_i/U48
0.8483 0.04996 0.001769 0.9 VDD 45.238,199.248 peripherals_i/apb_gpio_i/U49
0.8459 0.05125 0.002802 0.9 VDD 41.593,199.824 peripherals_i/apb_gpio_i/U50
0.847 0.0506 0.002357 0.9 VDD 43.168,199.824 peripherals_i/apb_gpio_i/U51
0.8454 0.05097 0.003592 0.9 VDD 42.268,200.400 peripherals_i/apb_gpio_i/U52
0.8481 0.0489 0.00304 0.9 VDD 45.688,202.128 peripherals_i/apb_gpio_i/U55
0.8483 0.04848 0.003219 0.9 VDD 46.138,203.856 peripherals_i/apb_gpio_i/U56
0.8495 0.04881 0.001712 0.9 VDD 46.498,202.704 peripherals_i/apb_gpio_i/U57
0.8472 0.05032 0.002507 0.9 VDD 42.043,202.704 peripherals_i/apb_gpio_i/U58
0.8464 0.04964 0.003936 0.9 VDD 43.798,202.128 peripherals_i/apb_gpio_i/U59
0.8487 0.04929 0.002035 0.9 VDD 44.698,202.704 peripherals_i/apb_gpio_i/U60
0.8419 0.05363 0.00449 0.9 VDD 35.788,200.976 peripherals_i/apb_gpio_i/U62
0.8465 0.04792 0.005534 0.9 VDD 27.958,214.800 peripherals_i/apb_gpio_i/U64
0.8472 0.04797 0.004797 0.9 VDD 28.138,215.376 peripherals_i/apb_gpio_i/U65
0.8462 0.04801 0.005746 0.9 VDD 28.318,214.800 peripherals_i/apb_gpio_i/U66
0.8452 0.04834 0.006508 0.9 VDD 29.623,214.800 peripherals_i/apb_gpio_i/U67
0.8459 0.04812 0.006009 0.9 VDD 28.768,214.800 peripherals_i/apb_gpio_i/U68
0.8455 0.04824 0.006272 0.9 VDD 29.218,214.800 peripherals_i/apb_gpio_i/U69
0.8478 0.0474 0.004797 0.9 VDD 44.878,209.040 peripherals_i/apb_gpio_i/U72
0.8491 0.04684 0.004101 0.9 VDD 45.238,210.192 peripherals_i/apb_gpio_i/U73
0.8487 0.0472 0.004101 0.9 VDD 45.238,209.616 peripherals_i/apb_gpio_i/U74
0.8465 0.04837 0.005105 0.9 VDD 42.403,210.192 peripherals_i/apb_gpio_i/U75
0.8474 0.04799 0.004612 0.9 VDD 43.798,209.616 peripherals_i/apb_gpio_i/U76
0.8467 0.04799 0.005304 0.9 VDD 43.798,209.040 peripherals_i/apb_gpio_i/U77
0.8512 0.0451 0.003693 0.9 VDD 26.248,218.832 peripherals_i/apb_gpio_i/U80
0.8539 0.04274 0.003349 0.9 VDD 25.348,219.984 peripherals_i/apb_gpio_i/U81
0.8539 0.0427 0.003396 0.9 VDD 24.808,219.408 peripherals_i/apb_gpio_i/U82
0.8518 0.04477 0.003468 0.9 VDD 25.213,218.832 peripherals_i/apb_gpio_i/U83
0.8536 0.04277 0.003596 0.9 VDD 25.798,219.408 peripherals_i/apb_gpio_i/U84
0.8514 0.04496 0.003596 0.9 VDD 25.798,218.832 peripherals_i/apb_gpio_i/U85
0.8522 0.0441 0.003691 0.9 VDD 23.278,218.832 peripherals_i/apb_gpio_i/U88
0.8536 0.04254 0.003862 0.9 VDD 22.378,219.408 peripherals_i/apb_gpio_i/U89
0.8524 0.04376 0.003845 0.9 VDD 22.468,218.832 peripherals_i/apb_gpio_i/U90
0.8524 0.04324 0.004319 0.9 VDD 21.253,218.256 peripherals_i/apb_gpio_i/U91
0.8523 0.04356 0.004175 0.9 VDD 22.018,218.256 peripherals_i/apb_gpio_i/U92
0.8515 0.04449 0.004057 0.9 VDD 22.648,217.680 peripherals_i/apb_gpio_i/U93
0.8474 0.04749 0.005063 0.9 VDD 30.298,211.344 peripherals_i/apb_gpio_i/U95
0.8449 0.05222 0.002931 0.9 VDD 27.508,189.456 peripherals_i/apb_gpio_i/U97
0.8444 0.05211 0.003457 0.9 VDD 27.058,188.304 peripherals_i/apb_gpio_i/U98
0.8449 0.05214 0.002924 0.9 VDD 27.418,188.880 peripherals_i/apb_gpio_i/U99
0.8451 0.05205 0.002828 0.9 VDD 26.203,189.456 peripherals_i/apb_gpio_i/U100
0.845 0.05212 0.002867 0.9 VDD 26.698,189.456 peripherals_i/apb_gpio_i/U101
0.8443 0.05217 0.003529 0.9 VDD 27.148,190.032 peripherals_i/apb_gpio_i/U102
0.8453 0.05191 0.002795 0.9 VDD 25.078,190.032 peripherals_i/apb_gpio_i/U105
0.8454 0.05165 0.002987 0.9 VDD 23.278,190.032 peripherals_i/apb_gpio_i/U106
0.8454 0.05179 0.002822 0.9 VDD 24.178,190.032 peripherals_i/apb_gpio_i/U107
0.8453 0.05213 0.002542 0.9 VDD 24.313,191.184 peripherals_i/apb_gpio_i/U108
0.8453 0.05197 0.00276 0.9 VDD 25.348,188.880 peripherals_i/apb_gpio_i/U109
0.8453 0.05193 0.002752 0.9 VDD 25.258,189.456 peripherals_i/apb_gpio_i/U110
0.8447 0.05231 0.002986 0.9 VDD 28.228,189.456 peripherals_i/apb_gpio_i/U113
0.8442 0.05218 0.003617 0.9 VDD 28.048,188.304 peripherals_i/apb_gpio_i/U114
0.8448 0.05219 0.002986 0.9 VDD 28.228,188.880 peripherals_i/apb_gpio_i/U115
0.8446 0.0524 0.003049 0.9 VDD 29.083,189.456 peripherals_i/apb_gpio_i/U116
0.8447 0.05223 0.003026 0.9 VDD 28.768,188.880 peripherals_i/apb_gpio_i/U117
0.8446 0.05236 0.00302 0.9 VDD 28.678,189.456 peripherals_i/apb_gpio_i/U118
0.8449 0.05201 0.003137 0.9 VDD 42.538,194.064 peripherals_i/apb_gpio_i/U121
0.8454 0.05131 0.003252 0.9 VDD 43.528,195.216 peripherals_i/apb_gpio_i/U122
0.845 0.05165 0.003308 0.9 VDD 43.348,194.640 peripherals_i/apb_gpio_i/U123
0.8433 0.05296 0.003738 0.9 VDD 41.863,196.368 peripherals_i/apb_gpio_i/U124
0.8439 0.05232 0.003777 0.9 VDD 41.818,194.640 peripherals_i/apb_gpio_i/U125
0.8437 0.05226 0.004053 0.9 VDD 40.918,195.216 peripherals_i/apb_gpio_i/U126
0.8425 0.05334 0.00421 0.9 VDD 29.218,195.216 peripherals_i/apb_gpio_i/U128
0.8434 0.05246 0.004172 0.9 VDD 32.548,190.032 peripherals_i/apb_gpio_i/U130
0.8443 0.05245 0.003256 0.9 VDD 32.098,189.456 peripherals_i/apb_gpio_i/U131
0.8434 0.05245 0.004169 0.9 VDD 32.098,190.032 peripherals_i/apb_gpio_i/U132
0.8444 0.05244 0.003194 0.9 VDD 31.153,189.456 peripherals_i/apb_gpio_i/U133
0.8443 0.05244 0.003227 0.9 VDD 31.648,189.456 peripherals_i/apb_gpio_i/U134
0.8434 0.05244 0.004165 0.9 VDD 31.648,190.032 peripherals_i/apb_gpio_i/U135
0.8429 0.0531 0.004019 0.9 VDD 34.078,191.184 peripherals_i/apb_gpio_i/U138
0.8429 0.0531 0.004028 0.9 VDD 34.078,190.608 peripherals_i/apb_gpio_i/U139
0.8428 0.05318 0.004055 0.9 VDD 33.538,191.184 peripherals_i/apb_gpio_i/U140
0.8395 0.05644 0.004075 0.9 VDD 33.223,191.760 peripherals_i/apb_gpio_i/U141
0.8397 0.05629 0.004013 0.9 VDD 34.168,191.760 peripherals_i/apb_gpio_i/U142
0.8396 0.05638 0.004049 0.9 VDD 33.628,191.760 peripherals_i/apb_gpio_i/U143
0.8446 0.0523 0.003148 0.9 VDD 30.478,188.880 peripherals_i/apb_gpio_i/U146
0.8446 0.05228 0.003085 0.9 VDD 29.578,188.880 peripherals_i/apb_gpio_i/U147
0.8446 0.05229 0.003123 0.9 VDD 30.118,188.880 peripherals_i/apb_gpio_i/U148
0.8445 0.05241 0.003107 0.9 VDD 29.893,189.456 peripherals_i/apb_gpio_i/U149
0.8444 0.05242 0.003136 0.9 VDD 30.298,189.456 peripherals_i/apb_gpio_i/U150
0.8434 0.05242 0.004141 0.9 VDD 30.478,190.032 peripherals_i/apb_gpio_i/U151
0.8465 0.0517 0.00178 0.9 VDD 26.698,199.824 peripherals_i/apb_gpio_i/U154
0.8471 0.05145 0.001442 0.9 VDD 25.798,199.824 peripherals_i/apb_gpio_i/U155
0.847 0.05166 0.001341 0.9 VDD 25.528,199.248 peripherals_i/apb_gpio_i/U156
0.8452 0.05279 0.002007 0.9 VDD 26.023,198.096 peripherals_i/apb_gpio_i/U157
0.8463 0.05197 0.001713 0.9 VDD 26.518,199.248 peripherals_i/apb_gpio_i/U158
0.8461 0.05183 0.002029 0.9 VDD 26.068,198.672 peripherals_i/apb_gpio_i/U159
0.842 0.05359 0.004375 0.9 VDD 31.018,195.792 peripherals_i/apb_gpio_i/U161
0.8446 0.05257 0.002789 0.9 VDD 31.108,199.824 peripherals_i/apb_gpio_i/U162
0.8512 0.04464 0.004115 0.9 VDD 21.838,216.528 peripherals_i/apb_gpio_i/U164
0.8515 0.04426 0.004267 0.9 VDD 20.398,216.528 peripherals_i/apb_gpio_i/U165
0.8515 0.04428 0.004246 0.9 VDD 20.128,215.952 peripherals_i/apb_gpio_i/U166
0.8519 0.04376 0.004336 0.9 VDD 21.163,217.680 peripherals_i/apb_gpio_i/U167
0.8519 0.044 0.004134 0.9 VDD 21.658,217.104 peripherals_i/apb_gpio_i/U168
0.8513 0.04459 0.004108 0.9 VDD 21.748,215.952 peripherals_i/apb_gpio_i/U169
0.8534 0.04282 0.00377 0.9 VDD 26.608,219.408 peripherals_i/apb_gpio_i/U172
0.8539 0.04259 0.003467 0.9 VDD 26.788,220.560 peripherals_i/apb_gpio_i/U173
0.8537 0.04285 0.003496 0.9 VDD 27.148,219.984 peripherals_i/apb_gpio_i/U174
0.8531 0.04289 0.004009 0.9 VDD 27.733,219.408 peripherals_i/apb_gpio_i/U175
0.8508 0.04531 0.003847 0.9 VDD 26.968,218.832 peripherals_i/apb_gpio_i/U176
0.8507 0.0454 0.003943 0.9 VDD 27.418,218.832 peripherals_i/apb_gpio_i/U177
0.8509 0.04493 0.004139 0.9 VDD 42.718,215.952 peripherals_i/apb_gpio_i/U180
0.8509 0.04465 0.004403 0.9 VDD 42.628,217.680 peripherals_i/apb_gpio_i/U181
0.8506 0.04468 0.004735 0.9 VDD 42.538,217.104 peripherals_i/apb_gpio_i/U182
0.8487 0.04689 0.004402 0.9 VDD 41.143,215.376 peripherals_i/apb_gpio_i/U183
0.8497 0.04617 0.004154 0.9 VDD 42.628,215.376 peripherals_i/apb_gpio_i/U184
0.8471 0.04609 0.006851 0.9 VDD 42.808,214.800 peripherals_i/apb_gpio_i/U185
0.8542 0.04228 0.003554 0.9 VDD 23.458,220.560 peripherals_i/apb_gpio_i/U188
0.8552 0.04151 0.00333 0.9 VDD 23.818,222.288 peripherals_i/apb_gpio_i/U189
0.8549 0.04152 0.003561 0.9 VDD 23.908,221.712 peripherals_i/apb_gpio_i/U190
0.852 0.04448 0.003492 0.9 VDD 24.313,218.832 peripherals_i/apb_gpio_i/U191
0.8538 0.04262 0.003539 0.9 VDD 23.548,219.984 peripherals_i/apb_gpio_i/U192
0.8538 0.04263 0.003605 0.9 VDD 23.728,219.408 peripherals_i/apb_gpio_i/U193
0.8478 0.0474 0.004761 0.9 VDD 29.038,211.344 peripherals_i/apb_gpio_i/U195
0.838 0.0525 0.009543 0.9 VDD 31.828,206.160 peripherals_i/apb_gpio_i/U197
0.836 0.05465 0.009339 0.9 VDD 31.558,206.736 peripherals_i/apb_gpio_i/U198
0.84 0.05498 0.005044 0.9 VDD 32.458,207.312 peripherals_i/apb_gpio_i/U199
0.8399 0.05496 0.005112 0.9 VDD 32.953,207.312 peripherals_i/apb_gpio_i/U200
0.8402 0.05478 0.004968 0.9 VDD 31.918,207.312 peripherals_i/apb_gpio_i/U201
0.8436 0.05146 0.004955 0.9 VDD 31.828,207.888 peripherals_i/apb_gpio_i/U202
0.8478 0.0475 0.004663 0.9 VDD 39.568,215.376 peripherals_i/apb_gpio_i/U205
0.8494 0.04584 0.004722 0.9 VDD 39.208,215.952 peripherals_i/apb_gpio_i/U206
0.8492 0.04599 0.004825 0.9 VDD 38.578,215.952 peripherals_i/apb_gpio_i/U207
0.848 0.04738 0.004611 0.9 VDD 39.883,215.376 peripherals_i/apb_gpio_i/U208
0.8476 0.04767 0.004737 0.9 VDD 39.118,215.376 peripherals_i/apb_gpio_i/U209
0.8474 0.04782 0.004825 0.9 VDD 38.578,215.376 peripherals_i/apb_gpio_i/U210
0.8461 0.04863 0.005318 0.9 VDD 34.348,215.376 peripherals_i/apb_gpio_i/U213
0.8477 0.04696 0.005317 0.9 VDD 34.078,215.952 peripherals_i/apb_gpio_i/U214
0.8461 0.04861 0.005317 0.9 VDD 33.988,215.376 peripherals_i/apb_gpio_i/U215
0.8476 0.04709 0.005315 0.9 VDD 33.043,215.952 peripherals_i/apb_gpio_i/U216
0.8461 0.0486 0.005316 0.9 VDD 33.448,215.376 peripherals_i/apb_gpio_i/U217
0.8434 0.04859 0.007983 0.9 VDD 33.178,214.800 peripherals_i/apb_gpio_i/U218
0.8473 0.04725 0.00545 0.9 VDD 30.028,216.528 peripherals_i/apb_gpio_i/U221
0.8478 0.0467 0.005542 0.9 VDD 30.658,217.104 peripherals_i/apb_gpio_i/U222
0.8472 0.04727 0.005503 0.9 VDD 30.388,216.528 peripherals_i/apb_gpio_i/U223
0.8462 0.04853 0.005305 0.9 VDD 31.603,215.376 peripherals_i/apb_gpio_i/U224
0.8471 0.04728 0.005582 0.9 VDD 30.928,216.528 peripherals_i/apb_gpio_i/U225
0.8462 0.04851 0.005301 0.9 VDD 31.198,215.376 peripherals_i/apb_gpio_i/U226
0.8471 0.04769 0.005225 0.9 VDD 34.798,211.920 peripherals_i/apb_gpio_i/U228
0.8443 0.05218 0.003557 0.9 VDD 40.738,193.488 peripherals_i/apb_gpio_i/U230
0.8415 0.05359 0.004864 0.9 VDD 40.378,192.336 peripherals_i/apb_gpio_i/U231
0.8429 0.05228 0.004864 0.9 VDD 40.378,192.912 peripherals_i/apb_gpio_i/U232
0.8417 0.05361 0.004659 0.9 VDD 38.893,194.640 peripherals_i/apb_gpio_i/U233
0.8433 0.05303 0.003683 0.9 VDD 40.198,194.064 peripherals_i/apb_gpio_i/U234
0.8428 0.053 0.004245 0.9 VDD 40.288,194.640 peripherals_i/apb_gpio_i/U235
0.8413 0.05348 0.005202 0.9 VDD 35.698,195.216 peripherals_i/apb_gpio_i/U238
0.8418 0.05324 0.004981 0.9 VDD 37.228,195.216 peripherals_i/apb_gpio_i/U239
0.8422 0.05318 0.004672 0.9 VDD 37.588,195.792 peripherals_i/apb_gpio_i/U240
0.8414 0.05343 0.005157 0.9 VDD 36.013,195.216 peripherals_i/apb_gpio_i/U241
0.8415 0.05336 0.005098 0.9 VDD 36.418,195.216 peripherals_i/apb_gpio_i/U242
0.842 0.05325 0.004739 0.9 VDD 37.138,195.792 peripherals_i/apb_gpio_i/U243
0.8486 0.04823 0.003177 0.9 VDD 46.228,204.432 peripherals_i/apb_gpio_i/U246
0.8478 0.04792 0.004245 0.9 VDD 46.408,206.160 peripherals_i/apb_gpio_i/U247
0.8489 0.04825 0.002826 0.9 VDD 46.408,205.008 peripherals_i/apb_gpio_i/U248
0.844 0.04959 0.006367 0.9 VDD 43.123,206.160 peripherals_i/apb_gpio_i/U249
0.8457 0.0497 0.004608 0.9 VDD 42.898,204.432 peripherals_i/apb_gpio_i/U250
0.846 0.04996 0.004009 0.9 VDD 42.268,205.008 peripherals_i/apb_gpio_i/U251
0.8485 0.04789 0.003628 0.9 VDD 44.878,207.888 peripherals_i/apb_gpio_i/U254
0.8485 0.04808 0.00346 0.9 VDD 45.418,207.312 peripherals_i/apb_gpio_i/U255
0.8469 0.04815 0.004943 0.9 VDD 45.328,206.736 peripherals_i/apb_gpio_i/U256
0.8439 0.04976 0.006367 0.9 VDD 43.123,206.736 peripherals_i/apb_gpio_i/U257
0.8479 0.04827 0.003824 0.9 VDD 44.248,207.888 peripherals_i/apb_gpio_i/U258
0.8453 0.049 0.005699 0.9 VDD 44.158,206.736 peripherals_i/apb_gpio_i/U259
0.8438 0.05164 0.004566 0.9 VDD 38.398,205.584 peripherals_i/apb_gpio_i/U261
0.8467 0.05102 0.002291 0.9 VDD 27.688,202.704 peripherals_i/apb_gpio_i/U263
0.847 0.05068 0.002366 0.9 VDD 28.048,203.280 peripherals_i/apb_gpio_i/U264
0.8471 0.05058 0.002272 0.9 VDD 27.598,203.280 peripherals_i/apb_gpio_i/U265
0.8454 0.05079 0.00385 0.9 VDD 28.543,203.856 peripherals_i/apb_gpio_i/U266
0.8465 0.05108 0.002385 0.9 VDD 28.138,202.704 peripherals_i/apb_gpio_i/U267
0.8468 0.05078 0.00246 0.9 VDD 28.498,203.280 peripherals_i/apb_gpio_i/U268
0.8487 0.04628 0.005027 0.9 VDD 37.318,215.952 peripherals_i/apb_gpio_i/U271
0.8483 0.04611 0.005542 0.9 VDD 38.038,216.528 peripherals_i/apb_gpio_i/U272
0.8488 0.0462 0.004969 0.9 VDD 37.678,215.952 peripherals_i/apb_gpio_i/U273
0.8468 0.04816 0.00502 0.9 VDD 37.363,215.376 peripherals_i/apb_gpio_i/U274
0.8479 0.04641 0.005699 0.9 VDD 36.778,216.528 peripherals_i/apb_gpio_i/U275
0.8485 0.04641 0.005112 0.9 VDD 36.778,215.952 peripherals_i/apb_gpio_i/U276
0.8448 0.05273 0.002489 0.9 VDD 29.308,199.248 peripherals_i/apb_gpio_i/U279
0.845 0.0524 0.002624 0.9 VDD 30.118,199.824 peripherals_i/apb_gpio_i/U280
0.8448 0.05248 0.0027 0.9 VDD 30.568,199.824 peripherals_i/apb_gpio_i/U281
0.8444 0.0523 0.003322 0.9 VDD 29.533,200.400 peripherals_i/apb_gpio_i/U282
0.8441 0.0524 0.003533 0.9 VDD 30.118,200.400 peripherals_i/apb_gpio_i/U283
0.8438 0.05249 0.003678 0.9 VDD 30.658,200.400 peripherals_i/apb_gpio_i/U284
0.8461 0.04856 0.005311 0.9 VDD 32.368,215.376 peripherals_i/apb_gpio_i/U287
0.8475 0.04719 0.00531 0.9 VDD 32.188,215.952 peripherals_i/apb_gpio_i/U288
0.8461 0.04854 0.005308 0.9 VDD 32.008,215.376 peripherals_i/apb_gpio_i/U289
0.8461 0.04857 0.005313 0.9 VDD 32.773,215.376 peripherals_i/apb_gpio_i/U290
0.8437 0.04856 0.007763 0.9 VDD 32.458,214.800 peripherals_i/apb_gpio_i/U291
0.8439 0.04854 0.007593 0.9 VDD 32.008,214.800 peripherals_i/apb_gpio_i/U292
0.8428 0.0525 0.004704 0.9 VDD 33.898,205.584 peripherals_i/apb_gpio_i/U294
0.8428 0.05243 0.004727 0.9 VDD 34.528,205.584 peripherals_i/apb_gpio_i/U295
0.8435 0.05318 0.003365 0.9 VDD 35.518,199.248 peripherals_i/apb_gpio_i/U296
0.8425 0.05239 0.005115 0.9 VDD 39.073,207.312 peripherals_i/apb_gpio_i/U298
0.8416 0.05159 0.006804 0.9 VDD 34.843,208.464 peripherals_i/apb_gpio_i/U299
0.8441 0.05141 0.004481 0.9 VDD 39.073,205.584 peripherals_i/apb_gpio_i/U300
0.8422 0.05345 0.004398 0.9 VDD 29.803,195.216 peripherals_i/apb_gpio_i/U301
0.8433 0.05313 0.003566 0.9 VDD 28.273,195.792 peripherals_i/apb_gpio_i/U302
0.8469 0.04739 0.005691 0.9 VDD 38.623,211.344 peripherals_i/apb_gpio_i/U303
0.8475 0.0476 0.004912 0.9 VDD 31.963,211.920 peripherals_i/apb_gpio_i/U304
0.8423 0.05098 0.0067 0.9 VDD 34.033,209.040 peripherals_i/apb_gpio_i/U305
0.848 0.04745 0.004505 0.9 VDD 29.803,211.920 peripherals_i/apb_gpio_i/U306
0.847 0.04765 0.005301 0.9 VDD 35.833,211.920 peripherals_i/apb_gpio_i/U307
0.8484 0.04734 0.004228 0.9 VDD 28.363,211.920 peripherals_i/apb_gpio_i/U308
0.8485 0.04731 0.004159 0.9 VDD 28.003,211.920 peripherals_i/apb_gpio_i/U309
0.8459 0.05122 0.002898 0.9 VDD 30.613,203.280 peripherals_i/apb_gpio_i/U310
0.8428 0.05321 0.00402 0.9 VDD 28.633,195.216 peripherals_i/apb_gpio_i/U311
0.8415 0.05362 0.004886 0.9 VDD 31.333,195.216 peripherals_i/apb_gpio_i/U312
0.8414 0.05366 0.004973 0.9 VDD 31.693,195.216 peripherals_i/apb_gpio_i/U313
0.8427 0.05299 0.004315 0.9 VDD 38.803,200.976 peripherals_i/apb_gpio_i/U314
0.8405 0.05493 0.004597 0.9 VDD 38.083,196.368 peripherals_i/apb_gpio_i/U315
0.8414 0.05321 0.00538 0.9 VDD 38.083,201.552 peripherals_i/apb_gpio_i/U316
0.8433 0.05154 0.005139 0.9 VDD 35.653,202.128 peripherals_i/apb_gpio_i/U317
0.84 0.05575 0.004246 0.9 VDD 30.433,196.368 peripherals_i/apb_gpio_i/U318
0.8471 0.04772 0.005153 0.9 VDD 33.943,211.920 peripherals_i/apb_gpio_i/U319
0.8457 0.0513 0.002973 0.9 VDD 31.243,203.280 peripherals_i/apb_gpio_i/U320
0.8442 0.05143 0.00435 0.9 VDD 31.333,202.128 peripherals_i/apb_gpio_i/U321
0.8419 0.05314 0.004917 0.9 VDD 38.353,198.096 peripherals_i/apb_gpio_i/U322
0.8473 0.04742 0.005243 0.9 VDD 38.263,211.920 peripherals_i/apb_gpio_i/U323
0.8482 0.0474 0.004367 0.9 VDD 29.083,211.920 peripherals_i/apb_gpio_i/U324
0.8462 0.04923 0.004539 0.9 VDD 29.983,212.496 peripherals_i/apb_gpio_i/U325
0.8479 0.0475 0.004625 0.9 VDD 30.433,211.920 peripherals_i/apb_gpio_i/U326
0.8442 0.04991 0.005916 0.9 VDD 39.163,209.616 peripherals_i/apb_gpio_i/U327
0.8432 0.05361 0.003164 0.9 VDD 28.453,198.096 peripherals_i/apb_gpio_i/U328
0.8409 0.05319 0.005866 0.9 VDD 38.173,197.520 peripherals_i/apb_gpio_i/U329
0.8438 0.05233 0.003878 0.9 VDD 35.338,190.032 peripherals_i/apb_gpio_i/U330
0.8437 0.05236 0.003922 0.9 VDD 34.978,190.032 peripherals_i/apb_gpio_i/U331
0.8432 0.05287 0.003881 0.9 VDD 35.608,191.184 peripherals_i/apb_gpio_i/U333
0.8433 0.05283 0.003849 0.9 VDD 35.878,191.184 peripherals_i/apb_gpio_i/U334
0.841 0.05525 0.003739 0.9 VDD 36.733,191.760 peripherals_i/apb_gpio_i/U335
0.849 0.05007 0.0008898 0.9 VDD 49.378,198.096 peripherals_i/apb_gpio_i/U336
0.8438 0.0522 0.004002 0.9 VDD 41.278,198.096 peripherals_i/apb_gpio_i/U337
0.8485 0.04867 0.002784 0.9 VDD 20.308,203.856 peripherals_i/apb_gpio_i/U341
0.8455 0.0519 0.002596 0.9 VDD 23.593,191.184 peripherals_i/apb_gpio_i/U344
0.8484 0.0498 0.00185 0.9 VDD 20.488,200.400 peripherals_i/apb_gpio_i/U345
0.8483 0.04902 0.002706 0.9 VDD 15.088,202.128 peripherals_i/apb_gpio_i/U347
0.8491 0.0488 0.002136 0.9 VDD 17.968,203.280 peripherals_i/apb_gpio_i/U350
0.8491 0.0488 0.002106 0.9 VDD 15.808,203.280 peripherals_i/apb_gpio_i/U353
0.8458 0.05157 0.002656 0.9 VDD 22.603,191.184 peripherals_i/apb_gpio_i/U354
0.8477 0.04964 0.002703 0.9 VDD 16.528,201.552 peripherals_i/apb_gpio_i/U355
0.8461 0.05113 0.00274 0.9 VDD 20.893,191.760 peripherals_i/apb_gpio_i/U356
0.8489 0.04902 0.002125 0.9 VDD 17.068,202.704 peripherals_i/apb_gpio_i/U357
0.844 0.05344 0.002571 0.9 VDD 23.953,191.760 peripherals_i/apb_gpio_i/U358
0.8481 0.0488 0.003065 0.9 VDD 14.728,203.856 peripherals_i/apb_gpio_i/U359
0.8436 0.05139 0.004996 0.9 VDD 32.008,203.856 peripherals_i/apb_gpio_i/U362
0.8399 0.0561 0.00398 0.9 VDD 34.663,191.760 peripherals_i/apb_gpio_i/U363
0.8431 0.05152 0.005341 0.9 VDD 33.628,203.856 peripherals_i/apb_gpio_i/U364
0.8455 0.05145 0.003033 0.9 VDD 31.828,202.704 peripherals_i/apb_gpio_i/U366
0.8377 0.05593 0.006374 0.9 VDD 35.113,192.336 peripherals_i/apb_gpio_i/U367
0.8456 0.05136 0.003024 0.9 VDD 31.738,203.280 peripherals_i/apb_gpio_i/U368
0.8407 0.0555 0.003816 0.9 VDD 36.148,191.760 peripherals_i/apb_gpio_i/U369
0.843 0.05156 0.00547 0.9 VDD 34.258,203.856 peripherals_i/apb_gpio_i/U371
0.8401 0.05593 0.003939 0.9 VDD 35.113,191.760 peripherals_i/apb_gpio_i/U372
0.844 0.05314 0.002908 0.9 VDD 31.828,199.248 peripherals_i/apb_gpio_i/U373
0.8441 0.04913 0.006813 0.9 VDD 37.723,213.648 peripherals_i/apb_gpio_i/U375
0.8467 0.04747 0.005808 0.9 VDD 37.723,211.344 peripherals_i/apb_gpio_i/U376
0.8448 0.04866 0.006587 0.9 VDD 39.253,213.648 peripherals_i/apb_gpio_i/U377
0.8466 0.04831 0.005121 0.9 VDD 40.153,212.496 peripherals_i/apb_gpio_i/U379
0.8459 0.04883 0.005237 0.9 VDD 38.488,212.496 peripherals_i/apb_gpio_i/U380
0.8485 0.04725 0.004211 0.9 VDD 27.193,211.344 peripherals_i/apb_gpio_i/U381
0.8498 0.0461 0.004053 0.9 VDD 21.253,211.344 peripherals_i/apb_gpio_i/U382
0.8468 0.04808 0.005084 0.9 VDD 27.193,214.224 peripherals_i/apb_gpio_i/U383
0.8452 0.04879 0.006036 0.9 VDD 28.813,214.224 peripherals_i/apb_gpio_i/U384
0.8472 0.0482 0.004555 0.9 VDD 26.698,213.072 peripherals_i/apb_gpio_i/U385
0.8491 0.04713 0.003737 0.9 VDD 13.153,209.040 peripherals_i/apb_gpio_i/U386
0.853 0.04284 0.004206 0.9 VDD 16.753,219.984 peripherals_i/apb_gpio_i/U387
0.8513 0.04475 0.003905 0.9 VDD 13.063,214.800 peripherals_i/apb_gpio_i/U388
0.8509 0.04425 0.004831 0.9 VDD 13.333,217.680 peripherals_i/apb_gpio_i/U389
0.8506 0.04543 0.003972 0.9 VDD 13.648,214.224 peripherals_i/apb_gpio_i/U390
0.8447 0.05028 0.005023 0.9 VDD 29.173,210.192 peripherals_i/apb_gpio_i/U392
0.8486 0.0481 0.003307 0.9 VDD 22.063,207.888 peripherals_i/apb_gpio_i/U393
0.8444 0.05052 0.005074 0.9 VDD 30.343,210.768 peripherals_i/apb_gpio_i/U394
0.8477 0.04754 0.004727 0.9 VDD 30.973,211.920 peripherals_i/apb_gpio_i/U395
0.8447 0.0504 0.004935 0.9 VDD 29.758,210.768 peripherals_i/apb_gpio_i/U396
0.8488 0.04702 0.004142 0.9 VDD 16.573,210.768 peripherals_i/apb_gpio_i/U397
0.8512 0.04439 0.004427 0.9 VDD 18.823,216.528 peripherals_i/apb_gpio_i/U398
0.851 0.04494 0.004088 0.9 VDD 14.683,214.800 peripherals_i/apb_gpio_i/U399
0.8511 0.0446 0.004326 0.9 VDD 15.763,215.952 peripherals_i/apb_gpio_i/U400
0.85 0.04543 0.004564 0.9 VDD 16.528,213.648 peripherals_i/apb_gpio_i/U401
0.8495 0.04705 0.003497 0.9 VDD 24.043,212.496 peripherals_i/apb_gpio_i/U403
0.8497 0.04638 0.003944 0.9 VDD 22.513,213.072 peripherals_i/apb_gpio_i/U404
0.8499 0.04638 0.003689 0.9 VDD 23.593,214.224 peripherals_i/apb_gpio_i/U405
0.8473 0.048 0.004749 0.9 VDD 27.013,213.648 peripherals_i/apb_gpio_i/U406
0.8497 0.04679 0.0035 0.9 VDD 24.448,213.648 peripherals_i/apb_gpio_i/U407
0.85 0.04627 0.003746 0.9 VDD 12.703,211.344 peripherals_i/apb_gpio_i/U408
0.8518 0.04374 0.004503 0.9 VDD 16.933,218.832 peripherals_i/apb_gpio_i/U409
0.8518 0.04452 0.003679 0.9 VDD 11.173,214.800 peripherals_i/apb_gpio_i/U410
0.8523 0.04353 0.004198 0.9 VDD 11.173,218.832 peripherals_i/apb_gpio_i/U411
0.8513 0.04467 0.003988 0.9 VDD 12.388,215.376 peripherals_i/apb_gpio_i/U412
0.8433 0.05179 0.004915 0.9 VDD 40.063,207.312 peripherals_i/apb_gpio_i/U414
0.8417 0.05301 0.005252 0.9 VDD 37.903,207.312 peripherals_i/apb_gpio_i/U415
0.8447 0.05036 0.004896 0.9 VDD 40.153,207.888 peripherals_i/apb_gpio_i/U416
0.8414 0.05106 0.007581 0.9 VDD 41.233,206.736 peripherals_i/apb_gpio_i/U417
0.8452 0.05002 0.004739 0.9 VDD 40.918,207.888 peripherals_i/apb_gpio_i/U418
0.8494 0.04693 0.003655 0.9 VDD 23.773,213.072 peripherals_i/apb_gpio_i/U419
0.8507 0.04519 0.004135 0.9 VDD 20.803,214.224 peripherals_i/apb_gpio_i/U420
0.8502 0.04608 0.003733 0.9 VDD 23.323,214.800 peripherals_i/apb_gpio_i/U421
0.8474 0.04783 0.004737 0.9 VDD 26.653,214.224 peripherals_i/apb_gpio_i/U422
0.8502 0.04593 0.003841 0.9 VDD 22.648,214.224 peripherals_i/apb_gpio_i/U423
0.8507 0.04596 0.003358 0.9 VDD 10.633,211.344 peripherals_i/apb_gpio_i/U424
0.8526 0.04291 0.004534 0.9 VDD 15.043,219.408 peripherals_i/apb_gpio_i/U425
0.8519 0.04443 0.0037 0.9 VDD 10.543,215.376 peripherals_i/apb_gpio_i/U426
0.8525 0.04342 0.00408 0.9 VDD 10.543,218.832 peripherals_i/apb_gpio_i/U427
0.8516 0.04455 0.003851 0.9 VDD 11.398,215.376 peripherals_i/apb_gpio_i/U428
0.8462 0.04863 0.005216 0.9 VDD 39.163,212.496 peripherals_i/apb_gpio_i/U430
0.844 0.05029 0.00575 0.9 VDD 38.173,210.768 peripherals_i/apb_gpio_i/U431
0.8451 0.0484 0.006461 0.9 VDD 39.973,213.648 peripherals_i/apb_gpio_i/U432
0.8482 0.04689 0.004928 0.9 VDD 41.593,211.920 peripherals_i/apb_gpio_i/U433
0.8479 0.04692 0.005138 0.9 VDD 41.458,211.344 peripherals_i/apb_gpio_i/U434
0.8446 0.05307 0.002351 0.9 VDD 26.743,198.096 peripherals_i/apb_gpio_i/U435
0.8469 0.05087 0.002188 0.9 VDD 23.233,199.248 peripherals_i/apb_gpio_i/U436
0.8458 0.05184 0.00237 0.9 VDD 27.193,200.400 peripherals_i/apb_gpio_i/U437
0.8443 0.05253 0.003121 0.9 VDD 28.363,198.672 peripherals_i/apb_gpio_i/U438
0.8454 0.05214 0.002501 0.9 VDD 27.058,198.672 peripherals_i/apb_gpio_i/U439
0.8467 0.05028 0.003074 0.9 VDD 10.273,198.672 peripherals_i/apb_gpio_i/U440
0.843 0.05158 0.005377 0.9 VDD 18.643,197.520 peripherals_i/apb_gpio_i/U441
0.8444 0.05174 0.003898 0.9 VDD 13.153,198.096 peripherals_i/apb_gpio_i/U442
0.8446 0.05161 0.003766 0.9 VDD 12.613,198.096 peripherals_i/apb_gpio_i/U443
0.8448 0.0511 0.004124 0.9 VDD 14.188,198.672 peripherals_i/apb_gpio_i/U444
0.8438 0.05138 0.004803 0.9 VDD 30.793,207.888 peripherals_i/apb_gpio_i/U446
0.8474 0.04914 0.003483 0.9 VDD 22.513,206.736 peripherals_i/apb_gpio_i/U447
0.8366 0.05446 0.008963 0.9 VDD 31.063,206.736 peripherals_i/apb_gpio_i/U448
0.8401 0.05463 0.005245 0.9 VDD 34.033,207.312 peripherals_i/apb_gpio_i/U449
0.8406 0.05455 0.004876 0.9 VDD 31.288,207.312 peripherals_i/apb_gpio_i/U450
0.8491 0.04769 0.003251 0.9 VDD 10.273,207.312 peripherals_i/apb_gpio_i/U451
0.8486 0.04773 0.003651 0.9 VDD 19.363,207.888 peripherals_i/apb_gpio_i/U452
0.8481 0.04819 0.003715 0.9 VDD 12.973,207.312 peripherals_i/apb_gpio_i/U453
0.8478 0.04836 0.003846 0.9 VDD 16.843,207.312 peripherals_i/apb_gpio_i/U454
0.8479 0.0483 0.003782 0.9 VDD 17.878,207.312 peripherals_i/apb_gpio_i/U455
0.8445 0.05267 0.002808 0.9 VDD 26.383,193.488 peripherals_i/apb_gpio_i/U457
0.8456 0.05131 0.003107 0.9 VDD 22.153,193.488 peripherals_i/apb_gpio_i/U458
0.8439 0.05284 0.003244 0.9 VDD 26.833,191.184 peripherals_i/apb_gpio_i/U459
0.8442 0.05279 0.002996 0.9 VDD 26.923,193.488 peripherals_i/apb_gpio_i/U460
0.8435 0.0527 0.003818 0.9 VDD 26.518,192.912 peripherals_i/apb_gpio_i/U461
0.8454 0.05117 0.003478 0.9 VDD 13.783,190.608 peripherals_i/apb_gpio_i/U462
0.845 0.05148 0.003536 0.9 VDD 18.553,190.032 peripherals_i/apb_gpio_i/U463
0.8457 0.05147 0.002811 0.9 VDD 13.333,191.760 peripherals_i/apb_gpio_i/U464
0.846 0.05118 0.002849 0.9 VDD 13.873,191.184 peripherals_i/apb_gpio_i/U465
0.8452 0.05123 0.003529 0.9 VDD 14.818,190.608 peripherals_i/apb_gpio_i/U466
0.8426 0.05138 0.006033 0.9 VDD 30.883,208.464 peripherals_i/apb_gpio_i/U468
0.8483 0.04787 0.003803 0.9 VDD 22.603,209.616 peripherals_i/apb_gpio_i/U469
0.844 0.05065 0.005348 0.9 VDD 31.513,210.768 peripherals_i/apb_gpio_i/U470
0.8436 0.05076 0.005619 0.9 VDD 32.683,210.768 peripherals_i/apb_gpio_i/U471
0.8442 0.05059 0.005212 0.9 VDD 30.928,210.768 peripherals_i/apb_gpio_i/U472
0.8489 0.04724 0.003844 0.9 VDD 14.143,209.040 peripherals_i/apb_gpio_i/U473
0.8511 0.04447 0.004477 0.9 VDD 17.833,216.528 peripherals_i/apb_gpio_i/U474
0.851 0.04486 0.004184 0.9 VDD 13.963,215.376 peripherals_i/apb_gpio_i/U475
0.8512 0.04429 0.004529 0.9 VDD 14.863,217.104 peripherals_i/apb_gpio_i/U476
0.8508 0.04504 0.004171 0.9 VDD 15.538,214.800 peripherals_i/apb_gpio_i/U477
0.8463 0.05166 0.002075 0.9 VDD 26.563,200.400 peripherals_i/apb_gpio_i/U479
0.8479 0.05052 0.001587 0.9 VDD 22.603,200.976 peripherals_i/apb_gpio_i/U480
0.8453 0.05224 0.002466 0.9 VDD 29.173,199.824 peripherals_i/apb_gpio_i/U481
0.8447 0.05221 0.003126 0.9 VDD 28.993,200.400 peripherals_i/apb_gpio_i/U482
0.8453 0.05202 0.002685 0.9 VDD 27.868,200.400 peripherals_i/apb_gpio_i/U483
0.8487 0.04943 0.001902 0.9 VDD 12.433,200.976 peripherals_i/apb_gpio_i/U484
0.8479 0.05015 0.001958 0.9 VDD 19.363,200.400 peripherals_i/apb_gpio_i/U485
0.8477 0.05035 0.00192 0.9 VDD 12.613,200.400 peripherals_i/apb_gpio_i/U486
0.849 0.04924 0.001747 0.9 VDD 10.993,200.976 peripherals_i/apb_gpio_i/U487
0.8475 0.05047 0.002007 0.9 VDD 13.468,200.400 peripherals_i/apb_gpio_i/U488
0.8474 0.05047 0.002167 0.9 VDD 27.103,203.280 peripherals_i/apb_gpio_i/U490
0.8475 0.05025 0.002214 0.9 VDD 22.243,201.552 peripherals_i/apb_gpio_i/U491
0.8469 0.05089 0.002167 0.9 VDD 27.103,202.704 peripherals_i/apb_gpio_i/U492
0.8461 0.05124 0.002638 0.9 VDD 29.353,202.704 peripherals_i/apb_gpio_i/U493
0.8474 0.05066 0.001965 0.9 VDD 26.158,202.704 peripherals_i/apb_gpio_i/U494
0.8491 0.04895 0.001969 0.9 VDD 12.613,202.704 peripherals_i/apb_gpio_i/U495
0.8491 0.04873 0.002148 0.9 VDD 19.183,203.280 peripherals_i/apb_gpio_i/U496
0.8494 0.04867 0.001969 0.9 VDD 12.613,203.280 peripherals_i/apb_gpio_i/U497
0.8496 0.04855 0.001888 0.9 VDD 11.533,203.280 peripherals_i/apb_gpio_i/U498
0.8489 0.04901 0.002044 0.9 VDD 13.648,202.704 peripherals_i/apb_gpio_i/U499
0.8431 0.05103 0.005862 0.9 VDD 32.323,209.616 peripherals_i/apb_gpio_i/U501
0.8491 0.04666 0.004202 0.9 VDD 20.893,210.192 peripherals_i/apb_gpio_i/U502
0.8435 0.05069 0.0058 0.9 VDD 31.963,210.192 peripherals_i/apb_gpio_i/U503
0.8473 0.04764 0.005013 0.9 VDD 32.503,211.920 peripherals_i/apb_gpio_i/U504
0.8438 0.0507 0.005484 0.9 VDD 32.098,210.768 peripherals_i/apb_gpio_i/U505
0.8495 0.04696 0.003533 0.9 VDD 11.893,209.040 peripherals_i/apb_gpio_i/U506
0.8511 0.04457 0.004338 0.9 VDD 16.663,215.952 peripherals_i/apb_gpio_i/U507
0.8508 0.04536 0.003853 0.9 VDD 12.613,214.224 peripherals_i/apb_gpio_i/U508
0.8511 0.04419 0.004732 0.9 VDD 12.613,217.680 peripherals_i/apb_gpio_i/U509
0.8511 0.04477 0.004091 0.9 VDD 13.198,215.376 peripherals_i/apb_gpio_i/U510
0.844 0.05345 0.002556 0.9 VDD 25.663,194.064 peripherals_i/apb_gpio_i/U512
0.8452 0.05123 0.003606 0.9 VDD 21.973,192.912 peripherals_i/apb_gpio_i/U513
0.8448 0.05248 0.002713 0.9 VDD 25.393,191.184 peripherals_i/apb_gpio_i/U514
0.844 0.05292 0.003128 0.9 VDD 27.463,193.488 peripherals_i/apb_gpio_i/U515
0.8443 0.05248 0.00322 0.9 VDD 25.618,192.912 peripherals_i/apb_gpio_i/U516
0.8459 0.05127 0.002871 0.9 VDD 17.293,191.184 peripherals_i/apb_gpio_i/U517
0.8453 0.05124 0.003505 0.9 VDD 21.343,189.456 peripherals_i/apb_gpio_i/U518
0.8441 0.05174 0.004144 0.9 VDD 14.413,192.912 peripherals_i/apb_gpio_i/U519
0.8457 0.05148 0.002857 0.9 VDD 17.743,191.760 peripherals_i/apb_gpio_i/U520
0.8459 0.05124 0.002843 0.9 VDD 18.148,191.184 peripherals_i/apb_gpio_i/U521
0.8398 0.05396 0.006215 0.9 VDD 33.583,197.520 peripherals_i/apb_gpio_i/U523
0.8449 0.05177 0.003292 0.9 VDD 22.873,196.944 peripherals_i/apb_gpio_i/U524
0.8401 0.0538 0.006143 0.9 VDD 35.113,197.520 peripherals_i/apb_gpio_i/U525
0.8408 0.0547 0.004516 0.9 VDD 38.623,196.368 peripherals_i/apb_gpio_i/U526
0.8399 0.05393 0.006189 0.9 VDD 34.168,197.520 peripherals_i/apb_gpio_i/U527
0.8421 0.05209 0.005761 0.9 VDD 16.573,197.520 peripherals_i/apb_gpio_i/U528
0.8443 0.0506 0.005069 0.9 VDD 19.543,196.944 peripherals_i/apb_gpio_i/U529
0.8434 0.05214 0.004428 0.9 VDD 16.033,198.096 peripherals_i/apb_gpio_i/U530
0.8447 0.05096 0.004336 0.9 VDD 18.553,198.672 peripherals_i/apb_gpio_i/U531
0.8441 0.0516 0.004328 0.9 VDD 18.598,198.096 peripherals_i/apb_gpio_i/U532
0.8378 0.05602 0.006186 0.9 VDD 34.213,196.944 peripherals_i/apb_gpio_i/U534
0.845 0.05137 0.003654 0.9 VDD 22.333,196.944 peripherals_i/apb_gpio_i/U535
0.8395 0.05571 0.004821 0.9 VDD 35.653,196.368 peripherals_i/apb_gpio_i/U536
0.8382 0.05569 0.006111 0.9 VDD 35.743,196.944 peripherals_i/apb_gpio_i/U537
0.8379 0.0559 0.006159 0.9 VDD 34.798,196.944 peripherals_i/apb_gpio_i/U538
0.8463 0.05044 0.003233 0.9 VDD 10.633,196.368 peripherals_i/apb_gpio_i/U539
0.845 0.05064 0.004354 0.9 VDD 19.273,196.368 peripherals_i/apb_gpio_i/U540
0.8455 0.05075 0.003799 0.9 VDD 12.883,196.368 peripherals_i/apb_gpio_i/U541
0.8457 0.05065 0.003603 0.9 VDD 12.073,196.368 peripherals_i/apb_gpio_i/U542
0.8452 0.05084 0.003979 0.9 VDD 13.738,196.368 peripherals_i/apb_gpio_i/U543
0.8438 0.04931 0.006931 0.9 VDD 36.913,213.648 peripherals_i/apb_gpio_i/U545
0.8472 0.04752 0.005269 0.9 VDD 37.273,211.920 peripherals_i/apb_gpio_i/U546
0.8445 0.04885 0.006681 0.9 VDD 38.623,213.648 peripherals_i/apb_gpio_i/U547
0.8443 0.04894 0.006761 0.9 VDD 38.083,213.072 peripherals_i/apb_gpio_i/U548
0.8457 0.04908 0.005261 0.9 VDD 37.588,212.496 peripherals_i/apb_gpio_i/U549
0.8423 0.05443 0.003304 0.9 VDD 28.183,194.064 peripherals_i/apb_gpio_i/U550
0.8448 0.05253 0.002646 0.9 VDD 22.783,191.760 peripherals_i/apb_gpio_i/U551
0.8431 0.05315 0.003757 0.9 VDD 28.723,191.184 peripherals_i/apb_gpio_i/U552
0.8435 0.05313 0.003414 0.9 VDD 28.633,193.488 peripherals_i/apb_gpio_i/U553
0.8434 0.05305 0.003545 0.9 VDD 27.868,191.184 peripherals_i/apb_gpio_i/U554
0.8448 0.05165 0.003553 0.9 VDD 15.853,190.032 peripherals_i/apb_gpio_i/U555
0.8449 0.05135 0.003789 0.9 VDD 19.813,189.456 peripherals_i/apb_gpio_i/U556
0.8455 0.05155 0.002906 0.9 VDD 16.213,191.760 peripherals_i/apb_gpio_i/U557
0.8456 0.05152 0.002886 0.9 VDD 16.843,191.760 peripherals_i/apb_gpio_i/U558
0.8448 0.05161 0.003574 0.9 VDD 16.798,190.032 peripherals_i/apb_gpio_i/U559
0.8406 0.05487 0.004513 0.9 VDD 30.163,194.640 peripherals_i/apb_gpio_i/U561
0.8456 0.05136 0.003037 0.9 VDD 22.873,195.792 peripherals_i/apb_gpio_i/U562
0.8425 0.05333 0.004126 0.9 VDD 31.693,191.184 peripherals_i/apb_gpio_i/U563
0.8426 0.05347 0.003923 0.9 VDD 31.333,193.488 peripherals_i/apb_gpio_i/U564
0.8428 0.0534 0.003844 0.9 VDD 30.748,193.488 peripherals_i/apb_gpio_i/U565
0.8451 0.05128 0.003647 0.9 VDD 16.213,194.640 peripherals_i/apb_gpio_i/U566
0.8455 0.05123 0.003249 0.9 VDD 21.613,190.608 peripherals_i/apb_gpio_i/U567
0.8451 0.05132 0.003626 0.9 VDD 15.043,194.640 peripherals_i/apb_gpio_i/U568
0.8441 0.0515 0.004403 0.9 VDD 18.193,195.792 peripherals_i/apb_gpio_i/U569
0.8452 0.05117 0.003626 0.9 VDD 17.788,194.640 peripherals_i/apb_gpio_i/U570
0.8412 0.05439 0.004402 0.9 VDD 39.253,196.368 peripherals_i/apb_gpio_i/U572
0.8408 0.0533 0.005935 0.9 VDD 37.723,197.520 peripherals_i/apb_gpio_i/U573
0.8422 0.05244 0.005313 0.9 VDD 40.603,197.520 peripherals_i/apb_gpio_i/U574
0.8436 0.05234 0.004036 0.9 VDD 40.693,195.792 peripherals_i/apb_gpio_i/U575
0.8406 0.05393 0.005442 0.9 VDD 40.108,196.944 peripherals_i/apb_gpio_i/U576
0.8409 0.05506 0.004055 0.9 VDD 32.323,194.064 peripherals_i/apb_gpio_i/U577
0.8456 0.05137 0.003018 0.9 VDD 22.153,194.640 peripherals_i/apb_gpio_i/U578
0.8424 0.05354 0.004079 0.9 VDD 32.503,193.488 peripherals_i/apb_gpio_i/U579
0.8423 0.05355 0.004149 0.9 VDD 33.043,193.488 peripherals_i/apb_gpio_i/U580
0.8425 0.05353 0.004002 0.9 VDD 31.918,193.488 peripherals_i/apb_gpio_i/U581
0.8463 0.05104 0.002688 0.9 VDD 11.713,191.184 peripherals_i/apb_gpio_i/U582
0.846 0.0512 0.002805 0.9 VDD 19.183,191.184 peripherals_i/apb_gpio_i/U583
0.845 0.05127 0.003718 0.9 VDD 11.713,192.336 peripherals_i/apb_gpio_i/U584
0.8454 0.0511 0.003463 0.9 VDD 10.633,192.336 peripherals_i/apb_gpio_i/U585
0.8462 0.05108 0.002734 0.9 VDD 12.298,191.184 peripherals_i/apb_gpio_i/U586
0.8449 0.05199 0.003124 0.9 VDD 39.793,199.824 peripherals_i/apb_gpio_i/U588
0.843 0.05256 0.004437 0.9 VDD 37.723,200.400 peripherals_i/apb_gpio_i/U589
0.8453 0.05169 0.002996 0.9 VDD 40.513,199.824 peripherals_i/apb_gpio_i/U590
0.8445 0.05154 0.003943 0.9 VDD 40.873,200.400 peripherals_i/apb_gpio_i/U591
0.8446 0.05225 0.003164 0.9 VDD 39.568,199.248 peripherals_i/apb_gpio_i/U592
0.8409 0.05475 0.004311 0.9 VDD 29.533,194.640 peripherals_i/apb_gpio_i/U593
0.8458 0.05097 0.003265 0.9 VDD 21.523,194.064 peripherals_i/apb_gpio_i/U594
0.8426 0.05332 0.004043 0.9 VDD 30.253,191.184 peripherals_i/apb_gpio_i/U595
0.8429 0.05333 0.003764 0.9 VDD 30.163,193.488 peripherals_i/apb_gpio_i/U596
0.8431 0.05325 0.003642 0.9 VDD 29.578,193.488 peripherals_i/apb_gpio_i/U597
0.845 0.05157 0.003399 0.9 VDD 12.793,190.032 peripherals_i/apb_gpio_i/U598
0.8449 0.05157 0.003564 0.9 VDD 17.563,190.032 peripherals_i/apb_gpio_i/U599
0.8459 0.05138 0.002758 0.9 VDD 12.613,191.760 peripherals_i/apb_gpio_i/U600
0.8465 0.05095 0.002593 0.9 VDD 10.813,191.184 peripherals_i/apb_gpio_i/U601
0.8461 0.05113 0.002795 0.9 VDD 13.108,191.184 peripherals_i/apb_gpio_i/U602
0.8456 0.05138 0.003061 0.9 VDD 37.633,202.704 peripherals_i/apb_gpio_i/U604
0.8477 0.04927 0.003048 0.9 VDD 22.603,205.008 peripherals_i/apb_gpio_i/U605
0.8462 0.05094 0.002841 0.9 VDD 39.523,203.280 peripherals_i/apb_gpio_i/U606
0.8466 0.05072 0.002699 0.9 VDD 40.693,202.704 peripherals_i/apb_gpio_i/U607
0.8458 0.05122 0.002985 0.9 VDD 38.308,203.280 peripherals_i/apb_gpio_i/U608
0.8489 0.04801 0.003101 0.9 VDD 11.173,205.584 peripherals_i/apb_gpio_i/U609
0.8484 0.04867 0.002944 0.9 VDD 18.913,204.432 peripherals_i/apb_gpio_i/U610
0.8485 0.04854 0.002915 0.9 VDD 12.613,204.432 peripherals_i/apb_gpio_i/U611
0.8474 0.0485 0.00413 0.9 VDD 16.663,206.160 peripherals_i/apb_gpio_i/U612
0.8475 0.04875 0.003722 0.9 VDD 17.698,205.008 peripherals_i/apb_gpio_i/U613
0.8414 0.05384 0.004738 0.9 VDD 33.313,201.552 peripherals_i/apb_gpio_i/U615
0.8484 0.04951 0.002082 0.9 VDD 22.333,202.704 peripherals_i/apb_gpio_i/U616
0.8414 0.05379 0.004832 0.9 VDD 33.853,201.552 peripherals_i/apb_gpio_i/U617
0.8453 0.05151 0.003203 0.9 VDD 34.123,202.704 peripherals_i/apb_gpio_i/U618
0.8438 0.05148 0.004715 0.9 VDD 33.178,202.128 peripherals_i/apb_gpio_i/U619
0.8472 0.05066 0.002109 0.9 VDD 16.573,200.400 peripherals_i/apb_gpio_i/U620
0.8486 0.04949 0.001907 0.9 VDD 19.903,200.976 peripherals_i/apb_gpio_i/U621
0.8483 0.04963 0.002111 0.9 VDD 15.763,200.976 peripherals_i/apb_gpio_i/U622
0.8483 0.04902 0.002699 0.9 VDD 17.563,202.128 peripherals_i/apb_gpio_i/U623
0.8452 0.05041 0.004432 0.9 VDD 18.418,199.824 peripherals_i/apb_gpio_i/U624
0.846 0.04977 0.004274 0.9 VDD 27.193,210.192 peripherals_i/apb_gpio_i/U626
0.8482 0.04836 0.003408 0.9 VDD 23.503,209.040 peripherals_i/apb_gpio_i/U627
0.8481 0.04733 0.004553 0.9 VDD 28.183,211.344 peripherals_i/apb_gpio_i/U628
0.8465 0.0491 0.004436 0.9 VDD 29.443,212.496 peripherals_i/apb_gpio_i/U629
0.8452 0.05011 0.004701 0.9 VDD 28.318,210.192 peripherals_i/apb_gpio_i/U630
0.8488 0.04699 0.00417 0.9 VDD 17.473,210.768 peripherals_i/apb_gpio_i/U631
0.8504 0.04534 0.00424 0.9 VDD 18.913,214.224 peripherals_i/apb_gpio_i/U632
0.85 0.04547 0.00458 0.9 VDD 15.313,213.648 peripherals_i/apb_gpio_i/U633
0.8504 0.0454 0.004246 0.9 VDD 17.563,214.224 peripherals_i/apb_gpio_i/U634
0.8501 0.04539 0.004541 0.9 VDD 17.698,213.648 peripherals_i/apb_gpio_i/U635
0.8474 0.05017 0.002467 0.9 VDD 25.753,203.856 peripherals_i/apb_gpio_i/U637
0.8484 0.04919 0.002444 0.9 VDD 22.513,203.856 peripherals_i/apb_gpio_i/U638
0.8461 0.05055 0.003366 0.9 VDD 27.463,203.856 peripherals_i/apb_gpio_i/U639
0.845 0.05092 0.004115 0.9 VDD 29.173,203.856 peripherals_i/apb_gpio_i/U640
0.8467 0.05037 0.002917 0.9 VDD 26.608,203.856 peripherals_i/apb_gpio_i/U641
0.8477 0.04833 0.003927 0.9 VDD 13.243,206.160 peripherals_i/apb_gpio_i/U642
0.8476 0.0484 0.004045 0.9 VDD 18.823,206.160 peripherals_i/apb_gpio_i/U643
0.8479 0.04861 0.00348 0.9 VDD 13.333,205.008 peripherals_i/apb_gpio_i/U644
0.8481 0.0488 0.003092 0.9 VDD 16.663,203.856 peripherals_i/apb_gpio_i/U645
0.8475 0.04878 0.00372 0.9 VDD 16.618,205.008 peripherals_i/apb_gpio_i/U646
0.8498 0.04696 0.003224 0.9 VDD 24.853,211.920 peripherals_i/apb_gpio_i/U648
0.8503 0.04561 0.004067 0.9 VDD 21.973,213.648 peripherals_i/apb_gpio_i/U649
0.8496 0.04682 0.003551 0.9 VDD 24.943,214.800 peripherals_i/apb_gpio_i/U650
0.8457 0.04859 0.005719 0.9 VDD 28.273,214.224 peripherals_i/apb_gpio_i/U651
0.8488 0.04726 0.003895 0.9 VDD 25.438,214.224 peripherals_i/apb_gpio_i/U652
0.8503 0.04613 0.003563 0.9 VDD 11.713,211.344 peripherals_i/apb_gpio_i/U653
0.8526 0.04286 0.004527 0.9 VDD 16.213,219.408 peripherals_i/apb_gpio_i/U654
0.852 0.04442 0.003553 0.9 VDD 10.453,214.800 peripherals_i/apb_gpio_i/U655
0.8521 0.04362 0.004298 0.9 VDD 11.893,218.832 peripherals_i/apb_gpio_i/U656
0.8516 0.04461 0.003775 0.9 VDD 11.938,214.800 peripherals_i/apb_gpio_i/U657
0.8445 0.05113 0.004379 0.9 VDD 39.883,205.584 peripherals_i/apb_gpio_i/U659
0.8428 0.05138 0.005811 0.9 VDD 37.633,204.432 peripherals_i/apb_gpio_i/U660
0.8447 0.05088 0.004402 0.9 VDD 39.703,205.008 peripherals_i/apb_gpio_i/U661
0.8431 0.05003 0.006887 0.9 VDD 42.313,206.160 peripherals_i/apb_gpio_i/U662
0.8453 0.0505 0.004247 0.9 VDD 40.918,205.008 peripherals_i/apb_gpio_i/U663
0.8448 0.04952 0.005661 0.9 VDD 40.333,209.616 peripherals_i/apb_gpio_i/U664
0.842 0.05115 0.006895 0.9 VDD 37.813,208.464 peripherals_i/apb_gpio_i/U665
0.8437 0.0497 0.006602 0.9 VDD 39.793,209.040 peripherals_i/apb_gpio_i/U666
0.8456 0.04898 0.005436 0.9 VDD 41.233,210.192 peripherals_i/apb_gpio_i/U667
0.8441 0.04945 0.006421 0.9 VDD 40.558,209.040 peripherals_i/apb_gpio_i/U668
0.8493 0.04716 0.003573 0.9 VDD 26.023,211.920 peripherals_i/apb_gpio_i/U669
0.8496 0.04613 0.004321 0.9 VDD 21.343,211.920 peripherals_i/apb_gpio_i/U670
0.8488 0.04715 0.004051 0.9 VDD 25.663,214.800 peripherals_i/apb_gpio_i/U671
0.8463 0.04833 0.005402 0.9 VDD 27.733,214.224 peripherals_i/apb_gpio_i/U672
0.8485 0.04793 0.003587 0.9 VDD 26.068,212.496 peripherals_i/apb_gpio_i/U673
0.8487 0.04733 0.003958 0.9 VDD 15.223,209.040 peripherals_i/apb_gpio_i/U674
0.8519 0.04365 0.00447 0.9 VDD 17.923,218.832 peripherals_i/apb_gpio_i/U675
0.8497 0.04638 0.003886 0.9 VDD 13.693,211.344 peripherals_i/apb_gpio_i/U676
0.8491 0.0463 0.004551 0.9 VDD 17.203,213.072 peripherals_i/apb_gpio_i/U677
0.8493 0.04649 0.004169 0.9 VDD 17.428,211.344 peripherals_i/apb_gpio_i/U678
0.8538 0.03974 0.006497 0.9 VDD 94.603,228.624 peripherals_i/apb_spi_master_i/CTS_cdb_buf_00467
0.8523 0.04073 0.006968 0.9 VDD 92.308,228.048 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00030
0.8507 0.04256 0.006765 0.9 VDD 84.883,227.472 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00018
0.8498 0.04285 0.007347 0.9 VDD 83.263,228.624 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00028
0.8419 0.05197 0.006102 0.9 VDD 84.028,210.192 peripherals_i/apb_spi_master_i/CTS_cdb_buf_00466
0.842 0.05202 0.006027 0.9 VDD 83.173,210.192 peripherals_i/apb_spi_master_i/CTS_ccl_a_buf_00026
0.8624 0.03231 0.005251 0.9 VDD 104.413,248.784 peripherals_i/apb_spi_master_i/FE_OFC78_n1
0.8611 0.03226 0.006674 0.9 VDD 93.748,246.480 peripherals_i/apb_spi_master_i/FE_OFC77_n1
0.8569 0.03733 0.005725 0.9 VDD 91.633,235.536 peripherals_i/apb_spi_master_i/FE_OFC70_n1
0.852 0.04271 0.005312 0.9 VDD 90.823,222.864 peripherals_i/apb_spi_master_i/FE_OFC69_n1
0.8535 0.03957 0.006886 0.9 VDD 89.518,232.656 peripherals_i/apb_spi_master_i/FE_OFC68_n1
0.8494 0.04604 0.004529 0.9 VDD 74.488,218.256 peripherals_i/apb_spi_master_i/FE_OFC67_n1
0.8461 0.04777 0.006137 0.9 VDD 77.818,218.256 peripherals_i/apb_spi_master_i/FE_OFC66_n1
0.8435 0.04788 0.008598 0.9 VDD 86.548,218.832 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_int_en_reg/latch
0.85 0.04239 0.007587 0.9 VDD 82.993,229.776 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_cmd_len_reg/latch
0.8489 0.04272 0.008366 0.9 VDD 84.793,230.928 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_dummy_rd_reg/latch
0.8568 0.03649 0.006749 0.9 VDD 84.253,241.296 peripherals_i/apb_spi_master_i/u_axiregs/clk_gate_spi_csreg_reg/latch
0.8445 0.04826 0.007198 0.9 VDD 87.043,217.680 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_en_reg
0.851 0.04239 0.006594 0.9 VDD 89.113,226.320 peripherals_i/apb_spi_master_i/u_axiregs/spi_swrst_reg
0.856 0.03911 0.004863 0.9 VDD 69.583,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_rd_reg
0.8581 0.03777 0.004137 0.9 VDD 69.133,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_wr_reg
0.8563 0.0388 0.004882 0.9 VDD 69.223,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_qrd_reg
0.8566 0.03775 0.00568 0.9 VDD 69.403,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_qwr_reg
0.8528 0.04115 0.006034 0.9 VDD 92.803,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_valid_reg
0.8502 0.04299 0.006833 0.9 VDD 90.103,224.592 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[7]
0.8496 0.04345 0.006991 0.9 VDD 87.853,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[6]
0.8513 0.04215 0.00658 0.9 VDD 90.013,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[5]
0.8503 0.04285 0.006888 0.9 VDD 89.743,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[4]
0.8505 0.04272 0.006814 0.9 VDD 87.223,226.320 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[3]
0.851 0.04163 0.007413 0.9 VDD 89.563,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[2]
0.8505 0.04266 0.006791 0.9 VDD 87.763,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[1]
0.8498 0.04341 0.006766 0.9 VDD 88.033,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_clk_div_reg[0]
0.8503 0.04469 0.004972 0.9 VDD 82.093,220.560 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[31]
0.8508 0.0439 0.005308 0.9 VDD 77.773,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[30]
0.8557 0.03916 0.00513 0.9 VDD 69.403,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[29]
0.8506 0.04381 0.005608 0.9 VDD 79.303,221.712 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[28]
0.8544 0.04134 0.004238 0.9 VDD 71.473,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[27]
0.8513 0.04373 0.005018 0.9 VDD 79.303,222.864 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[26]
0.852 0.04346 0.004537 0.9 VDD 77.143,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[25]
0.8501 0.04419 0.005727 0.9 VDD 78.043,224.016 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[24]
0.8538 0.04174 0.004457 0.9 VDD 71.383,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[23]
0.8534 0.0425 0.004146 0.9 VDD 73.453,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[22]
0.8524 0.04335 0.00425 0.9 VDD 73.723,221.136 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[21]
0.8484 0.04458 0.00704 0.9 VDD 81.283,224.016 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[20]
0.8486 0.04396 0.00741 0.9 VDD 83.533,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[19]
0.8499 0.04375 0.006354 0.9 VDD 79.393,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[18]
0.8481 0.04449 0.007398 0.9 VDD 83.353,224.016 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[17]
0.849 0.04396 0.007088 0.9 VDD 81.463,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[16]
0.8498 0.0447 0.00547 0.9 VDD 72.463,218.256 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[15]
0.8504 0.04456 0.005016 0.9 VDD 72.283,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[14]
0.8524 0.04338 0.004233 0.9 VDD 73.813,220.560 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[13]
0.8472 0.04459 0.008166 0.9 VDD 82.093,219.408 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[12]
0.8432 0.0493 0.007463 0.9 VDD 83.263,217.680 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[11]
0.8495 0.04473 0.005798 0.9 VDD 80.203,221.136 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[10]
0.8505 0.04445 0.005073 0.9 VDD 77.593,221.136 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[9]
0.8508 0.04458 0.004614 0.9 VDD 78.313,220.560 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[8]
0.8436 0.04896 0.007438 0.9 VDD 85.153,217.680 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[7]
0.8498 0.04403 0.006135 0.9 VDD 83.353,221.712 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[6]
0.855 0.04004 0.004948 0.9 VDD 70.933,226.320 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[5]
0.8522 0.04334 0.004438 0.9 VDD 75.883,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[4]
0.8557 0.03914 0.005121 0.9 VDD 70.843,228.624 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[3]
0.8553 0.03964 0.005055 0.9 VDD 71.203,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[2]
0.8557 0.03922 0.005097 0.9 VDD 69.763,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[1]
0.8539 0.04153 0.00458 0.9 VDD 72.373,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_reg[0]
0.8432 0.04856 0.008188 0.9 VDD 82.183,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[31]
0.8521 0.04219 0.005698 0.9 VDD 79.573,227.472 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[30]
0.8548 0.03992 0.005256 0.9 VDD 69.223,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[29]
0.8507 0.0439 0.005428 0.9 VDD 77.773,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[28]
0.8522 0.04334 0.004472 0.9 VDD 75.883,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[27]
0.8495 0.04422 0.006263 0.9 VDD 80.923,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[26]
0.8517 0.0436 0.00466 0.9 VDD 76.153,224.016 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[25]
0.8534 0.04247 0.004178 0.9 VDD 73.813,224.592 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[24]
0.853 0.04235 0.004655 0.9 VDD 71.653,220.560 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[23]
0.8536 0.04161 0.004753 0.9 VDD 70.933,221.712 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[22]
0.8525 0.04283 0.004646 0.9 VDD 71.743,219.984 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[21]
0.852 0.04225 0.005794 0.9 VDD 79.123,226.320 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[20]
0.8507 0.04272 0.006622 0.9 VDD 83.173,226.320 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[19]
0.8497 0.04439 0.005919 0.9 VDD 79.123,224.592 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[18]
0.8487 0.04455 0.006717 0.9 VDD 82.813,224.592 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[17]
0.8493 0.04422 0.00644 0.9 VDD 81.103,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[16]
0.8481 0.04691 0.004989 0.9 VDD 75.883,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[15]
0.852 0.04283 0.00513 0.9 VDD 71.743,219.408 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[14]
0.8508 0.04383 0.005323 0.9 VDD 70.033,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[13]
0.8468 0.04452 0.008633 0.9 VDD 85.873,219.408 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[12]
0.8432 0.04825 0.008587 0.9 VDD 84.883,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[11]
0.8482 0.04441 0.007408 0.9 VDD 79.933,219.408 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[10]
0.8459 0.04782 0.006327 0.9 VDD 77.953,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[9]
0.8442 0.0484 0.007448 0.9 VDD 80.023,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[8]
0.8496 0.0443 0.00613 0.9 VDD 85.153,221.136 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[7]
0.8503 0.04394 0.005739 0.9 VDD 85.333,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[6]
0.8544 0.04066 0.004923 0.9 VDD 71.113,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[5]
0.8513 0.04381 0.004927 0.9 VDD 76.693,224.592 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[4]
0.8543 0.04076 0.004935 0.9 VDD 70.393,225.168 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[3]
0.8553 0.0401 0.004569 0.9 VDD 71.293,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[2]
0.855 0.04027 0.004772 0.9 VDD 69.313,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[1]
0.8536 0.04191 0.004477 0.9 VDD 73.003,225.744 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_reg[0]
0.8544 0.04086 0.0047 0.9 VDD 75.883,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[5]
0.8541 0.04112 0.004794 0.9 VDD 76.693,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[4]
0.8543 0.04086 0.004848 0.9 VDD 75.883,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[3]
0.8559 0.0396 0.004463 0.9 VDD 73.363,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[2]
0.8558 0.0396 0.004622 0.9 VDD 73.363,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[1]
0.8556 0.03997 0.004405 0.9 VDD 73.723,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_cmd_len_reg[0]
0.8533 0.04152 0.005188 0.9 VDD 76.783,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[5]
0.8546 0.03934 0.006082 0.9 VDD 83.083,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[4]
0.8539 0.03934 0.006776 0.9 VDD 83.353,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[3]
0.8505 0.04256 0.006913 0.9 VDD 80.653,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[2]
0.8532 0.04162 0.00518 0.9 VDD 77.053,228.624 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[1]
0.8518 0.04213 0.006115 0.9 VDD 78.673,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_addr_len_reg[0]
0.8536 0.04001 0.00639 0.9 VDD 81.373,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[15]
0.8551 0.03921 0.005684 0.9 VDD 81.193,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[14]
0.8544 0.04079 0.004848 0.9 VDD 75.883,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[13]
0.8504 0.0427 0.006892 0.9 VDD 81.553,228.624 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[12]
0.8497 0.04236 0.007986 0.9 VDD 83.173,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[11]
0.8496 0.04282 0.007546 0.9 VDD 82.813,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[10]
0.8523 0.04221 0.005501 0.9 VDD 78.943,226.896 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[9]
0.8532 0.04177 0.005041 0.9 VDD 77.683,227.472 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[8]
0.8524 0.04158 0.005996 0.9 VDD 77.953,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[7]
0.8524 0.04153 0.006041 0.9 VDD 78.043,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[6]
0.8535 0.04149 0.005008 0.9 VDD 76.693,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[5]
0.8513 0.04227 0.006461 0.9 VDD 80.203,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[4]
0.8535 0.04017 0.006346 0.9 VDD 83.173,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[3]
0.8518 0.04222 0.006025 0.9 VDD 79.033,228.624 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[2]
0.853 0.04019 0.006814 0.9 VDD 83.623,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[1]
0.8507 0.04223 0.007122 0.9 VDD 81.283,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_data_len_reg[0]
0.8507 0.04213 0.007175 0.9 VDD 80.653,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[15]
0.8509 0.04217 0.006926 0.9 VDD 80.023,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[14]
0.8541 0.03992 0.00596 0.9 VDD 80.743,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[13]
0.8564 0.03769 0.005893 0.9 VDD 87.763,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[12]
0.856 0.03783 0.006217 0.9 VDD 87.583,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[11]
0.8563 0.03774 0.005944 0.9 VDD 85.333,237.264 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[10]
0.8559 0.03772 0.00638 0.9 VDD 85.063,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[9]
0.8574 0.03624 0.006363 0.9 VDD 85.693,238.416 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[8]
0.8555 0.03769 0.006828 0.9 VDD 87.763,236.112 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[7]
0.8554 0.03783 0.006818 0.9 VDD 87.673,236.688 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[6]
0.8517 0.04188 0.00643 0.9 VDD 79.393,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[5]
0.8554 0.03822 0.006332 0.9 VDD 85.603,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[4]
0.8546 0.03905 0.006329 0.9 VDD 86.863,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[3]
0.8557 0.03805 0.006273 0.9 VDD 87.853,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[2]
0.8566 0.03758 0.005804 0.9 VDD 85.243,235.536 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[1]
0.8544 0.03928 0.006299 0.9 VDD 84.973,233.808 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_rd_reg[0]
0.8557 0.03817 0.006139 0.9 VDD 83.443,234.384 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[15]
0.856 0.03823 0.005812 0.9 VDD 85.333,234.960 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[14]
0.8545 0.03917 0.006278 0.9 VDD 80.923,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[13]
0.8497 0.04193 0.008353 0.9 VDD 85.423,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[12]
0.8509 0.04269 0.006427 0.9 VDD 84.973,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[11]
0.8498 0.04267 0.007562 0.9 VDD 84.973,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[10]
0.8499 0.04254 0.00754 0.9 VDD 85.063,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[9]
0.8498 0.04268 0.007529 0.9 VDD 84.883,228.624 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[8]
0.8556 0.03879 0.005622 0.9 VDD 78.763,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[7]
0.8526 0.04192 0.005521 0.9 VDD 79.033,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[6]
0.8548 0.03955 0.005654 0.9 VDD 78.853,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[5]
0.851 0.04265 0.006338 0.9 VDD 83.083,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[4]
0.8534 0.04015 0.006423 0.9 VDD 85.423,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[3]
0.8515 0.04241 0.006052 0.9 VDD 81.193,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[2]
0.8538 0.03923 0.006989 0.9 VDD 85.603,233.232 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[1]
0.8497 0.04257 0.007727 0.9 VDD 82.273,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_dummy_wr_reg[0]
0.8565 0.0364 0.007133 0.9 VDD 86.503,239.568 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[3]
0.8574 0.03532 0.007304 0.9 VDD 87.313,240.144 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[2]
0.8563 0.03666 0.007055 0.9 VDD 85.873,241.296 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[1]
0.8562 0.03665 0.007141 0.9 VDD 85.693,241.872 peripherals_i/apb_spi_master_i/u_axiregs/spi_csreg_reg[0]
0.8513 0.04317 0.005552 0.9 VDD 89.203,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[4]
0.8492 0.04352 0.007263 0.9 VDD 87.403,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[3]
0.8499 0.04305 0.007052 0.9 VDD 89.563,223.440 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[2]
0.8506 0.04365 0.005757 0.9 VDD 86.593,222.864 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[1]
0.8506 0.04366 0.005733 0.9 VDD 87.223,222.288 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_tx_reg[0]
0.8509 0.04426 0.004889 0.9 VDD 87.943,219.984 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[4]
0.8506 0.04357 0.005855 0.9 VDD 87.673,221.712 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[3]
0.8448 0.04705 0.008121 0.9 VDD 88.303,218.832 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[2]
0.8448 0.04789 0.007287 0.9 VDD 86.503,218.256 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[1]
0.8474 0.04429 0.008288 0.9 VDD 87.763,219.408 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_th_rx_reg[0]
0.8496 0.04213 0.008232 0.9 VDD 87.043,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[4]
0.854 0.03982 0.006161 0.9 VDD 88.393,232.080 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[3]
0.8529 0.04009 0.007011 0.9 VDD 86.233,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[2]
0.8532 0.03982 0.006971 0.9 VDD 88.393,232.656 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[1]
0.8515 0.04216 0.006326 0.9 VDD 86.953,231.504 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_tx_reg[0]
0.8509 0.04108 0.008049 0.9 VDD 88.483,230.352 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[4]
0.8507 0.04136 0.007937 0.9 VDD 89.113,230.928 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[3]
0.8512 0.04174 0.007101 0.9 VDD 88.843,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[2]
0.8503 0.04218 0.007546 0.9 VDD 87.133,228.048 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[1]
0.8503 0.04227 0.007437 0.9 VDD 86.863,229.200 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_rx_reg[0]
0.851 0.04155 0.007426 0.9 VDD 86.953,229.776 peripherals_i/apb_spi_master_i/u_axiregs/spi_int_cnt_en_reg
0.8511 0.04334 0.005603 0.9 VDD 89.158,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U5
0.8517 0.04364 0.004681 0.9 VDD 90.643,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U6
0.8509 0.04343 0.005665 0.9 VDD 88.798,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U7
0.8518 0.04353 0.004637 0.9 VDD 91.138,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U9
0.8494 0.04406 0.006537 0.9 VDD 82.633,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U10
0.8493 0.04357 0.007157 0.9 VDD 90.958,219.408 peripherals_i/apb_spi_master_i/u_axiregs/U11
0.8516 0.04371 0.004708 0.9 VDD 90.328,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U12
0.8485 0.04385 0.007602 0.9 VDD 89.743,219.408 peripherals_i/apb_spi_master_i/u_axiregs/U13
0.8488 0.04376 0.007455 0.9 VDD 90.148,219.408 peripherals_i/apb_spi_master_i/u_axiregs/U14
0.8494 0.04366 0.006916 0.9 VDD 86.233,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U15
0.8514 0.04306 0.005533 0.9 VDD 89.563,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U17
0.8511 0.04232 0.006615 0.9 VDD 90.958,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U18
0.8512 0.04327 0.005557 0.9 VDD 89.428,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U19
0.8522 0.04306 0.004716 0.9 VDD 90.238,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U21
0.8493 0.04379 0.006931 0.9 VDD 86.548,224.592 peripherals_i/apb_spi_master_i/u_axiregs/U22
0.8506 0.04273 0.006705 0.9 VDD 84.748,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U24
0.8517 0.04347 0.00484 0.9 VDD 88.618,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U26
0.8505 0.04472 0.004783 0.9 VDD 80.068,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U27
0.8513 0.0439 0.004772 0.9 VDD 89.518,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U28
0.8503 0.04387 0.005823 0.9 VDD 80.428,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U29
0.8495 0.04348 0.007024 0.9 VDD 91.318,219.408 peripherals_i/apb_spi_master_i/u_axiregs/U31
0.8527 0.04271 0.004595 0.9 VDD 91.588,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U33
0.8512 0.044 0.004806 0.9 VDD 89.068,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U35
0.8493 0.04463 0.006059 0.9 VDD 82.588,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U36
0.8514 0.04239 0.006222 0.9 VDD 82.093,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U37
0.851 0.04226 0.006784 0.9 VDD 86.683,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U38
0.8559 0.0376 0.006473 0.9 VDD 85.603,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U39
0.8505 0.04273 0.006777 0.9 VDD 85.918,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U40
0.849 0.0437 0.00732 0.9 VDD 86.098,223.440 peripherals_i/apb_spi_master_i/u_axiregs/U41
0.8488 0.04381 0.007358 0.9 VDD 85.063,223.440 peripherals_i/apb_spi_master_i/u_axiregs/U42
0.851 0.04258 0.006423 0.9 VDD 81.913,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U43
0.8513 0.04136 0.007342 0.9 VDD 90.013,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U44
0.8495 0.04384 0.006701 0.9 VDD 84.658,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U45
0.8494 0.0439 0.006676 0.9 VDD 84.163,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U46
0.8505 0.04379 0.005729 0.9 VDD 85.243,222.864 peripherals_i/apb_spi_master_i/u_axiregs/U47
0.8492 0.04405 0.006702 0.9 VDD 82.723,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U48
0.8525 0.04064 0.006899 0.9 VDD 89.743,229.776 peripherals_i/apb_spi_master_i/u_axiregs/U49
0.8494 0.04379 0.006854 0.9 VDD 85.108,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U50
0.8494 0.04372 0.006887 0.9 VDD 85.693,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U51
0.8489 0.04375 0.007336 0.9 VDD 85.693,223.440 peripherals_i/apb_spi_master_i/u_axiregs/U52
0.8522 0.04197 0.005834 0.9 VDD 78.583,228.048 peripherals_i/apb_spi_master_i/u_axiregs/U53
0.851 0.04154 0.007418 0.9 VDD 89.473,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U54
0.8505 0.04272 0.006781 0.9 VDD 86.368,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U55
0.8505 0.04273 0.006772 0.9 VDD 85.423,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U56
0.8576 0.03717 0.00518 0.9 VDD 81.283,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U58
0.8533 0.04261 0.004044 0.9 VDD 75.613,222.864 peripherals_i/apb_spi_master_i/u_axiregs/U59
0.8522 0.04327 0.004571 0.9 VDD 76.378,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U60
0.8486 0.04402 0.007342 0.9 VDD 85.513,224.016 peripherals_i/apb_spi_master_i/u_axiregs/U61
0.8531 0.04185 0.005003 0.9 VDD 77.593,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U62
0.8508 0.04171 0.007449 0.9 VDD 88.933,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U63
0.8495 0.04379 0.006722 0.9 VDD 85.108,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U64
0.8494 0.04396 0.006647 0.9 VDD 83.623,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U65
0.8493 0.0447 0.005986 0.9 VDD 81.913,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U66
0.8505 0.04453 0.004934 0.9 VDD 85.513,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U67
0.8562 0.03753 0.0063 0.9 VDD 84.703,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U68
0.8499 0.04395 0.00613 0.9 VDD 85.108,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U69
0.8505 0.04386 0.005656 0.9 VDD 84.613,222.864 peripherals_i/apb_spi_master_i/u_axiregs/U70
0.8494 0.04411 0.006466 0.9 VDD 82.183,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U71
0.8529 0.04117 0.005964 0.9 VDD 89.563,231.504 peripherals_i/apb_spi_master_i/u_axiregs/U72
0.8493 0.04388 0.006807 0.9 VDD 84.298,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U73
0.8494 0.04402 0.006608 0.9 VDD 83.083,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U74
0.857 0.03744 0.005603 0.9 VDD 83.803,235.536 peripherals_i/apb_spi_master_i/u_axiregs/U76
0.8551 0.0408 0.004142 0.9 VDD 75.073,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U77
0.8545 0.04112 0.004407 0.9 VDD 75.568,228.048 peripherals_i/apb_spi_master_i/u_axiregs/U78
0.855 0.04051 0.004541 0.9 VDD 72.733,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U79
0.8549 0.04116 0.003983 0.9 VDD 75.073,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U80
0.8504 0.04299 0.006556 0.9 VDD 89.293,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U81
0.856 0.03812 0.005866 0.9 VDD 86.953,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U82
0.8496 0.04367 0.006771 0.9 VDD 86.188,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U83
0.849 0.04417 0.006836 0.9 VDD 84.793,224.592 peripherals_i/apb_spi_master_i/u_axiregs/U84
0.8516 0.04245 0.005965 0.9 VDD 80.833,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U85
0.8525 0.04143 0.00607 0.9 VDD 88.933,231.504 peripherals_i/apb_spi_master_i/u_axiregs/U86
0.8507 0.04272 0.006584 0.9 VDD 83.938,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U87
0.8501 0.0425 0.007408 0.9 VDD 83.803,228.048 peripherals_i/apb_spi_master_i/u_axiregs/U88
0.849 0.04458 0.006469 0.9 VDD 81.283,224.592 peripherals_i/apb_spi_master_i/u_axiregs/U89
0.8518 0.04238 0.005832 0.9 VDD 80.203,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U90
0.8541 0.03894 0.006991 0.9 VDD 87.403,233.232 peripherals_i/apb_spi_master_i/u_axiregs/U91
0.8514 0.04251 0.006067 0.9 VDD 81.328,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U92
0.8516 0.04235 0.006076 0.9 VDD 81.373,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U93
0.8566 0.03785 0.005564 0.9 VDD 80.743,234.384 peripherals_i/apb_spi_master_i/u_axiregs/U95
0.8517 0.04394 0.004329 0.9 VDD 75.793,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U96
0.8522 0.04364 0.004123 0.9 VDD 75.838,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U97
0.8491 0.044 0.006882 0.9 VDD 85.603,224.592 peripherals_i/apb_spi_master_i/u_axiregs/U98
0.8503 0.04245 0.007275 0.9 VDD 82.993,228.048 peripherals_i/apb_spi_master_i/u_axiregs/U99
0.855 0.0388 0.006243 0.9 VDD 88.123,233.808 peripherals_i/apb_spi_master_i/u_axiregs/U100
0.8509 0.04234 0.00678 0.9 VDD 86.188,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U101
0.8505 0.04273 0.006765 0.9 VDD 84.883,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U102
0.8559 0.03963 0.004464 0.9 VDD 73.003,229.776 peripherals_i/apb_spi_master_i/u_axiregs/U103
0.8554 0.04024 0.004316 0.9 VDD 73.723,229.200 peripherals_i/apb_spi_master_i/u_axiregs/U104
0.8496 0.04359 0.006796 0.9 VDD 86.773,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U105
0.8556 0.03778 0.006594 0.9 VDD 86.323,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U106
0.8501 0.04234 0.007545 0.9 VDD 86.548,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U107
0.8489 0.04429 0.006805 0.9 VDD 84.253,224.592 peripherals_i/apb_spi_master_i/u_axiregs/U108
0.8512 0.04251 0.006322 0.9 VDD 81.283,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U109
0.8542 0.03884 0.00698 0.9 VDD 87.943,233.232 peripherals_i/apb_spi_master_i/u_axiregs/U110
0.8509 0.04269 0.006391 0.9 VDD 82.948,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U111
0.8512 0.0426 0.006222 0.9 VDD 82.093,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U112
0.8485 0.04415 0.007365 0.9 VDD 84.883,224.016 peripherals_i/apb_spi_master_i/u_axiregs/U113
0.8512 0.04244 0.006365 0.9 VDD 82.813,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U114
0.8543 0.03873 0.006964 0.9 VDD 88.483,233.232 peripherals_i/apb_spi_master_i/u_axiregs/U115
0.8506 0.04273 0.00667 0.9 VDD 84.388,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U116
0.8508 0.04272 0.006488 0.9 VDD 83.443,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U117
0.8571 0.03725 0.00568 0.9 VDD 82.003,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U119
0.8532 0.04295 0.003898 0.9 VDD 75.163,222.288 peripherals_i/apb_spi_master_i/u_axiregs/U120
0.8531 0.04291 0.00401 0.9 VDD 75.028,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U121
0.8556 0.03971 0.0047 0.9 VDD 72.463,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U122
0.8551 0.04074 0.004137 0.9 VDD 74.443,228.048 peripherals_i/apb_spi_master_i/u_axiregs/U123
0.8517 0.04203 0.006323 0.9 VDD 90.373,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U124
0.8562 0.03789 0.005863 0.9 VDD 89.113,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U125
0.8506 0.04188 0.007482 0.9 VDD 88.348,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U126
0.854 0.04143 0.004521 0.9 VDD 76.063,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U127
0.8532 0.04175 0.00506 0.9 VDD 77.233,226.320 peripherals_i/apb_spi_master_i/u_axiregs/U128
0.8497 0.04317 0.007079 0.9 VDD 89.293,224.016 peripherals_i/apb_spi_master_i/u_axiregs/U129
0.8558 0.03762 0.006579 0.9 VDD 86.233,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U130
0.8495 0.04374 0.006743 0.9 VDD 85.558,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U131
0.8554 0.0377 0.006927 0.9 VDD 89.473,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U133
0.8505 0.04454 0.004947 0.9 VDD 84.613,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U134
0.852 0.04271 0.005332 0.9 VDD 90.688,222.288 peripherals_i/apb_spi_master_i/u_axiregs/U135
0.8556 0.04016 0.004278 0.9 VDD 72.733,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U136
0.8552 0.04063 0.004187 0.9 VDD 73.183,226.896 peripherals_i/apb_spi_master_i/u_axiregs/U137
0.8525 0.04116 0.006389 0.9 VDD 91.003,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U138
0.8553 0.04079 0.003902 0.9 VDD 74.578,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U139
0.8517 0.04231 0.005965 0.9 VDD 80.833,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U140
0.8493 0.04395 0.006772 0.9 VDD 83.713,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U141
0.8493 0.04352 0.007228 0.9 VDD 87.763,224.016 peripherals_i/apb_spi_master_i/u_axiregs/U142
0.8574 0.03627 0.006287 0.9 VDD 88.663,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U143
0.8494 0.04339 0.007172 0.9 VDD 88.348,224.016 peripherals_i/apb_spi_master_i/u_axiregs/U144
0.8559 0.03929 0.004774 0.9 VDD 71.473,229.200 peripherals_i/apb_spi_master_i/u_axiregs/U145
0.8541 0.0414 0.004512 0.9 VDD 76.423,227.472 peripherals_i/apb_spi_master_i/u_axiregs/U146
0.8508 0.04281 0.00644 0.9 VDD 89.833,225.744 peripherals_i/apb_spi_master_i/u_axiregs/U147
0.8561 0.03797 0.005877 0.9 VDD 88.483,234.960 peripherals_i/apb_spi_master_i/u_axiregs/U148
0.8504 0.04204 0.007516 0.9 VDD 87.718,228.624 peripherals_i/apb_spi_master_i/u_axiregs/U149
0.8499 0.04463 0.005496 0.9 VDD 78.943,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U150
0.8511 0.04396 0.004916 0.9 VDD 86.593,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U151
0.857 0.03643 0.006571 0.9 VDD 87.043,238.992 peripherals_i/apb_spi_master_i/u_axiregs/U152
0.8501 0.04393 0.005963 0.9 VDD 86.728,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U153
0.8513 0.04358 0.005158 0.9 VDD 77.863,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U154
0.8506 0.04444 0.004918 0.9 VDD 86.503,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U155
0.8571 0.03639 0.006475 0.9 VDD 86.413,238.992 peripherals_i/apb_spi_master_i/u_axiregs/U156
0.8502 0.0438 0.006012 0.9 VDD 86.278,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U157
0.8567 0.03736 0.005911 0.9 VDD 82.993,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U159
0.8519 0.04399 0.00415 0.9 VDD 75.973,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U160
0.8518 0.04386 0.004358 0.9 VDD 77.008,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U161
0.8502 0.04391 0.005898 0.9 VDD 81.103,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U162
0.8508 0.04423 0.004935 0.9 VDD 85.423,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U163
0.8577 0.03625 0.006098 0.9 VDD 86.593,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U164
0.85 0.04388 0.00607 0.9 VDD 85.738,221.712 peripherals_i/apb_spi_master_i/u_axiregs/U165
0.8493 0.04455 0.006126 0.9 VDD 83.263,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U166
0.8514 0.04368 0.004893 0.9 VDD 87.763,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U167
0.8575 0.03626 0.006195 0.9 VDD 87.403,237.840 peripherals_i/apb_spi_master_i/u_axiregs/U168
0.8513 0.04382 0.004906 0.9 VDD 87.178,220.560 peripherals_i/apb_spi_master_i/u_axiregs/U169
0.8554 0.03774 0.006897 0.9 VDD 88.933,236.688 peripherals_i/apb_spi_master_i/u_axiregs/U170
0.8522 0.0433 0.004456 0.9 VDD 74.083,219.408 peripherals_i/apb_spi_master_i/u_axiregs/U171
0.8555 0.03759 0.006912 0.9 VDD 89.203,236.112 peripherals_i/apb_spi_master_i/u_axiregs/U173
0.8525 0.04315 0.004323 0.9 VDD 73.363,219.984 peripherals_i/apb_spi_master_i/u_axiregs/U174
0.8494 0.04446 0.006134 0.9 VDD 83.893,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U176
0.8507 0.04357 0.005764 0.9 VDD 88.213,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U177
0.8569 0.03646 0.006653 0.9 VDD 87.583,238.992 peripherals_i/apb_spi_master_i/u_axiregs/U178
0.8504 0.04376 0.005881 0.9 VDD 87.448,221.136 peripherals_i/apb_spi_master_i/u_axiregs/U179
0.8558 0.03863 0.005575 0.9 VDD 69.808,231.504 peripherals_i/apb_spi_master_i/u_axiregs/U180
0.8568 0.03839 0.004756 0.9 VDD 70.618,230.928 peripherals_i/apb_spi_master_i/u_axiregs/U181
0.856 0.0385 0.005458 0.9 VDD 70.258,231.504 peripherals_i/apb_spi_master_i/u_axiregs/U182
0.8495 0.0436 0.00694 0.9 VDD 86.728,225.168 peripherals_i/apb_spi_master_i/u_axiregs/U183
0.8561 0.03927 0.004585 0.9 VDD 72.238,230.352 peripherals_i/apb_spi_master_i/u_axiregs/U184
0.8447 0.04905 0.006199 0.9 VDD 87.178,213.072 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC217_n154
0.8429 0.05118 0.005884 0.9 VDD 79.663,207.888 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC65_n1
0.8463 0.04911 0.004598 0.9 VDD 71.878,206.160 peripherals_i/apb_spi_master_i/u_txfifo/FE_OFC64_n1
0.8467 0.04593 0.007356 0.9 VDD 90.418,218.832 peripherals_i/apb_spi_master_i/u_txfifo/FE_DBTC5_spi_status_28
0.8478 0.04632 0.005917 0.9 VDD 91.453,215.376 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_elements_reg/latch
0.845 0.04895 0.006053 0.9 VDD 91.453,210.768 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_in_reg/latch
0.8447 0.04819 0.007094 0.9 VDD 89.653,212.496 peripherals_i/apb_spi_master_i/u_txfifo/clk_gate_pointer_out_reg/latch
0.8487 0.04551 0.005751 0.9 VDD 92.173,215.952 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[0]
0.8475 0.0462 0.006278 0.9 VDD 91.183,217.680 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[3]
0.8481 0.04561 0.006328 0.9 VDD 91.003,218.256 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[4]
0.8481 0.04554 0.006322 0.9 VDD 92.083,216.528 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[2]
0.8469 0.04664 0.006407 0.9 VDD 90.373,214.800 peripherals_i/apb_spi_master_i/u_txfifo/elements_reg[1]
0.8452 0.04962 0.005185 0.9 VDD 90.103,210.192 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[0]
0.8446 0.04894 0.006491 0.9 VDD 89.923,211.344 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[1]
0.8458 0.0484 0.005776 0.9 VDD 90.373,209.040 peripherals_i/apb_spi_master_i/u_txfifo/pointer_in_reg[2]
0.841 0.05187 0.007138 0.9 VDD 84.433,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][31]
0.8457 0.05241 0.001863 0.9 VDD 75.883,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][30]
0.8462 0.04717 0.006578 0.9 VDD 65.083,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][29]
0.8464 0.04876 0.0048 0.9 VDD 75.883,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][28]
0.8457 0.04887 0.00543 0.9 VDD 63.013,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][27]
0.8432 0.05166 0.00512 0.9 VDD 78.853,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][26]
0.847 0.05103 0.001923 0.9 VDD 73.183,200.400 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][25]
0.8473 0.0505 0.002217 0.9 VDD 72.103,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][24]
0.8472 0.04652 0.006292 0.9 VDD 68.953,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][23]
0.8474 0.04632 0.006252 0.9 VDD 71.023,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][22]
0.8442 0.04864 0.007201 0.9 VDD 64.543,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][21]
0.8423 0.05163 0.006043 0.9 VDD 78.763,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][20]
0.8433 0.04973 0.006932 0.9 VDD 88.033,211.344 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][19]
0.8433 0.05334 0.003334 0.9 VDD 79.303,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][18]
0.841 0.05341 0.005569 0.9 VDD 83.353,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][17]
0.8413 0.05348 0.005198 0.9 VDD 81.193,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][16]
0.8461 0.04891 0.004962 0.9 VDD 62.923,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][15]
0.8447 0.04886 0.006408 0.9 VDD 62.923,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][14]
0.8454 0.05031 0.004281 0.9 VDD 64.003,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][13]
0.842 0.05275 0.005263 0.9 VDD 87.493,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][12]
0.8429 0.05086 0.006216 0.9 VDD 88.123,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][11]
0.8414 0.05194 0.00666 0.9 VDD 80.653,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][10]
0.8446 0.04993 0.005449 0.9 VDD 77.503,211.344 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][9]
0.8425 0.05323 0.004235 0.9 VDD 78.673,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][8]
0.843 0.05083 0.006161 0.9 VDD 88.213,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][7]
0.843 0.05189 0.005062 0.9 VDD 88.213,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][6]
0.8462 0.0511 0.002662 0.9 VDD 65.713,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][5]
0.8449 0.05191 0.003218 0.9 VDD 76.783,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][4]
0.845 0.05056 0.004402 0.9 VDD 64.003,202.704 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][3]
0.8472 0.05025 0.002562 0.9 VDD 70.123,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][2]
0.8464 0.05089 0.002722 0.9 VDD 67.963,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][1]
0.8469 0.0477 0.005421 0.9 VDD 72.823,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[2][0]
0.8419 0.05045 0.007676 0.9 VDD 84.703,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][31]
0.8468 0.0508 0.002362 0.9 VDD 73.813,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][30]
0.8455 0.04805 0.006488 0.9 VDD 67.513,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][29]
0.8465 0.04876 0.004724 0.9 VDD 75.883,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][28]
0.8463 0.04812 0.005611 0.9 VDD 64.543,211.344 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][27]
0.8433 0.05036 0.006357 0.9 VDD 78.943,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][26]
0.8462 0.05117 0.002586 0.9 VDD 73.273,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][25]
0.8471 0.04978 0.003097 0.9 VDD 71.653,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][24]
0.847 0.04697 0.006059 0.9 VDD 69.943,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][23]
0.8484 0.04601 0.005548 0.9 VDD 71.473,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][22]
0.8448 0.04859 0.006578 0.9 VDD 65.083,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][21]
0.8431 0.05052 0.006413 0.9 VDD 79.753,211.344 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][20]
0.8427 0.04982 0.007523 0.9 VDD 87.763,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][19]
0.8427 0.05258 0.004708 0.9 VDD 79.753,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][18]
0.8417 0.05268 0.005593 0.9 VDD 83.893,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][17]
0.8419 0.05273 0.00535 0.9 VDD 81.823,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][16]
0.8453 0.0489 0.005789 0.9 VDD 64.183,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][15]
0.8444 0.04894 0.006646 0.9 VDD 64.093,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][14]
0.8453 0.05031 0.004414 0.9 VDD 64.093,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][13]
0.8441 0.05192 0.003964 0.9 VDD 88.123,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][12]
0.845 0.04885 0.006175 0.9 VDD 88.483,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][11]
0.8423 0.05063 0.007112 0.9 VDD 80.923,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][10]
0.8451 0.04961 0.005272 0.9 VDD 76.693,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][9]
0.8443 0.05231 0.003404 0.9 VDD 78.223,202.704 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][8]
0.8425 0.05179 0.005711 0.9 VDD 88.483,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][7]
0.8434 0.05169 0.004916 0.9 VDD 88.393,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][6]
0.8457 0.05055 0.003721 0.9 VDD 66.433,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][5]
0.8444 0.05262 0.002989 0.9 VDD 76.423,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][4]
0.8454 0.0511 0.003539 0.9 VDD 64.183,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][3]
0.8463 0.05028 0.003449 0.9 VDD 70.033,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][2]
0.8454 0.05089 0.003693 0.9 VDD 67.963,201.552 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][1]
0.8473 0.04737 0.00537 0.9 VDD 72.913,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[0][0]
0.8455 0.04803 0.006428 0.9 VDD 82.003,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][31]
0.8475 0.04867 0.003823 0.9 VDD 75.883,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][30]
0.8476 0.04639 0.005998 0.9 VDD 65.083,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][29]
0.8486 0.04677 0.004631 0.9 VDD 75.883,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][28]
0.8477 0.04636 0.00591 0.9 VDD 62.653,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][27]
0.8471 0.04734 0.005537 0.9 VDD 78.223,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][26]
0.8476 0.04815 0.004269 0.9 VDD 73.003,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][25]
0.8467 0.04859 0.004707 0.9 VDD 72.103,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][24]
0.8474 0.04613 0.006421 0.9 VDD 66.793,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][23]
0.8496 0.04506 0.00532 0.9 VDD 71.113,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][22]
0.8474 0.04644 0.006128 0.9 VDD 64.273,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][21]
0.8464 0.04753 0.006077 0.9 VDD 80.113,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][20]
0.8447 0.04752 0.00777 0.9 VDD 84.343,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][19]
0.8425 0.05236 0.005104 0.9 VDD 79.033,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][18]
0.8419 0.05304 0.005076 0.9 VDD 82.363,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][17]
0.8416 0.05275 0.005621 0.9 VDD 80.923,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][16]
0.8444 0.04866 0.006936 0.9 VDD 62.563,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][15]
0.8466 0.04711 0.006291 0.9 VDD 62.563,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][14]
0.8463 0.04946 0.004249 0.9 VDD 62.833,205.584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][13]
0.8419 0.05289 0.005225 0.9 VDD 84.883,205.584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][12]
0.841 0.05205 0.006992 0.9 VDD 82.543,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][11]
0.8454 0.04801 0.006589 0.9 VDD 83.893,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][10]
0.8473 0.04709 0.00556 0.9 VDD 76.963,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][9]
0.8439 0.05177 0.004365 0.9 VDD 77.143,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][8]
0.8427 0.0516 0.00573 0.9 VDD 82.453,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][7]
0.841 0.0529 0.006096 0.9 VDD 84.703,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][6]
0.8447 0.04944 0.005844 0.9 VDD 65.983,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][5]
0.8441 0.05136 0.004534 0.9 VDD 77.503,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][4]
0.8453 0.05036 0.004386 0.9 VDD 64.183,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][3]
0.8457 0.04898 0.005269 0.9 VDD 69.943,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][2]
0.8444 0.04986 0.005757 0.9 VDD 67.873,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][1]
0.8496 0.04566 0.004781 0.9 VDD 73.093,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[4][0]
0.8441 0.04857 0.007362 0.9 VDD 82.093,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][31]
0.8463 0.05002 0.003657 0.9 VDD 73.813,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][30]
0.8488 0.04488 0.006295 0.9 VDD 68.233,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][29]
0.8472 0.04768 0.005081 0.9 VDD 75.883,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][28]
0.8488 0.04497 0.006225 0.9 VDD 66.163,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][27]
0.8446 0.0484 0.006979 0.9 VDD 80.023,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][26]
0.847 0.05132 0.001662 0.9 VDD 73.813,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][25]
0.8469 0.0507 0.002406 0.9 VDD 72.013,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][24]
0.85 0.04385 0.006116 0.9 VDD 69.943,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][23]
0.8499 0.0442 0.005878 0.9 VDD 71.113,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][22]
0.8486 0.04493 0.006439 0.9 VDD 67.783,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][21]
0.8439 0.04916 0.006979 0.9 VDD 80.023,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][20]
0.8461 0.04733 0.006555 0.9 VDD 86.233,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][19]
0.8449 0.05321 0.001907 0.9 VDD 78.943,198.672 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][18]
0.8431 0.05312 0.003775 0.9 VDD 83.533,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][17]
0.8431 0.05328 0.003667 0.9 VDD 81.553,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][16]
0.8456 0.04862 0.005812 0.9 VDD 68.233,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][15]
0.8463 0.04845 0.005246 0.9 VDD 68.143,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][14]
0.8465 0.04819 0.005347 0.9 VDD 70.213,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][13]
0.8426 0.05305 0.004388 0.9 VDD 86.143,200.976 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][12]
0.8425 0.05131 0.006241 0.9 VDD 86.233,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][11]
0.8431 0.04912 0.007781 0.9 VDD 84.523,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][10]
0.8475 0.04714 0.005362 0.9 VDD 76.333,218.256 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][9]
0.844 0.05315 0.002897 0.9 VDD 78.493,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][8]
0.8434 0.05241 0.004228 0.9 VDD 86.053,202.704 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][7]
0.8431 0.05323 0.003641 0.9 VDD 86.413,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][6]
0.8457 0.05091 0.003394 0.9 VDD 66.253,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][5]
0.8455 0.05264 0.001897 0.9 VDD 76.243,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][4]
0.8462 0.05046 0.003372 0.9 VDD 65.983,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][3]
0.8461 0.05069 0.00326 0.9 VDD 68.863,199.248 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][2]
0.847 0.05005 0.00297 0.9 VDD 70.213,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][1]
0.8489 0.04593 0.005181 0.9 VDD 73.183,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[6][0]
0.8441 0.04917 0.006699 0.9 VDD 82.273,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][31]
0.8451 0.05157 0.003297 0.9 VDD 75.883,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][30]
0.8456 0.04747 0.006905 0.9 VDD 68.953,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][29]
0.8449 0.05053 0.004524 0.9 VDD 75.883,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][28]
0.8447 0.048 0.007263 0.9 VDD 66.343,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][27]
0.8447 0.04907 0.006265 0.9 VDD 78.763,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][26]
0.8463 0.0504 0.003308 0.9 VDD 73.363,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][25]
0.8468 0.04959 0.003641 0.9 VDD 71.923,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][24]
0.8463 0.04705 0.006644 0.9 VDD 69.943,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][23]
0.8476 0.04743 0.00501 0.9 VDD 71.203,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][22]
0.8446 0.04818 0.007216 0.9 VDD 67.063,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][21]
0.8445 0.04921 0.006292 0.9 VDD 79.753,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][20]
0.8439 0.04952 0.00653 0.9 VDD 85.243,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][19]
0.8426 0.05275 0.004626 0.9 VDD 79.663,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][18]
0.8418 0.05303 0.005168 0.9 VDD 82.723,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][17]
0.8423 0.05294 0.004759 0.9 VDD 80.833,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][16]
0.8438 0.05031 0.005902 0.9 VDD 65.983,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][15]
0.8444 0.04872 0.006843 0.9 VDD 65.983,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][14]
0.8464 0.04948 0.004137 0.9 VDD 70.123,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][13]
0.8418 0.05277 0.005383 0.9 VDD 84.613,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][12]
0.8451 0.04909 0.005847 0.9 VDD 86.773,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][11]
0.8434 0.04985 0.006712 0.9 VDD 82.723,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][10]
0.8465 0.04849 0.005053 0.9 VDD 76.513,213.648 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][9]
0.8436 0.05226 0.004095 0.9 VDD 77.773,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][8]
0.8431 0.05095 0.005951 0.9 VDD 87.403,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][7]
0.8423 0.05232 0.005375 0.9 VDD 86.503,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][6]
0.8452 0.05034 0.004447 0.9 VDD 66.163,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][5]
0.8447 0.05159 0.003685 0.9 VDD 76.693,205.584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][4]
0.8455 0.05014 0.004377 0.9 VDD 67.963,205.008 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][3]
0.8455 0.0501 0.004395 0.9 VDD 68.143,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][2]
0.8463 0.04952 0.004149 0.9 VDD 70.033,204.432 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][1]
0.8465 0.0491 0.004399 0.9 VDD 73.363,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[3][0]
0.8449 0.04802 0.007043 0.9 VDD 81.823,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][31]
0.8456 0.05027 0.004094 0.9 VDD 75.883,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][30]
0.8462 0.04715 0.006617 0.9 VDD 65.353,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][29]
0.848 0.04729 0.004749 0.9 VDD 73.813,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][28]
0.848 0.04615 0.005874 0.9 VDD 62.383,215.376 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][27]
0.8465 0.04738 0.006125 0.9 VDD 78.403,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][26]
0.8461 0.04971 0.004235 0.9 VDD 73.183,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][25]
0.8465 0.04892 0.004618 0.9 VDD 71.833,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][24]
0.8476 0.04588 0.006558 0.9 VDD 66.883,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][23]
0.8485 0.04575 0.005769 0.9 VDD 71.023,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][22]
0.8473 0.04615 0.006547 0.9 VDD 64.183,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][21]
0.8439 0.04926 0.006817 0.9 VDD 80.653,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][20]
0.845 0.0479 0.007142 0.9 VDD 84.883,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][19]
0.8428 0.05159 0.005588 0.9 VDD 78.763,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][18]
0.8411 0.05292 0.005952 0.9 VDD 82.813,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][17]
0.8419 0.05179 0.006275 0.9 VDD 81.013,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][16]
0.845 0.04805 0.006936 0.9 VDD 62.563,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][15]
0.8452 0.04866 0.006173 0.9 VDD 62.563,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][14]
0.8439 0.0504 0.005673 0.9 VDD 63.463,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][13]
0.8416 0.05177 0.00662 0.9 VDD 82.903,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][12]
0.8448 0.04922 0.006027 0.9 VDD 83.173,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][11]
0.8438 0.04907 0.007153 0.9 VDD 82.993,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][10]
0.8461 0.04858 0.005331 0.9 VDD 76.783,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][9]
0.844 0.05083 0.005163 0.9 VDD 77.773,207.888 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][8]
0.8418 0.05157 0.006644 0.9 VDD 84.793,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][7]
0.8424 0.05157 0.006079 0.9 VDD 84.343,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][6]
0.8438 0.05034 0.005835 0.9 VDD 65.803,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][5]
0.8444 0.0511 0.004545 0.9 VDD 76.603,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][4]
0.844 0.05042 0.005535 0.9 VDD 63.823,206.736 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][3]
0.8444 0.04977 0.005824 0.9 VDD 68.143,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][2]
0.8451 0.04921 0.00573 0.9 VDD 68.053,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][1]
0.8491 0.04584 0.005066 0.9 VDD 73.093,214.800 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[1][0]
0.8432 0.04934 0.007454 0.9 VDD 82.363,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][31]
0.8466 0.0494 0.003976 0.9 VDD 73.723,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][30]
0.8482 0.04548 0.00633 0.9 VDD 69.133,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][29]
0.8474 0.04768 0.004957 0.9 VDD 75.883,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][28]
0.8485 0.0457 0.005768 0.9 VDD 68.503,215.952 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][27]
0.845 0.04875 0.006221 0.9 VDD 78.403,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][26]
0.8468 0.0516 0.001614 0.9 VDD 73.723,198.672 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][25]
0.8477 0.05021 0.002062 0.9 VDD 72.193,198.096 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][24]
0.8493 0.04452 0.006201 0.9 VDD 69.853,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][23]
0.8494 0.04477 0.0058 0.9 VDD 71.293,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][22]
0.8472 0.04654 0.006284 0.9 VDD 68.863,214.224 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][21]
0.8438 0.04923 0.006964 0.9 VDD 80.473,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][20]
0.845 0.04733 0.007715 0.9 VDD 86.233,216.528 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][19]
0.8431 0.05332 0.003537 0.9 VDD 79.933,200.400 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][18]
0.8423 0.05361 0.004119 0.9 VDD 82.543,200.400 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][17]
0.8428 0.05356 0.003667 0.9 VDD 81.553,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][16]
0.8471 0.04786 0.005019 0.9 VDD 70.213,209.040 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][15]
0.8457 0.04799 0.006294 0.9 VDD 69.853,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][14]
0.8471 0.0481 0.004794 0.9 VDD 71.293,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][13]
0.8421 0.05352 0.00435 0.9 VDD 84.433,200.400 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][12]
0.8424 0.05117 0.006463 0.9 VDD 86.683,207.312 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][11]
0.8438 0.04854 0.007691 0.9 VDD 86.413,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][10]
0.8453 0.04853 0.006118 0.9 VDD 77.773,217.680 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][9]
0.8442 0.05295 0.002866 0.9 VDD 78.403,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][8]
0.8421 0.05239 0.00547 0.9 VDD 86.143,202.128 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][7]
0.8424 0.05323 0.004368 0.9 VDD 86.413,200.400 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][6]
0.8466 0.05086 0.002544 0.9 VDD 67.603,198.672 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][5]
0.8459 0.05259 0.001479 0.9 VDD 76.063,198.672 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][4]
0.8463 0.05037 0.003364 0.9 VDD 67.963,199.824 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][3]
0.8471 0.05033 0.002548 0.9 VDD 68.953,198.096 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][2]
0.8473 0.05032 0.002411 0.9 VDD 70.393,198.672 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][1]
0.849 0.0458 0.005156 0.9 VDD 73.003,217.104 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[5][0]
0.8428 0.04988 0.00729 0.9 VDD 81.553,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][31]
0.8457 0.05173 0.002535 0.9 VDD 75.883,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][30]
0.8463 0.0482 0.005453 0.9 VDD 68.773,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][29]
0.8462 0.04939 0.004402 0.9 VDD 73.813,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][28]
0.8464 0.04798 0.005645 0.9 VDD 66.433,211.344 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][27]
0.8447 0.04944 0.005854 0.9 VDD 78.403,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][26]
0.8467 0.05055 0.002737 0.9 VDD 73.363,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][25]
0.8468 0.04932 0.003878 0.9 VDD 71.203,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][24]
0.8458 0.04786 0.00632 0.9 VDD 69.763,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][23]
0.8466 0.04789 0.005556 0.9 VDD 71.743,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][22]
0.8449 0.04843 0.006684 0.9 VDD 67.873,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][21]
0.8437 0.04982 0.006495 0.9 VDD 80.653,213.072 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][20]
0.8432 0.04913 0.007626 0.9 VDD 86.953,212.496 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][19]
0.8435 0.05265 0.003822 0.9 VDD 79.753,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][18]
0.843 0.05272 0.004295 0.9 VDD 83.623,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][17]
0.8431 0.05278 0.00415 0.9 VDD 81.643,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][16]
0.8459 0.04886 0.005264 0.9 VDD 66.163,208.464 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][15]
0.8444 0.04879 0.006844 0.9 VDD 66.163,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][14]
0.8471 0.04914 0.003755 0.9 VDD 71.923,205.584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][13]
0.8422 0.05238 0.005405 0.9 VDD 86.143,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][12]
0.8419 0.05102 0.007074 0.9 VDD 86.953,210.768 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][11]
0.8418 0.05063 0.007521 0.9 VDD 82.813,211.920 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][10]
0.8447 0.0509 0.004447 0.9 VDD 76.693,210.192 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][9]
0.8437 0.05237 0.003897 0.9 VDD 78.133,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][8]
0.8414 0.05253 0.006052 0.9 VDD 86.593,206.160 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][7]
0.8425 0.05239 0.005121 0.9 VDD 87.043,205.584 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][6]
0.8449 0.05056 0.004493 0.9 VDD 66.343,202.704 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][5]
0.8451 0.05183 0.003062 0.9 VDD 76.153,203.856 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][4]
0.8457 0.04994 0.004386 0.9 VDD 67.963,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][3]
0.8457 0.05006 0.004223 0.9 VDD 68.953,202.704 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][2]
0.8466 0.04949 0.003915 0.9 VDD 70.123,203.280 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][1]
0.8468 0.04797 0.005248 0.9 VDD 72.373,209.616 peripherals_i/apb_spi_master_i/u_txfifo/buffer_reg[7][0]
0.8471 0.04723 0.005661 0.9 VDD 90.013,213.648 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[0]
0.8464 0.04717 0.006443 0.9 VDD 90.193,214.224 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[1]
0.8438 0.04906 0.007094 0.9 VDD 89.653,211.920 peripherals_i/apb_spi_master_i/u_txfifo/pointer_out_reg[2]
0.8465 0.0469 0.006568 0.9 VDD 89.338,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U12
0.8454 0.04895 0.005644 0.9 VDD 87.808,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U13
0.8444 0.04933 0.006272 0.9 VDD 90.688,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U15
0.8425 0.05056 0.006938 0.9 VDD 87.988,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U16
0.843 0.05022 0.006764 0.9 VDD 88.753,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U18
0.8457 0.04744 0.006895 0.9 VDD 86.998,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U19
0.8465 0.04756 0.005895 0.9 VDD 88.798,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U21
0.8463 0.04773 0.006014 0.9 VDD 88.168,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U22
0.8451 0.04799 0.006864 0.9 VDD 87.223,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U24
0.8453 0.04786 0.006795 0.9 VDD 87.718,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U25
0.8456 0.04851 0.005903 0.9 VDD 88.753,213.072 peripherals_i/apb_spi_master_i/u_txfifo/U26
0.8447 0.04793 0.007383 0.9 VDD 87.718,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U27
0.846 0.04707 0.006935 0.9 VDD 88.258,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U29
0.8441 0.04855 0.00733 0.9 VDD 88.618,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U31
0.8452 0.04915 0.005641 0.9 VDD 82.138,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U33
0.8455 0.04903 0.005465 0.9 VDD 80.473,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U35
0.8458 0.04904 0.005189 0.9 VDD 80.563,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U37
0.8451 0.04914 0.005777 0.9 VDD 81.958,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U38
0.8453 0.04912 0.005538 0.9 VDD 81.778,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U39
0.8454 0.04907 0.005569 0.9 VDD 80.968,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U40
0.8452 0.0491 0.005683 0.9 VDD 81.508,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U41
0.8455 0.04909 0.00541 0.9 VDD 81.328,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U42
0.8422 0.05202 0.005795 0.9 VDD 82.048,210.192 peripherals_i/apb_spi_master_i/u_txfifo/U43
0.846 0.04786 0.006098 0.9 VDD 87.718,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U44
0.8453 0.04871 0.006014 0.9 VDD 88.168,213.072 peripherals_i/apb_spi_master_i/u_txfifo/U45
0.8483 0.0469 0.004844 0.9 VDD 73.093,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U46
0.8449 0.04812 0.006931 0.9 VDD 86.728,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U47
0.8446 0.04835 0.007037 0.9 VDD 85.873,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U48
0.8494 0.04584 0.004781 0.9 VDD 73.093,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U49
0.8455 0.04757 0.006973 0.9 VDD 86.413,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U52
0.8492 0.0457 0.00507 0.9 VDD 73.183,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U53
0.8477 0.04784 0.004476 0.9 VDD 73.093,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U56
0.8481 0.04663 0.005235 0.9 VDD 72.598,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U57
0.8453 0.0477 0.006954 0.9 VDD 88.168,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U58
0.8458 0.04645 0.007717 0.9 VDD 89.428,218.832 peripherals_i/apb_spi_master_i/u_txfifo/U59
0.8469 0.04691 0.006192 0.9 VDD 89.293,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U63
0.8464 0.04697 0.006613 0.9 VDD 89.023,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U64
0.8463 0.04734 0.006413 0.9 VDD 87.448,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U65
0.8464 0.04722 0.006355 0.9 VDD 87.943,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U66
0.8468 0.04681 0.006355 0.9 VDD 87.943,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U67
0.8472 0.04658 0.006263 0.9 VDD 88.708,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U68
0.8466 0.04708 0.00628 0.9 VDD 88.573,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U69
0.8474 0.04639 0.006186 0.9 VDD 89.338,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U70
0.8473 0.04647 0.00622 0.9 VDD 89.068,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U71
0.848 0.046 0.006027 0.9 VDD 90.598,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U72
0.8461 0.05023 0.003682 0.9 VDD 68.053,202.128 peripherals_i/apb_spi_master_i/u_txfifo/U73
0.8463 0.04931 0.004382 0.9 VDD 67.153,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U74
0.8475 0.05001 0.002515 0.9 VDD 70.393,200.400 peripherals_i/apb_spi_master_i/u_txfifo/U75
0.8463 0.04953 0.004161 0.9 VDD 69.943,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U76
0.8457 0.04989 0.004389 0.9 VDD 68.188,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U77
0.8458 0.05056 0.003598 0.9 VDD 64.903,202.128 peripherals_i/apb_spi_master_i/u_txfifo/U78
0.8449 0.04945 0.005645 0.9 VDD 64.543,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U79
0.8469 0.05039 0.002713 0.9 VDD 67.603,200.400 peripherals_i/apb_spi_master_i/u_txfifo/U80
0.8456 0.04999 0.004414 0.9 VDD 67.423,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U81
0.8454 0.05015 0.004476 0.9 VDD 65.848,203.280 peripherals_i/apb_spi_master_i/u_txfifo/U82
0.8467 0.04979 0.003471 0.9 VDD 69.853,202.128 peripherals_i/apb_spi_master_i/u_txfifo/U83
0.8467 0.04904 0.004278 0.9 VDD 68.863,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U84
0.8471 0.05022 0.002642 0.9 VDD 69.043,200.400 peripherals_i/apb_spi_master_i/u_txfifo/U85
0.8461 0.04964 0.004232 0.9 VDD 69.403,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U86
0.8459 0.04976 0.004308 0.9 VDD 68.818,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U87
0.8472 0.0467 0.006084 0.9 VDD 90.148,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U88
0.8431 0.05181 0.005096 0.9 VDD 88.033,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U89
0.8425 0.0514 0.006076 0.9 VDD 85.603,206.736 peripherals_i/apb_spi_master_i/u_txfifo/U90
0.8413 0.05317 0.00552 0.9 VDD 85.243,201.552 peripherals_i/apb_spi_master_i/u_txfifo/U91
0.8424 0.05245 0.005178 0.9 VDD 85.963,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U92
0.8421 0.05266 0.005215 0.9 VDD 85.108,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U93
0.8467 0.05046 0.002836 0.9 VDD 73.093,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U94
0.8462 0.04993 0.003832 0.9 VDD 73.453,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U95
0.8467 0.05171 0.00157 0.9 VDD 73.993,199.248 peripherals_i/apb_spi_master_i/u_txfifo/U96
0.8465 0.05034 0.003178 0.9 VDD 73.003,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U97
0.8466 0.05051 0.002926 0.9 VDD 73.588,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U98
0.8468 0.04676 0.006459 0.9 VDD 67.603,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U99
0.8481 0.04596 0.005934 0.9 VDD 66.073,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U100
0.8489 0.04541 0.005645 0.9 VDD 69.223,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U101
0.8455 0.04746 0.006995 0.9 VDD 68.413,211.920 peripherals_i/apb_spi_master_i/u_txfifo/U102
0.8487 0.04553 0.005745 0.9 VDD 68.638,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U103
0.848 0.04605 0.005969 0.9 VDD 70.213,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U104
0.8485 0.04566 0.005806 0.9 VDD 67.963,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U105
0.8494 0.04512 0.005522 0.9 VDD 69.943,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U106
0.8479 0.04695 0.005191 0.9 VDD 70.213,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U107
0.8487 0.04528 0.00606 0.9 VDD 69.808,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U108
0.8447 0.0481 0.007207 0.9 VDD 64.723,211.920 peripherals_i/apb_spi_master_i/u_txfifo/U109
0.8479 0.04615 0.005947 0.9 VDD 63.643,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U110
0.848 0.04611 0.005881 0.9 VDD 66.883,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U111
0.8452 0.04768 0.007128 0.9 VDD 67.603,211.920 peripherals_i/apb_spi_master_i/u_txfifo/U112
0.848 0.04604 0.005984 0.9 VDD 65.308,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U113
0.8465 0.04697 0.006529 0.9 VDD 66.433,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U114
0.8479 0.04613 0.005976 0.9 VDD 64.453,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U115
0.8484 0.04579 0.00585 0.9 VDD 67.333,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U116
0.8468 0.04765 0.005542 0.9 VDD 67.693,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U117
0.8482 0.0459 0.00589 0.9 VDD 66.748,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U118
0.8438 0.05228 0.003944 0.9 VDD 78.133,202.128 peripherals_i/apb_spi_master_i/u_txfifo/U119
0.8436 0.05214 0.004247 0.9 VDD 78.313,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U120
0.8439 0.05301 0.003069 0.9 VDD 78.673,200.400 peripherals_i/apb_spi_master_i/u_txfifo/U121
0.8435 0.05247 0.004041 0.9 VDD 78.583,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U122
0.8441 0.05221 0.003689 0.9 VDD 77.638,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U123
0.8482 0.04765 0.004179 0.9 VDD 74.623,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U124
0.8494 0.04631 0.004265 0.9 VDD 74.713,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U125
0.849 0.04649 0.004484 0.9 VDD 75.163,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U126
0.8475 0.04868 0.003849 0.9 VDD 74.803,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U127
0.8495 0.04635 0.004128 0.9 VDD 74.848,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U128
0.8429 0.04942 0.007658 0.9 VDD 85.693,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U129
0.8461 0.04753 0.006345 0.9 VDD 81.553,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U130
0.845 0.04753 0.007483 0.9 VDD 82.543,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U131
0.8445 0.04887 0.006635 0.9 VDD 83.803,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U132
0.846 0.04753 0.006448 0.9 VDD 82.228,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U133
0.8453 0.05032 0.00441 0.9 VDD 67.603,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U134
0.8453 0.05034 0.004387 0.9 VDD 66.163,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U135
0.8469 0.05043 0.002687 0.9 VDD 66.613,200.400 peripherals_i/apb_spi_master_i/u_txfifo/U136
0.8454 0.05013 0.004433 0.9 VDD 65.983,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U137
0.8455 0.05008 0.004437 0.9 VDD 66.568,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U138
0.8435 0.0526 0.003869 0.9 VDD 80.023,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U139
0.843 0.05245 0.004576 0.9 VDD 79.483,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U140
0.8429 0.05343 0.003678 0.9 VDD 80.563,200.976 peripherals_i/apb_spi_master_i/u_txfifo/U141
0.8427 0.05268 0.004587 0.9 VDD 80.293,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U142
0.8431 0.05259 0.004315 0.9 VDD 79.438,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U143
0.843 0.0527 0.004263 0.9 VDD 83.173,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U144
0.842 0.05287 0.005167 0.9 VDD 83.893,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U145
0.8424 0.05343 0.004152 0.9 VDD 82.813,200.976 peripherals_i/apb_spi_master_i/u_txfifo/U146
0.8421 0.05273 0.005209 0.9 VDD 83.083,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U147
0.8421 0.05276 0.0051 0.9 VDD 82.408,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U148
0.8467 0.05121 0.002068 0.9 VDD 74.893,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U149
0.846 0.05081 0.003233 0.9 VDD 75.163,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U150
0.8468 0.05002 0.003198 0.9 VDD 73.633,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U151
0.8463 0.05127 0.002405 0.9 VDD 74.893,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U152
0.8467 0.05065 0.002699 0.9 VDD 74.848,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U153
0.8426 0.04984 0.007521 0.9 VDD 82.813,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U154
0.8448 0.04802 0.007151 0.9 VDD 83.353,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U155
0.8458 0.04769 0.006561 0.9 VDD 85.873,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U156
0.8442 0.04869 0.007144 0.9 VDD 84.523,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U157
0.8449 0.04753 0.007577 0.9 VDD 83.128,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U158
0.8445 0.04878 0.006712 0.9 VDD 64.723,210.192 peripherals_i/apb_spi_master_i/u_txfifo/U159
0.8465 0.04714 0.006347 0.9 VDD 63.643,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U160
0.8449 0.04847 0.00665 0.9 VDD 68.053,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U161
0.8457 0.04869 0.005641 0.9 VDD 66.163,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U162
0.8456 0.04875 0.005625 0.9 VDD 65.308,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U163
0.8453 0.05036 0.004345 0.9 VDD 64.813,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U164
0.845 0.04945 0.005513 0.9 VDD 63.733,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U165
0.8466 0.04833 0.005089 0.9 VDD 69.583,208.464 peripherals_i/apb_spi_master_i/u_txfifo/U166
0.8472 0.04871 0.00408 0.9 VDD 70.393,205.584 peripherals_i/apb_spi_master_i/u_txfifo/U167
0.8458 0.04888 0.005347 0.9 VDD 69.628,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U168
0.8441 0.05186 0.00401 0.9 VDD 87.763,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U169
0.842 0.0528 0.005199 0.9 VDD 84.433,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U170
0.8424 0.0533 0.004328 0.9 VDD 84.253,200.976 peripherals_i/apb_spi_master_i/u_txfifo/U171
0.842 0.05261 0.005363 0.9 VDD 84.433,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U172
0.8431 0.05262 0.004276 0.9 VDD 84.388,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U173
0.8456 0.04888 0.005546 0.9 VDD 88.303,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U174
0.8448 0.04916 0.006018 0.9 VDD 84.973,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U175
0.8447 0.04903 0.006228 0.9 VDD 87.223,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U176
0.8432 0.05098 0.005794 0.9 VDD 87.043,210.192 peripherals_i/apb_spi_master_i/u_txfifo/U177
0.8414 0.05146 0.007111 0.9 VDD 85.648,210.768 peripherals_i/apb_spi_master_i/u_txfifo/U178
0.8469 0.04968 0.003426 0.9 VDD 71.473,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U179
0.8465 0.04858 0.004897 0.9 VDD 71.023,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U180
0.8472 0.05043 0.002368 0.9 VDD 72.103,199.824 peripherals_i/apb_spi_master_i/u_txfifo/U181
0.8466 0.05003 0.00341 0.9 VDD 72.463,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U182
0.8468 0.04997 0.003214 0.9 VDD 72.058,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U183
0.845 0.04925 0.00575 0.9 VDD 77.683,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U184
0.8482 0.04678 0.005067 0.9 VDD 76.333,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U185
0.8461 0.04825 0.005643 0.9 VDD 77.143,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U186
0.8455 0.04908 0.005446 0.9 VDD 77.053,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U187
0.8482 0.04687 0.004928 0.9 VDD 76.648,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U188
0.8432 0.05271 0.004134 0.9 VDD 81.553,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U189
0.8422 0.05296 0.004877 0.9 VDD 81.103,205.008 peripherals_i/apb_spi_master_i/u_txfifo/U190
0.8426 0.05346 0.003939 0.9 VDD 81.733,200.976 peripherals_i/apb_spi_master_i/u_txfifo/U191
0.8423 0.05277 0.004974 0.9 VDD 81.823,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U192
0.8424 0.05275 0.004828 0.9 VDD 81.148,203.856 peripherals_i/apb_spi_master_i/u_txfifo/U193
0.8433 0.05058 0.006134 0.9 VDD 88.303,207.312 peripherals_i/apb_spi_master_i/u_txfifo/U194
0.8448 0.04918 0.006067 0.9 VDD 84.433,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U195
0.8432 0.05251 0.004254 0.9 VDD 85.153,203.280 peripherals_i/apb_spi_master_i/u_txfifo/U196
0.8421 0.05134 0.006532 0.9 VDD 85.963,207.888 peripherals_i/apb_spi_master_i/u_txfifo/U197
0.8427 0.05128 0.006062 0.9 VDD 86.188,206.736 peripherals_i/apb_spi_master_i/u_txfifo/U198
0.8454 0.05185 0.002803 0.9 VDD 76.603,202.704 peripherals_i/apb_spi_master_i/u_txfifo/U199
0.8452 0.05096 0.003852 0.9 VDD 76.243,206.736 peripherals_i/apb_spi_master_i/u_txfifo/U200
0.8462 0.05209 0.001749 0.9 VDD 75.973,199.824 peripherals_i/apb_spi_master_i/u_txfifo/U201
0.8451 0.05173 0.003138 0.9 VDD 76.333,204.432 peripherals_i/apb_spi_master_i/u_txfifo/U202
0.8451 0.0512 0.003672 0.9 VDD 75.928,206.160 peripherals_i/apb_spi_master_i/u_txfifo/U203
0.8479 0.04655 0.005548 0.9 VDD 71.473,213.072 peripherals_i/apb_spi_master_i/u_txfifo/U204
0.8492 0.04531 0.005526 0.9 VDD 71.743,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U205
0.85 0.04472 0.005296 0.9 VDD 71.203,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U206
0.8482 0.04679 0.004985 0.9 VDD 71.293,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U207
0.849 0.04512 0.005867 0.9 VDD 70.618,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U208
0.8435 0.04973 0.006803 0.9 VDD 80.113,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U209
0.8458 0.04765 0.006581 0.9 VDD 79.843,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U210
0.8456 0.04753 0.006835 0.9 VDD 80.113,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U211
0.8442 0.04924 0.006541 0.9 VDD 81.013,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U212
0.846 0.04779 0.00617 0.9 VDD 80.608,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U213
0.8441 0.04955 0.006391 0.9 VDD 79.033,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U214
0.8467 0.04751 0.005795 0.9 VDD 79.123,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U215
0.8463 0.04739 0.006318 0.9 VDD 78.673,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U216
0.8452 0.04896 0.005816 0.9 VDD 78.313,213.648 peripherals_i/apb_spi_master_i/u_txfifo/U217
0.8472 0.04731 0.005519 0.9 VDD 78.178,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U218
0.846 0.04889 0.005117 0.9 VDD 64.543,208.464 peripherals_i/apb_spi_master_i/u_txfifo/U219
0.8465 0.04807 0.005441 0.9 VDD 63.103,211.344 peripherals_i/apb_spi_master_i/u_txfifo/U220
0.8461 0.04864 0.005247 0.9 VDD 68.053,208.464 peripherals_i/apb_spi_master_i/u_txfifo/U221
0.846 0.04875 0.005262 0.9 VDD 66.433,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U222
0.846 0.04885 0.005187 0.9 VDD 65.308,209.040 peripherals_i/apb_spi_master_i/u_txfifo/U223
0.8439 0.04869 0.007422 0.9 VDD 88.213,212.496 peripherals_i/apb_spi_master_i/u_txfifo/U224
0.846 0.04746 0.006575 0.9 VDD 84.973,215.952 peripherals_i/apb_spi_master_i/u_txfifo/U225
0.8459 0.04757 0.006534 0.9 VDD 86.413,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U226
0.8445 0.04846 0.007085 0.9 VDD 85.423,214.224 peripherals_i/apb_spi_master_i/u_txfifo/U227
0.8456 0.04781 0.00657 0.9 VDD 85.288,215.376 peripherals_i/apb_spi_master_i/u_txfifo/U228
0.8462 0.0469 0.006885 0.9 VDD 89.788,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U231
0.8465 0.04646 0.007049 0.9 VDD 89.113,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U233
0.846 0.04703 0.006951 0.9 VDD 89.518,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U234
0.8465 0.04692 0.006608 0.9 VDD 89.743,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U235
0.8457 0.04691 0.007404 0.9 VDD 87.628,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U236
0.8461 0.04666 0.007211 0.9 VDD 88.438,216.528 peripherals_i/apb_spi_master_i/u_txfifo/U237
0.8453 0.0475 0.007179 0.9 VDD 88.573,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U238
0.8468 0.04654 0.006709 0.9 VDD 90.508,217.104 peripherals_i/apb_spi_master_i/u_txfifo/U239
0.8457 0.04744 0.006836 0.9 VDD 88.708,217.680 peripherals_i/apb_spi_master_i/u_txfifo/U240
0.847 0.04638 0.006648 0.9 VDD 89.563,218.256 peripherals_i/apb_spi_master_i/u_txfifo/U242
0.8462 0.0471 0.006689 0.9 VDD 88.483,214.800 peripherals_i/apb_spi_master_i/u_txfifo/U244
0.8458 0.04879 0.005456 0.9 VDD 88.753,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U245
0.8461 0.0486 0.005303 0.9 VDD 89.518,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U246
0.8464 0.04845 0.005173 0.9 VDD 90.148,209.616 peripherals_i/apb_spi_master_i/u_txfifo/U247
0.8579 0.03656 0.005586 0.9 VDD 103.378,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC222_n168
0.8569 0.0381 0.004994 0.9 VDD 102.028,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC220_n165
0.8577 0.03688 0.005436 0.9 VDD 103.918,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC75_n1
0.8566 0.03811 0.005273 0.9 VDD 102.073,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/FE_OFC74_n1
0.8522 0.04185 0.00596 0.9 VDD 92.038,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC4_spi_status_19
0.8521 0.04261 0.005256 0.9 VDD 91.138,222.864 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC3_spi_status_17
0.8521 0.0426 0.005272 0.9 VDD 91.048,222.288 peripherals_i/apb_spi_master_i/u_rxfifo/FE_DBTC2_spi_status_16
0.8527 0.0415 0.005785 0.9 VDD 94.153,224.592 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_elements_reg/latch
0.8596 0.03458 0.005786 0.9 VDD 101.983,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_buffer_reg[0]/latch
0.8585 0.03702 0.004434 0.9 VDD 98.923,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_in_reg/latch
0.8583 0.03736 0.004297 0.9 VDD 101.893,233.232 peripherals_i/apb_spi_master_i/u_rxfifo/clk_gate_pointer_out_reg/latch
0.853 0.04115 0.005865 0.9 VDD 94.873,224.016 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[0]
0.8531 0.04115 0.005789 0.9 VDD 92.803,226.320 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[3]
0.8506 0.0426 0.006793 0.9 VDD 91.273,224.016 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[4]
0.8529 0.04126 0.005836 0.9 VDD 94.963,223.440 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[2]
0.8507 0.04252 0.006756 0.9 VDD 91.453,223.440 peripherals_i/apb_spi_master_i/u_rxfifo/elements_reg[1]
0.8585 0.03701 0.004512 0.9 VDD 98.833,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[0]
0.8583 0.03734 0.004309 0.9 VDD 100.993,233.808 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[1]
0.8585 0.03712 0.004345 0.9 VDD 101.443,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_in_reg[2]
0.856 0.03766 0.006373 0.9 VDD 90.013,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][31]
0.8574 0.0364 0.006214 0.9 VDD 95.233,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][30]
0.8615 0.03156 0.006921 0.9 VDD 91.633,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][29]
0.8633 0.03101 0.005649 0.9 VDD 105.403,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][28]
0.857 0.03652 0.006501 0.9 VDD 105.223,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][27]
0.8631 0.03222 0.004714 0.9 VDD 104.503,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][26]
0.8641 0.03101 0.00492 0.9 VDD 105.403,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][25]
0.8587 0.03683 0.004457 0.9 VDD 107.293,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][24]
0.865 0.03079 0.004248 0.9 VDD 97.573,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][23]
0.8635 0.03003 0.006507 0.9 VDD 91.543,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][22]
0.8674 0.02731 0.005324 0.9 VDD 91.453,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][21]
0.8661 0.02873 0.005186 0.9 VDD 105.583,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][20]
0.8625 0.03195 0.005505 0.9 VDD 105.403,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][19]
0.8575 0.03672 0.005815 0.9 VDD 107.023,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][18]
0.8662 0.02864 0.005205 0.9 VDD 105.673,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][17]
0.8554 0.03864 0.005918 0.9 VDD 104.953,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][16]
0.8634 0.03205 0.00455 0.9 VDD 101.983,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][15]
0.8573 0.03781 0.004926 0.9 VDD 100.813,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][14]
0.862 0.03167 0.006293 0.9 VDD 91.543,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][13]
0.8613 0.03164 0.007032 0.9 VDD 91.363,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][12]
0.8644 0.03124 0.004359 0.9 VDD 98.833,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][11]
0.8582 0.03646 0.005336 0.9 VDD 97.753,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][10]
0.8621 0.03118 0.006676 0.9 VDD 93.253,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][9]
0.8581 0.03649 0.005374 0.9 VDD 101.443,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][8]
0.8559 0.03756 0.006513 0.9 VDD 105.313,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][7]
0.8566 0.03734 0.006025 0.9 VDD 103.243,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][6]
0.8633 0.03194 0.004735 0.9 VDD 102.793,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][5]
0.8555 0.03754 0.006992 0.9 VDD 90.733,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][4]
0.8562 0.03706 0.006772 0.9 VDD 92.983,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][3]
0.8658 0.02891 0.005336 0.9 VDD 91.363,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][2]
0.8575 0.0348 0.00774 0.9 VDD 91.453,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][1]
0.8585 0.03315 0.008364 0.9 VDD 91.543,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[2][0]
0.8577 0.03601 0.006319 0.9 VDD 91.543,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][31]
0.8588 0.03619 0.005025 0.9 VDD 96.493,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][30]
0.8614 0.03161 0.00697 0.9 VDD 91.723,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][29]
0.8631 0.03134 0.005542 0.9 VDD 105.583,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][28]
0.8576 0.03656 0.005856 0.9 VDD 104.593,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][27]
0.8623 0.03225 0.005406 0.9 VDD 104.953,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][26]
0.865 0.03 0.004965 0.9 VDD 105.673,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][25]
0.8586 0.03689 0.004462 0.9 VDD 105.133,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][24]
0.8655 0.03002 0.004458 0.9 VDD 96.853,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][23]
0.8631 0.03004 0.006881 0.9 VDD 91.813,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][22]
0.8647 0.02922 0.006118 0.9 VDD 91.633,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][21]
0.8658 0.02954 0.004667 0.9 VDD 105.493,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][20]
0.8632 0.03195 0.004868 0.9 VDD 105.403,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][19]
0.8575 0.03689 0.005649 0.9 VDD 105.133,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][18]
0.8663 0.02871 0.004975 0.9 VDD 105.403,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][17]
0.8558 0.03862 0.005599 0.9 VDD 104.773,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][16]
0.8627 0.03291 0.004419 0.9 VDD 101.623,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][15]
0.8575 0.03781 0.00469 0.9 VDD 100.813,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][14]
0.8635 0.03094 0.005565 0.9 VDD 91.453,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][13]
0.8627 0.0317 0.005635 0.9 VDD 90.913,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][12]
0.8636 0.03199 0.004359 0.9 VDD 98.833,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][11]
0.8589 0.03656 0.004583 0.9 VDD 98.563,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][10]
0.8643 0.03068 0.004972 0.9 VDD 94.693,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][9]
0.8577 0.03718 0.005158 0.9 VDD 102.523,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][8]
0.8575 0.03585 0.006674 0.9 VDD 105.313,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][7]
0.857 0.03749 0.005542 0.9 VDD 104.413,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][6]
0.8631 0.03217 0.004697 0.9 VDD 102.703,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][5]
0.8556 0.03742 0.006976 0.9 VDD 91.093,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][4]
0.8561 0.03703 0.006826 0.9 VDD 92.623,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][3]
0.8651 0.02891 0.005951 0.9 VDD 91.363,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][2]
0.8582 0.03398 0.007783 0.9 VDD 90.823,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][1]
0.86 0.03321 0.006785 0.9 VDD 91.273,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[0][0]
0.8569 0.03628 0.0068 0.9 VDD 88.573,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][31]
0.8589 0.03425 0.006821 0.9 VDD 95.233,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][30]
0.8599 0.03244 0.007624 0.9 VDD 87.583,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][29]
0.8627 0.03109 0.006241 0.9 VDD 109.633,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][28]
0.8569 0.03609 0.007043 0.9 VDD 107.293,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][27]
0.862 0.03196 0.006045 0.9 VDD 109.543,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][26]
0.8629 0.03086 0.006246 0.9 VDD 109.543,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][25]
0.8557 0.03855 0.005779 0.9 VDD 109.543,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][24]
0.8611 0.03238 0.006473 0.9 VDD 96.133,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][23]
0.8627 0.03079 0.006489 0.9 VDD 87.133,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][22]
0.8632 0.03019 0.006637 0.9 VDD 87.043,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][21]
0.8661 0.0285 0.005409 0.9 VDD 109.813,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][20]
0.8619 0.03208 0.006051 0.9 VDD 109.453,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][19]
0.8554 0.03858 0.00602 0.9 VDD 109.363,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][18]
0.8665 0.02816 0.00539 0.9 VDD 109.993,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][17]
0.8552 0.03872 0.006079 0.9 VDD 107.203,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][16]
0.8584 0.03421 0.007414 0.9 VDD 106.663,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][15]
0.8596 0.03529 0.005093 0.9 VDD 98.743,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][14]
0.8612 0.03242 0.006401 0.9 VDD 88.033,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][13]
0.8587 0.03442 0.006908 0.9 VDD 87.853,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][12]
0.8611 0.0339 0.005022 0.9 VDD 98.833,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][11]
0.8599 0.03442 0.005715 0.9 VDD 97.393,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][10]
0.8597 0.03251 0.007778 0.9 VDD 93.793,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][9]
0.8569 0.03707 0.006009 0.9 VDD 103.333,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][8]
0.8556 0.03736 0.007059 0.9 VDD 107.473,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][7]
0.8559 0.0374 0.006674 0.9 VDD 105.313,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][6]
0.8602 0.03363 0.006203 0.9 VDD 106.573,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][5]
0.8567 0.03644 0.006888 0.9 VDD 90.373,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][4]
0.8562 0.03629 0.00752 0.9 VDD 91.453,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][3]
0.8648 0.02922 0.005991 0.9 VDD 87.043,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][2]
0.8572 0.03593 0.006851 0.9 VDD 87.583,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][1]
0.858 0.03428 0.007677 0.9 VDD 87.763,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[4][0]
0.8578 0.03511 0.007077 0.9 VDD 93.613,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][31]
0.8589 0.03518 0.005913 0.9 VDD 96.403,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][30]
0.8627 0.03075 0.006541 0.9 VDD 93.343,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][29]
0.8635 0.03164 0.004906 0.9 VDD 111.703,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][28]
0.8598 0.03404 0.006173 0.9 VDD 111.433,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][27]
0.8598 0.03422 0.005948 0.9 VDD 111.523,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][26]
0.8646 0.03043 0.004991 0.9 VDD 111.703,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][25]
0.8584 0.03561 0.005992 0.9 VDD 111.523,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][24]
0.8634 0.03159 0.005039 0.9 VDD 97.843,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][23]
0.8641 0.0297 0.00618 0.9 VDD 93.163,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][22]
0.8647 0.02949 0.005777 0.9 VDD 93.163,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][21]
0.8637 0.0304 0.005874 0.9 VDD 111.793,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][20]
0.863 0.03149 0.005513 0.9 VDD 111.613,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][19]
0.8583 0.03551 0.006145 0.9 VDD 111.613,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][18]
0.8661 0.02879 0.005081 0.9 VDD 111.703,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][17]
0.8575 0.03656 0.005978 0.9 VDD 111.613,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][16]
0.8591 0.03411 0.006765 0.9 VDD 104.143,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][15]
0.8582 0.0367 0.005083 0.9 VDD 100.813,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][14]
0.8634 0.0307 0.005865 0.9 VDD 93.883,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][13]
0.8599 0.03317 0.006955 0.9 VDD 91.993,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][12]
0.8629 0.0327 0.004425 0.9 VDD 100.813,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][11]
0.8589 0.03582 0.005246 0.9 VDD 98.293,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][10]
0.8615 0.0319 0.006549 0.9 VDD 94.153,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][9]
0.8601 0.03414 0.005758 0.9 VDD 104.413,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][8]
0.8585 0.03437 0.007161 0.9 VDD 111.163,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][7]
0.8574 0.03504 0.007527 0.9 VDD 108.823,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][6]
0.8588 0.03492 0.006301 0.9 VDD 109.363,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][5]
0.8569 0.03581 0.007248 0.9 VDD 93.433,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][4]
0.8574 0.03584 0.006765 0.9 VDD 92.713,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][3]
0.8657 0.02864 0.005694 0.9 VDD 93.433,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][2]
0.8587 0.03394 0.007408 0.9 VDD 93.433,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][1]
0.8611 0.03241 0.006508 0.9 VDD 94.063,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[6][0]
0.8555 0.03669 0.007821 0.9 VDD 88.573,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][31]
0.8597 0.03312 0.007165 0.9 VDD 95.053,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][30]
0.8605 0.03233 0.007168 0.9 VDD 89.563,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][29]
0.8624 0.03144 0.006164 0.9 VDD 107.473,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][28]
0.859 0.0351 0.005907 0.9 VDD 109.363,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][27]
0.861 0.03362 0.005413 0.9 VDD 106.033,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][26]
0.8628 0.03105 0.006164 0.9 VDD 107.473,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][25]
0.8568 0.03637 0.006827 0.9 VDD 111.343,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][24]
0.8623 0.03094 0.00673 0.9 VDD 96.043,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][23]
0.8627 0.03053 0.006721 0.9 VDD 89.293,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][22]
0.8637 0.02984 0.006506 0.9 VDD 89.293,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][21]
0.8678 0.02864 0.003519 0.9 VDD 107.653,258.000 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][20]
0.8629 0.03201 0.005106 0.9 VDD 107.473,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][19]
0.8572 0.03641 0.006351 0.9 VDD 111.253,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][18]
0.866 0.02863 0.005416 0.9 VDD 107.743,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][17]
0.8596 0.03406 0.006335 0.9 VDD 111.343,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][16]
0.861 0.03372 0.005261 0.9 VDD 102.433,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][15]
0.8611 0.03355 0.005307 0.9 VDD 98.743,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][14]
0.8623 0.03188 0.005784 0.9 VDD 89.023,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][13]
0.8584 0.03405 0.007546 0.9 VDD 89.743,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][12]
0.8625 0.03222 0.005321 0.9 VDD 97.843,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][11]
0.8608 0.03301 0.006139 0.9 VDD 96.853,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][10]
0.8595 0.03326 0.007196 0.9 VDD 91.813,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][9]
0.8591 0.03529 0.005643 0.9 VDD 102.883,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][8]
0.8585 0.03557 0.005962 0.9 VDD 107.113,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][7]
0.8588 0.0355 0.005679 0.9 VDD 103.963,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][6]
0.8609 0.03343 0.005637 0.9 VDD 104.143,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][5]
0.8584 0.03379 0.007793 0.9 VDD 92.443,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][4]
0.8558 0.03634 0.007906 0.9 VDD 90.553,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][3]
0.8672 0.02744 0.005394 0.9 VDD 89.023,257.424 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][2]
0.8581 0.03412 0.007833 0.9 VDD 88.663,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][1]
0.8577 0.03382 0.008491 0.9 VDD 89.743,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[3][0]
0.856 0.03652 0.007506 0.9 VDD 88.573,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][31]
0.8584 0.03491 0.006731 0.9 VDD 95.503,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][30]
0.8599 0.03287 0.007197 0.9 VDD 87.493,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][29]
0.8622 0.03185 0.005929 0.9 VDD 109.543,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][28]
0.8579 0.0361 0.006041 0.9 VDD 107.743,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][27]
0.8602 0.03344 0.006352 0.9 VDD 108.553,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][26]
0.8648 0.02999 0.005184 0.9 VDD 109.813,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][25]
0.8566 0.0373 0.006111 0.9 VDD 109.183,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][24]
0.8617 0.03238 0.005952 0.9 VDD 96.133,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][23]
0.8621 0.03072 0.00718 0.9 VDD 87.313,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][22]
0.8626 0.03079 0.006633 0.9 VDD 86.953,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][21]
0.8649 0.03001 0.005096 0.9 VDD 109.633,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][20]
0.863 0.03185 0.00512 0.9 VDD 109.543,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][19]
0.8563 0.0372 0.00646 0.9 VDD 109.633,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][18]
0.8654 0.02924 0.00538 0.9 VDD 109.723,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][17]
0.8559 0.03752 0.006597 0.9 VDD 107.383,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][16]
0.8582 0.03499 0.006797 0.9 VDD 104.233,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][15]
0.8589 0.03595 0.005113 0.9 VDD 98.833,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][14]
0.8628 0.03144 0.005763 0.9 VDD 87.943,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][13]
0.8579 0.03442 0.00768 0.9 VDD 87.853,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][12]
0.8607 0.03468 0.004658 0.9 VDD 100.813,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][11]
0.8596 0.03434 0.006027 0.9 VDD 97.123,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][10]
0.86 0.03223 0.007778 0.9 VDD 93.793,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][9]
0.8574 0.03691 0.005728 0.9 VDD 102.793,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][8]
0.8561 0.0374 0.006457 0.9 VDD 107.023,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][7]
0.8565 0.03734 0.006161 0.9 VDD 104.683,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][6]
0.8585 0.0352 0.006312 0.9 VDD 107.383,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][5]
0.8571 0.03533 0.007583 0.9 VDD 89.833,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][4]
0.8573 0.03523 0.007507 0.9 VDD 91.003,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][3]
0.8638 0.0302 0.005978 0.9 VDD 86.953,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][2]
0.8563 0.036 0.007656 0.9 VDD 87.043,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][1]
0.8573 0.03427 0.0084 0.9 VDD 87.853,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[1][0]
0.8582 0.03475 0.007101 0.9 VDD 93.523,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][31]
0.8585 0.03576 0.005698 0.9 VDD 96.133,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][30]
0.8633 0.03043 0.006304 0.9 VDD 93.883,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][29]
0.863 0.03122 0.005801 0.9 VDD 111.703,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][28]
0.8605 0.03376 0.005773 0.9 VDD 110.443,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][27]
0.8618 0.03266 0.005526 0.9 VDD 111.523,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][26]
0.8655 0.02946 0.005061 0.9 VDD 111.883,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][25]
0.8565 0.03797 0.00553 0.9 VDD 111.703,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][24]
0.8635 0.03108 0.005386 0.9 VDD 96.853,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][23]
0.8643 0.02944 0.006304 0.9 VDD 93.883,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][22]
0.8649 0.02914 0.005932 0.9 VDD 93.973,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][21]
0.8637 0.03054 0.005801 0.9 VDD 111.703,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][20]
0.8626 0.03166 0.005717 0.9 VDD 111.613,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][19]
0.8563 0.03797 0.005719 0.9 VDD 111.703,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][18]
0.8668 0.02809 0.005141 0.9 VDD 111.793,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][17]
0.8576 0.03558 0.006771 0.9 VDD 111.613,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][16]
0.8574 0.03521 0.007428 0.9 VDD 106.753,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][15]
0.8587 0.03641 0.004926 0.9 VDD 100.813,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][14]
0.863 0.03066 0.006308 0.9 VDD 93.973,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][13]
0.8633 0.0306 0.006069 0.9 VDD 93.073,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][12]
0.8627 0.0328 0.004534 0.9 VDD 98.833,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][11]
0.8581 0.03682 0.005075 0.9 VDD 98.293,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][10]
0.8637 0.03036 0.005954 0.9 VDD 95.503,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][9]
0.8582 0.03558 0.006262 0.9 VDD 104.773,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][8]
0.8591 0.03366 0.007247 0.9 VDD 110.803,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][7]
0.8584 0.03407 0.007534 0.9 VDD 108.643,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][6]
0.8611 0.03326 0.005612 0.9 VDD 109.453,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][5]
0.8576 0.03578 0.006642 0.9 VDD 93.523,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][4]
0.8573 0.03659 0.006104 0.9 VDD 93.973,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][3]
0.866 0.02824 0.005714 0.9 VDD 93.343,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][2]
0.8593 0.03346 0.007264 0.9 VDD 93.973,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][1]
0.8593 0.03404 0.006645 0.9 VDD 93.253,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[5][0]
0.8559 0.03667 0.00745 0.9 VDD 88.753,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][31]
0.8586 0.03427 0.007165 0.9 VDD 95.053,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][30]
0.8604 0.03218 0.007422 0.9 VDD 89.563,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][29]
0.8627 0.03144 0.005834 0.9 VDD 107.473,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][28]
0.8583 0.03518 0.006565 0.9 VDD 109.093,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][27]
0.8618 0.03224 0.005958 0.9 VDD 107.293,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][26]
0.8647 0.03011 0.005177 0.9 VDD 107.563,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][25]
0.857 0.03597 0.007037 0.9 VDD 109.453,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][24]
0.8618 0.03149 0.006679 0.9 VDD 96.133,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][23]
0.8627 0.03056 0.006719 0.9 VDD 89.113,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][22]
0.8646 0.02929 0.006087 0.9 VDD 89.203,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][21]
0.8651 0.02951 0.005386 0.9 VDD 107.473,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][20]
0.8618 0.03227 0.005971 0.9 VDD 107.383,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][19]
0.8565 0.03702 0.006508 0.9 VDD 109.183,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][18]
0.8659 0.02873 0.005403 0.9 VDD 107.653,256.272 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][17]
0.859 0.03443 0.00662 0.9 VDD 108.283,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][16]
0.8606 0.03453 0.00489 0.9 VDD 101.893,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][15]
0.8594 0.03533 0.005249 0.9 VDD 98.833,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][14]
0.8622 0.03142 0.006419 0.9 VDD 88.303,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][13]
0.8589 0.034 0.007066 0.9 VDD 89.923,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][12]
0.8613 0.0335 0.005237 0.9 VDD 98.023,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][11]
0.8595 0.03421 0.006306 0.9 VDD 96.943,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][10]
0.8585 0.03314 0.008333 0.9 VDD 91.723,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][9]
0.8601 0.03428 0.005669 0.9 VDD 102.613,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][8]
0.8578 0.03558 0.006581 0.9 VDD 107.023,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][7]
0.8592 0.03449 0.006324 0.9 VDD 105.043,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][6]
0.8626 0.03231 0.005076 0.9 VDD 103.963,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][5]
0.8568 0.03546 0.007721 0.9 VDD 92.893,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][4]
0.8562 0.03629 0.007523 0.9 VDD 90.733,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][3]
0.8653 0.02929 0.0054 0.9 VDD 89.113,256.848 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][2]
0.8566 0.03562 0.007814 0.9 VDD 88.933,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][1]
0.8579 0.03362 0.008446 0.9 VDD 88.213,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/buffer_reg[7][0]
0.8585 0.0371 0.004396 0.9 VDD 103.333,234.384 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[0]
0.8581 0.03764 0.004266 0.9 VDD 103.333,232.656 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[1]
0.8584 0.03725 0.004393 0.9 VDD 103.423,233.808 peripherals_i/apb_spi_master_i/u_rxfifo/pointer_out_reg[2]
0.8576 0.0372 0.005149 0.9 VDD 95.098,233.808 peripherals_i/apb_spi_master_i/u_rxfifo/U5
0.8565 0.03815 0.005328 0.9 VDD 102.298,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U6
0.8591 0.03663 0.004268 0.9 VDD 99.598,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U8
0.8586 0.0367 0.004676 0.9 VDD 100.768,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U9
0.8591 0.03668 0.004222 0.9 VDD 100.453,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U11
0.8562 0.03831 0.005522 0.9 VDD 103.108,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U12
0.8589 0.03677 0.004308 0.9 VDD 102.028,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U14
0.858 0.03682 0.005186 0.9 VDD 102.838,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U15
0.8563 0.03837 0.005322 0.9 VDD 103.423,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U17
0.8579 0.03684 0.00527 0.9 VDD 103.198,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U18
0.8588 0.03685 0.004374 0.9 VDD 103.333,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U19
0.8518 0.04186 0.006302 0.9 VDD 93.208,224.016 peripherals_i/apb_spi_master_i/u_rxfifo/U20
0.8509 0.04255 0.0065 0.9 VDD 91.408,224.592 peripherals_i/apb_spi_master_i/u_rxfifo/U21
0.852 0.04201 0.006039 0.9 VDD 91.678,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/U22
0.8579 0.03703 0.005035 0.9 VDD 95.728,233.808 peripherals_i/apb_spi_master_i/u_rxfifo/U24
0.86 0.03516 0.004871 0.9 VDD 101.398,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U26
0.8582 0.03648 0.005285 0.9 VDD 101.713,241.872 peripherals_i/apb_spi_master_i/u_rxfifo/U28
0.8607 0.03408 0.005208 0.9 VDD 101.533,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U30
0.8602 0.03506 0.004731 0.9 VDD 100.858,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U31
0.8581 0.03653 0.00536 0.9 VDD 101.848,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U32
0.86 0.03506 0.004924 0.9 VDD 100.858,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U33
0.8595 0.03523 0.00532 0.9 VDD 101.758,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U34
0.8589 0.03618 0.004963 0.9 VDD 100.948,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U35
0.8597 0.03515 0.005122 0.9 VDD 101.308,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U36
0.8513 0.04217 0.006512 0.9 VDD 92.398,224.016 peripherals_i/apb_spi_master_i/u_rxfifo/U38
0.8577 0.03752 0.004799 0.9 VDD 96.043,232.080 peripherals_i/apb_spi_master_i/u_rxfifo/U42
0.8566 0.03729 0.006089 0.9 VDD 94.783,233.232 peripherals_i/apb_spi_master_i/u_rxfifo/U43
0.8527 0.04224 0.005067 0.9 VDD 92.173,222.288 peripherals_i/apb_spi_master_i/u_rxfifo/U45
0.8525 0.04236 0.005116 0.9 VDD 91.903,222.864 peripherals_i/apb_spi_master_i/u_rxfifo/U46
0.8523 0.04247 0.005198 0.9 VDD 91.453,222.288 peripherals_i/apb_spi_master_i/u_rxfifo/U48
0.8546 0.04037 0.005075 0.9 VDD 95.368,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/U49
0.8537 0.04039 0.005932 0.9 VDD 93.208,227.472 peripherals_i/apb_spi_master_i/u_rxfifo/U50
0.8532 0.04097 0.00582 0.9 VDD 94.018,225.168 peripherals_i/apb_spi_master_i/u_rxfifo/U51
0.8545 0.03988 0.005591 0.9 VDD 94.558,227.472 peripherals_i/apb_spi_master_i/u_rxfifo/U52
0.8535 0.04107 0.005471 0.9 VDD 95.008,224.592 peripherals_i/apb_spi_master_i/u_rxfifo/U55
0.8536 0.04095 0.005439 0.9 VDD 94.063,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/U57
0.8529 0.04141 0.005727 0.9 VDD 93.028,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/U58
0.8525 0.04163 0.005849 0.9 VDD 92.533,225.744 peripherals_i/apb_spi_master_i/u_rxfifo/U59
0.8532 0.04193 0.004892 0.9 VDD 93.118,221.712 peripherals_i/apb_spi_master_i/u_rxfifo/U60
0.8533 0.04188 0.004859 0.9 VDD 93.298,222.288 peripherals_i/apb_spi_master_i/u_rxfifo/U61
0.8518 0.04191 0.006314 0.9 VDD 93.163,223.440 peripherals_i/apb_spi_master_i/u_rxfifo/U62
0.8542 0.04128 0.004559 0.9 VDD 94.918,222.864 peripherals_i/apb_spi_master_i/u_rxfifo/U63
0.8519 0.04181 0.006313 0.9 VDD 92.128,225.168 peripherals_i/apb_spi_master_i/u_rxfifo/U64
0.8514 0.04211 0.006488 0.9 VDD 91.453,225.168 peripherals_i/apb_spi_master_i/u_rxfifo/U66
0.8566 0.03826 0.005186 0.9 VDD 102.838,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U67
0.8581 0.0368 0.005101 0.9 VDD 102.478,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U68
0.8583 0.03576 0.005901 0.9 VDD 96.133,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U69
0.856 0.03838 0.005606 0.9 VDD 103.468,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U70
0.8573 0.03656 0.006093 0.9 VDD 103.513,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U71
0.8585 0.03525 0.006234 0.9 VDD 95.143,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U72
0.8575 0.03655 0.005962 0.9 VDD 103.063,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U75
0.8592 0.03515 0.005646 0.9 VDD 96.313,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U76
0.8596 0.03396 0.006397 0.9 VDD 95.503,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U79
0.8582 0.0354 0.006382 0.9 VDD 94.558,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U80
0.8624 0.03229 0.005282 0.9 VDD 105.223,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U81
0.8623 0.03215 0.00553 0.9 VDD 108.013,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U82
0.8612 0.03279 0.006022 0.9 VDD 111.073,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/U83
0.8623 0.03225 0.005473 0.9 VDD 107.023,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U84
0.8623 0.03227 0.005421 0.9 VDD 106.168,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U85
0.863 0.03134 0.005694 0.9 VDD 105.583,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U86
0.8629 0.03115 0.005917 0.9 VDD 109.273,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U87
0.8637 0.03135 0.004951 0.9 VDD 111.253,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U88
0.8622 0.03196 0.005863 0.9 VDD 108.103,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/U89
0.8622 0.032 0.005786 0.9 VDD 107.158,251.088 peripherals_i/apb_spi_master_i/u_rxfifo/U90
0.8654 0.02995 0.004638 0.9 VDD 105.313,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U91
0.8639 0.0309 0.005183 0.9 VDD 109.093,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U92
0.8655 0.02953 0.005 0.9 VDD 111.613,253.968 peripherals_i/apb_spi_master_i/u_rxfifo/U93
0.8638 0.03098 0.00518 0.9 VDD 108.193,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U94
0.8638 0.03105 0.005153 0.9 VDD 107.338,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U95
0.8635 0.03209 0.004369 0.9 VDD 99.103,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/U96
0.8626 0.03145 0.005976 0.9 VDD 96.043,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/U97
0.8629 0.03195 0.00515 0.9 VDD 97.573,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U98
0.8632 0.03099 0.005816 0.9 VDD 95.953,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U99
0.8636 0.03063 0.005798 0.9 VDD 95.998,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/U100
0.8588 0.03672 0.004458 0.9 VDD 107.023,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U101
0.8581 0.03586 0.006008 0.9 VDD 109.453,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U102
0.8587 0.03557 0.005777 0.9 VDD 111.253,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U103
0.8579 0.03597 0.006098 0.9 VDD 109.453,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U104
0.8579 0.03632 0.005786 0.9 VDD 109.138,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U105
0.857 0.03613 0.006879 0.9 VDD 90.193,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U106
0.8567 0.03651 0.006818 0.9 VDD 88.933,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/U107
0.8579 0.03483 0.007298 0.9 VDD 93.073,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U108
0.8572 0.03533 0.00745 0.9 VDD 88.753,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U109
0.8567 0.03651 0.006767 0.9 VDD 88.348,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/U110
0.8576 0.03638 0.006002 0.9 VDD 106.123,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U111
0.8565 0.03752 0.005961 0.9 VDD 107.203,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/U112
0.86 0.03438 0.005613 0.9 VDD 111.163,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/U113
0.8593 0.03424 0.006445 0.9 VDD 109.813,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U114
0.8566 0.03754 0.005835 0.9 VDD 106.348,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/U115
0.8612 0.0317 0.007065 0.9 VDD 91.273,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U116
0.8596 0.03278 0.007596 0.9 VDD 87.853,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U117
0.8645 0.02969 0.005838 0.9 VDD 94.963,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U118
0.8602 0.03238 0.007441 0.9 VDD 89.383,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U119
0.8606 0.03208 0.007282 0.9 VDD 90.238,251.664 peripherals_i/apb_spi_master_i/u_rxfifo/U120
0.858 0.03518 0.006804 0.9 VDD 90.283,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/U121
0.8581 0.03345 0.008484 0.9 VDD 89.473,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U122
0.8606 0.0331 0.006315 0.9 VDD 94.783,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/U123
0.8581 0.03338 0.008473 0.9 VDD 90.013,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U124
0.8597 0.03347 0.006821 0.9 VDD 89.338,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/U125
0.8652 0.03002 0.004736 0.9 VDD 106.123,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U126
0.8656 0.02931 0.005051 0.9 VDD 109.183,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U127
0.8635 0.03059 0.00592 0.9 VDD 111.523,252.240 peripherals_i/apb_spi_master_i/u_rxfifo/U128
0.8656 0.02945 0.004934 0.9 VDD 108.013,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U129
0.8651 0.03008 0.004828 0.9 VDD 106.978,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U130
0.8555 0.03871 0.005815 0.9 VDD 107.023,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U131
0.858 0.03599 0.00604 0.9 VDD 108.643,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U132
0.8584 0.03572 0.005893 0.9 VDD 110.353,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U133
0.8559 0.03702 0.00704 0.9 VDD 109.183,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U134
0.8555 0.03867 0.005803 0.9 VDD 107.968,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U135
0.8637 0.03009 0.006178 0.9 VDD 91.273,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U136
0.8628 0.03061 0.006543 0.9 VDD 88.663,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U137
0.8661 0.02865 0.005218 0.9 VDD 94.873,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U138
0.863 0.03049 0.006477 0.9 VDD 89.473,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U139
0.8634 0.0303 0.006336 0.9 VDD 90.328,254.544 peripherals_i/apb_spi_master_i/u_rxfifo/U140
0.8628 0.03226 0.004941 0.9 VDD 106.033,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U141
0.8628 0.0321 0.005118 0.9 VDD 109.183,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U142
0.8627 0.03155 0.00576 0.9 VDD 111.343,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/U143
0.8627 0.0322 0.005112 0.9 VDD 108.193,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U144
0.8627 0.03227 0.005061 0.9 VDD 107.068,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U145
0.8585 0.03383 0.007635 0.9 VDD 92.083,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U146
0.8582 0.03408 0.007702 0.9 VDD 87.583,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U147
0.8599 0.0331 0.006968 0.9 VDD 94.783,243.600 peripherals_i/apb_spi_master_i/u_rxfifo/U148
0.8581 0.03406 0.007806 0.9 VDD 89.473,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U149
0.8581 0.03411 0.007788 0.9 VDD 88.618,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U150
0.8556 0.03869 0.005752 0.9 VDD 106.303,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U151
0.8573 0.03613 0.006575 0.9 VDD 107.743,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U152
0.8572 0.03659 0.006159 0.9 VDD 111.523,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/U153
0.8591 0.03438 0.006496 0.9 VDD 108.643,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U154
0.8572 0.03627 0.006578 0.9 VDD 106.888,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U155
0.8654 0.02953 0.005082 0.9 VDD 105.943,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U156
0.8657 0.02924 0.005095 0.9 VDD 109.723,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U157
0.866 0.02881 0.005162 0.9 VDD 111.613,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U158
0.8656 0.02937 0.004997 0.9 VDD 108.643,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U159
0.8657 0.02952 0.004828 0.9 VDD 106.978,255.120 peripherals_i/apb_spi_master_i/u_rxfifo/U160
0.8634 0.03011 0.006516 0.9 VDD 91.453,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U161
0.8628 0.03068 0.006562 0.9 VDD 87.763,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U162
0.8654 0.02903 0.005599 0.9 VDD 94.783,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U163
0.8624 0.03047 0.007168 0.9 VDD 89.563,252.816 peripherals_i/apb_spi_master_i/u_rxfifo/U164
0.8631 0.03029 0.006607 0.9 VDD 90.508,253.392 peripherals_i/apb_spi_master_i/u_rxfifo/U165
0.8648 0.02929 0.005951 0.9 VDD 91.363,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U166
0.864 0.02997 0.006055 0.9 VDD 88.483,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U167
0.867 0.02791 0.005132 0.9 VDD 95.143,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U168
0.8641 0.02984 0.006081 0.9 VDD 89.293,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U169
0.8644 0.02957 0.006017 0.9 VDD 90.328,255.696 peripherals_i/apb_spi_master_i/u_rxfifo/U170
0.8563 0.03735 0.006322 0.9 VDD 91.453,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U171
0.856 0.03646 0.007579 0.9 VDD 89.923,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/U172
0.8579 0.03554 0.006529 0.9 VDD 93.973,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U173
0.8568 0.0358 0.007348 0.9 VDD 91.993,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U174
0.8571 0.03605 0.006848 0.9 VDD 91.138,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U175
0.8584 0.0359 0.005733 0.9 VDD 105.673,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U176
0.8592 0.03447 0.006378 0.9 VDD 106.393,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U177
0.8615 0.03313 0.005371 0.9 VDD 112.243,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/U178
0.859 0.03446 0.006535 0.9 VDD 106.663,243.024 peripherals_i/apb_spi_master_i/u_rxfifo/U179
0.8591 0.03445 0.006458 0.9 VDD 107.068,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U180
0.8618 0.03328 0.004933 0.9 VDD 103.423,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U181
0.861 0.03356 0.005489 0.9 VDD 107.293,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U182
0.8607 0.03311 0.006198 0.9 VDD 109.993,247.056 peripherals_i/apb_spi_master_i/u_rxfifo/U183
0.8613 0.03349 0.005209 0.9 VDD 104.773,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U184
0.8615 0.03343 0.005113 0.9 VDD 104.188,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U185
0.859 0.03559 0.005415 0.9 VDD 103.783,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U186
0.8592 0.03447 0.00631 0.9 VDD 105.853,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U187
0.86 0.03407 0.005925 0.9 VDD 108.643,244.752 peripherals_i/apb_spi_master_i/u_rxfifo/U188
0.8593 0.03448 0.00623 0.9 VDD 105.223,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U189
0.8595 0.03444 0.00611 0.9 VDD 104.458,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U190
0.8568 0.03662 0.006549 0.9 VDD 93.883,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U191
0.857 0.03616 0.006804 0.9 VDD 91.993,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/U192
0.8581 0.03569 0.006161 0.9 VDD 93.343,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U193
0.8577 0.03499 0.007305 0.9 VDD 92.263,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U194
0.8567 0.03709 0.006244 0.9 VDD 92.398,237.264 peripherals_i/apb_spi_master_i/u_rxfifo/U195
0.8597 0.03528 0.005043 0.9 VDD 102.073,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U196
0.859 0.03536 0.005655 0.9 VDD 102.523,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U197
0.8586 0.03558 0.005861 0.9 VDD 105.763,244.176 peripherals_i/apb_spi_master_i/u_rxfifo/U198
0.8596 0.03439 0.005976 0.9 VDD 103.873,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U199
0.8586 0.03547 0.005911 0.9 VDD 103.108,240.720 peripherals_i/apb_spi_master_i/u_rxfifo/U200
0.8609 0.03243 0.006676 0.9 VDD 93.253,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U201
0.8618 0.03182 0.006403 0.9 VDD 94.513,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U202
0.8622 0.03159 0.006244 0.9 VDD 94.603,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U203
0.8597 0.03311 0.007196 0.9 VDD 91.813,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U204
0.8606 0.03257 0.006869 0.9 VDD 93.028,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U205
0.8628 0.03094 0.006297 0.9 VDD 91.453,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U206
0.8624 0.0312 0.006366 0.9 VDD 89.743,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U207
0.8641 0.03022 0.005705 0.9 VDD 94.333,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U208
0.8614 0.0322 0.006376 0.9 VDD 89.473,250.512 peripherals_i/apb_spi_master_i/u_rxfifo/U209
0.8625 0.03111 0.006343 0.9 VDD 90.328,249.936 peripherals_i/apb_spi_master_i/u_rxfifo/U210
0.8581 0.03669 0.005215 0.9 VDD 98.023,236.688 peripherals_i/apb_spi_master_i/u_rxfifo/U211
0.8589 0.03522 0.005931 0.9 VDD 97.303,239.568 peripherals_i/apb_spi_master_i/u_rxfifo/U212
0.8591 0.03586 0.005005 0.9 VDD 98.473,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U213
0.8599 0.03421 0.005878 0.9 VDD 96.943,241.296 peripherals_i/apb_spi_master_i/u_rxfifo/U214
0.8592 0.03541 0.005426 0.9 VDD 97.078,237.840 peripherals_i/apb_spi_master_i/u_rxfifo/U215
0.8631 0.03144 0.005434 0.9 VDD 92.173,248.784 peripherals_i/apb_spi_master_i/u_rxfifo/U216
0.8611 0.03187 0.007005 0.9 VDD 89.113,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U217
0.8641 0.03062 0.005286 0.9 VDD 92.983,249.360 peripherals_i/apb_spi_master_i/u_rxfifo/U218
0.8611 0.03181 0.007053 0.9 VDD 89.743,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U219
0.8612 0.03187 0.006925 0.9 VDD 88.078,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U220
0.862 0.03317 0.00479 0.9 VDD 102.883,247.632 peripherals_i/apb_spi_master_i/u_rxfifo/U221
0.8589 0.03513 0.006015 0.9 VDD 105.763,246.480 peripherals_i/apb_spi_master_i/u_rxfifo/U222
0.8587 0.03417 0.007095 0.9 VDD 105.403,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U223
0.8602 0.03376 0.006072 0.9 VDD 102.613,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U224
0.859 0.03477 0.006256 0.9 VDD 103.018,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/U225
0.8588 0.03661 0.00461 0.9 VDD 99.373,236.112 peripherals_i/apb_spi_master_i/u_rxfifo/U226
0.86 0.03461 0.005354 0.9 VDD 98.383,240.144 peripherals_i/apb_spi_master_i/u_rxfifo/U227
0.8593 0.03616 0.004594 0.9 VDD 99.733,238.416 peripherals_i/apb_spi_master_i/u_rxfifo/U228
0.8608 0.03319 0.006007 0.9 VDD 97.483,242.448 peripherals_i/apb_spi_master_i/u_rxfifo/U229
0.8591 0.03576 0.005185 0.9 VDD 98.428,238.992 peripherals_i/apb_spi_master_i/u_rxfifo/U230
0.8647 0.03157 0.003782 0.9 VDD 100.093,248.208 peripherals_i/apb_spi_master_i/u_rxfifo/U231
0.8626 0.03296 0.004394 0.9 VDD 100.093,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U232
0.8621 0.03351 0.004394 0.9 VDD 100.093,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/U233
0.8623 0.03244 0.005247 0.9 VDD 98.293,245.904 peripherals_i/apb_spi_master_i/u_rxfifo/U234
0.8627 0.03271 0.004559 0.9 VDD 99.328,245.328 peripherals_i/apb_spi_master_i/u_rxfifo/U235
0.8589 0.0368 0.004329 0.9 VDD 102.433,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U237
0.859 0.03675 0.004286 0.9 VDD 101.623,235.536 peripherals_i/apb_spi_master_i/u_rxfifo/U238
0.8586 0.03712 0.004303 0.9 VDD 101.938,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U239
0.8586 0.03712 0.004269 0.9 VDD 101.308,234.960 peripherals_i/apb_spi_master_i/u_rxfifo/U240
0.86 0.03381 0.006202 0.9 VDD 80.788,243.024 peripherals_i/apb_spi_master_i/u_spictrl/FE_OFC73_n1
0.8542 0.04077 0.005007 0.9 VDD 97.123,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[7]
0.8538 0.04108 0.005134 0.9 VDD 96.853,223.440 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[6]
0.8554 0.03945 0.005122 0.9 VDD 96.403,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[5]
0.8547 0.04114 0.004148 0.9 VDD 97.123,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[4]
0.8553 0.03972 0.004931 0.9 VDD 96.943,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[3]
0.8549 0.0395 0.005646 0.9 VDD 96.583,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[2]
0.8545 0.0407 0.004821 0.9 VDD 96.763,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[1]
0.8551 0.04023 0.004683 0.9 VDD 96.763,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_trgt_reg[0]
0.8574 0.03795 0.004647 0.9 VDD 98.833,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/spi_clk_reg
0.8569 0.03768 0.005414 0.9 VDD 96.853,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/running_reg
0.8578 0.03795 0.004267 0.9 VDD 98.833,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[0]
0.8571 0.03827 0.004582 0.9 VDD 98.833,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[1]
0.8577 0.03823 0.004032 0.9 VDD 101.443,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[2]
0.8575 0.03861 0.003932 0.9 VDD 101.713,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[3]
0.8557 0.03987 0.004453 0.9 VDD 98.833,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[4]
0.856 0.04007 0.00391 0.9 VDD 101.983,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[5]
0.8562 0.04007 0.00373 0.9 VDD 101.983,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[6]
0.8571 0.03864 0.004302 0.9 VDD 98.833,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/counter_reg[7]
0.8584 0.0368 0.004766 0.9 VDD 97.708,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U4
0.8566 0.03969 0.003684 0.9 VDD 101.128,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U5
0.8562 0.03991 0.00385 0.9 VDD 99.328,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U6
0.8579 0.03824 0.003907 0.9 VDD 101.128,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U7
0.8575 0.03863 0.00386 0.9 VDD 100.093,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U9
0.8576 0.03855 0.003834 0.9 VDD 100.273,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U11
0.8564 0.03994 0.003624 0.9 VDD 99.823,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U13
0.8567 0.03861 0.00474 0.9 VDD 98.518,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U14
0.8557 0.04049 0.003808 0.9 VDD 98.923,225.168 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U15
0.8556 0.04048 0.00388 0.9 VDD 98.878,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U16
0.8567 0.03969 0.003654 0.9 VDD 100.588,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U17
0.8567 0.0397 0.003621 0.9 VDD 100.003,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U18
0.8567 0.0397 0.003573 0.9 VDD 100.138,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U19
0.8567 0.03872 0.004598 0.9 VDD 97.978,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U20
0.8564 0.03877 0.004861 0.9 VDD 97.213,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U21
0.8561 0.03875 0.005193 0.9 VDD 97.438,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U22
0.8575 0.03859 0.00388 0.9 VDD 99.778,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U23
0.8568 0.03854 0.00466 0.9 VDD 97.798,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U24
0.8559 0.0398 0.00428 0.9 VDD 98.383,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U25
0.8562 0.03971 0.004137 0.9 VDD 98.698,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U26
0.8564 0.03971 0.003914 0.9 VDD 98.788,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U27
0.8571 0.03865 0.004282 0.9 VDD 98.878,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U28
0.8568 0.03869 0.004474 0.9 VDD 98.338,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U29
0.8564 0.03855 0.005054 0.9 VDD 97.888,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U30
0.8574 0.03822 0.00438 0.9 VDD 98.248,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U31
0.8577 0.03779 0.004484 0.9 VDD 97.708,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U32
0.8562 0.03999 0.003853 0.9 VDD 100.678,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U33
0.8576 0.03846 0.003887 0.9 VDD 101.443,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U34
0.8576 0.0385 0.003898 0.9 VDD 100.948,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U35
0.8576 0.03846 0.00392 0.9 VDD 101.443,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U36
0.8573 0.03817 0.004493 0.9 VDD 97.663,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U37
0.8574 0.03863 0.003973 0.9 VDD 99.868,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U38
0.8576 0.03852 0.003857 0.9 VDD 100.768,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U39
0.8562 0.03996 0.003828 0.9 VDD 100.138,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U40
0.8583 0.03717 0.004489 0.9 VDD 98.653,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U41
0.8579 0.03712 0.004961 0.9 VDD 98.023,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U42
0.8584 0.03657 0.005015 0.9 VDD 96.538,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U43
0.8582 0.03703 0.004795 0.9 VDD 97.033,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/U44
0.861 0.03457 0.004389 0.9 VDD 67.108,239.568 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/FE_DBTC10_tx_done
0.8624 0.03292 0.00468 0.9 VDD 68.188,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_reg/latch
0.8624 0.03339 0.00425 0.9 VDD 73.228,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_counter_trgt_reg/latch
0.8553 0.03888 0.005792 0.9 VDD 68.863,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/clk_gate_data_int_reg/latch
0.8622 0.03346 0.004292 0.9 VDD 65.443,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[0]
0.8565 0.0378 0.005659 0.9 VDD 65.983,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/tx_CS_reg[0]
0.8626 0.03294 0.004475 0.9 VDD 65.533,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[15]
0.8646 0.03136 0.004077 0.9 VDD 65.713,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[14]
0.8646 0.03125 0.004147 0.9 VDD 68.593,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[13]
0.8649 0.03096 0.004108 0.9 VDD 65.713,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[12]
0.866 0.03044 0.003544 0.9 VDD 65.803,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[11]
0.8669 0.02986 0.003243 0.9 VDD 68.683,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[10]
0.8666 0.02987 0.003575 0.9 VDD 68.413,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[9]
0.8661 0.03034 0.003578 0.9 VDD 68.233,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[8]
0.865 0.03087 0.004159 0.9 VDD 68.233,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[7]
0.8642 0.03165 0.004119 0.9 VDD 68.233,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[6]
0.8625 0.03293 0.00455 0.9 VDD 68.143,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[5]
0.8627 0.03301 0.004289 0.9 VDD 65.353,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[4]
0.8625 0.03294 0.004557 0.9 VDD 67.603,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[3]
0.8613 0.03433 0.004363 0.9 VDD 66.163,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[2]
0.8613 0.03434 0.004394 0.9 VDD 65.533,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_reg[1]
0.8628 0.03296 0.004229 0.9 VDD 72.553,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[15]
0.8628 0.03289 0.004273 0.9 VDD 72.193,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[14]
0.8639 0.03228 0.003869 0.9 VDD 73.723,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[13]
0.8636 0.0323 0.0041 0.9 VDD 73.813,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[12]
0.8626 0.03312 0.004289 0.9 VDD 76.063,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[11]
0.8651 0.03105 0.003836 0.9 VDD 75.883,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[10]
0.8635 0.03267 0.003836 0.9 VDD 75.883,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[9]
0.8631 0.03267 0.004192 0.9 VDD 75.883,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[8]
0.8625 0.03312 0.004374 0.9 VDD 76.063,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[7]
0.8616 0.03424 0.004152 0.9 VDD 75.883,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[6]
0.8639 0.03225 0.00386 0.9 VDD 73.813,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[5]
0.8629 0.03313 0.004005 0.9 VDD 73.633,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[4]
0.8617 0.03422 0.004077 0.9 VDD 73.813,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[2]
0.862 0.03367 0.004288 0.9 VDD 72.283,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[1]
0.8617 0.03422 0.004093 0.9 VDD 73.813,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[0]
0.8537 0.04118 0.005156 0.9 VDD 67.063,225.168 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[0]
0.8538 0.04114 0.005068 0.9 VDD 67.603,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[1]
0.8537 0.04119 0.005142 0.9 VDD 67.693,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[2]
0.8541 0.04158 0.004357 0.9 VDD 67.423,223.440 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[3]
0.8537 0.04159 0.004665 0.9 VDD 67.153,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[4]
0.8529 0.04204 0.005044 0.9 VDD 66.883,221.712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[5]
0.8525 0.04243 0.005036 0.9 VDD 67.243,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[6]
0.8518 0.04281 0.00535 0.9 VDD 67.783,219.408 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[7]
0.8496 0.04414 0.006298 0.9 VDD 67.783,218.256 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[8]
0.8495 0.0443 0.006147 0.9 VDD 65.623,218.256 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[9]
0.8504 0.04431 0.005254 0.9 VDD 65.443,218.832 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[10]
0.8507 0.04426 0.005074 0.9 VDD 63.553,218.832 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[11]
0.8525 0.04289 0.004607 0.9 VDD 63.373,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[12]
0.8528 0.04264 0.004602 0.9 VDD 63.283,220.560 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[13]
0.8524 0.04264 0.004923 0.9 VDD 63.103,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[14]
0.8529 0.04222 0.004923 0.9 VDD 63.103,221.712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[15]
0.8537 0.04162 0.004637 0.9 VDD 63.373,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[16]
0.8532 0.04222 0.00462 0.9 VDD 63.103,222.288 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[17]
0.8544 0.04138 0.004246 0.9 VDD 63.373,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[18]
0.8536 0.04138 0.005026 0.9 VDD 63.283,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[19]
0.8538 0.04117 0.005041 0.9 VDD 63.463,225.168 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[20]
0.8546 0.04047 0.004883 0.9 VDD 63.553,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[21]
0.8537 0.04122 0.005035 0.9 VDD 65.713,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[22]
0.8548 0.04048 0.004736 0.9 VDD 64.453,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[23]
0.855 0.04018 0.004775 0.9 VDD 65.173,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[24]
0.8547 0.04018 0.005087 0.9 VDD 65.173,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[25]
0.8547 0.04011 0.00522 0.9 VDD 67.063,228.048 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[26]
0.8555 0.03942 0.005107 0.9 VDD 67.243,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[27]
0.8557 0.03942 0.004882 0.9 VDD 67.333,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[28]
0.8556 0.03948 0.004915 0.9 VDD 64.273,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[29]
0.8558 0.03948 0.004731 0.9 VDD 64.453,230.352 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[30]
0.8555 0.03883 0.005641 0.9 VDD 65.803,231.504 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/data_int_reg[31]
0.8619 0.03408 0.003996 0.9 VDD 73.723,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/counter_trgt_reg[3]
0.8604 0.03586 0.003767 0.9 VDD 67.108,236.112 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U14
0.8623 0.0336 0.004073 0.9 VDD 72.058,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U15
0.8632 0.03273 0.0041 0.9 VDD 71.428,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U16
0.8632 0.03241 0.004395 0.9 VDD 70.483,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U17
0.8631 0.03244 0.00442 0.9 VDD 71.338,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U18
0.8627 0.03298 0.004328 0.9 VDD 72.373,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U19
0.865 0.03123 0.003802 0.9 VDD 72.508,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U20
0.8651 0.03144 0.003408 0.9 VDD 73.003,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U21
0.8669 0.02981 0.003302 0.9 VDD 72.508,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U22
0.8668 0.03008 0.003146 0.9 VDD 74.713,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U23
0.8659 0.0309 0.003203 0.9 VDD 75.118,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U24
0.8661 0.03077 0.003166 0.9 VDD 74.443,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U25
0.8647 0.03193 0.003377 0.9 VDD 74.128,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U26
0.8639 0.03242 0.003634 0.9 VDD 74.263,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U27
0.8643 0.03199 0.003734 0.9 VDD 73.228,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U28
0.8644 0.03169 0.003929 0.9 VDD 72.553,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U29
0.8642 0.0318 0.003953 0.9 VDD 72.058,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U30
0.8647 0.03124 0.004104 0.9 VDD 68.638,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U31
0.8642 0.03207 0.003717 0.9 VDD 73.408,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U32
0.8649 0.03108 0.004031 0.9 VDD 70.393,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U33
0.8649 0.0311 0.00401 0.9 VDD 70.213,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U34
0.8648 0.03114 0.004059 0.9 VDD 69.763,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U35
0.8647 0.03119 0.004082 0.9 VDD 69.178,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U36
0.8645 0.03181 0.003673 0.9 VDD 73.858,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U37
0.8639 0.03169 0.004388 0.9 VDD 71.698,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U38
0.8655 0.03104 0.003433 0.9 VDD 72.058,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U39
0.8653 0.03081 0.003893 0.9 VDD 71.518,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U41
0.8648 0.03122 0.003979 0.9 VDD 71.518,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U43
0.8629 0.03269 0.004386 0.9 VDD 70.618,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U44
0.8632 0.03234 0.004467 0.9 VDD 70.798,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U45
0.8631 0.03244 0.004506 0.9 VDD 70.348,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U47
0.8633 0.0323 0.00436 0.9 VDD 70.978,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U49
0.8623 0.03327 0.004405 0.9 VDD 70.708,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U50
0.8626 0.03326 0.004121 0.9 VDD 70.888,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U51
0.8629 0.03286 0.004202 0.9 VDD 68.638,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U52
0.8628 0.03274 0.004426 0.9 VDD 70.033,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U53
0.8632 0.03269 0.004133 0.9 VDD 70.573,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U54
0.8626 0.03329 0.004142 0.9 VDD 70.348,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U56
0.8631 0.03276 0.004161 0.9 VDD 69.808,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U57
0.8622 0.03332 0.004444 0.9 VDD 69.538,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U58
0.8625 0.033 0.004484 0.9 VDD 65.758,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U59
0.8627 0.03284 0.004504 0.9 VDD 68.863,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U60
0.8624 0.03336 0.004208 0.9 VDD 68.458,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U61
0.8622 0.03336 0.004468 0.9 VDD 68.638,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U62
0.8622 0.03334 0.004457 0.9 VDD 69.088,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U63
0.8625 0.03334 0.004187 0.9 VDD 69.088,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U64
0.8629 0.03264 0.004465 0.9 VDD 69.448,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U65
0.863 0.03252 0.004429 0.9 VDD 69.988,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U66
0.8644 0.03155 0.004037 0.9 VDD 70.258,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U67
0.8645 0.03151 0.004008 0.9 VDD 70.888,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U68
0.8668 0.02995 0.003221 0.9 VDD 73.678,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U69
0.8662 0.0305 0.003259 0.9 VDD 73.138,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U70
0.866 0.03067 0.003382 0.9 VDD 73.948,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U71
0.8665 0.03015 0.003379 0.9 VDD 71.383,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U72
0.8663 0.03025 0.003437 0.9 VDD 71.878,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U73
0.8664 0.03012 0.003467 0.9 VDD 70.618,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U74
0.8659 0.03063 0.003463 0.9 VDD 70.798,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U75
0.865 0.03104 0.003962 0.9 VDD 70.753,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U77
0.8654 0.03063 0.003958 0.9 VDD 70.798,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U78
0.8653 0.03068 0.004006 0.9 VDD 70.258,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U79
0.8652 0.03072 0.004044 0.9 VDD 69.808,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U80
0.8639 0.03155 0.00451 0.9 VDD 70.303,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U82
0.8639 0.03157 0.004543 0.9 VDD 69.898,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U83
0.8628 0.03265 0.004584 0.9 VDD 69.403,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U84
0.8638 0.0316 0.004595 0.9 VDD 69.268,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U85
0.8644 0.03158 0.004061 0.9 VDD 69.718,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U86
0.8603 0.03585 0.0038 0.9 VDD 66.838,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U87
0.8622 0.03338 0.00447 0.9 VDD 68.098,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U88
0.8624 0.03338 0.004227 0.9 VDD 67.873,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U89
0.8628 0.03296 0.004252 0.9 VDD 67.018,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U91
0.8625 0.03297 0.004515 0.9 VDD 66.523,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U92
0.8656 0.0309 0.003525 0.9 VDD 67.468,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U93
0.8659 0.03067 0.003473 0.9 VDD 70.348,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U94
0.8651 0.03078 0.00409 0.9 VDD 69.268,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U95
0.8626 0.03274 0.004617 0.9 VDD 68.998,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U96
0.8637 0.03165 0.004669 0.9 VDD 68.053,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U97
0.8656 0.03085 0.003511 0.9 VDD 68.413,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U99
0.8658 0.0307 0.00348 0.9 VDD 70.033,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U101
0.8656 0.03091 0.003529 0.9 VDD 67.153,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U103
0.8646 0.03132 0.004096 0.9 VDD 66.793,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U105
0.8646 0.03129 0.004107 0.9 VDD 67.468,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U106
0.8656 0.03088 0.003518 0.9 VDD 67.918,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U107
0.8628 0.03294 0.004237 0.9 VDD 67.558,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U108
0.8658 0.03075 0.00349 0.9 VDD 69.538,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U109
0.8655 0.03093 0.003535 0.9 VDD 66.658,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U110
0.8625 0.03293 0.004594 0.9 VDD 67.198,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U111
0.8623 0.03343 0.004265 0.9 VDD 66.523,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U112
0.8637 0.03164 0.004659 0.9 VDD 68.458,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U114
0.8637 0.03165 0.004633 0.9 VDD 67.648,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U115
0.8638 0.03165 0.004585 0.9 VDD 67.108,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U116
0.8638 0.03164 0.004528 0.9 VDD 66.478,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U117
0.8645 0.03133 0.004122 0.9 VDD 66.388,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U118
0.8645 0.03135 0.004109 0.9 VDD 65.758,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U119
0.8663 0.03018 0.003472 0.9 VDD 69.988,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U120
0.8668 0.02972 0.003466 0.9 VDD 70.078,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U121
0.8662 0.03032 0.00351 0.9 VDD 68.458,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U122
0.8661 0.03036 0.003521 0.9 VDD 67.738,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U123
0.8621 0.03344 0.004412 0.9 VDD 66.118,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U124
0.8621 0.03345 0.004398 0.9 VDD 65.668,241.296 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U125
0.8625 0.03294 0.004537 0.9 VDD 66.568,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U127
0.8626 0.03294 0.004479 0.9 VDD 65.938,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U128
0.8623 0.03341 0.004252 0.9 VDD 67.018,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U129
0.8613 0.0343 0.004431 0.9 VDD 66.748,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U130
0.8613 0.03427 0.004444 0.9 VDD 67.198,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U131
0.8612 0.03454 0.004249 0.9 VDD 65.983,238.992 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U132
0.8625 0.03334 0.004114 0.9 VDD 75.703,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U133
0.8619 0.03349 0.0046 0.9 VDD 77.233,242.448 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U134
0.8633 0.03263 0.004055 0.9 VDD 75.613,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U135
0.8622 0.03306 0.004784 0.9 VDD 77.953,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U136
0.8607 0.03481 0.004458 0.9 VDD 76.783,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U137
0.8616 0.03351 0.004899 0.9 VDD 77.503,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U138
0.8629 0.03273 0.004419 0.9 VDD 76.153,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U139
0.8607 0.03454 0.004719 0.9 VDD 77.053,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U140
0.8616 0.03421 0.00421 0.9 VDD 75.793,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U141
0.8609 0.03457 0.004537 0.9 VDD 77.143,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U142
0.8622 0.03339 0.004374 0.9 VDD 76.198,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U143
0.8626 0.03331 0.004045 0.9 VDD 75.388,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U144
0.8611 0.03449 0.004425 0.9 VDD 76.513,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U145
0.8616 0.03437 0.00404 0.9 VDD 75.253,240.144 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U146
0.8614 0.03451 0.004056 0.9 VDD 75.523,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U147
0.8614 0.03442 0.004201 0.9 VDD 75.793,240.720 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U148
0.8599 0.03638 0.003747 0.9 VDD 66.478,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U150
0.8593 0.03692 0.003757 0.9 VDD 66.748,233.808 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U151
0.8565 0.03778 0.00575 0.9 VDD 67.918,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U152
0.8624 0.0334 0.00424 0.9 VDD 67.468,241.872 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U153
0.8582 0.0378 0.004011 0.9 VDD 66.433,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U155
0.8581 0.03779 0.004076 0.9 VDD 67.738,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U157
0.8598 0.03639 0.003814 0.9 VDD 67.243,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U158
0.8604 0.03584 0.003788 0.9 VDD 66.523,235.536 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U159
0.8598 0.03639 0.003772 0.9 VDD 67.198,234.384 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U160
0.8598 0.03639 0.0038 0.9 VDD 66.838,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U161
0.8598 0.03638 0.003782 0.9 VDD 66.388,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U162
0.8582 0.03779 0.004041 0.9 VDD 67.018,232.656 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U164
0.8549 0.04035 0.004778 0.9 VDD 67.693,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U165
0.8546 0.0411 0.004323 0.9 VDD 68.683,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U166
0.8539 0.04104 0.005096 0.9 VDD 68.323,225.168 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U167
0.8532 0.04186 0.004933 0.9 VDD 68.638,221.712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U169
0.8527 0.0423 0.004953 0.9 VDD 68.368,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U170
0.8548 0.04042 0.004776 0.9 VDD 65.938,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U171
0.8552 0.04009 0.004675 0.9 VDD 63.868,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U172
0.8557 0.03911 0.005167 0.9 VDD 66.298,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U173
0.856 0.03907 0.004965 0.9 VDD 65.038,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U174
0.8536 0.04127 0.005125 0.9 VDD 66.028,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U175
0.8538 0.0412 0.004963 0.9 VDD 64.678,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U176
0.8551 0.04008 0.004778 0.9 VDD 67.378,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U177
0.8556 0.03916 0.005234 0.9 VDD 67.828,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U178
0.8541 0.04161 0.004295 0.9 VDD 65.038,223.440 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U179
0.8539 0.04118 0.004912 0.9 VDD 63.958,225.744 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U180
0.8525 0.0428 0.00465 0.9 VDD 67.828,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U181
0.8505 0.04415 0.005344 0.9 VDD 67.648,218.832 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U182
0.8556 0.03914 0.005224 0.9 VDD 67.288,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U183
0.8557 0.03915 0.005108 0.9 VDD 67.378,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U184
0.8555 0.03945 0.005023 0.9 VDD 65.938,229.776 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U185
0.8564 0.03883 0.004814 0.9 VDD 66.028,230.928 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U186
0.8535 0.04186 0.004595 0.9 VDD 68.638,222.288 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U187
0.8534 0.04196 0.004642 0.9 VDD 67.648,222.288 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U188
0.8537 0.04161 0.004653 0.9 VDD 65.128,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U189
0.8541 0.04161 0.004277 0.9 VDD 64.408,223.440 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U190
0.8532 0.04211 0.004655 0.9 VDD 65.398,222.288 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U191
0.8532 0.04217 0.004645 0.9 VDD 64.228,222.288 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U192
0.8559 0.03907 0.00507 0.9 VDD 65.038,228.624 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U193
0.856 0.03904 0.004923 0.9 VDD 64.408,229.200 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U194
0.8529 0.04248 0.00464 0.9 VDD 66.388,220.560 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U195
0.8519 0.04285 0.005259 0.9 VDD 65.578,219.408 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U196
0.8525 0.0425 0.005016 0.9 VDD 65.938,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U197
0.8525 0.04258 0.00497 0.9 VDD 64.498,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U198
0.8528 0.04253 0.004631 0.9 VDD 65.398,220.560 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U199
0.8528 0.04257 0.004623 0.9 VDD 64.678,220.560 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U200
0.8525 0.04286 0.004628 0.9 VDD 65.128,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U201
0.852 0.04288 0.005139 0.9 VDD 64.228,219.408 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U202
0.8525 0.04283 0.004644 0.9 VDD 66.928,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U203
0.8519 0.04287 0.00519 0.9 VDD 64.768,219.408 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U204
0.8545 0.04044 0.005026 0.9 VDD 65.578,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U205
0.8546 0.04046 0.004982 0.9 VDD 64.948,226.320 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U206
0.8525 0.04284 0.004637 0.9 VDD 66.028,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U207
0.8519 0.04284 0.005278 0.9 VDD 66.028,219.408 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U208
0.8529 0.04213 0.004991 0.9 VDD 65.128,221.712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U209
0.8539 0.04156 0.004514 0.9 VDD 62.158,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U210
0.853 0.04233 0.004651 0.9 VDD 68.098,220.560 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U211
0.8525 0.04282 0.004647 0.9 VDD 67.378,219.984 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U212
0.8539 0.04146 0.004604 0.9 VDD 68.458,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U213
0.8537 0.0416 0.00466 0.9 VDD 66.118,222.864 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U214
0.8544 0.04127 0.00432 0.9 VDD 65.938,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U215
0.8536 0.0413 0.005102 0.9 VDD 65.308,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U216
0.8544 0.04131 0.004295 0.9 VDD 65.038,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U217
0.8536 0.04132 0.005084 0.9 VDD 64.768,224.592 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U218
0.8548 0.04038 0.004778 0.9 VDD 66.838,226.896 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U219
0.8552 0.04004 0.004777 0.9 VDD 67.828,227.472 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U220
0.8525 0.04254 0.004991 0.9 VDD 65.128,221.136 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U221
0.8529 0.04216 0.00497 0.9 VDD 64.498,221.712 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U222
0.8541 0.0416 0.004317 0.9 VDD 65.848,223.440 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U223
0.8545 0.04132 0.004162 0.9 VDD 62.338,224.016 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U224
0.859 0.03693 0.004048 0.9 VDD 67.153,233.232 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U225
0.8565 0.03779 0.005733 0.9 VDD 67.558,232.080 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U226
0.854 0.04096 0.005051 0.9 VDD 68.908,225.168 peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/U227
0.8691 0.02715 0.003726 0.9 VDD 92.443,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_PHC20_spi_master_sdi0_i
0.8588 0.03432 0.006858 0.9 VDD 81.868,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/FE_DBTC9_rx_done
0.8564 0.03813 0.005488 0.9 VDD 82.993,234.960 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_reg/CTS_cdb_buf_00374
0.8591 0.03341 0.007512 0.9 VDD 83.308,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_reg/latch
0.8573 0.03592 0.006813 0.9 VDD 82.498,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/clk_gate_counter_trgt_reg/latch
0.8656 0.02947 0.004961 0.9 VDD 80.023,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[0]
0.8573 0.03605 0.006638 0.9 VDD 85.333,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[1]
0.8635 0.03051 0.006033 0.9 VDD 82.813,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[15]
0.8602 0.03224 0.007608 0.9 VDD 84.793,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[14]
0.8631 0.03135 0.005539 0.9 VDD 86.053,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[13]
0.8617 0.03233 0.005981 0.9 VDD 85.603,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[12]
0.86 0.03321 0.006793 0.9 VDD 85.333,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[11]
0.8626 0.03068 0.006725 0.9 VDD 85.063,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[10]
0.8637 0.03006 0.006227 0.9 VDD 84.343,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[9]
0.8632 0.03056 0.006264 0.9 VDD 84.523,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[8]
0.8645 0.02983 0.005658 0.9 VDD 82.183,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[7]
0.8644 0.03034 0.00523 0.9 VDD 81.553,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[6]
0.8653 0.02986 0.00479 0.9 VDD 80.023,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[5]
0.8617 0.03234 0.005925 0.9 VDD 80.023,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[4]
0.8639 0.03143 0.004697 0.9 VDD 80.203,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[3]
0.8636 0.03172 0.004659 0.9 VDD 81.103,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[2]
0.8631 0.03161 0.005253 0.9 VDD 79.843,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_reg[1]
0.8596 0.0337 0.006711 0.9 VDD 85.873,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/rx_CS_reg[0]
0.859 0.03433 0.006697 0.9 VDD 81.913,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[15]
0.8584 0.03439 0.007188 0.9 VDD 83.983,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[14]
0.8577 0.036 0.006285 0.9 VDD 83.443,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[13]
0.8584 0.03443 0.007155 0.9 VDD 83.803,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[12]
0.859 0.03365 0.007382 0.9 VDD 83.443,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[11]
0.8582 0.03442 0.00733 0.9 VDD 83.263,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[10]
0.859 0.03427 0.006749 0.9 VDD 82.093,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[9]
0.8599 0.03425 0.005804 0.9 VDD 82.003,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[8]
0.8608 0.03349 0.005725 0.9 VDD 81.103,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[7]
0.8594 0.03416 0.006411 0.9 VDD 80.563,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[6]
0.8608 0.03391 0.005308 0.9 VDD 80.023,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[5]
0.86 0.03393 0.006082 0.9 VDD 80.113,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[4]
0.8607 0.03377 0.005546 0.9 VDD 78.403,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[2]
0.8609 0.03373 0.005338 0.9 VDD 78.223,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[1]
0.8612 0.03317 0.005626 0.9 VDD 78.583,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[0]
0.8703 0.02599 0.003726 0.9 VDD 92.443,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[0]
0.8694 0.02689 0.003723 0.9 VDD 94.063,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[1]
0.8706 0.02578 0.003615 0.9 VDD 95.953,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[2]
0.8699 0.02657 0.003565 0.9 VDD 96.403,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[3]
0.8682 0.02721 0.004555 0.9 VDD 96.853,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[4]
0.8676 0.02827 0.004091 0.9 VDD 98.023,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[5]
0.8676 0.02824 0.004117 0.9 VDD 97.933,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[6]
0.8662 0.02993 0.003863 0.9 VDD 100.813,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[7]
0.8656 0.03054 0.003863 0.9 VDD 100.813,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[8]
0.8665 0.02854 0.004965 0.9 VDD 96.313,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[9]
0.8654 0.03055 0.004074 0.9 VDD 98.203,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[10]
0.865 0.03141 0.003593 0.9 VDD 100.813,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[11]
0.8653 0.02947 0.005196 0.9 VDD 96.313,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[12]
0.8672 0.02807 0.004774 0.9 VDD 96.223,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[13]
0.8655 0.03059 0.003869 0.9 VDD 100.993,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[14]
0.8646 0.0313 0.004059 0.9 VDD 102.163,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[15]
0.8639 0.03115 0.004967 0.9 VDD 103.693,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[16]
0.8671 0.02839 0.00454 0.9 VDD 103.513,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[17]
0.864 0.03107 0.00488 0.9 VDD 103.243,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[18]
0.8663 0.02942 0.004292 0.9 VDD 103.333,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[19]
0.8713 0.02582 0.002837 0.9 VDD 102.073,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[20]
0.871 0.02587 0.003169 0.9 VDD 100.813,258.576 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[21]
0.869 0.0278 0.003169 0.9 VDD 100.813,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[22]
0.8673 0.02902 0.003628 0.9 VDD 100.813,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[23]
0.866 0.02946 0.004564 0.9 VDD 103.783,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[24]
0.8681 0.02845 0.00342 0.9 VDD 103.873,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[25]
0.8671 0.02923 0.003625 0.9 VDD 100.813,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[26]
0.8641 0.0314 0.004529 0.9 VDD 102.523,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[27]
0.8659 0.02976 0.004371 0.9 VDD 103.693,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[28]
0.8674 0.02902 0.003594 0.9 VDD 100.813,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[29]
0.8656 0.0295 0.004921 0.9 VDD 96.403,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[30]
0.8649 0.02983 0.005255 0.9 VDD 95.593,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/data_int_reg[31]
0.8614 0.03334 0.005217 0.9 VDD 77.953,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/counter_trgt_reg[3]
0.8576 0.03435 0.008022 0.9 VDD 86.188,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U10
0.8691 0.0272 0.003709 0.9 VDD 92.128,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U12
0.8589 0.03442 0.006693 0.9 VDD 86.638,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U13
0.8615 0.03185 0.006685 0.9 VDD 86.593,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U14
0.8672 0.02806 0.004773 0.9 VDD 93.748,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U15
0.8667 0.02833 0.004938 0.9 VDD 93.073,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U16
0.8644 0.03125 0.004337 0.9 VDD 77.278,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U17
0.865 0.03095 0.004079 0.9 VDD 78.178,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U18
0.8646 0.03113 0.004314 0.9 VDD 78.943,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U19
0.8632 0.03205 0.004717 0.9 VDD 79.258,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U20
0.8634 0.03163 0.004963 0.9 VDD 81.283,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U21
0.8632 0.0317 0.005062 0.9 VDD 81.688,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U22
0.8639 0.03096 0.005181 0.9 VDD 82.183,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U23
0.8629 0.03184 0.005257 0.9 VDD 82.498,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U24
0.8637 0.03101 0.005289 0.9 VDD 82.633,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U25
0.8641 0.03098 0.004898 0.9 VDD 82.408,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U26
0.8634 0.03176 0.004857 0.9 VDD 82.183,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U27
0.8622 0.03178 0.006009 0.9 VDD 83.038,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U28
0.8596 0.03434 0.006036 0.9 VDD 83.173,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U29
0.8595 0.03438 0.006151 0.9 VDD 83.758,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U30
0.8594 0.0344 0.006247 0.9 VDD 84.253,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U31
0.8619 0.03182 0.006308 0.9 VDD 84.568,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U32
0.8626 0.03185 0.005516 0.9 VDD 85.918,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U33
0.8593 0.0344 0.006308 0.9 VDD 84.568,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U34
0.8592 0.03441 0.006385 0.9 VDD 84.973,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U35
0.8617 0.03184 0.006487 0.9 VDD 85.513,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U36
0.8618 0.03183 0.006402 0.9 VDD 85.063,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U37
0.8628 0.03184 0.005408 0.9 VDD 85.288,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U38
0.8621 0.0318 0.006133 0.9 VDD 83.668,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U39
0.8619 0.0316 0.006471 0.9 VDD 81.148,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U40
0.8617 0.03167 0.006646 0.9 VDD 81.508,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U41
0.8601 0.033 0.006907 0.9 VDD 82.048,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U43
0.8612 0.033 0.005753 0.9 VDD 82.048,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U45
0.8638 0.03103 0.005121 0.9 VDD 78.538,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U46
0.8635 0.03191 0.004581 0.9 VDD 78.898,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U47
0.8657 0.02988 0.004465 0.9 VDD 79.078,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U49
0.8661 0.02967 0.004239 0.9 VDD 77.998,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U51
0.864 0.03138 0.004659 0.9 VDD 78.178,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U52
0.8647 0.03138 0.003956 0.9 VDD 78.178,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U53
0.865 0.03061 0.004356 0.9 VDD 79.078,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U54
0.8644 0.03087 0.004755 0.9 VDD 77.863,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U55
0.8657 0.03063 0.003673 0.9 VDD 76.873,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U56
0.8659 0.0304 0.003735 0.9 VDD 77.278,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U58
0.866 0.03035 0.003687 0.9 VDD 76.918,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U59
0.8652 0.0312 0.003647 0.9 VDD 76.918,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U60
0.8607 0.03326 0.006047 0.9 VDD 82.858,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U61
0.8649 0.03066 0.004479 0.9 VDD 79.483,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U62
0.8651 0.03065 0.004262 0.9 VDD 79.438,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U63
0.8644 0.03149 0.004153 0.9 VDD 78.988,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U64
0.8654 0.03054 0.004022 0.9 VDD 78.448,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U65
0.8653 0.03055 0.00419 0.9 VDD 78.538,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U66
0.8634 0.03167 0.004975 0.9 VDD 78.268,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U67
0.8641 0.0316 0.004274 0.9 VDD 78.088,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U68
0.8644 0.03025 0.005388 0.9 VDD 81.058,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U69
0.8616 0.03283 0.005554 0.9 VDD 81.508,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U70
0.8628 0.03191 0.005342 0.9 VDD 82.858,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U71
0.863 0.03178 0.005171 0.9 VDD 82.138,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U72
0.8633 0.03177 0.004931 0.9 VDD 82.588,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U73
0.8602 0.03333 0.006421 0.9 VDD 84.073,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U74
0.8604 0.0334 0.006214 0.9 VDD 83.398,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U75
0.8604 0.03203 0.00753 0.9 VDD 83.578,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U76
0.8606 0.03195 0.007426 0.9 VDD 83.128,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U77
0.8629 0.03182 0.005307 0.9 VDD 84.703,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U79
0.8609 0.03188 0.00721 0.9 VDD 82.678,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U80
0.8626 0.03198 0.005448 0.9 VDD 83.308,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U81
0.8624 0.03206 0.005554 0.9 VDD 83.758,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U82
0.8632 0.03178 0.005003 0.9 VDD 82.993,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U84
0.8631 0.03179 0.005076 0.9 VDD 83.398,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U85
0.8634 0.03109 0.00548 0.9 VDD 83.443,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U86
0.863 0.03181 0.005188 0.9 VDD 84.028,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U87
0.8634 0.03124 0.005346 0.9 VDD 84.928,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U88
0.863 0.03215 0.004819 0.9 VDD 79.528,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U89
0.8649 0.03073 0.004413 0.9 VDD 80.068,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U91
0.8642 0.03087 0.004974 0.9 VDD 81.328,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U92
0.8583 0.03441 0.007339 0.9 VDD 85.108,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U93
0.859 0.03442 0.006612 0.9 VDD 86.188,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U94
0.8583 0.0337 0.00796 0.9 VDD 85.918,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U95
0.8572 0.03601 0.006755 0.9 VDD 86.413,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U96
0.8616 0.03185 0.006555 0.9 VDD 85.873,248.208 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U97
0.865 0.0299 0.005048 0.9 VDD 80.293,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U98
0.864 0.03039 0.005654 0.9 VDD 83.398,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U99
0.8647 0.0301 0.005217 0.9 VDD 81.508,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U100
0.8647 0.03071 0.004615 0.9 VDD 79.933,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U101
0.8628 0.03226 0.00492 0.9 VDD 79.798,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U102
0.8621 0.03258 0.005272 0.9 VDD 80.743,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U103
0.8644 0.03012 0.005485 0.9 VDD 81.643,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U105
0.8639 0.03052 0.005562 0.9 VDD 82.993,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U107
0.8638 0.03034 0.005884 0.9 VDD 83.038,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U108
0.86 0.03237 0.007619 0.9 VDD 86.368,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U109
0.8633 0.03067 0.00602 0.9 VDD 85.018,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U110
0.8634 0.03061 0.00603 0.9 VDD 85.063,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U112
0.8592 0.03314 0.007615 0.9 VDD 85.783,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U114
0.8593 0.03305 0.007619 0.9 VDD 86.368,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U115
0.8645 0.03017 0.005324 0.9 VDD 81.958,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U116
0.8632 0.03066 0.00614 0.9 VDD 85.558,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U117
0.8625 0.03242 0.005088 0.9 VDD 80.248,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U118
0.8629 0.03126 0.005868 0.9 VDD 85.108,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U119
0.8628 0.03129 0.00594 0.9 VDD 85.423,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U120
0.8626 0.03134 0.006036 0.9 VDD 85.918,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U121
0.8645 0.03077 0.004753 0.9 VDD 80.428,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U122
0.8666 0.02988 0.003562 0.9 VDD 100.633,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U125
0.8653 0.03002 0.004711 0.9 VDD 96.853,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U126
0.8666 0.02945 0.003921 0.9 VDD 101.983,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U127
0.8638 0.03165 0.004516 0.9 VDD 103.783,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U128
0.8697 0.027 0.003308 0.9 VDD 97.933,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U129
0.8688 0.0271 0.004083 0.9 VDD 96.403,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U130
0.8649 0.03042 0.004693 0.9 VDD 102.793,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U131
0.8662 0.02962 0.004227 0.9 VDD 102.883,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U132
0.8654 0.03024 0.004392 0.9 VDD 102.073,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U133
0.8643 0.03063 0.005042 0.9 VDD 103.693,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U134
0.8668 0.02922 0.003945 0.9 VDD 102.073,255.120 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U135
0.8668 0.02848 0.004682 0.9 VDD 103.963,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U136
0.8647 0.03086 0.004413 0.9 VDD 102.253,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U137
0.8633 0.03166 0.005025 0.9 VDD 103.873,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U138
0.8653 0.03089 0.003781 0.9 VDD 100.813,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U139
0.8638 0.03194 0.004238 0.9 VDD 102.793,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U140
0.8664 0.03003 0.003612 0.9 VDD 99.283,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U141
0.8651 0.03127 0.003596 0.9 VDD 100.363,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U142
0.8657 0.02901 0.005294 0.9 VDD 95.953,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U143
0.8667 0.02811 0.005153 0.9 VDD 95.863,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U144
0.8661 0.02958 0.004335 0.9 VDD 97.933,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U145
0.866 0.02946 0.004493 0.9 VDD 97.573,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U146
0.8661 0.03044 0.003458 0.9 VDD 99.373,250.512 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U147
0.8655 0.03094 0.00354 0.9 VDD 99.373,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U148
0.8667 0.02913 0.004178 0.9 VDD 98.203,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U149
0.8655 0.03058 0.003967 0.9 VDD 98.293,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U150
0.8672 0.02844 0.004328 0.9 VDD 97.663,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U151
0.8661 0.02853 0.005339 0.9 VDD 95.863,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U152
0.8663 0.02994 0.003772 0.9 VDD 99.013,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U153
0.8642 0.03175 0.004028 0.9 VDD 102.073,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U154
0.8675 0.02881 0.003644 0.9 VDD 99.103,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U155
0.8645 0.03151 0.00398 0.9 VDD 101.173,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U156
0.868 0.02755 0.004484 0.9 VDD 94.873,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U157
0.8676 0.0276 0.004769 0.9 VDD 96.223,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U158
0.8714 0.02578 0.00278 0.9 VDD 96.763,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U159
0.8674 0.02747 0.005162 0.9 VDD 95.053,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U160
0.8713 0.02588 0.002772 0.9 VDD 94.243,259.152 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U161
0.8686 0.02681 0.004601 0.9 VDD 94.423,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U162
0.8682 0.02804 0.003801 0.9 VDD 101.353,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U163
0.8677 0.02894 0.003358 0.9 VDD 99.643,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U164
0.8689 0.02741 0.003675 0.9 VDD 97.933,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U165
0.867 0.02949 0.003516 0.9 VDD 99.373,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U166
0.8667 0.02924 0.004058 0.9 VDD 102.163,255.696 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U167
0.8673 0.02834 0.004373 0.9 VDD 103.063,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U168
0.8661 0.03011 0.003836 0.9 VDD 101.533,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U169
0.8651 0.03054 0.004354 0.9 VDD 103.333,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U170
0.8685 0.02794 0.003524 0.9 VDD 100.813,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U171
0.8671 0.02925 0.003619 0.9 VDD 100.903,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U172
0.8684 0.0279 0.003695 0.9 VDD 101.263,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U173
0.8688 0.02768 0.003481 0.9 VDD 99.373,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U174
0.8677 0.0282 0.004069 0.9 VDD 102.253,256.848 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U175
0.8672 0.02837 0.004397 0.9 VDD 103.243,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U176
0.8686 0.02808 0.003274 0.9 VDD 102.073,258.000 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U177
0.8693 0.02743 0.003261 0.9 VDD 99.463,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U178
0.8677 0.02821 0.004115 0.9 VDD 102.343,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U179
0.8656 0.0298 0.004554 0.9 VDD 104.053,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U180
0.8685 0.02791 0.003561 0.9 VDD 100.633,256.272 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U181
0.8656 0.03031 0.004072 0.9 VDD 102.343,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U182
0.8693 0.027 0.003675 0.9 VDD 97.933,257.424 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U183
0.8674 0.02856 0.004038 0.9 VDD 98.113,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U184
0.8657 0.03002 0.004287 0.9 VDD 98.023,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U185
0.8654 0.02983 0.00476 0.9 VDD 95.593,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U186
0.8643 0.03025 0.005449 0.9 VDD 82.498,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U188
0.8642 0.0302 0.005644 0.9 VDD 82.138,254.544 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U189
0.8649 0.03006 0.005021 0.9 VDD 80.068,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U190
0.8646 0.03017 0.005222 0.9 VDD 80.608,252.816 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U191
0.863 0.03123 0.005784 0.9 VDD 84.748,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U192
0.8632 0.03116 0.005638 0.9 VDD 84.118,249.936 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U193
0.8637 0.03058 0.005736 0.9 VDD 83.758,253.392 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U194
0.8638 0.03045 0.005736 0.9 VDD 83.758,253.968 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U195
0.8591 0.03324 0.00761 0.9 VDD 85.018,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U196
0.8591 0.03329 0.007594 0.9 VDD 84.568,251.664 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U197
0.864 0.03162 0.00437 0.9 VDD 79.888,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U198
0.8642 0.03156 0.004262 0.9 VDD 79.438,248.784 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U199
0.8612 0.0318 0.006994 0.9 VDD 82.228,251.088 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U201
0.8609 0.03315 0.005918 0.9 VDD 82.498,252.240 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U202
0.8647 0.03079 0.004541 0.9 VDD 80.608,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U203
0.8645 0.03086 0.004684 0.9 VDD 81.238,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U204
0.8643 0.03091 0.004783 0.9 VDD 81.778,249.360 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U205
0.8582 0.03435 0.007472 0.9 VDD 86.143,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U206
0.8578 0.03437 0.007876 0.9 VDD 85.558,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U207
0.8585 0.03369 0.007772 0.9 VDD 85.108,245.328 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U208
0.858 0.03441 0.007635 0.9 VDD 84.523,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U209
0.8583 0.03439 0.007339 0.9 VDD 85.108,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U210
0.8578 0.03439 0.007772 0.9 VDD 85.108,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U211
0.8589 0.03549 0.005619 0.9 VDD 80.743,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U212
0.8582 0.03582 0.005963 0.9 VDD 82.093,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U213
0.8598 0.03492 0.005295 0.9 VDD 78.493,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U214
0.8602 0.03487 0.004893 0.9 VDD 78.313,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U215
0.8586 0.03538 0.006008 0.9 VDD 80.293,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U216
0.8579 0.03567 0.006445 0.9 VDD 81.463,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U217
0.8591 0.03393 0.006993 0.9 VDD 83.443,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U218
0.8594 0.03388 0.006733 0.9 VDD 82.273,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U219
0.857 0.036 0.00701 0.9 VDD 83.533,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U220
0.8568 0.03603 0.007194 0.9 VDD 84.523,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U221
0.8603 0.03376 0.005973 0.9 VDD 80.203,243.024 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U222
0.8593 0.03531 0.005405 0.9 VDD 80.023,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U223
0.8569 0.03601 0.007103 0.9 VDD 84.028,243.600 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U224
0.8585 0.03568 0.005823 0.9 VDD 81.508,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U225
0.8597 0.0351 0.005164 0.9 VDD 79.213,244.176 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U226
0.8615 0.03327 0.005218 0.9 VDD 79.393,244.752 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U227
0.859 0.03441 0.006538 0.9 VDD 85.783,247.632 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U228
0.8582 0.03441 0.007397 0.9 VDD 85.558,247.056 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U229
0.8582 0.03437 0.007409 0.9 VDD 85.648,246.480 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U230
0.8576 0.03433 0.008104 0.9 VDD 86.548,245.904 peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/U231
0.8611 0.03451 0.004434 0.9 VDD 69.223,239.568 peripherals_i/apb_spi_master_i/u_spictrl/do_rx_reg
0.8605 0.03513 0.004349 0.9 VDD 67.423,238.416 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[1]
0.8616 0.034 0.004407 0.9 VDD 70.033,240.144 peripherals_i/apb_spi_master_i/u_spictrl/en_quad_int_reg
0.8609 0.03513 0.004011 0.9 VDD 67.153,237.840 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[2]
0.8613 0.0342 0.004476 0.9 VDD 68.323,240.720 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[0]
0.8617 0.03391 0.004415 0.9 VDD 70.573,240.720 peripherals_i/apb_spi_master_i/u_spictrl/spi_mode_reg[1]
0.8611 0.03457 0.004349 0.9 VDD 67.423,238.992 peripherals_i/apb_spi_master_i/u_spictrl/state_reg[0]
0.8608 0.03535 0.00381 0.9 VDD 68.368,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U3
0.8589 0.03696 0.004123 0.9 VDD 68.773,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U4
0.8593 0.03679 0.003927 0.9 VDD 73.408,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U5
0.8592 0.03697 0.003854 0.9 VDD 69.898,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U6
0.8603 0.03587 0.003837 0.9 VDD 67.918,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U12
0.8603 0.03587 0.003796 0.9 VDD 67.918,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U13
0.8603 0.03588 0.003826 0.9 VDD 68.953,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U15
0.8603 0.03587 0.00385 0.9 VDD 68.368,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U16
0.8612 0.0344 0.004388 0.9 VDD 70.258,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U17
0.8589 0.03696 0.004137 0.9 VDD 69.133,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U18
0.8612 0.03451 0.004281 0.9 VDD 69.133,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U19
0.8604 0.03586 0.003777 0.9 VDD 67.378,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U20
0.8598 0.0364 0.003841 0.9 VDD 68.053,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U21
0.8561 0.03905 0.004836 0.9 VDD 76.828,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U23
0.8572 0.03862 0.00413 0.9 VDD 75.118,232.656 peripherals_i/apb_spi_master_i/u_spictrl/U24
0.8563 0.03793 0.005732 0.9 VDD 81.418,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U25
0.8561 0.03801 0.005865 0.9 VDD 82.048,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U26
0.8563 0.03872 0.004943 0.9 VDD 78.448,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U27
0.8558 0.03893 0.005238 0.9 VDD 79.528,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U28
0.8569 0.03775 0.00536 0.9 VDD 79.978,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U29
0.8597 0.03641 0.00389 0.9 VDD 70.663,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U31
0.8602 0.03588 0.003874 0.9 VDD 71.068,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U32
0.8603 0.03588 0.003864 0.9 VDD 70.573,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U35
0.8601 0.03595 0.003919 0.9 VDD 74.218,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U37
0.8597 0.03641 0.003876 0.9 VDD 70.798,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U39
0.8594 0.03666 0.003906 0.9 VDD 72.598,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U40
0.8592 0.03697 0.003839 0.9 VDD 69.358,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U41
0.8555 0.04034 0.004154 0.9 VDD 74.938,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U42
0.8572 0.03825 0.004531 0.9 VDD 73.633,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U43
0.8589 0.03697 0.004121 0.9 VDD 70.168,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U44
0.8589 0.03703 0.004101 0.9 VDD 71.293,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U45
0.8589 0.03697 0.004115 0.9 VDD 70.528,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U46
0.8597 0.03645 0.003896 0.9 VDD 71.293,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U47
0.8607 0.03543 0.003881 0.9 VDD 71.428,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U48
0.8607 0.03536 0.003981 0.9 VDD 70.978,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U49
0.8608 0.03536 0.003833 0.9 VDD 69.223,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U51
0.8602 0.03588 0.003876 0.9 VDD 69.673,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U52
0.8567 0.03741 0.005901 0.9 VDD 82.948,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U53
0.8581 0.03616 0.005794 0.9 VDD 84.478,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U54
0.857 0.0373 0.005733 0.9 VDD 82.228,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U55
0.8564 0.03744 0.006107 0.9 VDD 83.848,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U56
0.8564 0.03753 0.006087 0.9 VDD 83.758,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U57
0.8593 0.03676 0.003909 0.9 VDD 73.228,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U59
0.8596 0.03655 0.0039 0.9 VDD 71.878,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U60
0.8608 0.03494 0.004238 0.9 VDD 69.898,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U61
0.861 0.03504 0.003951 0.9 VDD 72.733,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U63
0.8604 0.03564 0.003955 0.9 VDD 72.508,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U64
0.86 0.03608 0.003906 0.9 VDD 72.508,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U66
0.8595 0.03656 0.003903 0.9 VDD 71.968,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U67
0.8602 0.03588 0.003928 0.9 VDD 73.858,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U68
0.8609 0.0349 0.004216 0.9 VDD 70.258,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U69
0.8609 0.03514 0.003935 0.9 VDD 73.543,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U70
0.8609 0.03508 0.004035 0.9 VDD 73.048,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U71
0.8614 0.0345 0.004088 0.9 VDD 72.238,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U72
0.8613 0.03454 0.004194 0.9 VDD 72.508,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U73
0.8588 0.0373 0.00391 0.9 VDD 72.373,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U74
0.8579 0.03798 0.004075 0.9 VDD 72.598,232.656 peripherals_i/apb_spi_master_i/u_spictrl/U76
0.8585 0.03758 0.00393 0.9 VDD 73.543,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U78
0.8592 0.03688 0.003936 0.9 VDD 73.993,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U80
0.8611 0.03487 0.003987 0.9 VDD 70.618,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U81
0.8611 0.03492 0.003994 0.9 VDD 70.033,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U82
0.8603 0.03588 0.003845 0.9 VDD 69.718,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U83
0.8597 0.03641 0.003845 0.9 VDD 69.583,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U84
0.8589 0.03697 0.00413 0.9 VDD 69.628,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U85
0.8597 0.03641 0.003851 0.9 VDD 68.413,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U86
0.8569 0.03792 0.005188 0.9 VDD 81.328,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U87
0.8565 0.03808 0.005416 0.9 VDD 82.588,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U88
0.8573 0.03729 0.005384 0.9 VDD 82.408,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U89
0.8571 0.03784 0.005071 0.9 VDD 80.698,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U90
0.8567 0.038 0.005304 0.9 VDD 81.958,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U91
0.8603 0.03577 0.003942 0.9 VDD 73.228,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U93
0.8598 0.0364 0.003796 0.9 VDD 67.918,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U94
0.8607 0.03503 0.004296 0.9 VDD 68.773,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U95
0.8609 0.03534 0.003786 0.9 VDD 67.648,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U96
0.8613 0.03436 0.004295 0.9 VDD 71.338,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U97
0.8608 0.03529 0.0039 0.9 VDD 74.848,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U98
0.8608 0.03524 0.003915 0.9 VDD 74.353,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U99
0.8602 0.03588 0.00389 0.9 VDD 70.663,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U100
0.8588 0.03713 0.004093 0.9 VDD 71.698,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U101
0.8597 0.03641 0.003868 0.9 VDD 69.268,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U102
0.8597 0.03641 0.003875 0.9 VDD 69.628,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U103
0.8601 0.03597 0.0039 0.9 VDD 71.698,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U104
0.8615 0.03432 0.004171 0.9 VDD 70.978,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U105
0.8607 0.03532 0.003978 0.9 VDD 66.523,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U106
0.8606 0.03535 0.004005 0.9 VDD 68.818,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U107
0.8598 0.03641 0.003822 0.9 VDD 68.773,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U108
0.8603 0.03588 0.003867 0.9 VDD 69.223,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U110
0.861 0.03497 0.004 0.9 VDD 69.448,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U111
0.8605 0.0356 0.003895 0.9 VDD 72.283,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U112
0.8608 0.03525 0.003935 0.9 VDD 74.488,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U113
0.861 0.03485 0.004159 0.9 VDD 71.158,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U114
0.8602 0.03588 0.003883 0.9 VDD 70.123,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U115
0.8608 0.03536 0.003851 0.9 VDD 69.988,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U116
0.8599 0.03617 0.003906 0.9 VDD 73.183,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U117
0.8606 0.03536 0.003998 0.9 VDD 69.628,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U118
0.8608 0.03536 0.003867 0.9 VDD 70.708,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U119
0.8606 0.03536 0.003993 0.9 VDD 70.168,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U120
0.8614 0.03441 0.004222 0.9 VDD 70.168,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U121
0.8613 0.03447 0.004253 0.9 VDD 69.628,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U122
0.8606 0.03536 0.004002 0.9 VDD 69.268,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U123
0.8608 0.03497 0.004264 0.9 VDD 69.448,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U124
0.8598 0.03629 0.003914 0.9 VDD 74.038,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U126
0.8599 0.03539 0.004757 0.9 VDD 78.358,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U128
0.8599 0.03479 0.005277 0.9 VDD 79.618,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U129
0.8591 0.03566 0.005224 0.9 VDD 80.383,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U131
0.8593 0.03579 0.004921 0.9 VDD 79.708,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U132
0.8592 0.03582 0.004991 0.9 VDD 80.068,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U133
0.8594 0.03575 0.00483 0.9 VDD 79.258,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U134
0.8582 0.03687 0.004885 0.9 VDD 79.528,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U135
0.8591 0.0358 0.005101 0.9 VDD 79.843,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U136
0.8593 0.03558 0.005091 0.9 VDD 79.798,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U137
0.8593 0.03551 0.005164 0.9 VDD 79.213,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U138
0.8591 0.03699 0.003912 0.9 VDD 74.758,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U139
0.8591 0.03585 0.00506 0.9 VDD 80.428,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U141
0.8589 0.03585 0.005235 0.9 VDD 80.428,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U143
0.8589 0.03565 0.005466 0.9 VDD 80.293,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U144
0.8593 0.03573 0.004925 0.9 VDD 79.078,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U146
0.8597 0.03636 0.003918 0.9 VDD 74.578,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U147
0.861 0.03496 0.00402 0.9 VDD 75.298,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U148
0.8607 0.0346 0.004731 0.9 VDD 77.683,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U149
0.8596 0.03541 0.004973 0.9 VDD 78.538,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U150
0.8602 0.03501 0.004771 0.9 VDD 77.638,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U151
0.8588 0.0356 0.005553 0.9 VDD 80.203,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U152
0.8591 0.03558 0.005315 0.9 VDD 79.753,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U153
0.8592 0.03547 0.005376 0.9 VDD 79.618,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U154
0.8593 0.03543 0.005304 0.9 VDD 79.483,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U155
0.8597 0.03484 0.005441 0.9 VDD 80.203,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U156
0.8606 0.03459 0.004758 0.9 VDD 77.593,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U157
0.8597 0.03522 0.005047 0.9 VDD 78.538,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U158
0.8581 0.03593 0.005998 0.9 VDD 81.688,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U159
0.8583 0.03584 0.005878 0.9 VDD 81.283,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U160
0.8583 0.03583 0.005862 0.9 VDD 81.733,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U161
0.858 0.03597 0.006028 0.9 VDD 81.868,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U162
0.8583 0.03584 0.005852 0.9 VDD 81.283,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U163
0.8593 0.03494 0.005763 0.9 VDD 81.373,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U164
0.8592 0.03493 0.005878 0.9 VDD 81.283,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U165
0.8604 0.03383 0.005812 0.9 VDD 81.148,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U166
0.8594 0.03538 0.005267 0.9 VDD 79.258,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U167
0.8594 0.03489 0.005715 0.9 VDD 80.743,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U168
0.8586 0.03573 0.00564 0.9 VDD 80.923,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U169
0.8586 0.03571 0.005676 0.9 VDD 80.698,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U170
0.8589 0.03558 0.005498 0.9 VDD 80.113,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U171
0.8595 0.03489 0.00559 0.9 VDD 80.743,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U172
0.8601 0.03472 0.005171 0.9 VDD 78.943,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U173
0.8596 0.0353 0.005123 0.9 VDD 78.898,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U174
0.8572 0.03632 0.006505 0.9 VDD 83.488,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U175
0.8581 0.03515 0.0068 0.9 VDD 84.523,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U176
0.8584 0.03511 0.006468 0.9 VDD 83.983,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U177
0.8568 0.03648 0.006713 0.9 VDD 84.208,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U178
0.8572 0.03629 0.006489 0.9 VDD 83.353,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U179
0.8587 0.03506 0.006227 0.9 VDD 83.083,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U180
0.8588 0.03501 0.006199 0.9 VDD 82.363,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U181
0.8575 0.03619 0.006345 0.9 VDD 82.858,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U182
0.8586 0.03508 0.006336 0.9 VDD 83.488,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U183
0.8582 0.03516 0.006658 0.9 VDD 84.703,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U184
0.8574 0.03613 0.006516 0.9 VDD 84.163,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U185
0.8582 0.03511 0.006658 0.9 VDD 83.938,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U186
0.8584 0.03507 0.006489 0.9 VDD 83.353,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U187
0.8576 0.03605 0.006348 0.9 VDD 83.533,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U188
0.8589 0.03502 0.006082 0.9 VDD 82.543,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U189
0.8586 0.03504 0.006344 0.9 VDD 82.858,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U190
0.858 0.03609 0.005901 0.9 VDD 83.488,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U191
0.8576 0.0362 0.006175 0.9 VDD 84.793,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U192
0.8582 0.0361 0.005659 0.9 VDD 83.713,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U193
0.8579 0.03612 0.005996 0.9 VDD 83.938,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U194
0.8581 0.03603 0.005872 0.9 VDD 83.353,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U195
0.8586 0.03601 0.005434 0.9 VDD 82.453,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U196
0.8584 0.03591 0.00566 0.9 VDD 82.363,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U197
0.8583 0.03597 0.005767 0.9 VDD 82.858,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U198
0.8599 0.03388 0.006188 0.9 VDD 82.408,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U199
0.8577 0.03608 0.006199 0.9 VDD 82.363,241.296 peripherals_i/apb_spi_master_i/u_spictrl/U200
0.8581 0.03591 0.006033 0.9 VDD 82.363,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U201
0.8577 0.03609 0.006188 0.9 VDD 82.408,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U202
0.8574 0.03622 0.00636 0.9 VDD 82.993,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U203
0.8591 0.03497 0.005911 0.9 VDD 81.913,240.144 peripherals_i/apb_spi_master_i/u_spictrl/U204
0.859 0.03497 0.006039 0.9 VDD 81.823,240.720 peripherals_i/apb_spi_master_i/u_spictrl/U205
0.8601 0.03387 0.006081 0.9 VDD 82.048,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U206
0.8588 0.03589 0.005335 0.9 VDD 80.878,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U207
0.8572 0.03719 0.005573 0.9 VDD 81.553,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U208
0.8587 0.03596 0.005302 0.9 VDD 81.733,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U209
0.8576 0.03717 0.005244 0.9 VDD 81.418,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U210
0.8586 0.03593 0.005445 0.9 VDD 81.373,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U211
0.859 0.03589 0.005153 0.9 VDD 80.923,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U212
0.8588 0.03579 0.005445 0.9 VDD 81.373,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U213
0.8589 0.03573 0.005335 0.9 VDD 80.878,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U214
0.8574 0.03727 0.00536 0.9 VDD 82.048,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U215
0.8571 0.03741 0.005531 0.9 VDD 82.993,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U216
0.8569 0.03751 0.005643 0.9 VDD 83.623,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U217
0.8584 0.03605 0.005539 0.9 VDD 83.038,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U218
0.8581 0.03606 0.005815 0.9 VDD 83.083,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U219
0.8572 0.03733 0.005434 0.9 VDD 82.453,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U220
0.8584 0.03598 0.005582 0.9 VDD 82.003,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U221
0.8586 0.03585 0.005553 0.9 VDD 81.868,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U222
0.8586 0.0367 0.004682 0.9 VDD 78.538,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U223
0.8602 0.03525 0.004521 0.9 VDD 77.368,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U224
0.8579 0.0375 0.004592 0.9 VDD 78.223,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U225
0.8597 0.03562 0.004672 0.9 VDD 77.998,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U226
0.8582 0.03729 0.004485 0.9 VDD 76.783,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U227
0.8584 0.0375 0.004061 0.9 VDD 73.228,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U228
0.8573 0.03773 0.004918 0.9 VDD 79.888,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U229
0.8573 0.03719 0.005552 0.9 VDD 81.463,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U230
0.858 0.03705 0.00497 0.9 VDD 80.158,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U231
0.8585 0.0368 0.004743 0.9 VDD 78.133,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U232
0.857 0.03844 0.004609 0.9 VDD 77.233,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U233
0.8596 0.03569 0.004719 0.9 VDD 78.718,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U234
0.8606 0.03534 0.00402 0.9 VDD 75.298,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U235
0.8573 0.03762 0.005104 0.9 VDD 79.033,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U236
0.8583 0.03732 0.00435 0.9 VDD 77.008,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U237
0.8608 0.03517 0.003986 0.9 VDD 73.768,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U238
0.8595 0.03629 0.004179 0.9 VDD 76.153,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U239
0.8572 0.0378 0.005004 0.9 VDD 80.338,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U240
0.8579 0.03802 0.004109 0.9 VDD 75.433,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U242
0.8599 0.03609 0.003965 0.9 VDD 75.028,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U243
0.8601 0.0355 0.004391 0.9 VDD 76.828,238.416 peripherals_i/apb_spi_master_i/u_spictrl/U244
0.8589 0.03667 0.004474 0.9 VDD 77.053,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U245
0.8593 0.03654 0.00415 0.9 VDD 76.018,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U246
0.8577 0.03746 0.004808 0.9 VDD 77.953,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U247
0.8575 0.03712 0.005402 0.9 VDD 80.833,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U248
0.8577 0.03706 0.005261 0.9 VDD 80.248,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U249
0.8571 0.03769 0.005238 0.9 VDD 79.528,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U250
0.8579 0.03699 0.005119 0.9 VDD 79.663,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U251
0.8582 0.03695 0.004805 0.9 VDD 79.303,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U252
0.8582 0.03781 0.004027 0.9 VDD 74.533,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U253
0.8577 0.0376 0.004735 0.9 VDD 78.943,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U254
0.8587 0.03714 0.004197 0.9 VDD 75.748,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U255
0.8588 0.03657 0.004654 0.9 VDD 77.773,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U256
0.8581 0.03691 0.004939 0.9 VDD 79.798,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U257
0.8578 0.03708 0.005136 0.9 VDD 80.833,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U258
0.858 0.03699 0.005026 0.9 VDD 80.248,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U259
0.8599 0.03561 0.004541 0.9 VDD 77.863,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U260
0.8584 0.0368 0.004803 0.9 VDD 79.123,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U261
0.8574 0.03812 0.004445 0.9 VDD 75.883,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U262
0.8583 0.03676 0.004921 0.9 VDD 78.853,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U263
0.8591 0.03647 0.004399 0.9 VDD 77.188,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U264
0.8573 0.03776 0.004953 0.9 VDD 80.068,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U265
0.8576 0.03832 0.004044 0.9 VDD 73.903,232.656 peripherals_i/apb_spi_master_i/u_spictrl/U266
0.8592 0.03642 0.004429 0.9 VDD 76.873,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U267
0.8594 0.0365 0.004124 0.9 VDD 75.658,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U268
0.8585 0.03686 0.004664 0.9 VDD 78.583,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U269
0.856 0.03909 0.004887 0.9 VDD 76.963,232.656 peripherals_i/apb_spi_master_i/u_spictrl/U270
0.8575 0.03709 0.005423 0.9 VDD 80.923,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U271
0.8577 0.037 0.005283 0.9 VDD 80.338,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U272
0.8581 0.037 0.004901 0.9 VDD 79.798,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U273
0.858 0.03689 0.005119 0.9 VDD 79.663,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U274
0.8581 0.03692 0.004987 0.9 VDD 79.123,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U275
0.8575 0.03768 0.00484 0.9 VDD 79.483,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U276
0.8588 0.03674 0.004476 0.9 VDD 77.638,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U277
0.8599 0.03617 0.003909 0.9 VDD 73.183,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U278
0.8613 0.03473 0.003989 0.9 VDD 73.723,238.992 peripherals_i/apb_spi_master_i/u_spictrl/U279
0.8612 0.03473 0.004085 0.9 VDD 73.723,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U280
0.8602 0.03341 0.006375 0.9 VDD 80.473,245.328 peripherals_i/apb_spi_master_i/u_spictrl/U282
0.8612 0.03466 0.004127 0.9 VDD 73.273,239.568 peripherals_i/apb_spi_master_i/u_spictrl/U283
0.8605 0.0338 0.00569 0.9 VDD 80.743,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U284
0.8602 0.03385 0.00596 0.9 VDD 81.643,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U285
0.8596 0.03392 0.006439 0.9 VDD 83.263,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U286
0.8598 0.03391 0.006334 0.9 VDD 82.903,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U287
0.8592 0.0339 0.006856 0.9 VDD 82.723,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U288
0.8595 0.03393 0.006544 0.9 VDD 83.623,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U289
0.8608 0.03374 0.005443 0.9 VDD 79.933,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U290
0.8605 0.03371 0.00576 0.9 VDD 79.663,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U291
0.8594 0.03395 0.006648 0.9 VDD 83.983,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U292
0.8596 0.03385 0.006509 0.9 VDD 81.643,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U293
0.8607 0.03367 0.005581 0.9 VDD 79.213,243.024 peripherals_i/apb_spi_master_i/u_spictrl/U294
0.8607 0.03376 0.005539 0.9 VDD 80.248,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U295
0.8591 0.0352 0.005724 0.9 VDD 79.573,243.600 peripherals_i/apb_spi_master_i/u_spictrl/U296
0.8611 0.03368 0.005235 0.9 VDD 79.258,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U297
0.8609 0.03533 0.003758 0.9 VDD 66.883,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U298
0.8607 0.03533 0.004011 0.9 VDD 67.243,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U299
0.8606 0.03534 0.004009 0.9 VDD 67.918,237.264 peripherals_i/apb_spi_master_i/u_spictrl/U300
0.861 0.03502 0.004005 0.9 VDD 68.818,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U301
0.8609 0.03506 0.004008 0.9 VDD 68.278,237.840 peripherals_i/apb_spi_master_i/u_spictrl/U302
0.8601 0.03602 0.003892 0.9 VDD 72.058,236.112 peripherals_i/apb_spi_master_i/u_spictrl/U303
0.8572 0.03798 0.004838 0.9 VDD 72.598,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U304
0.8572 0.0377 0.005115 0.9 VDD 71.563,232.080 peripherals_i/apb_spi_master_i/u_spictrl/U305
0.8591 0.03698 0.003882 0.9 VDD 71.068,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U306
0.8603 0.03583 0.00391 0.9 VDD 73.588,236.688 peripherals_i/apb_spi_master_i/u_spictrl/U307
0.8597 0.0364 0.00393 0.9 VDD 74.938,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U308
0.8563 0.03891 0.004774 0.9 VDD 71.473,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U309
0.8564 0.03894 0.004662 0.9 VDD 71.518,230.352 peripherals_i/apb_spi_master_i/u_spictrl/U310
0.8539 0.0415 0.004621 0.9 VDD 72.148,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U312
0.8543 0.04087 0.004814 0.9 VDD 71.068,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U313
0.8547 0.04029 0.005023 0.9 VDD 68.908,226.320 peripherals_i/apb_spi_master_i/u_spictrl/U314
0.8546 0.04033 0.005048 0.9 VDD 68.188,226.320 peripherals_i/apb_spi_master_i/u_spictrl/U315
0.854 0.04098 0.004981 0.9 VDD 69.808,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U316
0.8547 0.04104 0.004306 0.9 VDD 69.268,224.016 peripherals_i/apb_spi_master_i/u_spictrl/U317
0.8541 0.04089 0.005003 0.9 VDD 69.448,225.744 peripherals_i/apb_spi_master_i/u_spictrl/U318
0.854 0.041 0.005032 0.9 VDD 68.638,225.744 peripherals_i/apb_spi_master_i/u_spictrl/U319
0.8504 0.04402 0.005558 0.9 VDD 83.758,222.288 peripherals_i/apb_spi_master_i/u_spictrl/U320
0.8533 0.04179 0.004885 0.9 VDD 69.268,221.712 peripherals_i/apb_spi_master_i/u_spictrl/U321
0.8539 0.04204 0.004067 0.9 VDD 73.768,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U322
0.8537 0.04121 0.005125 0.9 VDD 66.028,225.168 peripherals_i/apb_spi_master_i/u_spictrl/U323
0.8557 0.03918 0.005121 0.9 VDD 68.458,229.200 peripherals_i/apb_spi_master_i/u_spictrl/U324
0.8557 0.03916 0.005115 0.9 VDD 67.918,229.200 peripherals_i/apb_spi_master_i/u_spictrl/U325
0.8537 0.04175 0.004546 0.9 VDD 69.628,222.288 peripherals_i/apb_spi_master_i/u_spictrl/U326
0.8544 0.04122 0.004349 0.9 VDD 67.108,224.016 peripherals_i/apb_spi_master_i/u_spictrl/U327
0.8541 0.04132 0.004542 0.9 VDD 69.718,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U328
0.8549 0.04033 0.004776 0.9 VDD 68.188,226.896 peripherals_i/apb_spi_master_i/u_spictrl/U329
0.853 0.04214 0.004842 0.9 VDD 69.808,221.136 peripherals_i/apb_spi_master_i/u_spictrl/U330
0.8528 0.04226 0.004919 0.9 VDD 68.818,221.136 peripherals_i/apb_spi_master_i/u_spictrl/U331
0.8513 0.04411 0.004619 0.9 VDD 78.358,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U332
0.8526 0.04271 0.004655 0.9 VDD 69.088,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U333
0.8516 0.04312 0.005296 0.9 VDD 77.278,223.440 peripherals_i/apb_spi_master_i/u_spictrl/U334
0.8556 0.03917 0.005237 0.9 VDD 68.008,228.624 peripherals_i/apb_spi_master_i/u_spictrl/U335
0.8504 0.04459 0.004971 0.9 VDD 82.318,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U336
0.8556 0.0393 0.005119 0.9 VDD 68.278,229.776 peripherals_i/apb_spi_master_i/u_spictrl/U337
0.8548 0.04094 0.004279 0.9 VDD 70.168,224.016 peripherals_i/apb_spi_master_i/u_spictrl/U338
0.8543 0.04137 0.004306 0.9 VDD 69.268,223.440 peripherals_i/apb_spi_master_i/u_spictrl/U339
0.8491 0.04444 0.006469 0.9 VDD 79.708,224.016 peripherals_i/apb_spi_master_i/u_spictrl/U340
0.8537 0.04161 0.004657 0.9 VDD 65.668,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U341
0.8507 0.04396 0.005344 0.9 VDD 81.958,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U342
0.8533 0.04207 0.004661 0.9 VDD 66.298,222.288 peripherals_i/apb_spi_master_i/u_spictrl/U343
0.8547 0.04122 0.004037 0.9 VDD 75.298,226.896 peripherals_i/apb_spi_master_i/u_spictrl/U344
0.8557 0.03913 0.005205 0.9 VDD 66.838,228.624 peripherals_i/apb_spi_master_i/u_spictrl/U345
0.8506 0.04451 0.004885 0.9 VDD 81.148,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U346
0.8531 0.04225 0.004654 0.9 VDD 68.908,220.560 peripherals_i/apb_spi_master_i/u_spictrl/U347
0.852 0.04267 0.005329 0.9 VDD 69.538,219.408 peripherals_i/apb_spi_master_i/u_spictrl/U348
0.8529 0.04245 0.004644 0.9 VDD 66.838,220.560 peripherals_i/apb_spi_master_i/u_spictrl/U349
0.8532 0.04213 0.004656 0.9 VDD 69.898,220.560 peripherals_i/apb_spi_master_i/u_spictrl/U350
0.8529 0.04223 0.004899 0.9 VDD 69.088,221.136 peripherals_i/apb_spi_master_i/u_spictrl/U351
0.8505 0.04457 0.004961 0.9 VDD 83.488,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U352
0.8526 0.04275 0.004653 0.9 VDD 68.548,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U353
0.8432 0.0484 0.008395 0.9 VDD 83.578,218.832 peripherals_i/apb_spi_master_i/u_spictrl/U354
0.8526 0.04273 0.004654 0.9 VDD 68.818,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U355
0.8542 0.04171 0.004103 0.9 VDD 72.508,224.016 peripherals_i/apb_spi_master_i/u_spictrl/U356
0.8538 0.04109 0.005065 0.9 VDD 68.728,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U357
0.8501 0.04393 0.005949 0.9 VDD 77.368,219.408 peripherals_i/apb_spi_master_i/u_spictrl/U358
0.8519 0.04283 0.005308 0.9 VDD 66.748,219.408 peripherals_i/apb_spi_master_i/u_spictrl/U359
0.8509 0.0439 0.005212 0.9 VDD 80.878,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U360
0.8531 0.04193 0.004987 0.9 VDD 67.918,221.712 peripherals_i/apb_spi_master_i/u_spictrl/U361
0.8506 0.04448 0.004958 0.9 VDD 83.758,220.560 peripherals_i/apb_spi_master_i/u_spictrl/U362
0.8532 0.04206 0.004785 0.9 VDD 70.528,221.136 peripherals_i/apb_spi_master_i/u_spictrl/U363
0.8536 0.04246 0.003971 0.9 VDD 75.118,223.440 peripherals_i/apb_spi_master_i/u_spictrl/U364
0.8542 0.04168 0.004091 0.9 VDD 72.598,223.440 peripherals_i/apb_spi_master_i/u_spictrl/U365
0.8534 0.04206 0.004519 0.9 VDD 72.238,221.712 peripherals_i/apb_spi_master_i/u_spictrl/U366
0.8541 0.0416 0.004331 0.9 VDD 66.388,223.440 peripherals_i/apb_spi_master_i/u_spictrl/U367
0.8492 0.04451 0.006263 0.9 VDD 80.428,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U368
0.8536 0.04124 0.005144 0.9 VDD 66.658,224.592 peripherals_i/apb_spi_master_i/u_spictrl/U369
0.8501 0.04403 0.005903 0.9 VDD 79.078,225.168 peripherals_i/apb_spi_master_i/u_spictrl/U370
0.8541 0.0409 0.005017 0.9 VDD 69.358,225.168 peripherals_i/apb_spi_master_i/u_spictrl/U371
0.8527 0.04265 0.004656 0.9 VDD 69.808,219.984 peripherals_i/apb_spi_master_i/u_spictrl/U372
0.8529 0.04221 0.004885 0.9 VDD 69.268,221.136 peripherals_i/apb_spi_master_i/u_spictrl/U373
0.8505 0.04396 0.005494 0.9 VDD 83.218,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U374
0.8537 0.0416 0.004658 0.9 VDD 65.848,222.864 peripherals_i/apb_spi_master_i/u_spictrl/U375
0.8568 0.03854 0.004662 0.9 VDD 71.518,230.928 peripherals_i/apb_spi_master_i/u_spictrl/U376
0.8603 0.03586 0.003827 0.9 VDD 67.603,235.536 peripherals_i/apb_spi_master_i/u_spictrl/U378
0.8597 0.03641 0.003883 0.9 VDD 70.168,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U379
0.8598 0.03641 0.003809 0.9 VDD 68.323,234.384 peripherals_i/apb_spi_master_i/u_spictrl/U380
0.8598 0.0364 0.003828 0.9 VDD 67.648,234.960 peripherals_i/apb_spi_master_i/u_spictrl/U381
0.8592 0.03695 0.003812 0.9 VDD 68.413,233.808 peripherals_i/apb_spi_master_i/u_spictrl/U383
0.8589 0.03695 0.004106 0.9 VDD 68.368,233.232 peripherals_i/apb_spi_master_i/u_spictrl/U384
0.8613 0.03363 0.005067 0.9 VDD 78.718,242.448 peripherals_i/apb_spi_master_i/u_spictrl/U385
0.8601 0.03509 0.004841 0.9 VDD 77.998,241.872 peripherals_i/apb_spi_master_i/u_spictrl/U386
0.8564 0.03839 0.005199 0.9 VDD 71.248,231.504 peripherals_i/apb_spi_master_i/u_spictrl/U387
0.8544 0.03899 0.006609 0.9 VDD 94.423,230.928 peripherals_i/apb_spi_master_i/clk_gate_r_counter_rx_reg/latch
0.856 0.03799 0.006048 0.9 VDD 94.963,232.656 peripherals_i/apb_spi_master_i/clk_gate_r_counter_tx_reg/latch
0.8507 0.04301 0.006304 0.9 VDD 93.253,219.408 peripherals_i/apb_spi_master_i/r_state_rx_reg[0]
0.8534 0.04196 0.004651 0.9 VDD 94.423,221.136 peripherals_i/apb_spi_master_i/r_state_rx_reg[1]
0.8488 0.04515 0.006026 0.9 VDD 93.073,217.104 peripherals_i/apb_spi_master_i/r_state_tx_reg[0]
0.8525 0.04304 0.004443 0.9 VDD 93.163,219.984 peripherals_i/apb_spi_master_i/r_state_tx_reg[1]
0.856 0.03803 0.005972 0.9 VDD 96.043,230.928 peripherals_i/apb_spi_master_i/r_counter_rx_reg[4]
0.8531 0.03978 0.007076 0.9 VDD 92.803,230.928 peripherals_i/apb_spi_master_i/r_counter_rx_reg[3]
0.8556 0.03838 0.005972 0.9 VDD 96.043,230.352 peripherals_i/apb_spi_master_i/r_counter_rx_reg[2]
0.8557 0.03897 0.005324 0.9 VDD 95.863,229.200 peripherals_i/apb_spi_master_i/r_counter_rx_reg[1]
0.8534 0.04041 0.006175 0.9 VDD 92.893,229.200 peripherals_i/apb_spi_master_i/r_counter_rx_reg[0]
0.8551 0.03853 0.006417 0.9 VDD 93.343,232.656 peripherals_i/apb_spi_master_i/r_counter_tx_reg[4]
0.8572 0.0372 0.00557 0.9 VDD 93.073,234.960 peripherals_i/apb_spi_master_i/r_counter_tx_reg[3]
0.8566 0.03753 0.005837 0.9 VDD 90.193,235.536 peripherals_i/apb_spi_master_i/r_counter_tx_reg[2]
0.8558 0.03773 0.006448 0.9 VDD 93.163,233.232 peripherals_i/apb_spi_master_i/r_counter_tx_reg[1]
0.8562 0.03776 0.006019 0.9 VDD 90.103,234.384 peripherals_i/apb_spi_master_i/r_counter_tx_reg[0]
0.8499 0.044 0.006094 0.9 VDD 93.748,218.832 peripherals_i/apb_spi_master_i/U4
0.8508 0.04346 0.005711 0.9 VDD 94.648,218.832 peripherals_i/apb_spi_master_i/U5
0.8526 0.04281 0.004629 0.9 VDD 91.228,220.560 peripherals_i/apb_spi_master_i/U7
0.8516 0.04301 0.005374 0.9 VDD 90.463,221.136 peripherals_i/apb_spi_master_i/U10
0.8521 0.04264 0.005294 0.9 VDD 90.913,221.712 peripherals_i/apb_spi_master_i/U11
0.8521 0.04272 0.00518 0.9 VDD 91.543,221.136 peripherals_i/apb_spi_master_i/U12
0.8526 0.04232 0.005115 0.9 VDD 91.903,221.712 peripherals_i/apb_spi_master_i/U13
0.8528 0.04262 0.00456 0.9 VDD 91.948,220.560 peripherals_i/apb_spi_master_i/U14
0.8524 0.04256 0.005065 0.9 VDD 92.173,221.136 peripherals_i/apb_spi_master_i/U15
0.849 0.04453 0.006455 0.9 VDD 92.848,218.832 peripherals_i/apb_spi_master_i/U16
0.8484 0.04493 0.006707 0.9 VDD 92.173,218.832 peripherals_i/apb_spi_master_i/U17
0.8498 0.04474 0.005432 0.9 VDD 93.748,217.680 peripherals_i/apb_spi_master_i/U18
0.8498 0.04448 0.0057 0.9 VDD 92.938,218.256 peripherals_i/apb_spi_master_i/U19
0.8516 0.04297 0.005453 0.9 VDD 89.878,222.864 peripherals_i/apb_spi_master_i/U21
0.8512 0.04318 0.005573 0.9 VDD 88.978,222.864 peripherals_i/apb_spi_master_i/U22
0.8509 0.04345 0.005689 0.9 VDD 87.718,222.864 peripherals_i/apb_spi_master_i/U23
0.851 0.04337 0.005656 0.9 VDD 88.078,222.864 peripherals_i/apb_spi_master_i/U24
0.8511 0.04329 0.005619 0.9 VDD 88.483,222.864 peripherals_i/apb_spi_master_i/U25
0.8514 0.04307 0.005512 0.9 VDD 89.473,222.864 peripherals_i/apb_spi_master_i/U26
0.8518 0.04286 0.005393 0.9 VDD 90.283,222.864 peripherals_i/apb_spi_master_i/U27
0.8471 0.04571 0.007207 0.9 VDD 90.823,218.832 peripherals_i/apb_spi_master_i/U28
0.8489 0.04532 0.00576 0.9 VDD 92.758,217.680 peripherals_i/apb_spi_master_i/U29
0.8493 0.04482 0.005893 0.9 VDD 92.353,218.256 peripherals_i/apb_spi_master_i/U30
0.8552 0.03867 0.006174 0.9 VDD 88.753,233.808 peripherals_i/apb_spi_master_i/U31
0.8545 0.03862 0.006924 0.9 VDD 89.023,233.232 peripherals_i/apb_spi_master_i/U32
0.8564 0.0378 0.005847 0.9 VDD 89.788,234.960 peripherals_i/apb_spi_master_i/U33
0.8557 0.03834 0.005974 0.9 VDD 90.373,233.808 peripherals_i/apb_spi_master_i/U34
0.8549 0.03835 0.006792 0.9 VDD 90.328,233.232 peripherals_i/apb_spi_master_i/U35
0.8551 0.0382 0.006712 0.9 VDD 91.003,233.232 peripherals_i/apb_spi_master_i/U36
0.8543 0.03901 0.006641 0.9 VDD 91.588,232.656 peripherals_i/apb_spi_master_i/U37
0.8541 0.03918 0.006718 0.9 VDD 90.958,232.656 peripherals_i/apb_spi_master_i/U38
0.8545 0.03855 0.0069 0.9 VDD 89.338,233.232 peripherals_i/apb_spi_master_i/U39
0.8553 0.03855 0.006107 0.9 VDD 89.338,233.808 peripherals_i/apb_spi_master_i/U40
0.8539 0.03934 0.006787 0.9 VDD 90.373,232.656 peripherals_i/apb_spi_master_i/U41
0.8555 0.03846 0.006056 0.9 VDD 89.788,233.808 peripherals_i/apb_spi_master_i/U42
0.8547 0.03847 0.00686 0.9 VDD 89.743,233.232 peripherals_i/apb_spi_master_i/U43
0.8547 0.03944 0.005887 0.9 VDD 90.013,232.080 peripherals_i/apb_spi_master_i/U44
0.8532 0.04092 0.005864 0.9 VDD 90.148,231.504 peripherals_i/apb_spi_master_i/U45
0.855 0.03923 0.005755 0.9 VDD 90.778,232.080 peripherals_i/apb_spi_master_i/U46
0.8559 0.03822 0.005882 0.9 VDD 90.913,233.808 peripherals_i/apb_spi_master_i/U47
0.8549 0.03976 0.005385 0.9 VDD 92.848,231.504 peripherals_i/apb_spi_master_i/U48
0.8561 0.03853 0.005389 0.9 VDD 95.638,229.776 peripherals_i/apb_spi_master_i/U49
0.8544 0.03985 0.005765 0.9 VDD 94.333,229.200 peripherals_i/apb_spi_master_i/U51
0.8545 0.03895 0.006592 0.9 VDD 94.468,230.352 peripherals_i/apb_spi_master_i/U52
0.8565 0.03835 0.005197 0.9 VDD 93.883,232.080 peripherals_i/apb_spi_master_i/U53
0.8519 0.04056 0.0075 0.9 VDD 91.003,230.928 peripherals_i/apb_spi_master_i/U54
0.8515 0.04128 0.007241 0.9 VDD 90.643,228.048 peripherals_i/apb_spi_master_i/U55
0.8516 0.04116 0.007241 0.9 VDD 90.643,228.624 peripherals_i/apb_spi_master_i/U56
0.8519 0.04093 0.007131 0.9 VDD 91.318,228.624 peripherals_i/apb_spi_master_i/U57
0.8531 0.04077 0.00616 0.9 VDD 92.173,227.472 peripherals_i/apb_spi_master_i/U58
0.8519 0.04097 0.007087 0.9 VDD 91.588,228.048 peripherals_i/apb_spi_master_i/U59
0.8523 0.04072 0.007027 0.9 VDD 91.948,228.624 peripherals_i/apb_spi_master_i/U60
0.8522 0.04114 0.006685 0.9 VDD 90.688,229.200 peripherals_i/apb_spi_master_i/U61
0.8521 0.0403 0.007573 0.9 VDD 90.688,230.352 peripherals_i/apb_spi_master_i/U62
0.8528 0.0399 0.00731 0.9 VDD 91.813,230.352 peripherals_i/apb_spi_master_i/U63
0.852 0.04126 0.006767 0.9 VDD 90.328,229.200 peripherals_i/apb_spi_master_i/U64
0.8528 0.04042 0.006756 0.9 VDD 90.373,229.776 peripherals_i/apb_spi_master_i/U65
0.8525 0.0401 0.007437 0.9 VDD 91.273,230.352 peripherals_i/apb_spi_master_i/U66
0.8532 0.04018 0.006602 0.9 VDD 91.048,229.776 peripherals_i/apb_spi_master_i/U67
0.8526 0.04087 0.006499 0.9 VDD 91.498,229.200 peripherals_i/apb_spi_master_i/U68
0.8556 0.03919 0.005172 0.9 VDD 94.018,231.504 peripherals_i/apb_spi_master_i/U69
0.8527 0.04041 0.006849 0.9 VDD 92.893,228.624 peripherals_i/apb_spi_master_i/U70
0.8565 0.0379 0.005626 0.9 VDD 92.398,233.808 peripherals_i/apb_spi_master_i/U71
0.8569 0.03738 0.005746 0.9 VDD 91.363,235.536 peripherals_i/apb_spi_master_i/U73
0.8567 0.03752 0.005743 0.9 VDD 91.408,234.960 peripherals_i/apb_spi_master_i/U74
0.8566 0.03783 0.005571 0.9 VDD 92.713,233.808 peripherals_i/apb_spi_master_i/U75
0.8571 0.03728 0.005579 0.9 VDD 92.668,234.384 peripherals_i/apb_spi_master_i/U76
0.8549 0.03921 0.005932 0.9 VDD 93.748,229.776 peripherals_i/apb_spi_master_i/U77
0.8566 0.03763 0.005792 0.9 VDD 90.778,234.960 peripherals_i/apb_spi_master_i/U78
0.8568 0.03747 0.00572 0.9 VDD 91.678,234.960 peripherals_i/apb_spi_master_i/U79
0.8561 0.03812 0.005797 0.9 VDD 91.408,233.808 peripherals_i/apb_spi_master_i/U80
0.8564 0.03794 0.005657 0.9 VDD 92.218,233.808 peripherals_i/apb_spi_master_i/U81
0.8546 0.03971 0.005674 0.9 VDD 94.648,229.200 peripherals_i/apb_spi_master_i/U82
0.8536 0.03992 0.006525 0.9 VDD 94.468,228.048 peripherals_i/apb_spi_master_i/U83
0.8545 0.03933 0.006207 0.9 VDD 95.278,228.624 peripherals_i/apb_spi_master_i/U84
0.8576 0.03701 0.005373 0.9 VDD 93.838,234.384 peripherals_i/apb_spi_master_i/U85
0.8571 0.03752 0.005357 0.9 VDD 93.928,233.808 peripherals_i/apb_spi_master_i/U86
0.857 0.03797 0.00499 0.9 VDD 95.008,232.080 peripherals_i/apb_spi_master_i/U87
0.8569 0.03822 0.004857 0.9 VDD 95.728,231.504 peripherals_i/apb_spi_master_i/U88
0.854 0.04038 0.005644 0.9 VDD 91.408,231.504 peripherals_i/apb_spi_master_i/U89
0.8554 0.03897 0.005588 0.9 VDD 91.723,232.080 peripherals_i/apb_spi_master_i/U90
0.8527 0.041 0.006293 0.9 VDD 91.498,227.472 peripherals_i/apb_spi_master_i/U91
0.8526 0.04053 0.006858 0.9 VDD 92.848,228.048 peripherals_i/apb_spi_master_i/U92
0.854 0.04184 0.004199 0.9 VDD 94.783,220.560 peripherals_i/apb_spi_master_i/U93
0.8536 0.04064 0.005747 0.9 VDD 90.823,231.504 peripherals_i/apb_spi_master_i/U94
0.8544 0.04011 0.005531 0.9 VDD 92.038,231.504 peripherals_i/apb_spi_master_i/U95
0.8532 0.04232 0.004451 0.9 VDD 93.073,220.560 peripherals_i/apb_spi_master_i/U96
0.8515 0.04338 0.005087 0.9 VDD 94.783,218.256 peripherals_i/apb_spi_master_i/U97
0.8488 0.04499 0.006227 0.9 VDD 111.433,219.408 peripherals_i/apb_timer_i/CTS_ccl_a_buf_00015
0.8456 0.0507 0.003669 0.9 VDD 108.418,202.128 peripherals_i/apb_timer_i/CTS_cdb_buf_00352
0.8482 0.04648 0.005326 0.9 VDD 121.603,209.616 peripherals_i/apb_timer_i/FE_OFC114_n1
0.8417 0.04846 0.009812 0.9 VDD 111.793,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/clk_gate_regs_q_reg[1]/latch
0.8574 0.03905 0.003553 0.9 VDD 121.423,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]
0.8592 0.0381 0.002746 0.9 VDD 123.673,226.896 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]
0.8584 0.03863 0.002949 0.9 VDD 123.853,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]
0.8592 0.03806 0.002752 0.9 VDD 125.833,226.320 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]
0.8576 0.03939 0.002976 0.9 VDD 127.633,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]
0.8587 0.03855 0.002731 0.9 VDD 127.453,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]
0.8572 0.03982 0.002942 0.9 VDD 127.723,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]
0.858 0.03898 0.002976 0.9 VDD 127.633,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]
0.857 0.03933 0.003624 0.9 VDD 120.073,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]
0.858 0.03822 0.003745 0.9 VDD 119.803,226.320 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]
0.8563 0.03983 0.003859 0.9 VDD 118.093,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]
0.8557 0.03983 0.004434 0.9 VDD 116.923,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]
0.855 0.04034 0.004703 0.9 VDD 114.943,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]
0.8549 0.04043 0.004688 0.9 VDD 115.123,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]
0.8551 0.04086 0.004008 0.9 VDD 114.493,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]
0.8548 0.04108 0.004166 0.9 VDD 113.143,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]
0.8544 0.04139 0.004235 0.9 VDD 108.553,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]
0.8546 0.0413 0.004147 0.9 VDD 106.933,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]
0.8541 0.04168 0.00419 0.9 VDD 106.753,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]
0.8543 0.04133 0.004366 0.9 VDD 105.673,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]
0.8543 0.04178 0.003929 0.9 VDD 103.513,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]
0.8546 0.04129 0.004087 0.9 VDD 103.603,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]
0.8544 0.04176 0.00386 0.9 VDD 102.703,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]
0.8547 0.04101 0.004284 0.9 VDD 103.333,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]
0.8542 0.04116 0.004681 0.9 VDD 105.673,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]
0.8555 0.0396 0.004862 0.9 VDD 107.203,226.320 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]
0.8539 0.04118 0.004944 0.9 VDD 108.463,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]
0.8556 0.03945 0.004958 0.9 VDD 109.453,226.320 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]
0.854 0.04105 0.004899 0.9 VDD 110.983,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]
0.8542 0.04106 0.004755 0.9 VDD 110.893,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]
0.8544 0.04078 0.004784 0.9 VDD 112.693,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]
0.8545 0.04075 0.00472 0.9 VDD 112.963,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]
0.8512 0.04292 0.005899 0.9 VDD 119.533,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]
0.8494 0.04385 0.006801 0.9 VDD 121.603,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]
0.8504 0.0443 0.005269 0.9 VDD 123.853,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]
0.8538 0.04273 0.003513 0.9 VDD 123.853,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]
0.8485 0.04565 0.005896 0.9 VDD 125.923,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]
0.8496 0.0446 0.005779 0.9 VDD 125.833,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]
0.8533 0.04283 0.00383 0.9 VDD 125.833,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]
0.8525 0.04371 0.00383 0.9 VDD 125.833,216.528 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]
0.8527 0.04261 0.004686 0.9 VDD 122.773,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]
0.8504 0.0438 0.005831 0.9 VDD 121.423,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]
0.8498 0.04426 0.005954 0.9 VDD 119.353,216.528 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]
0.8486 0.04449 0.006874 0.9 VDD 118.993,215.952 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]
0.8497 0.04376 0.006538 0.9 VDD 117.013,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]
0.8466 0.04576 0.007602 0.9 VDD 116.743,215.952 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]
0.8487 0.0444 0.00687 0.9 VDD 114.673,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]
0.8425 0.0478 0.009685 0.9 VDD 113.593,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]
0.8505 0.04517 0.004309 0.9 VDD 107.473,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]
0.8464 0.04756 0.006019 0.9 VDD 106.303,216.528 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]
0.8493 0.04504 0.005624 0.9 VDD 104.863,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]
0.8461 0.04796 0.005944 0.9 VDD 103.963,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]
0.8502 0.04484 0.004927 0.9 VDD 102.883,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]
0.8481 0.04724 0.004651 0.9 VDD 101.623,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]
0.8518 0.0446 0.003636 0.9 VDD 101.353,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]
0.8494 0.04626 0.004347 0.9 VDD 101.533,216.528 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]
0.8443 0.04831 0.007417 0.9 VDD 105.583,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]
0.8448 0.04835 0.006888 0.9 VDD 105.853,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]
0.8504 0.04515 0.0044 0.9 VDD 109.363,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]
0.8482 0.04514 0.006701 0.9 VDD 109.633,217.104 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]
0.8453 0.04792 0.006826 0.9 VDD 110.713,216.528 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]
0.843 0.04848 0.008562 0.9 VDD 111.523,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]
0.8438 0.04787 0.008334 0.9 VDD 113.413,215.376 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]
0.851 0.04462 0.004343 0.9 VDD 113.683,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]
0.8468 0.0471 0.006111 0.9 VDD 119.623,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]
0.8481 0.04655 0.00537 0.9 VDD 121.783,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]
0.8478 0.04718 0.00497 0.9 VDD 122.683,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]
0.8431 0.04813 0.008745 0.9 VDD 127.543,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]
0.8457 0.04694 0.007318 0.9 VDD 127.903,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]
0.8436 0.04664 0.009807 0.9 VDD 127.723,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]
0.8438 0.04641 0.009807 0.9 VDD 127.723,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]
0.8465 0.04637 0.007148 0.9 VDD 127.363,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]
0.85 0.04555 0.004443 0.9 VDD 123.853,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]
0.8502 0.04549 0.004297 0.9 VDD 122.503,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]
0.8473 0.04686 0.005799 0.9 VDD 120.073,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]
0.8481 0.04597 0.005949 0.9 VDD 119.353,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]
0.8461 0.0478 0.006096 0.9 VDD 118.003,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]
0.8451 0.04833 0.006584 0.9 VDD 117.643,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]
0.8486 0.04671 0.004726 0.9 VDD 114.763,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]
0.8477 0.04654 0.005776 0.9 VDD 114.403,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]
0.8472 0.04761 0.005202 0.9 VDD 106.933,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]
0.8466 0.04757 0.00585 0.9 VDD 105.943,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]
0.8457 0.04878 0.005554 0.9 VDD 104.773,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]
0.8476 0.04725 0.005173 0.9 VDD 103.693,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]
0.8478 0.04781 0.004359 0.9 VDD 101.893,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]
0.8477 0.04908 0.003231 0.9 VDD 101.443,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]
0.8473 0.04894 0.003744 0.9 VDD 100.993,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]
0.8454 0.04979 0.00485 0.9 VDD 102.523,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]
0.843 0.05055 0.006436 0.9 VDD 105.403,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]
0.8421 0.05082 0.007042 0.9 VDD 107.293,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]
0.8431 0.04976 0.007174 0.9 VDD 108.013,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]
0.845 0.0509 0.004059 0.9 VDD 109.633,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]
0.8418 0.05088 0.007339 0.9 VDD 109.993,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]
0.8452 0.05062 0.004177 0.9 VDD 111.523,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]
0.845 0.04924 0.005752 0.9 VDD 112.513,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]
0.8422 0.05048 0.007305 0.9 VDD 112.063,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]
0.8455 0.04843 0.006112 0.9 VDD 116.113,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]
0.8457 0.04823 0.006081 0.9 VDD 126.913,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]
0.8416 0.04873 0.00969 0.9 VDD 130.513,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]
0.8414 0.04867 0.009933 0.9 VDD 130.783,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]
0.8382 0.04726 0.0145 0.9 VDD 131.143,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]
0.8375 0.04701 0.01546 0.9 VDD 131.053,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]
0.838 0.04651 0.01546 0.9 VDD 131.053,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]
0.8435 0.04597 0.01051 0.9 VDD 130.693,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]
0.8477 0.04579 0.006548 0.9 VDD 126.823,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]
0.8495 0.0452 0.005339 0.9 VDD 123.763,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]
0.8487 0.04452 0.006801 0.9 VDD 121.603,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]
0.8469 0.0453 0.007841 0.9 VDD 119.623,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]
0.8453 0.04593 0.008722 0.9 VDD 117.553,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]
0.8439 0.04709 0.009017 0.9 VDD 116.653,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]
0.8459 0.04804 0.006093 0.9 VDD 114.763,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]
0.8419 0.0484 0.009651 0.9 VDD 113.863,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]
0.8444 0.04933 0.006227 0.9 VDD 108.463,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]
0.8428 0.04916 0.007995 0.9 VDD 106.663,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]
0.8488 0.04694 0.004298 0.9 VDD 100.813,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]
0.8496 0.04614 0.004275 0.9 VDD 98.203,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]
0.8503 0.04492 0.004784 0.9 VDD 96.763,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]
0.8503 0.04608 0.003668 0.9 VDD 98.653,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]
0.8484 0.04742 0.004148 0.9 VDD 96.493,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]
0.8486 0.04805 0.00332 0.9 VDD 98.743,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]
0.8447 0.04957 0.005742 0.9 VDD 103.963,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]
0.8435 0.04977 0.006712 0.9 VDD 106.123,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]
0.8487 0.04708 0.004215 0.9 VDD 107.113,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]
0.8469 0.0475 0.005564 0.9 VDD 108.823,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]
0.8415 0.04932 0.009198 0.9 VDD 109.633,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]
0.8445 0.04917 0.006338 0.9 VDD 111.073,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]
0.848 0.04618 0.005828 0.9 VDD 111.973,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]
0.8412 0.04901 0.009814 0.9 VDD 111.883,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]
0.8432 0.04972 0.007065 0.9 VDD 114.133,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U5
0.856 0.04059 0.003385 0.9 VDD 121.828,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U11
0.8572 0.03943 0.003362 0.9 VDD 121.603,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U12
0.8578 0.03905 0.003104 0.9 VDD 123.088,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U13
0.8577 0.0394 0.002936 0.9 VDD 127.318,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U14
0.8577 0.0394 0.002929 0.9 VDD 126.958,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U15
0.857 0.03984 0.0032 0.9 VDD 126.283,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U16
0.856 0.04067 0.003295 0.9 VDD 122.638,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U17
0.8572 0.03946 0.003333 0.9 VDD 120.928,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U18
0.8557 0.04077 0.003541 0.9 VDD 120.388,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U19
0.8568 0.03987 0.003328 0.9 VDD 120.973,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U20
0.8539 0.04212 0.003949 0.9 VDD 116.518,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U21
0.8556 0.04053 0.00385 0.9 VDD 116.068,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U22
0.8537 0.04227 0.004004 0.9 VDD 115.978,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U23
0.8557 0.04048 0.003808 0.9 VDD 116.473,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U24
0.8544 0.04116 0.004405 0.9 VDD 106.168,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U25
0.8546 0.0412 0.004158 0.9 VDD 108.058,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U26
0.8545 0.0413 0.004202 0.9 VDD 109.678,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U27
0.8546 0.0412 0.004172 0.9 VDD 112.018,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U28
0.8523 0.04328 0.004387 0.9 VDD 110.938,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U29
0.8548 0.04093 0.004304 0.9 VDD 112.918,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U30
0.8549 0.04101 0.004107 0.9 VDD 112.243,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U31
0.8545 0.04133 0.004173 0.9 VDD 110.668,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U32
0.8546 0.04107 0.004357 0.9 VDD 111.703,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U33
0.8546 0.0412 0.004172 0.9 VDD 110.578,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U34
0.8545 0.04113 0.004377 0.9 VDD 111.208,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U35
0.8545 0.04131 0.00416 0.9 VDD 110.893,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U36
0.8547 0.04116 0.004158 0.9 VDD 110.938,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U37
0.8548 0.0411 0.004138 0.9 VDD 111.478,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U38
0.8545 0.04135 0.004175 0.9 VDD 110.488,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U39
0.8491 0.0449 0.006001 0.9 VDD 110.218,219.408 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U40
0.8544 0.04143 0.004169 0.9 VDD 109.633,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U41
0.8547 0.04111 0.004166 0.9 VDD 109.093,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U42
0.8544 0.04148 0.004166 0.9 VDD 109.093,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U43
0.8547 0.04115 0.004164 0.9 VDD 108.688,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U44
0.8543 0.04157 0.004159 0.9 VDD 108.103,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U45
0.852 0.04374 0.00426 0.9 VDD 102.748,219.408 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U48
0.8476 0.04734 0.005081 0.9 VDD 101.938,214.800 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U49
0.8548 0.04137 0.003843 0.9 VDD 102.883,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U50
0.8546 0.04139 0.004021 0.9 VDD 104.638,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U51
0.8545 0.04172 0.003738 0.9 VDD 102.118,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U52
0.8531 0.04304 0.003838 0.9 VDD 102.883,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U54
0.8549 0.04136 0.003696 0.9 VDD 101.848,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U55
0.8534 0.04291 0.003721 0.9 VDD 102.028,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U56
0.8549 0.04136 0.003757 0.9 VDD 102.253,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U57
0.8547 0.04138 0.003874 0.9 VDD 103.153,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U58
0.8547 0.04138 0.003955 0.9 VDD 103.828,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U59
0.8546 0.04139 0.004047 0.9 VDD 104.458,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U61
0.8547 0.04138 0.003952 0.9 VDD 103.738,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U62
0.8545 0.0414 0.004087 0.9 VDD 105.448,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U64
0.8545 0.04139 0.004122 0.9 VDD 105.043,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U65
0.8545 0.0414 0.00413 0.9 VDD 105.988,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U66
0.8544 0.0414 0.004191 0.9 VDD 105.583,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U67
0.8542 0.04139 0.004385 0.9 VDD 108.058,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U68
0.8509 0.04506 0.004068 0.9 VDD 105.178,217.680 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U69
0.8533 0.04242 0.004259 0.9 VDD 106.978,218.256 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U70
0.8544 0.0414 0.004162 0.9 VDD 106.393,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U71
0.8543 0.0414 0.004282 0.9 VDD 106.618,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U72
0.8544 0.0414 0.004242 0.9 VDD 106.078,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U73
0.8521 0.0424 0.005478 0.9 VDD 107.518,218.832 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U74
0.8522 0.04345 0.004328 0.9 VDD 107.248,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U75
0.8543 0.0414 0.004344 0.9 VDD 107.473,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U76
0.8551 0.04084 0.004046 0.9 VDD 113.638,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U77
0.8549 0.04087 0.004257 0.9 VDD 113.413,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U78
0.8554 0.04066 0.00395 0.9 VDD 115.078,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U79
0.8533 0.04256 0.004112 0.9 VDD 114.898,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U81
0.8552 0.04078 0.004026 0.9 VDD 114.088,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U82
0.8551 0.04074 0.004161 0.9 VDD 114.403,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U83
0.8556 0.04055 0.003868 0.9 VDD 115.888,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U84
0.8555 0.04054 0.004 0.9 VDD 116.023,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U85
0.8553 0.04062 0.004068 0.9 VDD 115.348,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U86
0.856 0.04029 0.003738 0.9 VDD 117.148,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U87
0.8557 0.0404 0.003898 0.9 VDD 117.013,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U88
0.856 0.0401 0.003862 0.9 VDD 118.048,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U89
0.8545 0.04166 0.003799 0.9 VDD 117.958,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U91
0.8563 0.0401 0.003644 0.9 VDD 118.048,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U92
0.8562 0.04022 0.003611 0.9 VDD 118.363,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U93
0.8565 0.04004 0.003472 0.9 VDD 119.668,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U94
0.8567 0.03994 0.003389 0.9 VDD 120.433,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U95
0.8563 0.04008 0.003647 0.9 VDD 119.398,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U96
0.8561 0.04085 0.00308 0.9 VDD 124.528,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U97
0.8573 0.03985 0.002884 0.9 VDD 124.978,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U98
0.8557 0.04086 0.003413 0.9 VDD 124.663,220.560 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U99
0.8573 0.03984 0.002903 0.9 VDD 125.698,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U100
0.8581 0.03903 0.002913 0.9 VDD 124.168,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U102
0.8561 0.04077 0.003173 0.9 VDD 123.718,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U104
0.8567 0.03985 0.003434 0.9 VDD 121.378,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U105
0.8575 0.03943 0.003034 0.9 VDD 123.538,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U106
0.8552 0.04146 0.003318 0.9 VDD 124.978,218.832 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U107
0.8551 0.04157 0.003345 0.9 VDD 125.878,219.408 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U109
0.8556 0.04094 0.003459 0.9 VDD 125.428,220.560 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U110
0.8558 0.04099 0.003171 0.9 VDD 126.013,221.136 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U111
0.8569 0.03983 0.003267 0.9 VDD 126.913,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U112
0.8572 0.03984 0.002911 0.9 VDD 126.058,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U115
0.8571 0.03985 0.003082 0.9 VDD 125.203,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U116
0.8572 0.03985 0.002976 0.9 VDD 124.033,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U117
0.8576 0.03905 0.00337 0.9 VDD 121.558,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U118
0.857 0.03985 0.003164 0.9 VDD 122.413,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U119
0.8569 0.03985 0.003254 0.9 VDD 122.998,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U120
0.8574 0.03943 0.003169 0.9 VDD 122.368,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U121
0.8577 0.03905 0.003245 0.9 VDD 122.278,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U122
0.8577 0.03905 0.003205 0.9 VDD 122.818,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U123
0.8543 0.04117 0.004578 0.9 VDD 108.418,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U124
0.8546 0.04122 0.004173 0.9 VDD 111.748,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U125
0.8546 0.04127 0.004174 0.9 VDD 111.343,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U126
0.8548 0.04101 0.004172 0.9 VDD 110.173,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U128
0.8542 0.0412 0.004548 0.9 VDD 108.013,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U130
0.8545 0.04114 0.004342 0.9 VDD 105.493,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U132
0.8549 0.0412 0.003866 0.9 VDD 102.433,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U134
0.8548 0.04129 0.003937 0.9 VDD 103.783,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U136
0.8542 0.04171 0.004072 0.9 VDD 105.763,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U138
0.8542 0.04155 0.004229 0.9 VDD 108.283,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U140
0.855 0.04089 0.004098 0.9 VDD 114.313,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U142
0.8554 0.04055 0.004 0.9 VDD 115.933,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U144
0.8565 0.03938 0.004155 0.9 VDD 118.363,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U146
0.8572 0.03903 0.00379 0.9 VDD 119.488,225.744 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U148
0.8588 0.03824 0.002932 0.9 VDD 119.623,226.896 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U149
0.8543 0.04107 0.004663 0.9 VDD 109.588,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U150
0.8542 0.04112 0.004666 0.9 VDD 109.633,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U151
0.8549 0.04095 0.004174 0.9 VDD 110.848,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U152
0.8543 0.04092 0.00476 0.9 VDD 111.163,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U153
0.8542 0.04165 0.004149 0.9 VDD 107.158,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U154
0.8542 0.04168 0.004136 0.9 VDD 106.753,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U155
0.8549 0.04106 0.004062 0.9 VDD 113.278,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U156
0.8548 0.04111 0.00408 0.9 VDD 112.873,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U157
0.8546 0.04133 0.004045 0.9 VDD 105.358,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U158
0.8547 0.04132 0.004011 0.9 VDD 104.863,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U159
0.8543 0.04117 0.004503 0.9 VDD 107.428,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U160
0.8544 0.04117 0.004465 0.9 VDD 106.933,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U161
0.8548 0.04127 0.003909 0.9 VDD 103.378,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U162
0.8547 0.04131 0.003975 0.9 VDD 104.323,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U163
0.8549 0.04103 0.004093 0.9 VDD 103.648,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U164
0.8548 0.04105 0.004148 0.9 VDD 104.053,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U165
0.8559 0.04013 0.003956 0.9 VDD 116.608,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U166
0.8555 0.04007 0.004434 0.9 VDD 116.923,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U167
0.8553 0.04066 0.00403 0.9 VDD 115.438,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U168
0.8555 0.04047 0.004066 0.9 VDD 114.853,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U169
0.8544 0.04078 0.004781 0.9 VDD 112.783,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U170
0.8543 0.04117 0.004551 0.9 VDD 108.058,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U171
0.8543 0.0415 0.004226 0.9 VDD 108.868,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U172
0.8549 0.04089 0.004173 0.9 VDD 111.568,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U173
0.8543 0.041 0.004714 0.9 VDD 110.308,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U174
0.855 0.0412 0.003832 0.9 VDD 102.478,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U175
0.8543 0.04177 0.003947 0.9 VDD 103.918,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U176
0.8542 0.0417 0.004104 0.9 VDD 106.258,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U177
0.857 0.03961 0.003408 0.9 VDD 120.253,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U178
0.8569 0.03956 0.003555 0.9 VDD 120.478,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U179
0.8546 0.04111 0.004275 0.9 VDD 104.998,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U180
0.8557 0.04029 0.004008 0.9 VDD 115.798,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U181
0.856 0.03982 0.004199 0.9 VDD 118.138,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U182
0.8552 0.04078 0.004063 0.9 VDD 114.898,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U183
0.8578 0.03942 0.002801 0.9 VDD 124.978,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U185
0.8581 0.03902 0.002835 0.9 VDD 125.473,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U186
0.8577 0.03942 0.002895 0.9 VDD 125.383,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U187
0.8577 0.03941 0.002907 0.9 VDD 125.878,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U188
0.8583 0.03901 0.002695 0.9 VDD 125.698,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U190
0.8587 0.03858 0.002702 0.9 VDD 126.013,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U191
0.8581 0.03901 0.002871 0.9 VDD 126.013,224.016 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U192
0.8577 0.03941 0.002856 0.9 VDD 125.788,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U193
0.8583 0.03902 0.002683 0.9 VDD 125.158,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U195
0.8587 0.0386 0.002686 0.9 VDD 125.293,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U196
0.858 0.03904 0.002984 0.9 VDD 123.673,224.592 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U197
0.8584 0.03863 0.002948 0.9 VDD 123.808,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U198
0.8579 0.03855 0.00358 0.9 VDD 121.288,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U200
0.8587 0.03805 0.003242 0.9 VDD 122.368,226.320 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U201
0.8599 0.03734 0.00276 0.9 VDD 123.358,227.472 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U202
0.8468 0.04923 0.003977 0.9 VDD 115.393,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U204
0.8462 0.04973 0.004056 0.9 VDD 114.088,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U206
0.846 0.04992 0.004083 0.9 VDD 113.593,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U207
0.8498 0.04679 0.003439 0.9 VDD 102.928,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U208
0.849 0.04619 0.00482 0.9 VDD 105.628,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U209
0.8452 0.04943 0.005415 0.9 VDD 110.938,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U210
0.8454 0.04964 0.005003 0.9 VDD 109.048,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U211
0.8479 0.04699 0.005103 0.9 VDD 109.498,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U212
0.8481 0.04634 0.00557 0.9 VDD 126.328,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U213
0.8491 0.04578 0.005081 0.9 VDD 122.278,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U214
0.8498 0.04555 0.004607 0.9 VDD 117.058,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U215
0.8501 0.04553 0.00438 0.9 VDD 121.108,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U216
0.849 0.04553 0.005479 0.9 VDD 121.108,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U217
0.8475 0.04756 0.0049 0.9 VDD 105.898,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U218
0.8502 0.04648 0.003312 0.9 VDD 100.588,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U219
0.848 0.04743 0.004621 0.9 VDD 104.953,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U220
0.8493 0.04618 0.004554 0.9 VDD 104.728,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U221
0.8506 0.04632 0.003121 0.9 VDD 99.958,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U222
0.8502 0.0458 0.003964 0.9 VDD 97.888,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U223
0.8487 0.04718 0.004164 0.9 VDD 103.423,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U224
0.8497 0.04616 0.004097 0.9 VDD 103.198,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U225
0.8501 0.04643 0.003428 0.9 VDD 98.338,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U226
0.8496 0.04627 0.004118 0.9 VDD 96.538,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U227
0.8505 0.04651 0.003029 0.9 VDD 99.373,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U228
0.851 0.0461 0.002941 0.9 VDD 99.598,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U229
0.8506 0.04658 0.002816 0.9 VDD 100.228,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U230
0.8492 0.04689 0.003933 0.9 VDD 104.368,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U231
0.8467 0.0495 0.003751 0.9 VDD 103.603,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U232
0.8494 0.04685 0.003783 0.9 VDD 103.738,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U233
0.8494 0.04688 0.003678 0.9 VDD 104.188,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U234
0.8457 0.04977 0.004539 0.9 VDD 106.978,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U235
0.8482 0.04705 0.004722 0.9 VDD 107.788,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U236
0.8454 0.04973 0.004833 0.9 VDD 108.283,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U237
0.8481 0.04703 0.004843 0.9 VDD 108.328,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U238
0.8494 0.04621 0.004383 0.9 VDD 109.228,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U239
0.847 0.0473 0.005671 0.9 VDD 110.038,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U240
0.8453 0.04953 0.005211 0.9 VDD 109.993,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U241
0.8477 0.04694 0.005318 0.9 VDD 110.488,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U242
0.8471 0.04718 0.005731 0.9 VDD 110.758,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U243
0.8468 0.04693 0.006268 0.9 VDD 112.198,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U244
0.8493 0.0462 0.004473 0.9 VDD 110.443,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U245
0.8486 0.04692 0.004521 0.9 VDD 111.118,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U246
0.8474 0.04655 0.006084 0.9 VDD 115.798,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U247
0.8481 0.04607 0.005808 0.9 VDD 113.008,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U248
0.8485 0.04682 0.004636 0.9 VDD 112.963,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U249
0.8474 0.04683 0.005787 0.9 VDD 112.828,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U250
0.8476 0.0469 0.005531 0.9 VDD 111.478,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U251
0.8495 0.0453 0.005223 0.9 VDD 118.678,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U252
0.8492 0.04549 0.005309 0.9 VDD 118.048,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U253
0.85 0.04541 0.004546 0.9 VDD 118.183,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U254
0.8492 0.04544 0.005321 0.9 VDD 117.958,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U255
0.8502 0.04505 0.004726 0.9 VDD 122.368,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U256
0.8505 0.04462 0.004887 0.9 VDD 121.108,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U257
0.85 0.04514 0.004842 0.9 VDD 121.423,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U258
0.8499 0.04513 0.005013 0.9 VDD 120.208,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U259
0.8475 0.04674 0.005803 0.9 VDD 113.278,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U260
0.8463 0.04745 0.006259 0.9 VDD 109.138,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U261
0.8493 0.04605 0.004645 0.9 VDD 113.143,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U262
0.8482 0.04601 0.005799 0.9 VDD 113.458,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U263
0.8483 0.04612 0.005591 0.9 VDD 115.888,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U264
0.8477 0.0463 0.006008 0.9 VDD 115.258,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U265
0.8496 0.04571 0.004671 0.9 VDD 115.843,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U266
0.8487 0.04572 0.005602 0.9 VDD 115.798,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U267
0.8489 0.04561 0.005498 0.9 VDD 116.608,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U268
0.8473 0.04771 0.005036 0.9 VDD 125.968,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U269
0.8437 0.04848 0.007846 0.9 VDD 128.668,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U270
0.8486 0.04717 0.004236 0.9 VDD 124.033,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U271
0.8484 0.04726 0.004328 0.9 VDD 124.348,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U272
0.843 0.04699 0.009972 0.9 VDD 128.308,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U273
0.8407 0.04837 0.01098 0.9 VDD 128.938,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U274
0.8441 0.04691 0.009034 0.9 VDD 127.723,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U275
0.8457 0.04673 0.007594 0.9 VDD 126.868,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U276
0.8462 0.04584 0.007976 0.9 VDD 127.588,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U277
0.8481 0.04611 0.005839 0.9 VDD 126.238,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U278
0.8493 0.04591 0.004802 0.9 VDD 125.383,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U279
0.8486 0.04592 0.005448 0.9 VDD 125.428,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U280
0.8455 0.04672 0.007818 0.9 VDD 128.398,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U281
0.8398 0.04648 0.0137 0.9 VDD 130.018,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U282
0.8459 0.04667 0.007409 0.9 VDD 127.993,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U283
0.847 0.04651 0.006469 0.9 VDD 127.138,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U284
0.8481 0.04648 0.005445 0.9 VDD 125.608,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U285
0.8485 0.04679 0.004666 0.9 VDD 113.548,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U286
0.8474 0.04679 0.005857 0.9 VDD 113.458,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U287
0.8544 0.04121 0.004403 0.9 VDD 110.488,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U288
0.8542 0.04116 0.004611 0.9 VDD 108.868,225.168 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U289
0.8546 0.04127 0.004143 0.9 VDD 111.343,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U290
0.8547 0.04121 0.00412 0.9 VDD 111.928,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U291
0.8553 0.04071 0.003994 0.9 VDD 114.628,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U292
0.8566 0.03984 0.003521 0.9 VDD 119.218,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U293
0.8547 0.04138 0.003923 0.9 VDD 103.468,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U294
0.8544 0.0414 0.004196 0.9 VDD 106.978,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U295
0.8576 0.03943 0.002993 0.9 VDD 123.718,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U296
0.8577 0.03941 0.002921 0.9 VDD 126.508,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U297
0.8546 0.04124 0.004186 0.9 VDD 110.173,222.288 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U298
0.8545 0.04137 0.004172 0.9 VDD 110.263,223.440 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U299
0.8544 0.0414 0.004193 0.9 VDD 109.948,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U300
0.8543 0.04145 0.00421 0.9 VDD 109.408,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U301
0.8548 0.04115 0.004097 0.9 VDD 112.468,222.864 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U302
0.8547 0.041 0.004331 0.9 VDD 112.333,221.712 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U303
0.8439 0.04896 0.007102 0.9 VDD 113.818,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U304
0.8471 0.04724 0.005701 0.9 VDD 110.398,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U305
0.8481 0.04621 0.005648 0.9 VDD 109.768,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U306
0.8495 0.04621 0.00431 0.9 VDD 108.283,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U308
0.8493 0.04693 0.003804 0.9 VDD 104.863,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U310
0.85 0.04638 0.003653 0.9 VDD 97.753,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U312
0.8501 0.04549 0.004429 0.9 VDD 96.673,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U314
0.8492 0.04669 0.004111 0.9 VDD 101.443,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U316
0.8463 0.04758 0.006082 0.9 VDD 107.473,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U318
0.8481 0.04623 0.005642 0.9 VDD 115.483,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U320
0.849 0.04563 0.005374 0.9 VDD 117.553,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U322
0.8502 0.04481 0.004994 0.9 VDD 120.343,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U324
0.8499 0.0458 0.004256 0.9 VDD 124.933,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U326
0.8416 0.04676 0.01164 0.9 VDD 128.803,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U328
0.842 0.04704 0.01091 0.9 VDD 128.893,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U330
0.8445 0.04822 0.007258 0.9 VDD 128.083,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U332
0.8474 0.04792 0.004637 0.9 VDD 125.608,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U333
0.8452 0.04878 0.005974 0.9 VDD 114.628,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U335
0.8451 0.04895 0.005902 0.9 VDD 113.863,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U336
0.8467 0.04703 0.006305 0.9 VDD 111.613,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U337
0.8448 0.04645 0.008742 0.9 VDD 128.938,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U338
0.8459 0.04588 0.008196 0.9 VDD 128.398,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U339
0.845 0.04593 0.00906 0.9 VDD 129.253,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U340
0.8505 0.0464 0.003144 0.9 VDD 98.068,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U341
0.8489 0.04832 0.002796 0.9 VDD 99.418,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U342
0.8484 0.04828 0.003353 0.9 VDD 98.653,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U343
0.8502 0.04477 0.005077 0.9 VDD 120.478,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U344
0.8496 0.04509 0.005275 0.9 VDD 119.398,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U345
0.8495 0.04523 0.005218 0.9 VDD 119.713,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U346
0.8464 0.04733 0.00629 0.9 VDD 109.858,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U347
0.8444 0.04931 0.006284 0.9 VDD 109.723,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U348
0.8489 0.04696 0.004165 0.9 VDD 105.358,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U349
0.8485 0.04704 0.004456 0.9 VDD 106.618,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U350
0.8458 0.04977 0.004384 0.9 VDD 106.303,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U351
0.8447 0.04923 0.006075 0.9 VDD 107.428,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U352
0.8448 0.0492 0.006021 0.9 VDD 107.068,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U353
0.845 0.04909 0.005905 0.9 VDD 106.303,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U354
0.8439 0.04831 0.007755 0.9 VDD 128.578,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U355
0.8399 0.04844 0.0117 0.9 VDD 129.388,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U356
0.8431 0.04842 0.008432 0.9 VDD 129.253,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U357
0.8498 0.04543 0.004754 0.9 VDD 95.818,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U358
0.8502 0.04588 0.003946 0.9 VDD 96.988,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U359
0.8499 0.04592 0.004188 0.9 VDD 97.303,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U360
0.8474 0.0465 0.006109 0.9 VDD 114.538,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U361
0.8452 0.04864 0.006209 0.9 VDD 113.098,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U362
0.847 0.04677 0.006206 0.9 VDD 113.143,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U363
0.8495 0.04621 0.004334 0.9 VDD 108.598,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U364
0.8482 0.04621 0.005608 0.9 VDD 109.318,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U365
0.8482 0.04621 0.005547 0.9 VDD 108.733,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U366
0.8493 0.04613 0.004605 0.9 VDD 112.423,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U367
0.8469 0.04687 0.006245 0.9 VDD 112.558,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U368
0.8493 0.04619 0.004518 0.9 VDD 111.073,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U369
0.844 0.0491 0.006853 0.9 VDD 115.708,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U370
0.8449 0.04836 0.006766 0.9 VDD 116.338,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U371
0.847 0.04901 0.003942 0.9 VDD 115.933,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U372
0.8446 0.04705 0.008362 0.9 VDD 128.938,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U373
0.8405 0.04683 0.01264 0.9 VDD 129.388,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U374
0.8437 0.04689 0.009404 0.9 VDD 129.973,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U375
0.8505 0.04621 0.003253 0.9 VDD 99.508,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U376
0.8505 0.04598 0.003539 0.9 VDD 98.608,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U377
0.85 0.04659 0.003392 0.9 VDD 99.193,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U378
0.8466 0.04783 0.005534 0.9 VDD 126.418,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U379
0.8479 0.04757 0.004488 0.9 VDD 125.473,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U380
0.8504 0.04534 0.004272 0.9 VDD 124.438,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U381
0.8504 0.04516 0.004486 0.9 VDD 123.628,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U382
0.8505 0.04489 0.004649 0.9 VDD 122.773,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U383
0.8482 0.04599 0.00582 0.9 VDD 116.338,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U384
0.848 0.04609 0.005883 0.9 VDD 115.978,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U385
0.8485 0.04579 0.005702 0.9 VDD 117.013,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U386
0.8502 0.04628 0.003514 0.9 VDD 96.628,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U387
0.8489 0.04702 0.004082 0.9 VDD 96.673,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U388
0.849 0.04693 0.00406 0.9 VDD 104.908,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U389
0.8464 0.04961 0.003944 0.9 VDD 104.413,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U390
0.8433 0.04853 0.008206 0.9 VDD 129.028,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U391
0.8454 0.04846 0.006134 0.9 VDD 128.533,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U392
0.8505 0.0456 0.00392 0.9 VDD 97.078,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U393
0.8506 0.0454 0.003976 0.9 VDD 96.853,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U394
0.8463 0.0475 0.006242 0.9 VDD 108.778,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U395
0.8463 0.04754 0.006175 0.9 VDD 108.103,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U396
0.844 0.0471 0.008906 0.9 VDD 129.478,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U397
0.841 0.04711 0.01192 0.9 VDD 129.523,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U398
0.8502 0.04637 0.003388 0.9 VDD 100.138,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U399
0.8475 0.04765 0.0048 0.9 VDD 101.533,214.224 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U400
0.8484 0.04621 0.005418 0.9 VDD 108.058,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U401
0.8495 0.04621 0.004274 0.9 VDD 107.833,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U402
0.8442 0.04647 0.009287 0.9 VDD 129.478,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U403
0.8408 0.04647 0.01271 0.9 VDD 129.433,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U404
0.8475 0.0464 0.00607 0.9 VDD 114.898,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U405
0.8473 0.04659 0.006138 0.9 VDD 114.133,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U406
0.8478 0.04658 0.005614 0.9 VDD 117.508,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U407
0.8484 0.04611 0.005478 0.9 VDD 118.273,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U408
0.8504 0.04468 0.004928 0.9 VDD 121.288,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U409
0.8507 0.04441 0.00492 0.9 VDD 121.333,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U410
0.8486 0.04602 0.005403 0.9 VDD 125.878,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U411
0.8503 0.04545 0.004256 0.9 VDD 124.933,213.648 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U412
0.8465 0.04713 0.006336 0.9 VDD 111.028,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U413
0.8465 0.04723 0.006314 0.9 VDD 110.443,213.072 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U414
0.8434 0.04956 0.007012 0.9 VDD 114.538,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U415
0.8441 0.04884 0.007035 0.9 VDD 114.358,209.040 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U416
0.8438 0.04928 0.006915 0.9 VDD 115.258,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U417
0.8485 0.04688 0.00457 0.9 VDD 111.838,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U418
0.8489 0.04709 0.004003 0.9 VDD 114.988,207.312 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U419
0.8493 0.0461 0.004624 0.9 VDD 112.738,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U421
0.8499 0.04584 0.004283 0.9 VDD 122.593,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U422
0.8483 0.04681 0.004918 0.9 VDD 122.728,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U423
0.8466 0.04633 0.007073 0.9 VDD 126.283,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U424
0.8469 0.04661 0.00652 0.9 VDD 126.238,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U425
0.8478 0.04749 0.004675 0.9 VDD 125.158,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U426
0.8498 0.04623 0.003988 0.9 VDD 124.438,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U427
0.8489 0.0462 0.004868 0.9 VDD 125.698,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U428
0.8501 0.04596 0.003959 0.9 VDD 124.618,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U429
0.85 0.0455 0.004511 0.9 VDD 123.718,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U430
0.8497 0.0458 0.004485 0.9 VDD 123.898,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U431
0.8499 0.0457 0.004399 0.9 VDD 124.483,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U432
0.8482 0.04616 0.005619 0.9 VDD 125.518,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U433
0.8474 0.04652 0.0061 0.9 VDD 115.978,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U434
0.8475 0.04643 0.006109 0.9 VDD 116.518,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U435
0.8479 0.04661 0.00552 0.9 VDD 126.283,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U436
0.8461 0.04773 0.006213 0.9 VDD 126.058,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U437
0.8494 0.04611 0.004509 0.9 VDD 123.853,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U438
0.8493 0.04738 0.003364 0.9 VDD 123.448,207.888 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U439
0.8486 0.0469 0.004551 0.9 VDD 111.568,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U440
0.8492 0.04619 0.00457 0.9 VDD 111.838,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U441
0.8494 0.04533 0.005217 0.9 VDD 118.723,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U442
0.8496 0.04595 0.004479 0.9 VDD 119.398,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U443
0.8486 0.04587 0.005481 0.9 VDD 116.743,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U444
0.8489 0.04646 0.004645 0.9 VDD 116.338,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U445
0.8499 0.04571 0.004427 0.9 VDD 120.298,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U446
0.8504 0.04517 0.004448 0.9 VDD 119.938,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U447
0.8477 0.04622 0.006098 0.9 VDD 117.778,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U448
0.8492 0.04621 0.004564 0.9 VDD 117.868,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U449
0.8485 0.04686 0.0046 0.9 VDD 112.333,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U450
0.8475 0.04687 0.005666 0.9 VDD 112.108,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U451
0.8483 0.04593 0.005783 0.9 VDD 114.133,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U452
0.8493 0.04599 0.004671 0.9 VDD 113.638,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U453
0.8485 0.04583 0.005715 0.9 VDD 114.898,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U454
0.8494 0.04588 0.004715 0.9 VDD 114.538,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U455
0.8503 0.045 0.004726 0.9 VDD 122.233,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U456
0.8498 0.04547 0.004694 0.9 VDD 122.458,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U457
0.8481 0.0462 0.005745 0.9 VDD 110.938,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U458
0.8481 0.0462 0.005701 0.9 VDD 110.398,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U459
0.8453 0.04959 0.005103 0.9 VDD 109.498,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U460
0.8486 0.04697 0.004423 0.9 VDD 109.768,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U461
0.8491 0.04696 0.003904 0.9 VDD 105.403,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U462
0.8461 0.04971 0.004186 0.9 VDD 105.448,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U463
0.848 0.047 0.005003 0.9 VDD 109.048,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U464
0.8486 0.04701 0.004355 0.9 VDD 108.868,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U465
0.8483 0.04707 0.00461 0.9 VDD 107.293,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U466
0.8456 0.04976 0.004641 0.9 VDD 107.428,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U467
0.8486 0.04695 0.004469 0.9 VDD 110.398,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U468
0.8494 0.04621 0.004423 0.9 VDD 109.768,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U469
0.8471 0.04935 0.003567 0.9 VDD 102.838,209.616 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U470
0.8498 0.04674 0.003437 0.9 VDD 102.298,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U471
0.8503 0.04663 0.003031 0.9 VDD 100.858,210.192 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U472
0.8503 0.04665 0.003093 0.9 VDD 101.128,210.768 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U473
0.8491 0.04619 0.004687 0.9 VDD 105.178,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U474
0.8501 0.04618 0.003762 0.9 VDD 104.638,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U475
0.8509 0.04612 0.003006 0.9 VDD 100.678,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U476
0.8505 0.04612 0.003367 0.9 VDD 100.768,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U477
0.8499 0.04619 0.003937 0.9 VDD 105.583,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U478
0.8503 0.04616 0.003508 0.9 VDD 103.288,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U479
0.8486 0.0462 0.005211 0.9 VDD 106.978,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U480
0.8496 0.0462 0.004207 0.9 VDD 107.068,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U481
0.8489 0.0462 0.004926 0.9 VDD 105.988,211.920 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U482
0.8497 0.0462 0.00406 0.9 VDD 106.258,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U483
0.8495 0.04682 0.003719 0.9 VDD 101.938,212.496 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U484
0.8506 0.04614 0.003232 0.9 VDD 101.848,211.344 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U485
0.8436 0.04946 0.006975 0.9 VDD 114.808,208.464 peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/U486
0.8425 0.05289 0.0046 0.9 VDD 109.543,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[0]/latch
0.8436 0.04787 0.008562 0.9 VDD 111.523,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[1]/latch
0.842 0.05199 0.006041 0.9 VDD 110.083,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/clk_gate_regs_q_reg[2]/latch
0.8549 0.04157 0.003563 0.9 VDD 125.923,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]
0.8555 0.04114 0.003343 0.9 VDD 127.633,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]
0.855 0.04115 0.003862 0.9 VDD 127.813,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]
0.8548 0.0411 0.004091 0.9 VDD 129.973,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]
0.8531 0.04281 0.004114 0.9 VDD 130.873,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]
0.8545 0.04135 0.004143 0.9 VDD 130.963,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]
0.8535 0.0428 0.003735 0.9 VDD 130.963,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]
0.8554 0.04113 0.003443 0.9 VDD 129.523,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]
0.8549 0.04152 0.003593 0.9 VDD 123.853,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]
0.8547 0.04151 0.00378 0.9 VDD 123.763,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]
0.8546 0.04058 0.004801 0.9 VDD 120.883,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]
0.8532 0.04137 0.005422 0.9 VDD 118.813,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]
0.8517 0.04268 0.005667 0.9 VDD 117.823,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]
0.852 0.04208 0.005896 0.9 VDD 116.653,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]
0.8503 0.04361 0.006051 0.9 VDD 115.573,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]
0.8512 0.04267 0.006149 0.9 VDD 114.493,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]
0.8498 0.04467 0.005489 0.9 VDD 107.563,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]
0.8501 0.04447 0.005443 0.9 VDD 106.123,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]
0.8509 0.04411 0.004997 0.9 VDD 104.233,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]
0.8519 0.04318 0.004867 0.9 VDD 103.783,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]
0.853 0.04285 0.004129 0.9 VDD 101.623,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]
0.8548 0.04162 0.003624 0.9 VDD 100.813,223.440 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]
0.8538 0.04268 0.003552 0.9 VDD 100.813,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]
0.8551 0.04134 0.003555 0.9 VDD 100.813,222.288 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]
0.8524 0.04339 0.004225 0.9 VDD 105.853,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]
0.8509 0.04345 0.005639 0.9 VDD 107.203,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]
0.8542 0.04136 0.004452 0.9 VDD 109.093,221.712 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]
0.8521 0.04344 0.004451 0.9 VDD 109.003,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]
0.8506 0.04336 0.006025 0.9 VDD 110.263,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]
0.8507 0.04312 0.006167 0.9 VDD 112.333,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]
0.8527 0.04303 0.004308 0.9 VDD 112.873,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]
0.8495 0.04433 0.006184 0.9 VDD 113.593,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]
0.8516 0.04326 0.005129 0.9 VDD 121.693,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]
0.8517 0.04372 0.00461 0.9 VDD 126.193,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]
0.8469 0.0448 0.008256 0.9 VDD 127.813,214.800 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]
0.8509 0.04363 0.005465 0.9 VDD 128.083,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]
0.8443 0.04478 0.01094 0.9 VDD 130.063,214.800 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]
0.8432 0.04597 0.01084 0.9 VDD 129.973,214.224 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]
0.8491 0.04479 0.006096 0.9 VDD 129.883,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]
0.8498 0.0448 0.005429 0.9 VDD 127.993,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]
0.8521 0.04358 0.00427 0.9 VDD 123.673,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]
0.8518 0.04359 0.004569 0.9 VDD 123.763,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]
0.8509 0.04318 0.005875 0.9 VDD 121.333,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]
0.8484 0.04482 0.006736 0.9 VDD 119.353,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]
0.8479 0.04558 0.00652 0.9 VDD 117.103,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]
0.8463 0.04621 0.007528 0.9 VDD 117.013,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]
0.8465 0.04662 0.006844 0.9 VDD 114.943,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]
0.8446 0.04711 0.008272 0.9 VDD 113.773,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]
0.8445 0.0478 0.007702 0.9 VDD 107.923,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]
0.8456 0.04749 0.006929 0.9 VDD 105.943,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]
0.8477 0.04697 0.005301 0.9 VDD 103.873,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]
0.846 0.04784 0.006172 0.9 VDD 103.513,214.800 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]
0.8494 0.04617 0.004433 0.9 VDD 101.263,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]
0.8501 0.046 0.003847 0.9 VDD 98.833,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]
0.8519 0.04407 0.004 0.9 VDD 98.833,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]
0.8508 0.04517 0.004 0.9 VDD 98.833,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]
0.8449 0.04857 0.006518 0.9 VDD 104.053,214.224 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]
0.8429 0.04857 0.008543 0.9 VDD 107.923,214.800 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]
0.8456 0.04787 0.006535 0.9 VDD 108.643,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]
0.8438 0.04856 0.00764 0.9 VDD 107.743,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]
0.8432 0.04858 0.0082 0.9 VDD 109.633,215.376 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]
0.8438 0.04793 0.008243 0.9 VDD 109.813,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]
0.8456 0.04747 0.006953 0.9 VDD 112.783,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]
0.8483 0.04477 0.006953 0.9 VDD 112.783,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]
0.8468 0.04969 0.003514 0.9 VDD 117.463,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]
0.8474 0.04892 0.003684 0.9 VDD 125.833,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]
0.8469 0.04922 0.003854 0.9 VDD 126.013,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]
0.8432 0.04986 0.006908 0.9 VDD 129.433,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]
0.8448 0.04903 0.006208 0.9 VDD 129.523,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]
0.8438 0.04988 0.00627 0.9 VDD 129.613,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]
0.8405 0.04905 0.01046 0.9 VDD 129.613,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]
0.8417 0.04797 0.01033 0.9 VDD 129.523,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]
0.848 0.04854 0.003449 0.9 VDD 123.223,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]
0.8479 0.04846 0.003634 0.9 VDD 122.773,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]
0.8475 0.04808 0.004373 0.9 VDD 120.703,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]
0.8479 0.04871 0.003381 0.9 VDD 119.533,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]
0.8451 0.04961 0.005292 0.9 VDD 117.643,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]
0.8454 0.04917 0.005423 0.9 VDD 117.103,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]
0.8438 0.05043 0.005732 0.9 VDD 115.483,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]
0.8446 0.04961 0.005795 0.9 VDD 115.033,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]
0.8448 0.05183 0.003362 0.9 VDD 107.023,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]
0.845 0.05016 0.004866 0.9 VDD 106.303,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]
0.8436 0.05168 0.004761 0.9 VDD 106.033,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]
0.8481 0.04985 0.002005 0.9 VDD 102.793,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]
0.8474 0.04971 0.002875 0.9 VDD 101.893,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]
0.8476 0.0503 0.002085 0.9 VDD 100.813,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]
0.8474 0.0503 0.002279 0.9 VDD 100.813,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]
0.8458 0.05089 0.003279 0.9 VDD 102.703,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]
0.8457 0.05134 0.002911 0.9 VDD 104.413,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]
0.8486 0.04803 0.003394 0.9 VDD 107.293,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]
0.8425 0.05196 0.005536 0.9 VDD 108.283,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]
0.8445 0.05199 0.003501 0.9 VDD 108.913,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]
0.8466 0.05022 0.003141 0.9 VDD 109.363,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]
0.8438 0.05017 0.006054 0.9 VDD 110.713,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]
0.8427 0.05129 0.005988 0.9 VDD 112.783,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]
0.8468 0.05004 0.003192 0.9 VDD 112.153,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]
0.8448 0.05115 0.004094 0.9 VDD 116.473,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]
0.8482 0.05007 0.001767 0.9 VDD 123.673,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]
0.8466 0.05037 0.002992 0.9 VDD 126.013,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]
0.8459 0.05072 0.003385 0.9 VDD 126.373,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]
0.8438 0.05078 0.005445 0.9 VDD 128.353,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]
0.8443 0.05016 0.005558 0.9 VDD 128.983,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]
0.844 0.0508 0.00518 0.9 VDD 128.533,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]
0.8462 0.05075 0.003007 0.9 VDD 126.553,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]
0.848 0.04987 0.002134 0.9 VDD 123.853,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]
0.8479 0.04941 0.002652 0.9 VDD 122.233,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]
0.8476 0.04931 0.003062 0.9 VDD 120.973,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]
0.8471 0.04958 0.003333 0.9 VDD 119.983,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]
0.8464 0.05039 0.003227 0.9 VDD 118.273,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]
0.8452 0.05129 0.00353 0.9 VDD 116.113,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]
0.8446 0.05108 0.004325 0.9 VDD 115.033,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]
0.8444 0.05189 0.003689 0.9 VDD 114.223,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]
0.8464 0.05068 0.002903 0.9 VDD 107.473,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]
0.8461 0.05061 0.003325 0.9 VDD 106.573,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]
0.8447 0.05229 0.002991 0.9 VDD 105.313,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]
0.8458 0.05177 0.002474 0.9 VDD 103.333,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]
0.8481 0.04999 0.001931 0.9 VDD 101.983,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]
0.8475 0.05099 0.001495 0.9 VDD 100.813,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]
0.8481 0.05063 0.001307 0.9 VDD 100.813,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]
0.8468 0.05099 0.002207 0.9 VDD 102.703,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]
0.8465 0.05127 0.002203 0.9 VDD 104.683,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]
0.8437 0.05256 0.003706 0.9 VDD 106.663,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]
0.8438 0.05269 0.003517 0.9 VDD 107.473,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]
0.8438 0.05162 0.00461 0.9 VDD 109.723,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]
0.8462 0.05063 0.003141 0.9 VDD 109.363,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]
0.8435 0.05267 0.003777 0.9 VDD 110.893,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]
0.8431 0.05229 0.004574 0.9 VDD 112.693,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]
0.8438 0.05154 0.004611 0.9 VDD 111.973,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]
0.8548 0.0415 0.003685 0.9 VDD 123.448,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U7
0.8552 0.04144 0.003341 0.9 VDD 125.743,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U8
0.8551 0.04144 0.003438 0.9 VDD 125.878,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U9
0.8536 0.04282 0.003624 0.9 VDD 128.938,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U10
0.855 0.04122 0.003735 0.9 VDD 131.008,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U11
0.8536 0.04282 0.00359 0.9 VDD 128.353,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U12
0.855 0.0415 0.003549 0.9 VDD 123.448,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U13
0.8549 0.04149 0.003624 0.9 VDD 123.718,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U14
0.855 0.04149 0.003517 0.9 VDD 123.808,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U15
0.8551 0.04148 0.003448 0.9 VDD 124.303,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U16
0.8526 0.04341 0.004012 0.9 VDD 118.048,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U17
0.8543 0.04175 0.00399 0.9 VDD 118.318,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U18
0.8541 0.04185 0.004092 0.9 VDD 117.058,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U19
0.8541 0.04181 0.004052 0.9 VDD 117.553,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U20
0.8513 0.04337 0.005327 0.9 VDD 105.628,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U21
0.8521 0.04239 0.005533 0.9 VDD 107.788,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U22
0.8533 0.04228 0.004395 0.9 VDD 110.218,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U23
0.849 0.04494 0.00606 0.9 VDD 110.758,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U24
0.8482 0.04499 0.006841 0.9 VDD 110.938,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U25
0.8482 0.0449 0.006891 0.9 VDD 111.748,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U26
0.8508 0.04487 0.004375 0.9 VDD 111.973,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U27
0.8495 0.04456 0.005954 0.9 VDD 112.828,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U28
0.8535 0.04213 0.004356 0.9 VDD 113.053,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U29
0.8516 0.04223 0.006186 0.9 VDD 111.208,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U30
0.8507 0.04493 0.004382 0.9 VDD 111.478,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U31
0.8516 0.04226 0.006094 0.9 VDD 110.713,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U32
0.8533 0.04226 0.004392 0.9 VDD 110.578,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U33
0.8506 0.04498 0.004387 0.9 VDD 111.028,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U34
0.8517 0.04228 0.006018 0.9 VDD 110.308,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U35
0.8533 0.0423 0.004398 0.9 VDD 109.858,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U36
0.8518 0.0423 0.005907 0.9 VDD 109.723,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U37
0.8533 0.04234 0.004374 0.9 VDD 108.823,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U38
0.8519 0.04232 0.005821 0.9 VDD 109.273,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U39
0.8519 0.04234 0.005743 0.9 VDD 108.868,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U40
0.8533 0.04238 0.004336 0.9 VDD 108.013,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U41
0.8523 0.04429 0.003388 0.9 VDD 99.868,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U44
0.851 0.0453 0.003741 0.9 VDD 99.148,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U45
0.8539 0.04256 0.003531 0.9 VDD 100.723,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U46
0.8536 0.0425 0.003938 0.9 VDD 104.008,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U47
0.8533 0.0427 0.004021 0.9 VDD 98.608,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U48
0.8534 0.0429 0.003693 0.9 VDD 99.373,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U50
0.8518 0.0438 0.004365 0.9 VDD 97.798,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U51
0.8522 0.04396 0.003863 0.9 VDD 98.428,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U52
0.8538 0.04259 0.003575 0.9 VDD 99.283,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U53
0.8539 0.04258 0.003531 0.9 VDD 100.003,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U54
0.8535 0.04255 0.003928 0.9 VDD 101.488,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U55
0.8533 0.04253 0.004189 0.9 VDD 102.478,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U57
0.848 0.04666 0.005323 0.9 VDD 102.838,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U58
0.8529 0.0425 0.004565 0.9 VDD 103.918,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U60
0.8512 0.04491 0.003893 0.9 VDD 103.603,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U61
0.8527 0.04248 0.00482 0.9 VDD 104.908,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U62
0.851 0.045 0.003984 0.9 VDD 104.413,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U63
0.8524 0.04245 0.005118 0.9 VDD 106.078,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U64
0.8509 0.04505 0.004049 0.9 VDD 104.998,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U65
0.8489 0.04511 0.005982 0.9 VDD 106.168,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U66
0.8534 0.04245 0.004141 0.9 VDD 105.853,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U67
0.8507 0.04511 0.004184 0.9 VDD 106.258,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U68
0.8534 0.04247 0.004088 0.9 VDD 105.358,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U69
0.8485 0.04517 0.006288 0.9 VDD 107.518,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U70
0.8534 0.04243 0.004212 0.9 VDD 106.528,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U71
0.8533 0.0424 0.0043 0.9 VDD 107.383,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U72
0.8537 0.04204 0.004289 0.9 VDD 114.448,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U73
0.8536 0.04206 0.004318 0.9 VDD 114.043,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U74
0.8527 0.04196 0.005382 0.9 VDD 115.618,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U75
0.8517 0.04409 0.004189 0.9 VDD 115.798,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U77
0.8538 0.04198 0.004223 0.9 VDD 115.348,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U78
0.8537 0.04201 0.004259 0.9 VDD 114.853,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U79
0.854 0.04188 0.00412 0.9 VDD 116.698,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U80
0.852 0.0439 0.004137 0.9 VDD 116.473,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U81
0.8539 0.04191 0.004155 0.9 VDD 116.248,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U82
0.8545 0.04165 0.003884 0.9 VDD 119.578,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U83
0.853 0.0431 0.003934 0.9 VDD 118.993,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U84
0.8545 0.04152 0.004005 0.9 VDD 122.008,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U85
0.8523 0.04235 0.00537 0.9 VDD 121.018,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U87
0.8541 0.04157 0.004301 0.9 VDD 120.658,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U88
0.8537 0.04251 0.003796 0.9 VDD 120.613,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U89
0.8547 0.04151 0.003805 0.9 VDD 122.908,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U90
0.8538 0.04258 0.003625 0.9 VDD 122.593,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U91
0.8548 0.04152 0.003699 0.9 VDD 121.738,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U92
0.8524 0.04358 0.003988 0.9 VDD 128.488,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U93
0.8536 0.04283 0.003561 0.9 VDD 127.858,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U94
0.8524 0.04363 0.003965 0.9 VDD 128.083,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U95
0.8531 0.04282 0.004051 0.9 VDD 129.658,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U96
0.8552 0.04139 0.003374 0.9 VDD 127.318,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U98
0.8524 0.04365 0.003936 0.9 VDD 127.588,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U100
0.8552 0.04146 0.003378 0.9 VDD 124.978,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U101
0.8533 0.04283 0.003915 0.9 VDD 127.228,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U102
0.8524 0.04367 0.003915 0.9 VDD 127.228,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U103
0.8506 0.04348 0.005955 0.9 VDD 129.478,215.952 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U105
0.8525 0.04349 0.004037 0.9 VDD 129.388,216.528 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U106
0.8532 0.04282 0.004025 0.9 VDD 129.163,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U107
0.8532 0.04282 0.003985 0.9 VDD 128.443,217.104 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U108
0.8551 0.04136 0.003566 0.9 VDD 127.948,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U111
0.8551 0.04138 0.003536 0.9 VDD 127.453,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U112
0.8551 0.0414 0.003503 0.9 VDD 126.913,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U113
0.8552 0.04145 0.003332 0.9 VDD 125.428,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U114
0.8551 0.04145 0.003411 0.9 VDD 125.473,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U115
0.8537 0.04283 0.003472 0.9 VDD 126.418,217.680 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U116
0.8551 0.04142 0.003466 0.9 VDD 126.328,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U117
0.8552 0.04142 0.003355 0.9 VDD 126.238,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U118
0.8551 0.04155 0.003364 0.9 VDD 126.598,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U119
0.8494 0.04479 0.005852 0.9 VDD 108.868,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U120
0.8517 0.04218 0.006096 0.9 VDD 112.108,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U121
0.8493 0.04466 0.006017 0.9 VDD 112.513,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U122
0.849 0.04492 0.00606 0.9 VDD 110.533,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U124
0.8494 0.04476 0.005812 0.9 VDD 108.553,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U126
0.8527 0.04327 0.004064 0.9 VDD 104.593,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U128
0.8542 0.04224 0.003544 0.9 VDD 99.103,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U130
0.8551 0.04134 0.003571 0.9 VDD 100.948,221.712 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U132
0.8551 0.04143 0.003505 0.9 VDD 99.373,222.864 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U133
0.8496 0.04468 0.005703 0.9 VDD 107.698,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U134
0.8497 0.04462 0.005639 0.9 VDD 107.203,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U135
0.8551 0.04117 0.003683 0.9 VDD 98.518,221.712 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U136
0.8554 0.04127 0.003373 0.9 VDD 99.823,221.712 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U137
0.8524 0.04353 0.004035 0.9 VDD 101.893,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U138
0.8517 0.0439 0.004425 0.9 VDD 103.378,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U140
0.8529 0.04314 0.003922 0.9 VDD 103.513,221.136 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U141
0.8492 0.04484 0.00593 0.9 VDD 109.498,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U142
0.8491 0.04487 0.00598 0.9 VDD 109.903,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U143
0.8529 0.04249 0.004646 0.9 VDD 104.233,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U144
0.8524 0.04244 0.005197 0.9 VDD 106.393,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U146
0.8525 0.04199 0.005485 0.9 VDD 115.123,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U148
0.8532 0.04183 0.005011 0.9 VDD 117.373,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U150
0.8543 0.04128 0.004419 0.9 VDD 121.963,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U152
0.8548 0.04137 0.003865 0.9 VDD 122.638,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U154
0.8551 0.04066 0.004228 0.9 VDD 122.503,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U155
0.8489 0.04498 0.006097 0.9 VDD 111.298,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U156
0.849 0.04491 0.006124 0.9 VDD 111.703,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U157
0.8522 0.04206 0.005698 0.9 VDD 114.088,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U158
0.8502 0.04413 0.005689 0.9 VDD 114.133,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U159
0.8536 0.04171 0.004691 0.9 VDD 118.858,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U160
0.8533 0.04208 0.004643 0.9 VDD 119.083,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U161
0.8516 0.04322 0.005193 0.9 VDD 116.518,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U162
0.8519 0.04301 0.005088 0.9 VDD 117.013,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U163
0.8507 0.04434 0.004958 0.9 VDD 105.448,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U164
0.8505 0.04444 0.005084 0.9 VDD 105.943,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U165
0.8498 0.04436 0.005818 0.9 VDD 113.503,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U166
0.8522 0.04354 0.004237 0.9 VDD 101.938,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U167
0.853 0.04251 0.004448 0.9 VDD 103.468,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U168
0.8507 0.04344 0.005829 0.9 VDD 108.688,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U169
0.8523 0.04242 0.005321 0.9 VDD 106.888,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U170
0.8491 0.04491 0.006034 0.9 VDD 110.398,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U171
0.8536 0.04284 0.003537 0.9 VDD 99.148,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U172
0.8508 0.04376 0.005476 0.9 VDD 115.168,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U173
0.8524 0.04265 0.004905 0.9 VDD 117.868,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U174
0.8536 0.04143 0.004923 0.9 VDD 120.478,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U175
0.855 0.04149 0.003543 0.9 VDD 124.033,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U176
0.8551 0.04147 0.003404 0.9 VDD 124.528,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U177
0.8491 0.04476 0.006158 0.9 VDD 112.198,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U178
0.8515 0.04331 0.0052 0.9 VDD 105.088,220.560 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U179
0.8552 0.04145 0.003387 0.9 VDD 128.938,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U181
0.8546 0.04145 0.003977 0.9 VDD 128.893,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U182
0.8553 0.04131 0.003389 0.9 VDD 129.253,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U183
0.8553 0.04128 0.003391 0.9 VDD 129.748,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U184
0.8552 0.04138 0.003393 0.9 VDD 130.378,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U186
0.8552 0.04136 0.003394 0.9 VDD 130.783,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U187
0.8554 0.04123 0.003394 0.9 VDD 130.783,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U188
0.855 0.04125 0.003704 0.9 VDD 130.378,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U189
0.8552 0.04142 0.00339 0.9 VDD 129.478,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U191
0.8545 0.04141 0.004063 0.9 VDD 129.703,219.984 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U192
0.8553 0.04137 0.003379 0.9 VDD 127.813,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U193
0.8551 0.04149 0.003381 0.9 VDD 128.038,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U194
0.8551 0.04156 0.003335 0.9 VDD 125.518,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U196
0.8551 0.04153 0.003369 0.9 VDD 126.958,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U197
0.8551 0.04151 0.003375 0.9 VDD 127.408,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U198
0.8494 0.04767 0.00293 0.9 VDD 114.583,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U200
0.8434 0.05079 0.005853 0.9 VDD 114.358,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U202
0.8452 0.05123 0.003535 0.9 VDD 112.963,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U203
0.85 0.04793 0.002117 0.9 VDD 100.948,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U204
0.8495 0.04803 0.002467 0.9 VDD 106.618,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U205
0.8447 0.05177 0.003522 0.9 VDD 110.938,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U206
0.8485 0.04798 0.003474 0.9 VDD 108.508,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U207
0.8485 0.04795 0.003504 0.9 VDD 109.138,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U208
0.8463 0.04869 0.00498 0.9 VDD 127.858,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U209
0.8484 0.04882 0.0028 0.9 VDD 124.348,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U210
0.849 0.0475 0.003518 0.9 VDD 117.058,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U211
0.8489 0.04798 0.003164 0.9 VDD 121.378,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U212
0.8486 0.04836 0.003012 0.9 VDD 122.638,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U213
0.8471 0.05016 0.002716 0.9 VDD 106.438,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U214
0.8473 0.0501 0.002565 0.9 VDD 105.628,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U215
0.8452 0.05162 0.003146 0.9 VDD 105.763,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U216
0.8488 0.04802 0.003169 0.9 VDD 105.898,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U217
0.8465 0.04991 0.003622 0.9 VDD 103.468,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U218
0.8466 0.05139 0.001974 0.9 VDD 102.118,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U219
0.8498 0.04797 0.002209 0.9 VDD 102.973,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U220
0.8495 0.04797 0.002572 0.9 VDD 102.928,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U221
0.8489 0.04914 0.001929 0.9 VDD 99.058,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U222
0.8491 0.0502 0.0007237 0.9 VDD 99.058,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U223
0.8485 0.04947 0.001994 0.9 VDD 98.833,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U224
0.8484 0.04961 0.002018 0.9 VDD 99.148,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U225
0.8478 0.04995 0.00223 0.9 VDD 103.918,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U226
0.8446 0.05225 0.003159 0.9 VDD 105.178,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U227
0.8497 0.04799 0.0023 0.9 VDD 104.233,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U228
0.8492 0.04799 0.00284 0.9 VDD 104.098,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U229
0.849 0.048 0.003014 0.9 VDD 104.998,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U230
0.8445 0.05019 0.005278 0.9 VDD 107.518,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U231
0.8457 0.0507 0.003626 0.9 VDD 108.148,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U232
0.8501 0.04729 0.002565 0.9 VDD 108.103,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U233
0.8494 0.048 0.002562 0.9 VDD 108.058,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U234
0.844 0.05022 0.005802 0.9 VDD 109.228,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U235
0.8467 0.05018 0.003163 0.9 VDD 110.398,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U236
0.8445 0.05197 0.003515 0.9 VDD 110.173,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U237
0.8486 0.04792 0.003512 0.9 VDD 109.858,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U238
0.8439 0.05008 0.006022 0.9 VDD 111.748,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U239
0.847 0.04986 0.003096 0.9 VDD 114.088,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U240
0.8449 0.05157 0.003528 0.9 VDD 111.703,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U241
0.8486 0.04784 0.003527 0.9 VDD 111.478,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U242
0.8478 0.04926 0.002909 0.9 VDD 116.698,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U243
0.8469 0.04999 0.003139 0.9 VDD 113.368,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U244
0.85 0.04719 0.002835 0.9 VDD 112.603,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U245
0.8494 0.0478 0.002817 0.9 VDD 112.288,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U246
0.8494 0.04788 0.00273 0.9 VDD 110.758,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U247
0.8462 0.0489 0.00485 0.9 VDD 119.128,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U248
0.8481 0.04907 0.002846 0.9 VDD 117.508,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U249
0.8496 0.04734 0.003108 0.9 VDD 119.353,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U250
0.8492 0.04736 0.003407 0.9 VDD 119.128,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U251
0.8477 0.04825 0.004005 0.9 VDD 121.738,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U252
0.8477 0.04814 0.004198 0.9 VDD 121.198,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U253
0.8496 0.04726 0.003171 0.9 VDD 121.243,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U254
0.8496 0.04723 0.003196 0.9 VDD 121.108,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U255
0.8471 0.04978 0.003107 0.9 VDD 113.908,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U256
0.8442 0.05021 0.005625 0.9 VDD 108.598,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U257
0.8455 0.05098 0.003537 0.9 VDD 113.773,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U258
0.8487 0.04772 0.003537 0.9 VDD 113.638,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U259
0.8477 0.04937 0.00295 0.9 VDD 116.158,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U260
0.8474 0.04958 0.003024 0.9 VDD 115.168,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U261
0.8462 0.05023 0.003529 0.9 VDD 116.023,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U262
0.8489 0.04757 0.003528 0.9 VDD 116.068,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U263
0.8488 0.04762 0.003534 0.9 VDD 115.348,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U264
0.8484 0.04934 0.002288 0.9 VDD 124.978,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U265
0.8484 0.04886 0.002691 0.9 VDD 125.428,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U266
0.8483 0.04892 0.002741 0.9 VDD 124.753,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U267
0.8479 0.04904 0.003037 0.9 VDD 125.248,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U268
0.8458 0.04942 0.004783 0.9 VDD 127.048,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U269
0.8446 0.04923 0.0062 0.9 VDD 129.388,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U270
0.8456 0.04955 0.00488 0.9 VDD 127.723,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U271
0.8463 0.0494 0.004313 0.9 VDD 126.958,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U272
0.8467 0.04932 0.003978 0.9 VDD 126.508,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U273
0.8486 0.04923 0.002216 0.9 VDD 124.438,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U274
0.8472 0.04922 0.003609 0.9 VDD 126.013,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U275
0.848 0.04833 0.00371 0.9 VDD 126.148,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U276
0.8449 0.04967 0.005379 0.9 VDD 128.398,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U277
0.8447 0.04961 0.005667 0.9 VDD 128.038,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U278
0.8441 0.04778 0.008161 0.9 VDD 128.083,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U279
0.8438 0.04865 0.00755 0.9 VDD 127.678,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U280
0.8472 0.0485 0.004313 0.9 VDD 126.958,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U281
0.8487 0.04779 0.003533 0.9 VDD 112.468,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U282
0.8451 0.0514 0.003533 0.9 VDD 112.378,205.008 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U283
0.8534 0.04221 0.004379 0.9 VDD 111.658,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U284
0.8494 0.0448 0.005778 0.9 VDD 109.048,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U285
0.8491 0.0448 0.006105 0.9 VDD 112.063,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U286
0.8516 0.04221 0.006184 0.9 VDD 111.658,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U287
0.8528 0.04192 0.005288 0.9 VDD 116.068,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U288
0.8546 0.04119 0.004163 0.9 VDD 121.288,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U289
0.8531 0.0432 0.003688 0.9 VDD 100.588,219.408 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U290
0.8525 0.04246 0.005027 0.9 VDD 105.718,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U291
0.8552 0.0414 0.003368 0.9 VDD 126.868,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U292
0.8551 0.0413 0.003649 0.9 VDD 129.388,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U293
0.8534 0.04223 0.004386 0.9 VDD 111.163,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U294
0.8518 0.04216 0.006017 0.9 VDD 112.513,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U295
0.852 0.04212 0.0059 0.9 VDD 113.098,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U296
0.852 0.04236 0.005638 0.9 VDD 108.328,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U297
0.8521 0.04209 0.00579 0.9 VDD 113.638,218.832 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U298
0.8535 0.04217 0.00437 0.9 VDD 112.243,218.256 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U299
0.847 0.04987 0.003144 0.9 VDD 113.278,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U300
0.8465 0.05035 0.003178 0.9 VDD 111.208,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U301
0.8439 0.05022 0.005903 0.9 VDD 109.588,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U302
0.843 0.05278 0.00424 0.9 VDD 108.373,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U304
0.8451 0.05205 0.002876 0.9 VDD 104.413,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U306
0.8486 0.05032 0.001041 0.9 VDD 99.013,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U308
0.8485 0.04985 0.001616 0.9 VDD 101.263,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U310
0.8474 0.05007 0.002505 0.9 VDD 105.313,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U312
0.8444 0.0502 0.005445 0.9 VDD 108.013,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U314
0.8475 0.04951 0.003001 0.9 VDD 115.483,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U316
0.8484 0.04882 0.00277 0.9 VDD 118.453,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U318
0.8493 0.04815 0.00256 0.9 VDD 120.883,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U320
0.8486 0.04916 0.002249 0.9 VDD 124.123,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U322
0.8453 0.04951 0.005226 0.9 VDD 127.543,204.432 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U324
0.8457 0.04908 0.005226 0.9 VDD 127.543,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U326
0.8478 0.04945 0.002732 0.9 VDD 125.473,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U328
0.8479 0.05036 0.001705 0.9 VDD 124.888,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U329
0.8463 0.05001 0.003716 0.9 VDD 113.278,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U331
0.8439 0.05005 0.006012 0.9 VDD 112.063,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U332
0.8468 0.05004 0.003154 0.9 VDD 113.098,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U333
0.8462 0.05009 0.003728 0.9 VDD 112.828,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U334
0.8438 0.05241 0.003746 0.9 VDD 112.153,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U335
0.8429 0.05281 0.004338 0.9 VDD 108.688,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U336
0.8434 0.05287 0.003735 0.9 VDD 109.678,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U337
0.8435 0.05281 0.003689 0.9 VDD 108.733,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U338
0.8474 0.04959 0.00305 0.9 VDD 126.148,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U339
0.8467 0.04972 0.003614 0.9 VDD 126.778,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U340
0.8462 0.05045 0.003332 0.9 VDD 126.463,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U341
0.8483 0.05071 0.001002 0.9 VDD 101.218,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U342
0.8475 0.05077 0.00172 0.9 VDD 103.288,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U343
0.8482 0.05056 0.001237 0.9 VDD 101.893,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U344
0.847 0.05018 0.002846 0.9 VDD 107.158,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U345
0.8471 0.05044 0.002496 0.9 VDD 105.268,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U346
0.8468 0.05056 0.002658 0.9 VDD 106.123,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U347
0.849 0.04965 0.00135 0.9 VDD 100.228,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U348
0.8491 0.04946 0.001397 0.9 VDD 99.238,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U349
0.8493 0.04935 0.001315 0.9 VDD 100.093,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U350
0.8461 0.04904 0.004864 0.9 VDD 127.138,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U351
0.8468 0.04964 0.003574 0.9 VDD 126.418,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U352
0.8471 0.04901 0.003855 0.9 VDD 126.733,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U353
0.8452 0.04912 0.005667 0.9 VDD 128.038,203.856 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U354
0.8451 0.04919 0.005725 0.9 VDD 128.848,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U355
0.8461 0.0491 0.004812 0.9 VDD 127.813,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U356
0.8474 0.05032 0.00232 0.9 VDD 104.368,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U357
0.8477 0.05018 0.002122 0.9 VDD 103.378,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U358
0.8473 0.05022 0.002449 0.9 VDD 103.603,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U359
0.845 0.05141 0.003557 0.9 VDD 106.258,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U360
0.8456 0.05149 0.002928 0.9 VDD 107.248,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U361
0.8449 0.05144 0.003706 0.9 VDD 106.663,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U362
0.8478 0.0493 0.002888 0.9 VDD 116.968,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U363
0.8474 0.04956 0.002991 0.9 VDD 115.618,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U364
0.847 0.04945 0.003518 0.9 VDD 116.203,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U365
0.8487 0.04903 0.002309 0.9 VDD 123.538,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U366
0.8481 0.04937 0.002483 0.9 VDD 122.098,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U367
0.8488 0.0489 0.002314 0.9 VDD 122.953,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U368
0.8472 0.04974 0.003055 0.9 VDD 114.718,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U369
0.847 0.04993 0.003118 0.9 VDD 113.728,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U370
0.8465 0.04982 0.003681 0.9 VDD 114.313,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U371
0.8467 0.05017 0.00317 0.9 VDD 110.758,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U372
0.8457 0.0506 0.003729 0.9 VDD 109.543,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U373
0.849 0.04834 0.002619 0.9 VDD 120.208,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U374
0.8486 0.04875 0.002667 0.9 VDD 119.668,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U375
0.8483 0.04876 0.002968 0.9 VDD 119.623,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U376
0.8461 0.05019 0.003718 0.9 VDD 118.228,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U377
0.8455 0.05052 0.00395 0.9 VDD 117.148,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U378
0.8457 0.05051 0.003767 0.9 VDD 118.003,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U379
0.8481 0.04994 0.001918 0.9 VDD 124.168,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U380
0.8478 0.04991 0.002311 0.9 VDD 123.133,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U381
0.8472 0.05038 0.002409 0.9 VDD 104.818,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U382
0.8476 0.05003 0.0024 0.9 VDD 104.773,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U383
0.8481 0.05005 0.001902 0.9 VDD 102.388,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U384
0.8487 0.04964 0.001685 0.9 VDD 101.533,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U385
0.8443 0.0501 0.005566 0.9 VDD 128.668,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U386
0.8459 0.04985 0.004217 0.9 VDD 127.453,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U387
0.8488 0.04925 0.001962 0.9 VDD 124.528,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U388
0.8488 0.0491 0.002134 0.9 VDD 123.853,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U389
0.8449 0.04999 0.00509 0.9 VDD 128.128,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U390
0.8458 0.04984 0.004414 0.9 VDD 127.363,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U391
0.849 0.04847 0.002547 0.9 VDD 121.018,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U392
0.8482 0.04911 0.002723 0.9 VDD 120.883,201.552 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U393
0.8478 0.04951 0.002726 0.9 VDD 125.788,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U394
0.8485 0.04937 0.00212 0.9 VDD 125.113,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U395
0.8473 0.04967 0.00303 0.9 VDD 115.078,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U396
0.8468 0.04963 0.003599 0.9 VDD 115.303,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U397
0.8489 0.05049 0.0006558 0.9 VDD 100.228,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U398
0.8479 0.05092 0.001212 0.9 VDD 100.633,200.976 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U399
0.8468 0.0502 0.002988 0.9 VDD 108.148,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U400
0.8469 0.05019 0.002914 0.9 VDD 107.563,203.280 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U401
0.8474 0.04922 0.00336 0.9 VDD 117.328,202.128 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U402
0.8482 0.04903 0.002784 0.9 VDD 118.273,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U403
0.8461 0.05138 0.002558 0.9 VDD 105.898,199.824 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U404
0.8467 0.05101 0.002256 0.9 VDD 104.863,199.248 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U405
0.8442 0.05158 0.004254 0.9 VDD 108.418,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U406
0.8444 0.05153 0.004073 0.9 VDD 107.833,200.400 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U407
0.8467 0.05016 0.003183 0.9 VDD 112.378,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U408
0.8464 0.05045 0.003168 0.9 VDD 110.623,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U409
0.8466 0.05026 0.003187 0.9 VDD 111.793,202.704 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U410
0.85 0.04714 0.002895 0.9 VDD 113.818,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U411
0.8488 0.04768 0.003537 0.9 VDD 114.358,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U412
0.85 0.04712 0.002912 0.9 VDD 114.178,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U413
0.85 0.04718 0.002857 0.9 VDD 113.008,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U414
0.8489 0.04711 0.004035 0.9 VDD 114.448,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U415
0.8459 0.05004 0.0041 0.9 VDD 113.278,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U417
0.8474 0.04821 0.004356 0.9 VDD 125.563,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U418
0.8486 0.04806 0.003334 0.9 VDD 124.888,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U419
0.846 0.04837 0.005644 0.9 VDD 127.903,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U420
0.8464 0.0483 0.005258 0.9 VDD 127.408,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U421
0.8453 0.04847 0.006192 0.9 VDD 126.778,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U422
0.8461 0.04761 0.006328 0.9 VDD 126.868,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U423
0.8449 0.04771 0.007414 0.9 VDD 127.588,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U424
0.8476 0.0476 0.004765 0.9 VDD 126.778,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U425
0.8493 0.04791 0.002823 0.9 VDD 124.168,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U426
0.8488 0.04791 0.003256 0.9 VDD 124.168,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U427
0.8469 0.04823 0.004871 0.9 VDD 126.913,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U428
0.8474 0.0475 0.005104 0.9 VDD 126.058,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U429
0.8495 0.04747 0.003043 0.9 VDD 117.508,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U430
0.8492 0.04696 0.003836 0.9 VDD 117.418,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U431
0.8465 0.04776 0.005714 0.9 VDD 127.993,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U432
0.8471 0.04769 0.005258 0.9 VDD 127.408,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U433
0.8463 0.04834 0.005308 0.9 VDD 126.193,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U434
0.8486 0.0482 0.003239 0.9 VDD 125.518,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U435
0.8494 0.04784 0.002772 0.9 VDD 111.478,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U436
0.85 0.04721 0.002797 0.9 VDD 111.928,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U437
0.8492 0.04715 0.003641 0.9 VDD 119.983,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U438
0.8494 0.04687 0.003721 0.9 VDD 118.948,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U439
0.8495 0.04752 0.003018 0.9 VDD 116.833,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U440
0.8494 0.04757 0.002993 0.9 VDD 116.158,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U441
0.8501 0.04678 0.003149 0.9 VDD 120.568,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U442
0.8496 0.04677 0.003581 0.9 VDD 120.748,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U443
0.8495 0.04743 0.003062 0.9 VDD 118.048,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U444
0.85 0.04692 0.003066 0.9 VDD 118.138,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U445
0.8457 0.05022 0.004123 0.9 VDD 112.783,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U446
0.8487 0.04718 0.004125 0.9 VDD 112.738,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U447
0.85 0.04716 0.002876 0.9 VDD 113.413,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U448
0.8494 0.04774 0.00287 0.9 VDD 113.278,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U449
0.8494 0.0476 0.002972 0.9 VDD 115.618,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U450
0.85 0.04706 0.002969 0.9 VDD 115.528,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U451
0.8496 0.047 0.003427 0.9 VDD 122.683,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U452
0.85 0.04686 0.003187 0.9 VDD 121.738,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U453
0.8494 0.04785 0.002756 0.9 VDD 111.208,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U454
0.85 0.04724 0.002746 0.9 VDD 111.028,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U455
0.8494 0.04795 0.002631 0.9 VDD 109.138,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U456
0.8501 0.04728 0.002642 0.9 VDD 109.318,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U457
0.8495 0.04733 0.003153 0.9 VDD 104.503,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U458
0.8494 0.04733 0.003245 0.9 VDD 104.998,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U459
0.8494 0.04797 0.002608 0.9 VDD 108.778,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U460
0.8488 0.04729 0.00387 0.9 VDD 108.508,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U461
0.8454 0.05083 0.003738 0.9 VDD 107.743,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U462
0.849 0.0473 0.00373 0.9 VDD 107.698,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U463
0.8494 0.04791 0.002692 0.9 VDD 110.128,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U464
0.85 0.04726 0.002692 0.9 VDD 110.128,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U465
0.85 0.04793 0.002073 0.9 VDD 101.128,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U466
0.8506 0.04735 0.002053 0.9 VDD 100.858,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U467
0.8502 0.04789 0.001912 0.9 VDD 99.508,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U468
0.8499 0.04789 0.002179 0.9 VDD 99.238,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U469
0.8496 0.04801 0.002386 0.9 VDD 105.448,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U470
0.8503 0.04733 0.002373 0.9 VDD 105.268,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U471
0.85 0.04787 0.002123 0.9 VDD 98.788,205.584 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U472
0.8501 0.04735 0.002538 0.9 VDD 99.058,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U473
0.8496 0.04734 0.003052 0.9 VDD 103.963,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U474
0.8504 0.04734 0.002225 0.9 VDD 103.198,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U475
0.8495 0.04803 0.002497 0.9 VDD 107.068,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U476
0.8502 0.04731 0.002503 0.9 VDD 107.158,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U477
0.8495 0.04802 0.002436 0.9 VDD 106.168,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U478
0.8502 0.04732 0.00243 0.9 VDD 106.078,206.736 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U479
0.8499 0.04795 0.002126 0.9 VDD 101.848,206.160 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U480
0.8501 0.04734 0.002598 0.9 VDD 101.578,207.312 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U481
0.8466 0.04942 0.004008 0.9 VDD 114.898,207.888 peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/U482
0.8486 0.04885 0.002543 0.9 VDD 97.348,205.008 peripherals_i/apb_timer_i/U4
0.8496 0.04784 0.002543 0.9 VDD 97.348,205.584 peripherals_i/apb_timer_i/U5
0.8492 0.0476 0.003219 0.9 VDD 122.773,206.160 peripherals_i/apb_timer_i/U6
0.8478 0.04802 0.004166 0.9 VDD 126.013,207.888 peripherals_i/apb_timer_i/U7
0.8495 0.04725 0.003293 0.9 VDD 124.303,207.312 peripherals_i/apb_timer_i/U8
0.849 0.04771 0.003254 0.9 VDD 124.753,207.888 peripherals_i/apb_timer_i/U9
0.8497 0.04711 0.003237 0.9 VDD 123.403,206.736 peripherals_i/apb_timer_i/U10
0.8491 0.04735 0.003538 0.9 VDD 125.023,206.736 peripherals_i/apb_timer_i/U11
0.8473 0.04876 0.003898 0.9 VDD 116.563,207.888 peripherals_i/apb_timer_i/U12
0.8486 0.04745 0.003953 0.9 VDD 125.743,207.312 peripherals_i/apb_timer_i/U13
0.8493 0.04776 0.002908 0.9 VDD 123.493,205.584 peripherals_i/apb_timer_i/U14
0.8486 0.04723 0.004172 0.9 VDD 111.433,207.312 peripherals_i/apb_timer_i/U15
0.8464 0.04747 0.006176 0.9 VDD 119.353,208.464 peripherals_i/apb_timer_i/U16
0.849 0.04703 0.003936 0.9 VDD 116.023,207.312 peripherals_i/apb_timer_i/U17
0.8476 0.04669 0.00568 0.9 VDD 120.883,208.464 peripherals_i/apb_timer_i/U18
0.8481 0.04815 0.003793 0.9 VDD 118.003,207.888 peripherals_i/apb_timer_i/U19
0.8486 0.0472 0.004151 0.9 VDD 112.153,207.312 peripherals_i/apb_timer_i/U20
0.8488 0.04716 0.004088 0.9 VDD 113.503,207.312 peripherals_i/apb_timer_i/U21
0.8494 0.04763 0.002953 0.9 VDD 115.123,206.160 peripherals_i/apb_timer_i/U22
0.8495 0.04699 0.003471 0.9 VDD 122.143,207.888 peripherals_i/apb_timer_i/U23
0.8486 0.04724 0.004128 0.9 VDD 110.713,207.312 peripherals_i/apb_timer_i/U24
0.8487 0.04728 0.003999 0.9 VDD 109.273,207.312 peripherals_i/apb_timer_i/U25
0.8493 0.04733 0.003353 0.9 VDD 105.583,207.312 peripherals_i/apb_timer_i/U26
0.8453 0.05086 0.003847 0.9 VDD 108.373,207.888 peripherals_i/apb_timer_i/U27
0.8456 0.05079 0.003629 0.9 VDD 107.113,207.888 peripherals_i/apb_timer_i/U28
0.8487 0.04726 0.004082 0.9 VDD 109.993,207.312 peripherals_i/apb_timer_i/U29
0.8476 0.04902 0.003374 0.9 VDD 100.543,208.464 peripherals_i/apb_timer_i/U30
0.8498 0.04735 0.002819 0.9 VDD 97.303,206.736 peripherals_i/apb_timer_i/U31
0.8464 0.0504 0.003204 0.9 VDD 104.773,207.888 peripherals_i/apb_timer_i/U32
0.849 0.04828 0.00268 0.9 VDD 98.653,207.888 peripherals_i/apb_timer_i/U33
0.847 0.05003 0.002933 0.9 VDD 103.333,207.888 peripherals_i/apb_timer_i/U34
0.8491 0.04731 0.003597 0.9 VDD 106.933,207.312 peripherals_i/apb_timer_i/U35
0.8458 0.05068 0.003484 0.9 VDD 106.303,207.888 peripherals_i/apb_timer_i/U36
0.848 0.04944 0.002606 0.9 VDD 101.623,207.888 peripherals_i/apb_timer_i/U37
0.8395 0.05661 0.003886 0.9 VDD 126.103,182.544 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00012
0.8396 0.05506 0.005386 0.9 VDD 110.263,196.368 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00010
0.8386 0.05473 0.006627 0.9 VDD 116.923,172.752 peripherals_i/apb_event_unit_i/CTS_ccl_a_buf_00008
0.8398 0.05495 0.005204 0.9 VDD 108.373,182.544 peripherals_i/apb_event_unit_i/CTS_cdb_buf_00351
0.8427 0.05279 0.00452 0.9 VDD 116.518,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC250_n151
0.8414 0.05415 0.00445 0.9 VDD 116.608,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/FE_OFC226_n148
0.8367 0.05611 0.007181 0.9 VDD 111.163,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]
0.8398 0.05379 0.006458 0.9 VDD 117.373,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]
0.8371 0.0556 0.007292 0.9 VDD 113.323,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]
0.8381 0.05485 0.007057 0.9 VDD 115.393,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]
0.8403 0.0539 0.005761 0.9 VDD 106.393,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]
0.8425 0.05382 0.003657 0.9 VDD 105.943,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]
0.84 0.05556 0.004399 0.9 VDD 105.673,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]
0.8447 0.0528 0.002462 0.9 VDD 125.833,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]
0.8424 0.05302 0.004583 0.9 VDD 115.933,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]
0.8435 0.05345 0.003033 0.9 VDD 125.833,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]
0.8431 0.0538 0.003146 0.9 VDD 125.833,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]
0.8429 0.05352 0.003566 0.9 VDD 123.853,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]
0.8423 0.05254 0.005192 0.9 VDD 120.613,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]
0.8397 0.05422 0.006101 0.9 VDD 116.383,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]
0.8375 0.0572 0.005298 0.9 VDD 106.933,180.240 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]
0.8379 0.057 0.005075 0.9 VDD 106.303,180.816 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]
0.8407 0.05412 0.005214 0.9 VDD 105.853,184.272 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]
0.8418 0.05457 0.003662 0.9 VDD 106.123,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]
0.8428 0.05351 0.003696 0.9 VDD 105.583,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]
0.8407 0.05446 0.00482 0.9 VDD 105.493,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]
0.8386 0.05488 0.006515 0.9 VDD 110.263,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]
0.8391 0.05485 0.006024 0.9 VDD 108.193,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]
0.8391 0.05427 0.006677 0.9 VDD 111.433,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]
0.8394 0.05406 0.006582 0.9 VDD 115.393,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]
0.8433 0.05377 0.002917 0.9 VDD 126.013,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]
0.8431 0.05413 0.002745 0.9 VDD 126.193,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]
0.8434 0.05408 0.002547 0.9 VDD 125.833,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]
0.8435 0.05357 0.002943 0.9 VDD 123.853,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]
0.8436 0.05344 0.002943 0.9 VDD 123.853,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]
0.8426 0.05299 0.00446 0.9 VDD 122.053,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]
0.8434 0.05288 0.003761 0.9 VDD 120.523,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]
0.8408 0.05349 0.005743 0.9 VDD 118.813,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]
0.8414 0.05475 0.0039 0.9 VDD 111.253,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]
0.8459 0.05051 0.003629 0.9 VDD 117.553,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]
0.8423 0.05374 0.003947 0.9 VDD 113.953,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]
0.8433 0.05286 0.00384 0.9 VDD 116.023,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]
0.8434 0.05289 0.003671 0.9 VDD 102.703,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]
0.8471 0.05076 0.002152 0.9 VDD 102.973,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]
0.8422 0.05448 0.003267 0.9 VDD 102.973,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]
0.8455 0.05157 0.002924 0.9 VDD 125.923,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]
0.8427 0.05304 0.004229 0.9 VDD 115.843,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]
0.842 0.05409 0.003903 0.9 VDD 128.443,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]
0.8429 0.05339 0.003715 0.9 VDD 127.363,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]
0.8412 0.05456 0.004192 0.9 VDD 127.633,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]
0.8435 0.05329 0.003225 0.9 VDD 123.763,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]
0.8404 0.05385 0.005714 0.9 VDD 115.213,184.848 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]
0.8404 0.05393 0.005691 0.9 VDD 107.203,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]
0.8417 0.05413 0.004133 0.9 VDD 103.873,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]
0.8431 0.0537 0.003181 0.9 VDD 103.333,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]
0.8397 0.056 0.004279 0.9 VDD 103.873,180.816 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]
0.8439 0.05303 0.003037 0.9 VDD 102.883,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]
0.8423 0.05363 0.004026 0.9 VDD 102.883,184.848 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]
0.84 0.05484 0.005129 0.9 VDD 110.083,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]
0.8429 0.05335 0.003802 0.9 VDD 107.833,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]
0.8427 0.05361 0.003715 0.9 VDD 112.963,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]
0.843 0.05349 0.003556 0.9 VDD 115.033,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]
0.8447 0.05276 0.002577 0.9 VDD 127.453,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]
0.8448 0.05299 0.002248 0.9 VDD 125.833,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]
0.8436 0.05341 0.002968 0.9 VDD 130.333,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]
0.8441 0.05335 0.002553 0.9 VDD 129.613,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]
0.8444 0.05322 0.002387 0.9 VDD 125.833,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]
0.8435 0.05246 0.004019 0.9 VDD 122.053,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]
0.8428 0.05355 0.003692 0.9 VDD 119.083,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]
0.8424 0.05342 0.004232 0.9 VDD 118.453,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]
0.8433 0.05235 0.004402 0.9 VDD 110.713,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]
0.8389 0.05403 0.007065 0.9 VDD 110.533,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]
0.8452 0.05147 0.003372 0.9 VDD 118.903,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]
0.8452 0.05112 0.003662 0.9 VDD 118.903,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]
0.8429 0.05223 0.004886 0.9 VDD 112.873,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]
0.8434 0.05211 0.004453 0.9 VDD 113.953,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]
0.8453 0.0508 0.003895 0.9 VDD 115.393,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]
0.8439 0.0518 0.00426 0.9 VDD 115.843,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]
0.8419 0.0544 0.003729 0.9 VDD 102.793,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]
0.8397 0.0553 0.004994 0.9 VDD 104.953,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]
0.8448 0.05307 0.002152 0.9 VDD 102.973,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]
0.8427 0.05378 0.003504 0.9 VDD 105.043,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]
0.8454 0.05219 0.002404 0.9 VDD 102.883,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]
0.8435 0.05292 0.003561 0.9 VDD 104.863,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]
0.8467 0.05117 0.00215 0.9 VDD 123.853,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]
0.8463 0.05105 0.002699 0.9 VDD 122.683,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]
0.8421 0.05329 0.004624 0.9 VDD 114.403,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]
0.844 0.05261 0.003357 0.9 VDD 115.933,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]
0.8436 0.05331 0.003098 0.9 VDD 128.443,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]
0.8417 0.05408 0.004236 0.9 VDD 128.353,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
0.8418 0.05426 0.003974 0.9 VDD 128.173,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]
0.8413 0.05469 0.003965 0.9 VDD 127.813,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]
0.8401 0.05502 0.004918 0.9 VDD 129.523,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]
0.8414 0.05461 0.004013 0.9 VDD 127.813,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]
0.8426 0.05399 0.003426 0.9 VDD 126.193,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]
0.8435 0.05323 0.0033 0.9 VDD 123.493,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]
0.8406 0.05471 0.004694 0.9 VDD 114.133,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]
0.8391 0.05482 0.006113 0.9 VDD 113.413,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]
0.8413 0.05498 0.003726 0.9 VDD 106.033,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]
0.8404 0.05484 0.00472 0.9 VDD 108.103,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]
0.8417 0.05407 0.004282 0.9 VDD 103.603,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]
0.8409 0.05481 0.004267 0.9 VDD 104.593,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]
0.8425 0.05316 0.004346 0.9 VDD 104.053,181.392 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]
0.843 0.05312 0.003894 0.9 VDD 103.693,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]
0.8399 0.05592 0.004195 0.9 VDD 103.693,180.240 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]
0.8416 0.05366 0.004759 0.9 VDD 105.223,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]
0.8444 0.05261 0.003028 0.9 VDD 102.883,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]
0.8437 0.05317 0.003105 0.9 VDD 102.883,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]
0.8432 0.05315 0.003698 0.9 VDD 102.793,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]
0.8422 0.05364 0.004108 0.9 VDD 103.063,184.272 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]
0.8407 0.05421 0.005122 0.9 VDD 109.993,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]
0.8406 0.05512 0.004301 0.9 VDD 109.993,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]
0.8402 0.0551 0.004699 0.9 VDD 107.833,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]
0.8419 0.05431 0.003805 0.9 VDD 107.923,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]
0.8409 0.05396 0.005163 0.9 VDD 112.603,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]
0.8401 0.05471 0.005179 0.9 VDD 111.973,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]
0.8415 0.05358 0.004939 0.9 VDD 115.123,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]
0.8406 0.05437 0.005009 0.9 VDD 114.583,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]
0.8441 0.05332 0.002574 0.9 VDD 127.363,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]
0.8443 0.05324 0.002433 0.9 VDD 127.093,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]
0.8444 0.05311 0.002449 0.9 VDD 127.273,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]
0.8448 0.05287 0.002324 0.9 VDD 123.853,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]
0.8444 0.05318 0.002419 0.9 VDD 129.793,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]
0.8443 0.05318 0.002533 0.9 VDD 129.793,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]
0.8448 0.05275 0.00242 0.9 VDD 129.703,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]
0.844 0.05335 0.002625 0.9 VDD 129.613,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]
0.844 0.053 0.002974 0.9 VDD 123.853,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]
0.8444 0.053 0.002593 0.9 VDD 123.853,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]
0.8448 0.05237 0.002797 0.9 VDD 122.683,171.024 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]
0.8447 0.0523 0.003048 0.9 VDD 122.143,171.600 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]
0.8437 0.05263 0.003662 0.9 VDD 120.433,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]
0.841 0.05329 0.005731 0.9 VDD 118.813,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]
0.8431 0.0529 0.004015 0.9 VDD 118.723,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]
0.8428 0.05324 0.003915 0.9 VDD 119.173,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]
0.8434 0.05259 0.004052 0.9 VDD 119.803,163.536 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]
0.845 0.05214 0.002834 0.9 VDD 123.043,168.144 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]
0.844 0.05278 0.003228 0.9 VDD 117.193,165.840 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]
0.8419 0.05324 0.004822 0.9 VDD 115.123,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]
0.8434 0.05254 0.004014 0.9 VDD 119.983,162.960 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]
0.845 0.05227 0.002771 0.9 VDD 122.863,169.296 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]
0.8438 0.05283 0.003357 0.9 VDD 118.183,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]
0.8444 0.05231 0.003279 0.9 VDD 114.853,166.992 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]
0.8442 0.05208 0.003749 0.9 VDD 121.153,162.384 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]
0.8453 0.05219 0.002513 0.9 VDD 123.313,166.992 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]
0.8426 0.05302 0.004343 0.9 VDD 118.093,162.960 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]
0.8422 0.05312 0.004647 0.9 VDD 115.573,162.384 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]
0.844 0.05243 0.003524 0.9 VDD 121.963,162.960 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]
0.8449 0.05227 0.002855 0.9 VDD 122.953,168.720 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]
0.8427 0.05288 0.004425 0.9 VDD 117.913,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]
0.8432 0.05309 0.003713 0.9 VDD 115.753,161.808 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]
0.845 0.05248 0.00255 0.9 VDD 123.763,165.840 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]
0.8435 0.05282 0.00363 0.9 VDD 118.093,170.448 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]
0.8423 0.0537 0.003995 0.9 VDD 114.853,168.720 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]
0.8433 0.05306 0.003598 0.9 VDD 112.873,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]
0.8441 0.05243 0.003485 0.9 VDD 121.963,163.536 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]
0.843 0.05316 0.003805 0.9 VDD 117.553,168.720 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]
0.8437 0.05301 0.003321 0.9 VDD 115.123,165.840 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]
0.8416 0.05341 0.005016 0.9 VDD 112.873,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]
0.8442 0.05287 0.002887 0.9 VDD 123.853,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]
0.8432 0.05307 0.003744 0.9 VDD 117.913,169.296 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]
0.8443 0.05243 0.003279 0.9 VDD 114.853,167.568 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]
0.8411 0.05404 0.004822 0.9 VDD 112.873,162.960 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]
0.8445 0.05287 0.002613 0.9 VDD 123.853,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]
0.8439 0.05232 0.003783 0.9 VDD 117.733,168.144 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]
0.8435 0.05295 0.003535 0.9 VDD 115.843,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]
0.8409 0.05404 0.005016 0.9 VDD 112.873,163.536 peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]
0.8422 0.0534 0.004403 0.9 VDD 117.013,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U4
0.8448 0.05242 0.002754 0.9 VDD 120.928,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U6
0.8449 0.0527 0.002358 0.9 VDD 123.628,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U7
0.8447 0.0527 0.002573 0.9 VDD 123.628,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U8
0.8423 0.05314 0.004518 0.9 VDD 117.238,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U9
0.8426 0.05373 0.003626 0.9 VDD 114.133,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U10
0.8424 0.05387 0.003698 0.9 VDD 113.188,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U11
0.8427 0.05353 0.003753 0.9 VDD 111.208,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U12
0.8414 0.0543 0.004341 0.9 VDD 105.133,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U13
0.842 0.05331 0.004645 0.9 VDD 106.123,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U14
0.8416 0.05315 0.005201 0.9 VDD 111.478,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U15
0.8449 0.05264 0.002418 0.9 VDD 123.223,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U17
0.8416 0.05317 0.005217 0.9 VDD 111.118,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U18
0.8436 0.05302 0.003372 0.9 VDD 111.973,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U19
0.8427 0.05294 0.004386 0.9 VDD 112.828,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U20
0.8437 0.05295 0.003376 0.9 VDD 112.738,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U21
0.8424 0.05326 0.004336 0.9 VDD 113.863,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U22
0.842 0.0534 0.004595 0.9 VDD 113.278,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/U23
0.8402 0.05479 0.005012 0.9 VDD 107.383,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U24
0.8405 0.05339 0.006113 0.9 VDD 114.223,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U25
0.8424 0.0534 0.004199 0.9 VDD 114.088,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/U26
0.8404 0.05356 0.00608 0.9 VDD 112.783,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U27
0.8422 0.0535 0.004266 0.9 VDD 113.278,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/U28
0.8423 0.05341 0.004279 0.9 VDD 113.098,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U29
0.8399 0.05487 0.005215 0.9 VDD 111.163,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U30
0.8422 0.05409 0.003751 0.9 VDD 111.298,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U31
0.8449 0.05235 0.002715 0.9 VDD 121.198,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U32
0.8418 0.05329 0.004944 0.9 VDD 105.898,181.392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U33
0.8414 0.05336 0.005215 0.9 VDD 106.933,181.392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U34
0.8425 0.05309 0.004398 0.9 VDD 111.208,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U35
0.8425 0.05306 0.0044 0.9 VDD 111.568,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U36
0.8439 0.05268 0.003371 0.9 VDD 114.358,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U37
0.8426 0.05299 0.004405 0.9 VDD 112.288,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U38
0.8427 0.05289 0.004365 0.9 VDD 113.278,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U39
0.8438 0.05281 0.003373 0.9 VDD 114.088,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U40
0.8428 0.05283 0.004333 0.9 VDD 113.908,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U41
0.8404 0.05345 0.006113 0.9 VDD 113.728,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U42
0.8418 0.05414 0.004043 0.9 VDD 113.008,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U43
0.8411 0.05421 0.00473 0.9 VDD 113.368,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U44
0.841 0.05447 0.004535 0.9 VDD 105.763,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U45
0.8424 0.05324 0.004327 0.9 VDD 105.088,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U46
0.8423 0.05326 0.004438 0.9 VDD 105.448,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U47
0.8421 0.05352 0.004403 0.9 VDD 111.118,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U48
0.842 0.05354 0.004444 0.9 VDD 111.568,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U49
0.8419 0.05354 0.004535 0.9 VDD 114.133,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U50
0.8445 0.0528 0.002726 0.9 VDD 123.448,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U51
0.8443 0.0526 0.003055 0.9 VDD 122.278,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U52
0.8448 0.0526 0.002557 0.9 VDD 122.278,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U53
0.8449 0.05252 0.002544 0.9 VDD 122.368,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U54
0.8447 0.05249 0.002844 0.9 VDD 120.298,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U55
0.8423 0.05346 0.004239 0.9 VDD 113.638,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/U56
0.8404 0.05352 0.006101 0.9 VDD 113.188,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U57
0.8421 0.05299 0.004947 0.9 VDD 113.908,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U58
0.8406 0.05446 0.004919 0.9 VDD 114.088,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U59
0.8434 0.05325 0.00335 0.9 VDD 116.608,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U60
0.8443 0.05225 0.003412 0.9 VDD 120.433,171.600 peripherals_i/apb_event_unit_i/i_interrupt_unit/U61
0.8435 0.05273 0.003805 0.9 VDD 118.363,171.600 peripherals_i/apb_event_unit_i/i_interrupt_unit/U62
0.8437 0.05288 0.003376 0.9 VDD 113.413,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U63
0.842 0.05301 0.004989 0.9 VDD 113.638,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U64
0.8444 0.05231 0.003312 0.9 VDD 113.863,166.416 peripherals_i/apb_event_unit_i/i_interrupt_unit/U65
0.8452 0.05208 0.002734 0.9 VDD 122.053,166.416 peripherals_i/apb_event_unit_i/i_interrupt_unit/U66
0.8422 0.0537 0.004098 0.9 VDD 114.853,169.296 peripherals_i/apb_event_unit_i/i_interrupt_unit/U68
0.8442 0.05243 0.003348 0.9 VDD 119.668,171.024 peripherals_i/apb_event_unit_i/i_interrupt_unit/U69
0.8448 0.05208 0.00312 0.9 VDD 120.928,170.448 peripherals_i/apb_event_unit_i/i_interrupt_unit/U70
0.8434 0.05286 0.003744 0.9 VDD 117.913,169.872 peripherals_i/apb_event_unit_i/i_interrupt_unit/U71
0.8431 0.05336 0.003584 0.9 VDD 113.593,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U72
0.8449 0.05216 0.002971 0.9 VDD 121.153,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U73
0.8436 0.05242 0.003977 0.9 VDD 115.123,168.144 peripherals_i/apb_event_unit_i/i_interrupt_unit/U74
0.8438 0.05248 0.003688 0.9 VDD 120.343,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U75
0.8443 0.0524 0.003288 0.9 VDD 121.018,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/U76
0.8447 0.05217 0.003176 0.9 VDD 120.838,169.296 peripherals_i/apb_event_unit_i/i_interrupt_unit/U77
0.8441 0.0525 0.003388 0.9 VDD 119.758,169.296 peripherals_i/apb_event_unit_i/i_interrupt_unit/U78
0.8441 0.05239 0.003456 0.9 VDD 122.053,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/U79
0.8446 0.05217 0.003229 0.9 VDD 120.568,169.872 peripherals_i/apb_event_unit_i/i_interrupt_unit/U80
0.8444 0.05244 0.003147 0.9 VDD 119.803,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U81
0.8439 0.05259 0.003475 0.9 VDD 119.488,168.720 peripherals_i/apb_event_unit_i/i_interrupt_unit/U82
0.845 0.05216 0.002883 0.9 VDD 119.353,167.568 peripherals_i/apb_event_unit_i/i_interrupt_unit/U83
0.8446 0.05206 0.0033 0.9 VDD 120.478,168.144 peripherals_i/apb_event_unit_i/i_interrupt_unit/U84
0.8453 0.05202 0.002708 0.9 VDD 121.243,167.568 peripherals_i/apb_event_unit_i/i_interrupt_unit/U85
0.8434 0.05303 0.003569 0.9 VDD 114.313,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/U86
0.8424 0.05304 0.004606 0.9 VDD 116.653,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/U87
0.8447 0.05215 0.003114 0.9 VDD 121.513,168.720 peripherals_i/apb_event_unit_i/i_interrupt_unit/U88
0.8449 0.05206 0.002987 0.9 VDD 121.783,169.872 peripherals_i/apb_event_unit_i/i_interrupt_unit/U89
0.8448 0.05228 0.002959 0.9 VDD 119.893,165.840 peripherals_i/apb_event_unit_i/i_interrupt_unit/U90
0.8439 0.05224 0.00384 0.9 VDD 120.613,164.112 peripherals_i/apb_event_unit_i/i_interrupt_unit/U91
0.8435 0.05304 0.003474 0.9 VDD 116.653,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U92
0.8446 0.05224 0.003147 0.9 VDD 116.383,166.992 peripherals_i/apb_event_unit_i/i_interrupt_unit/U93
0.8438 0.05278 0.003433 0.9 VDD 117.193,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/U94
0.844 0.05266 0.003385 0.9 VDD 117.823,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/U95
0.8434 0.05309 0.003502 0.9 VDD 116.293,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U96
0.8445 0.05224 0.003269 0.9 VDD 116.293,166.416 peripherals_i/apb_event_unit_i/i_interrupt_unit/U97
0.844 0.05252 0.003484 0.9 VDD 119.263,169.872 peripherals_i/apb_event_unit_i/i_interrupt_unit/U98
0.8446 0.05233 0.003068 0.9 VDD 117.283,167.568 peripherals_i/apb_event_unit_i/i_interrupt_unit/U100
0.8449 0.05225 0.002828 0.9 VDD 122.233,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/U101
0.8449 0.05208 0.002994 0.9 VDD 120.973,165.264 peripherals_i/apb_event_unit_i/i_interrupt_unit/U103
0.8438 0.05237 0.003882 0.9 VDD 116.473,168.144 peripherals_i/apb_event_unit_i/i_interrupt_unit/U104
0.8433 0.05319 0.003543 0.9 VDD 115.483,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U105
0.8444 0.05228 0.003301 0.9 VDD 115.573,166.416 peripherals_i/apb_event_unit_i/i_interrupt_unit/U106
0.8431 0.05329 0.003567 0.9 VDD 114.403,164.688 peripherals_i/apb_event_unit_i/i_interrupt_unit/U107
0.8437 0.05304 0.003312 0.9 VDD 113.863,165.840 peripherals_i/apb_event_unit_i/i_interrupt_unit/U108
0.8425 0.05366 0.003832 0.9 VDD 117.418,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/U109
0.843 0.05322 0.003797 0.9 VDD 117.778,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U110
0.842 0.05364 0.004337 0.9 VDD 117.508,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U111
0.8414 0.05333 0.005224 0.9 VDD 117.328,184.272 peripherals_i/apb_event_unit_i/i_interrupt_unit/U112
0.8425 0.05317 0.004296 0.9 VDD 114.628,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U113
0.8424 0.05373 0.003859 0.9 VDD 117.148,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/U115
0.8409 0.0536 0.005496 0.9 VDD 116.158,184.272 peripherals_i/apb_event_unit_i/i_interrupt_unit/U116
0.8425 0.05361 0.003936 0.9 VDD 116.113,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U117
0.8425 0.05321 0.004312 0.9 VDD 114.313,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U118
0.8416 0.05376 0.004631 0.9 VDD 113.908,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U119
0.8418 0.05363 0.004553 0.9 VDD 114.223,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U120
0.844 0.05285 0.003181 0.9 VDD 121.828,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U121
0.8444 0.05247 0.003111 0.9 VDD 122.053,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U122
0.8414 0.05389 0.004669 0.9 VDD 104.458,184.272 peripherals_i/apb_event_unit_i/i_interrupt_unit/U123
0.8428 0.05395 0.003275 0.9 VDD 103.873,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/U124
0.8419 0.05437 0.003701 0.9 VDD 126.508,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U125
0.8417 0.05445 0.003839 0.9 VDD 126.823,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U126
0.8436 0.05314 0.003253 0.9 VDD 117.328,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U127
0.8438 0.05299 0.003174 0.9 VDD 117.913,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U128
0.8415 0.05413 0.004337 0.9 VDD 115.978,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/U129
0.8433 0.05333 0.003415 0.9 VDD 116.113,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U130
0.8429 0.05292 0.004135 0.9 VDD 115.888,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U131
0.8426 0.05313 0.004261 0.9 VDD 115.393,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U132
0.8401 0.05473 0.00519 0.9 VDD 111.298,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U133
0.8399 0.05483 0.00525 0.9 VDD 110.983,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U134
0.8404 0.05487 0.004761 0.9 VDD 109.588,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U135
0.8428 0.05345 0.00378 0.9 VDD 109.633,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U136
0.8428 0.05383 0.003324 0.9 VDD 126.868,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U137
0.8424 0.05401 0.003548 0.9 VDD 126.913,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/U138
0.842 0.05326 0.00477 0.9 VDD 105.358,181.392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U139
0.8412 0.05518 0.003586 0.9 VDD 102.253,180.816 peripherals_i/apb_event_unit_i/i_interrupt_unit/U140
0.8444 0.05197 0.00364 0.9 VDD 105.898,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U141
0.8463 0.05137 0.002309 0.9 VDD 102.343,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U142
0.8442 0.05196 0.003794 0.9 VDD 105.808,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U143
0.8444 0.05303 0.002568 0.9 VDD 102.883,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U144
0.8447 0.05252 0.002769 0.9 VDD 105.448,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U145
0.8447 0.05216 0.00314 0.9 VDD 102.703,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U146
0.8405 0.05398 0.005483 0.9 VDD 107.788,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U147
0.8402 0.05452 0.005306 0.9 VDD 106.213,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/U148
0.844 0.05326 0.002738 0.9 VDD 127.408,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U149
0.845 0.05272 0.00229 0.9 VDD 126.733,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U150
0.8465 0.05171 0.001772 0.9 VDD 125.158,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U151
0.8464 0.0518 0.001827 0.9 VDD 125.473,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U152
0.8406 0.05497 0.004452 0.9 VDD 111.658,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U153
0.8423 0.05396 0.003723 0.9 VDD 112.603,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U154
0.844 0.0525 0.003532 0.9 VDD 120.568,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U155
0.8436 0.05259 0.003844 0.9 VDD 119.803,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U156
0.8434 0.05326 0.003358 0.9 VDD 104.188,188.880 peripherals_i/apb_event_unit_i/i_interrupt_unit/U157
0.8451 0.05222 0.002681 0.9 VDD 101.803,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U158
0.8404 0.05486 0.004749 0.9 VDD 109.138,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U159
0.8428 0.05331 0.003936 0.9 VDD 107.473,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U160
0.8436 0.05304 0.00339 0.9 VDD 127.048,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U161
0.8428 0.05377 0.003407 0.9 VDD 127.093,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U162
0.8411 0.05374 0.005148 0.9 VDD 105.808,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/U163
0.8418 0.05354 0.004672 0.9 VDD 104.593,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/U164
0.844 0.05327 0.00277 0.9 VDD 127.678,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U165
0.8449 0.05276 0.002351 0.9 VDD 128.083,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U166
0.8432 0.05347 0.003322 0.9 VDD 124.258,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U167
0.8431 0.05328 0.003657 0.9 VDD 123.673,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U168
0.8446 0.05294 0.002445 0.9 VDD 124.438,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U169
0.8452 0.0526 0.002245 0.9 VDD 124.573,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U170
0.8464 0.05026 0.003381 0.9 VDD 118.858,197.520 peripherals_i/apb_event_unit_i/i_interrupt_unit/U171
0.844 0.05221 0.003752 0.9 VDD 117.373,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U172
0.8442 0.05317 0.00263 0.9 VDD 126.508,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U173
0.8451 0.05268 0.002256 0.9 VDD 126.013,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U174
0.8411 0.05435 0.004531 0.9 VDD 115.798,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U175
0.8419 0.0536 0.004491 0.9 VDD 116.203,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U176
0.8439 0.05331 0.002841 0.9 VDD 128.308,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U177
0.8439 0.05329 0.002806 0.9 VDD 127.993,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U178
0.8419 0.05397 0.00413 0.9 VDD 103.828,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U179
0.8437 0.05337 0.002903 0.9 VDD 101.983,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U180
0.8422 0.05386 0.003901 0.9 VDD 116.653,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/U181
0.8454 0.05133 0.003282 0.9 VDD 119.173,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U182
0.841 0.05452 0.004485 0.9 VDD 106.213,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U183
0.841 0.05442 0.004562 0.9 VDD 115.483,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U184
0.8424 0.05328 0.004352 0.9 VDD 115.033,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U185
0.8423 0.05401 0.003664 0.9 VDD 126.913,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U186
0.8422 0.05317 0.004617 0.9 VDD 114.673,189.456 peripherals_i/apb_event_unit_i/i_interrupt_unit/U187
0.8423 0.05339 0.004353 0.9 VDD 103.783,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/U188
0.8423 0.05235 0.005352 0.9 VDD 110.443,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U189
0.8419 0.05418 0.003928 0.9 VDD 112.783,196.944 peripherals_i/apb_event_unit_i/i_interrupt_unit/U190
0.8468 0.05071 0.002448 0.9 VDD 122.323,196.368 peripherals_i/apb_event_unit_i/i_interrupt_unit/U191
0.8442 0.0531 0.002714 0.9 VDD 103.423,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U192
0.8442 0.05305 0.002779 0.9 VDD 127.093,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U193
0.8436 0.05292 0.003468 0.9 VDD 102.523,181.968 peripherals_i/apb_event_unit_i/i_interrupt_unit/U194
0.8452 0.05248 0.002282 0.9 VDD 102.253,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U195
0.8424 0.05416 0.003491 0.9 VDD 126.373,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U196
0.8412 0.05463 0.004153 0.9 VDD 127.543,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U197
0.8432 0.05313 0.003666 0.9 VDD 102.433,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U198
0.8444 0.05245 0.003125 0.9 VDD 103.243,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U199
0.8458 0.05153 0.002724 0.9 VDD 103.243,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U200
0.8422 0.05402 0.003737 0.9 VDD 111.973,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U201
0.843 0.05352 0.003487 0.9 VDD 102.343,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U202
0.8444 0.05314 0.002485 0.9 VDD 128.353,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U203
0.8443 0.05235 0.003387 0.9 VDD 121.243,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U204
0.8446 0.0531 0.002311 0.9 VDD 127.183,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U205
0.8438 0.05304 0.003174 0.9 VDD 117.913,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U206
0.8447 0.05251 0.002804 0.9 VDD 122.953,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U207
0.8428 0.05343 0.003785 0.9 VDD 109.273,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U208
0.8404 0.05503 0.004556 0.9 VDD 106.753,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/U209
0.8452 0.05264 0.002185 0.9 VDD 125.203,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U210
0.8432 0.05341 0.003439 0.9 VDD 115.933,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U211
0.8445 0.05313 0.002351 0.9 VDD 128.083,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U212
0.8449 0.05274 0.002311 0.9 VDD 127.183,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U213
0.8426 0.05351 0.003907 0.9 VDD 116.563,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U214
0.8437 0.05193 0.004341 0.9 VDD 115.078,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U215
0.8431 0.05265 0.004242 0.9 VDD 115.618,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U216
0.843 0.05274 0.004289 0.9 VDD 114.763,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U217
0.8416 0.05428 0.004103 0.9 VDD 128.308,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U218
0.842 0.05412 0.003845 0.9 VDD 127.453,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U219
0.8429 0.05377 0.003308 0.9 VDD 103.468,185.424 peripherals_i/apb_event_unit_i/i_interrupt_unit/U220
0.8431 0.05373 0.003198 0.9 VDD 103.063,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U221
0.8447 0.05275 0.002553 0.9 VDD 129.568,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/U222
0.8447 0.05275 0.002562 0.9 VDD 128.893,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/U223
0.8449 0.05276 0.00233 0.9 VDD 127.588,173.904 peripherals_i/apb_event_unit_i/i_interrupt_unit/U224
0.8445 0.05312 0.002332 0.9 VDD 127.633,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U225
0.8428 0.05425 0.002915 0.9 VDD 129.478,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U226
0.8442 0.05334 0.002503 0.9 VDD 128.893,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U227
0.8442 0.05254 0.003262 0.9 VDD 123.358,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/U228
0.8445 0.05256 0.002974 0.9 VDD 123.853,173.328 peripherals_i/apb_event_unit_i/i_interrupt_unit/U229
0.8408 0.05464 0.004574 0.9 VDD 106.888,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U230
0.8398 0.05463 0.005551 0.9 VDD 106.843,178.512 peripherals_i/apb_event_unit_i/i_interrupt_unit/U231
0.8424 0.05341 0.004152 0.9 VDD 108.958,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U232
0.8409 0.05511 0.004041 0.9 VDD 108.193,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U233
0.8429 0.05328 0.003853 0.9 VDD 128.308,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U234
0.8432 0.05315 0.003605 0.9 VDD 127.633,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U235
0.8449 0.0529 0.002165 0.9 VDD 125.158,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U236
0.8447 0.053 0.002271 0.9 VDD 125.923,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U237
0.8433 0.05255 0.004139 0.9 VDD 121.828,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/U238
0.8443 0.05272 0.002929 0.9 VDD 122.593,172.176 peripherals_i/apb_event_unit_i/i_interrupt_unit/U239
0.8388 0.0565 0.004683 0.9 VDD 105.088,180.816 peripherals_i/apb_event_unit_i/i_interrupt_unit/U240
0.8384 0.0567 0.004872 0.9 VDD 105.583,180.240 peripherals_i/apb_event_unit_i/i_interrupt_unit/U241
0.8442 0.05276 0.003019 0.9 VDD 119.038,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U242
0.8442 0.05282 0.003013 0.9 VDD 119.083,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U243
0.8424 0.05419 0.003423 0.9 VDD 104.728,183.120 peripherals_i/apb_event_unit_i/i_interrupt_unit/U244
0.842 0.05398 0.003978 0.9 VDD 103.963,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U245
0.8433 0.05374 0.002959 0.9 VDD 125.068,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U246
0.8432 0.05375 0.003085 0.9 VDD 125.113,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U247
0.8433 0.05328 0.003448 0.9 VDD 104.278,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U248
0.8439 0.05303 0.003105 0.9 VDD 102.883,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U249
0.8425 0.0538 0.003664 0.9 VDD 113.638,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U250
0.8412 0.05377 0.005065 0.9 VDD 113.863,174.480 peripherals_i/apb_event_unit_i/i_interrupt_unit/U251
0.8405 0.05485 0.004694 0.9 VDD 128.938,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U252
0.8408 0.05478 0.004435 0.9 VDD 128.263,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U253
0.8412 0.05442 0.004406 0.9 VDD 105.628,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U254
0.8415 0.05365 0.004884 0.9 VDD 105.133,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/U255
0.8424 0.05272 0.004852 0.9 VDD 120.478,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/U256
0.8407 0.05365 0.005683 0.9 VDD 118.903,172.752 peripherals_i/apb_event_unit_i/i_interrupt_unit/U257
0.8427 0.05367 0.003595 0.9 VDD 114.538,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U258
0.8429 0.05356 0.003533 0.9 VDD 115.213,175.056 peripherals_i/apb_event_unit_i/i_interrupt_unit/U259
0.8422 0.05349 0.004354 0.9 VDD 110.578,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U260
0.8427 0.05348 0.003768 0.9 VDD 110.353,175.632 peripherals_i/apb_event_unit_i/i_interrupt_unit/U261
0.8393 0.0546 0.006113 0.9 VDD 114.628,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U262
0.8394 0.05449 0.006111 0.9 VDD 115.123,186.576 peripherals_i/apb_event_unit_i/i_interrupt_unit/U263
0.8427 0.05342 0.003876 0.9 VDD 116.968,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U264
0.8417 0.0538 0.004453 0.9 VDD 116.878,182.544 peripherals_i/apb_event_unit_i/i_interrupt_unit/U265
0.8416 0.05362 0.004833 0.9 VDD 117.643,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U266
0.8445 0.05263 0.002889 0.9 VDD 106.303,191.760 peripherals_i/apb_event_unit_i/i_interrupt_unit/U267
0.8403 0.05451 0.005167 0.9 VDD 116.023,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U268
0.8419 0.05283 0.005289 0.9 VDD 108.913,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U269
0.8433 0.05252 0.004162 0.9 VDD 116.473,190.608 peripherals_i/apb_event_unit_i/i_interrupt_unit/U270
0.8443 0.05172 0.004011 0.9 VDD 121.963,193.488 peripherals_i/apb_event_unit_i/i_interrupt_unit/U271
0.8416 0.05288 0.005544 0.9 VDD 111.613,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U272
0.8427 0.05264 0.004629 0.9 VDD 106.393,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U273
0.8418 0.05271 0.005457 0.9 VDD 114.133,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U274
0.8427 0.05329 0.003982 0.9 VDD 118.993,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/U275
0.8428 0.05295 0.0042 0.9 VDD 122.593,187.152 peripherals_i/apb_event_unit_i/i_interrupt_unit/U276
0.843 0.05307 0.003954 0.9 VDD 116.653,187.728 peripherals_i/apb_event_unit_i/i_interrupt_unit/U277
0.8448 0.05234 0.00287 0.9 VDD 123.493,190.032 peripherals_i/apb_event_unit_i/i_interrupt_unit/U278
0.8431 0.05291 0.004023 0.9 VDD 119.803,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U279
0.8439 0.05266 0.003469 0.9 VDD 120.793,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U280
0.8416 0.05332 0.005095 0.9 VDD 106.393,181.392 peripherals_i/apb_event_unit_i/i_interrupt_unit/U281
0.8369 0.05747 0.00559 0.9 VDD 108.283,180.240 peripherals_i/apb_event_unit_i/i_interrupt_unit/U282
0.8447 0.05241 0.002929 0.9 VDD 123.493,192.912 peripherals_i/apb_event_unit_i/i_interrupt_unit/U283
0.8437 0.05297 0.003366 0.9 VDD 122.143,177.360 peripherals_i/apb_event_unit_i/i_interrupt_unit/U284
0.8438 0.05371 0.002458 0.9 VDD 124.393,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U285
0.8434 0.05381 0.002796 0.9 VDD 126.823,177.936 peripherals_i/apb_event_unit_i/i_interrupt_unit/U286
0.8445 0.05305 0.002447 0.9 VDD 125.383,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U287
0.8441 0.05323 0.00269 0.9 VDD 127.003,176.208 peripherals_i/apb_event_unit_i/i_interrupt_unit/U288
0.8439 0.05329 0.00284 0.9 VDD 123.043,176.784 peripherals_i/apb_event_unit_i/i_interrupt_unit/U289
0.8438 0.05239 0.003853 0.9 VDD 104.368,192.336 peripherals_i/apb_event_unit_i/i_interrupt_unit/U290
0.8444 0.05291 0.002674 0.9 VDD 104.773,191.184 peripherals_i/apb_event_unit_i/i_interrupt_unit/U291
0.8476 0.05095 0.00147 0.9 VDD 105.178,198.096 peripherals_i/apb_event_unit_i/i_interrupt_unit/U292
0.8447 0.05181 0.003465 0.9 VDD 104.953,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U293
0.8456 0.05204 0.002323 0.9 VDD 123.898,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U294
0.8466 0.0512 0.002206 0.9 VDD 123.223,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U295
0.8444 0.05165 0.003973 0.9 VDD 116.518,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U296
0.844 0.05182 0.004169 0.9 VDD 115.753,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U297
0.8433 0.05209 0.004587 0.9 VDD 114.088,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U298
0.8433 0.05225 0.004436 0.9 VDD 112.603,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U299
0.8417 0.05347 0.004863 0.9 VDD 104.728,194.064 peripherals_i/apb_event_unit_i/i_interrupt_unit/U300
0.8449 0.05181 0.003288 0.9 VDD 104.953,195.216 peripherals_i/apb_event_unit_i/i_interrupt_unit/U301
0.8416 0.05397 0.004415 0.9 VDD 111.388,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U302
0.8416 0.05402 0.004396 0.9 VDD 110.623,194.640 peripherals_i/apb_event_unit_i/i_interrupt_unit/U303
0.8449 0.05143 0.003717 0.9 VDD 117.508,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U304
0.8455 0.05112 0.003353 0.9 VDD 118.903,195.792 peripherals_i/apb_event_unit_i/i_interrupt_unit/U305
0.8399 0.05411 0.005973 0.9 VDD 114.763,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U306
0.8397 0.05426 0.00608 0.9 VDD 111.973,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U307
0.8428 0.05347 0.003701 0.9 VDD 105.313,188.304 peripherals_i/apb_event_unit_i/i_interrupt_unit/U308
0.8398 0.05407 0.006174 0.9 VDD 108.823,179.088 peripherals_i/apb_event_unit_i/i_interrupt_unit/U309
0.8417 0.05444 0.00383 0.9 VDD 105.403,186.000 peripherals_i/apb_event_unit_i/i_interrupt_unit/U310
0.8424 0.05403 0.003523 0.9 VDD 105.313,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U311
0.8422 0.05414 0.003662 0.9 VDD 106.123,183.696 peripherals_i/apb_event_unit_i/i_interrupt_unit/U312
0.8399 0.05417 0.005917 0.9 VDD 110.083,179.664 peripherals_i/apb_event_unit_i/i_interrupt_unit/U313
0.8426 0.05326 0.004142 0.9 VDD 119.038,186.000 peripherals_i/apb_event_unit_i/i_event_unit/FE_OFC228_n161
0.8388 0.05389 0.007302 0.9 VDD 112.603,194.064 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]
0.8411 0.05253 0.006348 0.9 VDD 117.643,194.064 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]
0.842 0.05354 0.004423 0.9 VDD 114.673,194.640 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]
0.8397 0.05329 0.007019 0.9 VDD 115.573,194.064 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]
0.8436 0.05225 0.004124 0.9 VDD 107.653,195.216 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]
0.8417 0.05406 0.004218 0.9 VDD 108.193,194.640 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]
0.8371 0.05621 0.006705 0.9 VDD 109.003,193.488 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]
0.8456 0.05192 0.002493 0.9 VDD 125.923,195.216 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]
0.8439 0.05215 0.003914 0.9 VDD 118.723,190.608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]
0.8443 0.0528 0.002932 0.9 VDD 125.833,194.064 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]
0.8434 0.05362 0.003021 0.9 VDD 125.923,191.184 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]
0.8425 0.05421 0.003302 0.9 VDD 125.833,187.728 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]
0.8439 0.05279 0.003344 0.9 VDD 122.233,187.728 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]
0.8413 0.05282 0.005864 0.9 VDD 118.453,187.152 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]
0.8397 0.05498 0.005279 0.9 VDD 109.723,182.544 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]
0.8396 0.05435 0.006052 0.9 VDD 109.813,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]
0.8403 0.05503 0.004634 0.9 VDD 109.093,186.000 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]
0.8393 0.05466 0.006016 0.9 VDD 109.363,184.848 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]
0.8422 0.05365 0.00418 0.9 VDD 107.293,188.304 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]
0.8405 0.05387 0.005668 0.9 VDD 108.463,187.152 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]
0.8364 0.0575 0.006075 0.9 VDD 111.523,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]
0.8365 0.05761 0.005857 0.9 VDD 109.543,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]
0.8369 0.05702 0.006092 0.9 VDD 113.503,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]
0.8379 0.05624 0.005904 0.9 VDD 115.483,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]
0.8398 0.05679 0.003444 0.9 VDD 127.183,183.120 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]
0.8418 0.05416 0.004012 0.9 VDD 127.003,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]
0.8421 0.05463 0.003264 0.9 VDD 126.823,180.816 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]
0.842 0.05459 0.003381 0.9 VDD 126.553,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]
0.8427 0.05401 0.003243 0.9 VDD 126.013,179.664 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]
0.8426 0.05315 0.004268 0.9 VDD 122.143,179.664 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]
0.8425 0.05286 0.00466 0.9 VDD 121.153,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]
0.8411 0.0542 0.004676 0.9 VDD 118.993,180.816 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]
0.8449 0.0514 0.003712 0.9 VDD 111.793,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]
0.8478 0.0497 0.002489 0.9 VDD 121.333,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]
0.845 0.05128 0.003773 0.9 VDD 113.773,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]
0.8454 0.051 0.003626 0.9 VDD 115.843,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]
0.8458 0.05106 0.003142 0.9 VDD 106.483,197.520 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]
0.8469 0.05132 0.001782 0.9 VDD 107.203,198.672 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]
0.8423 0.05438 0.003287 0.9 VDD 107.113,196.944 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]
0.8464 0.05077 0.002839 0.9 VDD 125.833,197.520 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]
0.8452 0.05172 0.003103 0.9 VDD 119.713,191.760 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]
0.8433 0.05187 0.00479 0.9 VDD 127.993,196.944 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]
0.8403 0.05467 0.005071 0.9 VDD 130.693,192.336 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]
0.8414 0.05441 0.004146 0.9 VDD 129.793,190.608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]
0.8421 0.05411 0.003752 0.9 VDD 128.083,191.184 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]
0.8432 0.05251 0.004271 0.9 VDD 121.333,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]
0.8405 0.05382 0.005731 0.9 VDD 115.123,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]
0.8408 0.05444 0.004796 0.9 VDD 111.793,185.424 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]
0.8421 0.05353 0.004356 0.9 VDD 111.703,188.304 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]
0.842 0.05364 0.004347 0.9 VDD 112.153,187.728 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]
0.8426 0.0532 0.004169 0.9 VDD 107.743,190.608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]
0.8423 0.05334 0.004387 0.9 VDD 109.723,190.032 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]
0.8401 0.05513 0.004764 0.9 VDD 109.723,177.360 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]
0.8406 0.05482 0.004542 0.9 VDD 112.693,176.784 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]
0.8411 0.0544 0.004523 0.9 VDD 114.853,176.784 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]
0.8419 0.0538 0.004262 0.9 VDD 117.283,176.784 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]
0.8388 0.05697 0.004257 0.9 VDD 131.773,183.120 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]
0.8404 0.05457 0.005063 0.9 VDD 129.883,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]
0.8418 0.05467 0.003555 0.9 VDD 128.803,180.816 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]
0.8441 0.05341 0.002493 0.9 VDD 131.773,175.632 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]
0.8421 0.0541 0.003824 0.9 VDD 133.033,179.664 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]
0.8427 0.05408 0.003216 0.9 VDD 133.303,179.088 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]
0.843 0.05386 0.003178 0.9 VDD 129.703,178.512 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]
0.8432 0.05387 0.002908 0.9 VDD 128.263,177.936 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]
0.8447 0.05151 0.003749 0.9 VDD 112.333,199.824 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]
0.845 0.05116 0.003888 0.9 VDD 111.073,197.520 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]
0.8483 0.0497 0.002045 0.9 VDD 121.333,198.672 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]
0.8467 0.05022 0.003032 0.9 VDD 119.173,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]
0.8451 0.05119 0.003746 0.9 VDD 114.493,199.824 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]
0.8466 0.05111 0.002309 0.9 VDD 115.213,198.672 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]
0.8459 0.05064 0.0035 0.9 VDD 116.743,199.824 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]
0.8473 0.05044 0.002259 0.9 VDD 118.363,198.672 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]
0.8459 0.05129 0.002832 0.9 VDD 106.843,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]
0.8415 0.05487 0.003656 0.9 VDD 109.183,196.944 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]
0.8451 0.05143 0.003454 0.9 VDD 109.723,199.248 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]
0.8467 0.05118 0.002107 0.9 VDD 110.443,198.096 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]
0.8451 0.0516 0.003275 0.9 VDD 108.733,199.824 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]
0.8425 0.05235 0.005107 0.9 VDD 109.363,195.792 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]
0.8481 0.05017 0.001764 0.9 VDD 123.583,198.672 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]
0.8468 0.05117 0.002037 0.9 VDD 123.853,196.368 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]
0.8421 0.05247 0.00543 0.9 VDD 119.443,193.488 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]
0.8437 0.0521 0.004153 0.9 VDD 119.983,192.912 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]
0.8449 0.05251 0.002642 0.9 VDD 130.243,195.792 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]
0.8446 0.0523 0.003064 0.9 VDD 128.263,195.216 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]
0.843 0.05362 0.003412 0.9 VDD 130.693,194.640 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]
0.8405 0.05441 0.005071 0.9 VDD 130.693,192.912 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]
0.841 0.05458 0.004369 0.9 VDD 130.243,191.760 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]
0.8417 0.05381 0.004458 0.9 VDD 129.973,189.456 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]
0.8415 0.05419 0.004309 0.9 VDD 128.533,192.336 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]
0.8431 0.05339 0.003485 0.9 VDD 127.363,190.032 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]
0.8433 0.05241 0.004297 0.9 VDD 121.243,184.848 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]
0.8437 0.05259 0.003704 0.9 VDD 121.693,185.424 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
0.8414 0.05456 0.004048 0.9 VDD 113.683,183.120 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]
0.8398 0.05422 0.005962 0.9 VDD 113.323,184.848 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]
0.8417 0.05425 0.004035 0.9 VDD 111.883,183.696 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]
0.8399 0.05414 0.005983 0.9 VDD 113.053,184.272 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]
0.8422 0.05339 0.004405 0.9 VDD 112.423,190.032 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]
0.842 0.05337 0.004582 0.9 VDD 112.783,189.456 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]
0.839 0.05501 0.006009 0.9 VDD 111.523,186.576 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]
0.8402 0.05499 0.004797 0.9 VDD 111.883,186.000 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]
0.8427 0.05313 0.00414 0.9 VDD 107.563,190.032 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]
0.8435 0.05323 0.003274 0.9 VDD 109.723,191.184 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]
0.8424 0.05323 0.004387 0.9 VDD 109.723,190.608 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]
0.8422 0.0534 0.004431 0.9 VDD 110.893,189.456 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]
0.8403 0.05498 0.00471 0.9 VDD 111.613,177.360 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]
0.8386 0.05463 0.006736 0.9 VDD 112.963,178.512 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]
0.8418 0.05361 0.004552 0.9 VDD 112.963,176.208 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]
0.8391 0.05422 0.006728 0.9 VDD 113.503,179.088 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]
0.8421 0.05345 0.004487 0.9 VDD 115.393,176.208 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]
0.839 0.05433 0.006625 0.9 VDD 115.033,178.512 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]
0.842 0.05383 0.004201 0.9 VDD 117.463,177.936 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]
0.8401 0.05371 0.006167 0.9 VDD 117.283,179.088 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]
0.8414 0.05366 0.004909 0.9 VDD 132.403,181.968 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]
0.841 0.05472 0.004235 0.9 VDD 131.593,183.696 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]
0.8384 0.05696 0.004607 0.9 VDD 129.973,182.544 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]
0.8406 0.05463 0.00477 0.9 VDD 128.983,184.848 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]
0.8415 0.05463 0.003844 0.9 VDD 130.243,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]
0.8428 0.05353 0.003698 0.9 VDD 130.333,181.392 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]
0.8428 0.05421 0.002979 0.9 VDD 131.323,176.784 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]
0.8432 0.05362 0.003212 0.9 VDD 133.393,178.512 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]
0.8418 0.05439 0.003824 0.9 VDD 133.033,180.240 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]
0.8426 0.05366 0.003782 0.9 VDD 132.403,181.392 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]
0.8437 0.05336 0.002918 0.9 VDD 132.853,176.208 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]
0.8431 0.05401 0.002874 0.9 VDD 133.393,177.360 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]
0.8428 0.05426 0.002962 0.9 VDD 130.333,177.360 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]
0.8419 0.05421 0.003848 0.9 VDD 130.333,179.664 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]
0.8429 0.05425 0.002838 0.9 VDD 128.263,176.784 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]
0.8421 0.05419 0.00367 0.9 VDD 128.443,179.664 peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]
0.839 0.05537 0.005599 0.9 VDD 131.773,186.576 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]
0.8381 0.05687 0.00501 0.9 VDD 133.843,182.544 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]
0.84 0.05492 0.005108 0.9 VDD 134.473,188.880 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]
0.8395 0.05491 0.005607 0.9 VDD 132.853,192.336 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]
0.8385 0.05553 0.005987 0.9 VDD 133.843,186.576 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]
0.8392 0.05478 0.00606 0.9 VDD 133.573,184.272 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]
0.8395 0.05531 0.005198 0.9 VDD 132.493,187.728 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]
0.8403 0.05486 0.00483 0.9 VDD 132.223,191.760 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]
0.8392 0.05526 0.005556 0.9 VDD 131.593,187.152 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]
0.8385 0.0554 0.00606 0.9 VDD 133.573,184.848 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]
0.8403 0.0548 0.004916 0.9 VDD 132.313,188.880 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]
0.8415 0.05399 0.004539 0.9 VDD 131.593,190.032 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]
0.8388 0.05553 0.005711 0.9 VDD 133.843,186.000 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]
0.8387 0.05687 0.004408 0.9 VDD 133.843,183.120 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]
0.8408 0.05408 0.0051 0.9 VDD 134.293,189.456 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]
0.8407 0.05467 0.004599 0.9 VDD 131.953,190.608 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]
0.8384 0.0553 0.006335 0.9 VDD 136.453,187.152 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]
0.8384 0.05654 0.005053 0.9 VDD 136.093,182.544 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]
0.8387 0.05523 0.006085 0.9 VDD 137.713,187.728 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]
0.8399 0.05485 0.005234 0.9 VDD 134.473,191.184 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]
0.8382 0.05545 0.006327 0.9 VDD 136.363,186.576 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]
0.8378 0.05557 0.006585 0.9 VDD 137.983,184.848 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]
0.8391 0.05484 0.006067 0.9 VDD 137.533,188.304 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]
0.8398 0.05495 0.005246 0.9 VDD 134.563,191.760 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]
0.8382 0.05559 0.006229 0.9 VDD 136.993,185.424 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]
0.839 0.05654 0.004448 0.9 VDD 136.093,183.120 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]
0.8411 0.05385 0.005063 0.9 VDD 138.343,189.456 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]
0.8402 0.05486 0.004965 0.9 VDD 135.193,190.608 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]
0.8384 0.05535 0.006283 0.9 VDD 137.533,186.000 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]
0.8388 0.05469 0.006478 0.9 VDD 136.543,184.272 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]
0.841 0.054 0.005044 0.9 VDD 136.543,190.032 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]
0.839 0.05494 0.00605 0.9 VDD 135.103,192.336 peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]
0.843 0.05288 0.004148 0.9 VDD 118.993,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U3
0.8428 0.05346 0.003757 0.9 VDD 118.183,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U4
0.8437 0.05272 0.003568 0.9 VDD 119.803,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U5
0.8433 0.05326 0.003443 0.9 VDD 128.038,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U18
0.8425 0.05327 0.004272 0.9 VDD 128.128,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U19
0.841 0.05439 0.004617 0.9 VDD 128.578,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U20
0.8412 0.0544 0.004376 0.9 VDD 127.948,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U21
0.8415 0.05394 0.004558 0.9 VDD 116.293,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U22
0.8414 0.05402 0.004611 0.9 VDD 115.978,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U23
0.8412 0.05413 0.004686 0.9 VDD 115.528,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U24
0.8424 0.05334 0.004219 0.9 VDD 113.863,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U25
0.8405 0.05334 0.006113 0.9 VDD 114.583,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U26
0.8406 0.05329 0.006111 0.9 VDD 114.988,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U27
0.842 0.05435 0.003642 0.9 VDD 128.263,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U29
0.8423 0.05313 0.004596 0.9 VDD 115.438,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U30
0.8466 0.05051 0.002934 0.9 VDD 120.703,196.944 peripherals_i/apb_event_unit_i/i_event_unit/U31
0.8469 0.05048 0.002653 0.9 VDD 121.558,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U32
0.8464 0.05068 0.002963 0.9 VDD 120.388,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U33
0.8449 0.05132 0.003781 0.9 VDD 121.063,192.912 peripherals_i/apb_event_unit_i/i_event_unit/U34
0.8455 0.05157 0.002956 0.9 VDD 120.928,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U35
0.8428 0.05319 0.004043 0.9 VDD 115.753,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U36
0.8447 0.05204 0.003267 0.9 VDD 122.413,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U37
0.8454 0.05172 0.00289 0.9 VDD 121.468,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U38
0.8447 0.05182 0.00346 0.9 VDD 121.603,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U39
0.8446 0.05184 0.003557 0.9 VDD 120.388,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U40
0.8447 0.05171 0.003557 0.9 VDD 120.388,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U41
0.8429 0.05308 0.004043 0.9 VDD 115.753,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U42
0.8423 0.05372 0.00396 0.9 VDD 115.618,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U43
0.8421 0.05429 0.003568 0.9 VDD 127.858,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U44
0.8425 0.05334 0.004149 0.9 VDD 114.628,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U45
0.8426 0.05327 0.004103 0.9 VDD 115.123,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U46
0.8461 0.05081 0.003058 0.9 VDD 120.028,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U47
0.8463 0.05057 0.00308 0.9 VDD 121.198,195.216 peripherals_i/apb_event_unit_i/i_event_unit/U48
0.8448 0.0517 0.003537 0.9 VDD 119.398,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U49
0.8467 0.05054 0.002772 0.9 VDD 121.108,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U50
0.8453 0.05132 0.003332 0.9 VDD 120.208,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U51
0.8446 0.05108 0.004291 0.9 VDD 121.468,194.064 peripherals_i/apb_event_unit_i/i_event_unit/U52
0.8458 0.05148 0.002757 0.9 VDD 122.458,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U53
0.8448 0.05195 0.003203 0.9 VDD 122.008,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U54
0.843 0.05299 0.003985 0.9 VDD 116.338,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U55
0.8432 0.05287 0.003913 0.9 VDD 117.058,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U56
0.8427 0.05318 0.004103 0.9 VDD 115.123,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U57
0.8425 0.05331 0.004191 0.9 VDD 114.178,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U58
0.8426 0.05325 0.004149 0.9 VDD 114.628,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U59
0.8408 0.05438 0.004861 0.9 VDD 114.448,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U60
0.8409 0.05427 0.004789 0.9 VDD 114.898,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U61
0.8425 0.05283 0.004619 0.9 VDD 115.933,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U62
0.8395 0.05687 0.003667 0.9 VDD 128.398,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U63
0.8389 0.05684 0.004255 0.9 VDD 128.038,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U64
0.8423 0.05332 0.004355 0.9 VDD 128.578,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U65
0.8387 0.05688 0.004371 0.9 VDD 128.668,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U66
0.8421 0.05341 0.004486 0.9 VDD 129.298,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U67
0.845 0.05154 0.00342 0.9 VDD 121.018,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U68
0.8449 0.05178 0.003322 0.9 VDD 121.468,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U69
0.8442 0.05253 0.003257 0.9 VDD 122.638,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U70
0.8443 0.05235 0.003349 0.9 VDD 122.188,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U71
0.8415 0.05429 0.004203 0.9 VDD 127.498,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U72
0.8402 0.05491 0.004857 0.9 VDD 130.603,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U73
0.8408 0.05473 0.004436 0.9 VDD 135.373,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U74
0.8435 0.05138 0.005077 0.9 VDD 120.073,194.064 peripherals_i/apb_event_unit_i/i_event_unit/U75
0.8449 0.05198 0.003163 0.9 VDD 122.188,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U76
0.8411 0.05407 0.004806 0.9 VDD 133.753,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U77
0.8386 0.05531 0.006097 0.9 VDD 134.653,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U78
0.8389 0.0553 0.005785 0.9 VDD 135.643,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U80
0.8408 0.05472 0.004525 0.9 VDD 129.478,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U81
0.8399 0.05469 0.005421 0.9 VDD 131.188,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U82
0.839 0.05474 0.006262 0.9 VDD 134.833,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U83
0.8411 0.05407 0.004846 0.9 VDD 134.113,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U84
0.8384 0.05555 0.006037 0.9 VDD 135.733,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U85
0.8409 0.05403 0.005095 0.9 VDD 135.733,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U86
0.842 0.05347 0.004575 0.9 VDD 129.793,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U87
0.8418 0.05354 0.00467 0.9 VDD 130.468,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U88
0.8397 0.05511 0.005204 0.9 VDD 131.818,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U89
0.8393 0.05511 0.005592 0.9 VDD 131.818,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U90
0.839 0.0554 0.005645 0.9 VDD 133.573,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U91
0.8397 0.05473 0.005592 0.9 VDD 131.818,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U92
0.8392 0.05544 0.005402 0.9 VDD 132.583,186.000 peripherals_i/apb_event_unit_i/i_event_unit/U93
0.84 0.055 0.004999 0.9 VDD 131.098,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U94
0.839 0.05522 0.005772 0.9 VDD 132.493,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U95
0.8405 0.05483 0.004713 0.9 VDD 130.108,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U96
0.8394 0.05522 0.00538 0.9 VDD 132.493,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U97
0.8412 0.05406 0.004765 0.9 VDD 133.393,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U98
0.8412 0.05398 0.004771 0.9 VDD 131.503,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U99
0.8391 0.05534 0.005557 0.9 VDD 133.213,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U100
0.8395 0.05474 0.005724 0.9 VDD 132.313,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U101
0.8396 0.0553 0.005063 0.9 VDD 131.323,186.000 peripherals_i/apb_event_unit_i/i_event_unit/U102
0.8398 0.05524 0.00496 0.9 VDD 130.963,186.000 peripherals_i/apb_event_unit_i/i_event_unit/U103
0.8405 0.05467 0.00485 0.9 VDD 131.053,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U104
0.8398 0.05485 0.005318 0.9 VDD 133.123,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U105
0.841 0.05407 0.004886 0.9 VDD 134.473,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U106
0.84 0.05481 0.005198 0.9 VDD 132.493,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U107
0.841 0.05405 0.004976 0.9 VDD 132.943,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U108
0.8411 0.05402 0.004867 0.9 VDD 132.043,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U109
0.8398 0.05506 0.005114 0.9 VDD 131.503,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U110
0.839 0.05473 0.006308 0.9 VDD 135.193,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U112
0.8381 0.05555 0.006376 0.9 VDD 135.733,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U113
0.8383 0.05548 0.00617 0.9 VDD 135.193,186.576 peripherals_i/apb_event_unit_i/i_event_unit/U115
0.8385 0.05554 0.005969 0.9 VDD 135.283,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U116
0.841 0.05405 0.004945 0.9 VDD 135.013,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U117
0.84 0.0549 0.005091 0.9 VDD 136.093,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U118
0.8405 0.05476 0.004744 0.9 VDD 133.213,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U119
0.8404 0.05481 0.004816 0.9 VDD 133.843,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U120
0.8426 0.05272 0.004695 0.9 VDD 119.578,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U121
0.8417 0.05318 0.005076 0.9 VDD 117.958,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U122
0.8425 0.05335 0.004135 0.9 VDD 118.588,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U123
0.8421 0.05298 0.004886 0.9 VDD 118.768,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U124
0.839 0.05682 0.004171 0.9 VDD 127.588,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U125
0.8434 0.05296 0.003679 0.9 VDD 118.858,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U127
0.8417 0.05357 0.004743 0.9 VDD 131.053,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U128
0.8437 0.05288 0.003465 0.9 VDD 121.738,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U129
0.8432 0.05386 0.002937 0.9 VDD 129.343,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U130
0.8416 0.05308 0.005341 0.9 VDD 119.848,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U131
0.8431 0.05386 0.003058 0.9 VDD 127.903,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U132
0.8404 0.05453 0.005087 0.9 VDD 111.838,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U133
0.8464 0.05139 0.002176 0.9 VDD 111.973,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U134
0.8433 0.05382 0.002828 0.9 VDD 127.228,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U135
0.8429 0.05416 0.00292 0.9 VDD 131.863,177.360 peripherals_i/apb_event_unit_i/i_event_unit/U136
0.8415 0.05431 0.0042 0.9 VDD 106.888,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U137
0.8473 0.05115 0.001575 0.9 VDD 105.853,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U138
0.8433 0.05273 0.003959 0.9 VDD 120.208,186.000 peripherals_i/apb_event_unit_i/i_event_unit/U139
0.8436 0.05286 0.003496 0.9 VDD 120.343,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U140
0.8474 0.05066 0.001933 0.9 VDD 125.248,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U141
0.8479 0.05028 0.001798 0.9 VDD 123.313,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U142
0.8412 0.05497 0.003876 0.9 VDD 109.318,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U143
0.8397 0.0543 0.00603 0.9 VDD 110.983,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U144
0.8446 0.05218 0.003182 0.9 VDD 118.588,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U145
0.8425 0.05299 0.004546 0.9 VDD 118.633,192.912 peripherals_i/apb_event_unit_i/i_event_unit/U146
0.8458 0.05212 0.002118 0.9 VDD 127.138,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U147
0.8456 0.05198 0.002461 0.9 VDD 129.163,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U148
0.8432 0.05382 0.002961 0.9 VDD 130.288,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U149
0.8433 0.05378 0.002945 0.9 VDD 130.963,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U150
0.8412 0.05441 0.004355 0.9 VDD 129.208,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U151
0.8412 0.05446 0.004369 0.9 VDD 130.243,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U152
0.8439 0.05314 0.002927 0.9 VDD 124.168,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U153
0.8425 0.05393 0.0036 0.9 VDD 127.633,191.760 peripherals_i/apb_event_unit_i/i_event_unit/U154
0.8436 0.05249 0.003903 0.9 VDD 116.788,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U155
0.8469 0.05078 0.002285 0.9 VDD 116.833,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U156
0.8417 0.05466 0.003663 0.9 VDD 128.398,180.240 peripherals_i/apb_event_unit_i/i_event_unit/U157
0.8416 0.05466 0.00374 0.9 VDD 129.163,180.240 peripherals_i/apb_event_unit_i/i_event_unit/U158
0.8425 0.05409 0.003458 0.9 VDD 127.048,179.664 peripherals_i/apb_event_unit_i/i_event_unit/U159
0.8416 0.05454 0.00384 0.9 VDD 131.323,180.240 peripherals_i/apb_event_unit_i/i_event_unit/U160
0.8394 0.05412 0.006434 0.9 VDD 116.068,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U161
0.8418 0.05396 0.004276 0.9 VDD 116.653,177.360 peripherals_i/apb_event_unit_i/i_event_unit/U162
0.8467 0.0501 0.003187 0.9 VDD 119.668,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U163
0.8481 0.04992 0.002022 0.9 VDD 121.513,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U164
0.8404 0.05487 0.004761 0.9 VDD 109.858,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U165
0.8407 0.05467 0.004629 0.9 VDD 112.603,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U166
0.8438 0.05209 0.004099 0.9 VDD 106.618,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U167
0.8467 0.05138 0.00192 0.9 VDD 108.553,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U168
0.8433 0.05225 0.004467 0.9 VDD 107.608,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U169
0.8466 0.05141 0.002 0.9 VDD 109.363,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U170
0.8419 0.05422 0.00392 0.9 VDD 128.668,191.760 peripherals_i/apb_event_unit_i/i_event_unit/U171
0.8423 0.05345 0.004214 0.9 VDD 129.433,194.064 peripherals_i/apb_event_unit_i/i_event_unit/U172
0.8421 0.0536 0.004283 0.9 VDD 109.498,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U173
0.8424 0.05333 0.00425 0.9 VDD 109.543,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U174
0.8404 0.05485 0.004741 0.9 VDD 110.578,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U175
0.8405 0.05481 0.004726 0.9 VDD 111.073,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U176
0.8424 0.05364 0.003958 0.9 VDD 107.428,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U177
0.8423 0.05363 0.004077 0.9 VDD 108.283,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U178
0.8451 0.05096 0.003941 0.9 VDD 113.548,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U179
0.8465 0.05131 0.002234 0.9 VDD 113.323,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U180
0.8409 0.05461 0.004527 0.9 VDD 113.818,177.360 peripherals_i/apb_event_unit_i/i_event_unit/U181
0.8412 0.0544 0.004438 0.9 VDD 114.853,177.360 peripherals_i/apb_event_unit_i/i_event_unit/U182
0.8419 0.05374 0.004324 0.9 VDD 110.668,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U183
0.842 0.05355 0.00446 0.9 VDD 111.253,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U184
0.8407 0.05466 0.004643 0.9 VDD 109.228,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U185
0.8391 0.05502 0.005892 0.9 VDD 110.443,186.576 peripherals_i/apb_event_unit_i/i_event_unit/U186
0.8419 0.05439 0.003699 0.9 VDD 128.578,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U187
0.8393 0.05691 0.003788 0.9 VDD 129.073,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U188
0.8419 0.05303 0.00503 0.9 VDD 113.368,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U189
0.8405 0.05456 0.004982 0.9 VDD 113.683,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U190
0.8426 0.05276 0.004674 0.9 VDD 119.668,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U191
0.8426 0.05418 0.003196 0.9 VDD 131.233,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U192
0.842 0.05417 0.003839 0.9 VDD 131.413,179.664 peripherals_i/apb_event_unit_i/i_event_unit/U193
0.8427 0.0539 0.003427 0.9 VDD 127.183,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U194
0.842 0.05371 0.004337 0.9 VDD 111.073,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U195
0.8418 0.05445 0.003772 0.9 VDD 128.983,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U196
0.8411 0.05445 0.004492 0.9 VDD 114.223,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U197
0.8406 0.0547 0.004659 0.9 VDD 112.243,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U198
0.846 0.05181 0.002187 0.9 VDD 127.543,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U199
0.8433 0.05375 0.00293 0.9 VDD 131.503,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U200
0.8421 0.05357 0.004322 0.9 VDD 110.623,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U201
0.8416 0.05467 0.003705 0.9 VDD 128.803,180.240 peripherals_i/apb_event_unit_i/i_event_unit/U202
0.8383 0.05697 0.004743 0.9 VDD 131.053,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U203
0.8427 0.0542 0.003143 0.9 VDD 129.163,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U204
0.8409 0.05444 0.00469 0.9 VDD 129.613,192.336 peripherals_i/apb_event_unit_i/i_event_unit/U205
0.8404 0.05488 0.004752 0.9 VDD 110.173,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U206
0.8431 0.05384 0.003032 0.9 VDD 127.543,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U207
0.8464 0.05141 0.002152 0.9 VDD 111.433,198.672 peripherals_i/apb_event_unit_i/i_event_unit/U208
0.8412 0.05444 0.004384 0.9 VDD 107.383,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U209
0.845 0.05192 0.00311 0.9 VDD 119.623,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U210
0.8471 0.0511 0.001838 0.9 VDD 107.743,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U211
0.8468 0.051 0.002222 0.9 VDD 113.053,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U212
0.8468 0.05076 0.002418 0.9 VDD 125.743,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U213
0.8395 0.0545 0.006026 0.9 VDD 111.163,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U214
0.842 0.05397 0.004028 0.9 VDD 114.133,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U215
0.844 0.05253 0.003471 0.9 VDD 120.523,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U216
0.8428 0.05315 0.004015 0.9 VDD 107.833,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U217
0.8415 0.05436 0.004164 0.9 VDD 129.523,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U218
0.8403 0.05372 0.005951 0.9 VDD 110.983,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U219
0.847 0.05073 0.002299 0.9 VDD 115.933,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U220
0.8471 0.05109 0.001792 0.9 VDD 107.293,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U221
0.8415 0.05416 0.004349 0.9 VDD 115.843,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U222
0.8474 0.04996 0.002688 0.9 VDD 121.693,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U223
0.8428 0.05265 0.004577 0.9 VDD 120.073,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U224
0.8434 0.05258 0.003974 0.9 VDD 120.118,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U225
0.8433 0.05312 0.003616 0.9 VDD 119.398,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U226
0.8436 0.05249 0.003893 0.9 VDD 117.733,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U227
0.8434 0.05233 0.004285 0.9 VDD 109.093,195.216 peripherals_i/apb_event_unit_i/i_event_unit/U228
0.8429 0.05293 0.004122 0.9 VDD 116.563,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U229
0.8416 0.05404 0.004331 0.9 VDD 109.723,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U230
0.8444 0.05235 0.003252 0.9 VDD 117.553,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U231
0.845 0.05203 0.00294 0.9 VDD 123.853,194.064 peripherals_i/apb_event_unit_i/i_event_unit/U232
0.8417 0.05391 0.004432 0.9 VDD 112.333,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U233
0.8431 0.05227 0.004615 0.9 VDD 108.013,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U234
0.8418 0.05378 0.004444 0.9 VDD 113.233,194.640 peripherals_i/apb_event_unit_i/i_event_unit/U235
0.8431 0.05247 0.00443 0.9 VDD 119.803,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U236
0.8446 0.05236 0.002988 0.9 VDD 123.583,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U237
0.8437 0.05261 0.00367 0.9 VDD 119.353,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U238
0.8446 0.05286 0.00255 0.9 VDD 124.123,191.184 peripherals_i/apb_event_unit_i/i_event_unit/U239
0.8445 0.05197 0.003545 0.9 VDD 121.243,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U240
0.8436 0.05234 0.004045 0.9 VDD 121.063,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U241
0.8417 0.05431 0.003959 0.9 VDD 110.623,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U242
0.8411 0.05495 0.003925 0.9 VDD 110.083,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U243
0.8446 0.05281 0.002633 0.9 VDD 124.393,193.488 peripherals_i/apb_event_unit_i/i_event_unit/U244
0.8438 0.05249 0.003713 0.9 VDD 122.143,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U245
0.8436 0.05313 0.003291 0.9 VDD 127.003,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U246
0.8391 0.05678 0.004077 0.9 VDD 127.093,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U247
0.8428 0.05314 0.004077 0.9 VDD 127.093,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U248
0.8424 0.05418 0.003419 0.9 VDD 127.093,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U249
0.8439 0.053 0.003064 0.9 VDD 126.013,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U250
0.8471 0.04994 0.00299 0.9 VDD 120.478,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U251
0.8447 0.05212 0.003219 0.9 VDD 118.048,191.760 peripherals_i/apb_event_unit_i/i_event_unit/U252
0.844 0.05176 0.004284 0.9 VDD 119.533,192.336 peripherals_i/apb_event_unit_i/i_event_unit/U253
0.843 0.05338 0.003576 0.9 VDD 129.028,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U254
0.8417 0.05461 0.003702 0.9 VDD 130.423,180.816 peripherals_i/apb_event_unit_i/i_event_unit/U255
0.8435 0.05364 0.002884 0.9 VDD 133.078,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U256
0.8434 0.05369 0.002904 0.9 VDD 132.403,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U257
0.8413 0.05426 0.004394 0.9 VDD 115.348,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U258
0.8412 0.05438 0.004453 0.9 VDD 114.673,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U259
0.8405 0.05475 0.004707 0.9 VDD 111.658,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U260
0.8386 0.05476 0.006684 0.9 VDD 111.613,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U261
0.8407 0.05372 0.00556 0.9 VDD 117.238,179.664 peripherals_i/apb_event_unit_i/i_event_unit/U262
0.8397 0.05398 0.006286 0.9 VDD 116.743,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U263
0.8412 0.05434 0.004455 0.9 VDD 130.198,193.488 peripherals_i/apb_event_unit_i/i_event_unit/U264
0.842 0.05356 0.004469 0.9 VDD 130.243,194.064 peripherals_i/apb_event_unit_i/i_event_unit/U265
0.8409 0.05453 0.004543 0.9 VDD 113.638,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U266
0.8408 0.05461 0.004584 0.9 VDD 113.143,177.936 peripherals_i/apb_event_unit_i/i_event_unit/U267
0.842 0.05347 0.00455 0.9 VDD 112.378,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U268
0.842 0.05353 0.004497 0.9 VDD 111.703,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U269
0.842 0.05381 0.004175 0.9 VDD 129.928,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U270
0.8423 0.05371 0.004024 0.9 VDD 129.343,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U271
0.8426 0.05359 0.003817 0.9 VDD 128.578,190.032 peripherals_i/apb_event_unit_i/i_event_unit/U272
0.842 0.05417 0.00378 0.9 VDD 128.443,190.608 peripherals_i/apb_event_unit_i/i_event_unit/U273
0.8418 0.05443 0.003779 0.9 VDD 132.628,180.816 peripherals_i/apb_event_unit_i/i_event_unit/U274
0.8417 0.0545 0.003757 0.9 VDD 131.773,180.816 peripherals_i/apb_event_unit_i/i_event_unit/U275
0.8421 0.05359 0.004304 0.9 VDD 109.948,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U276
0.8421 0.05357 0.004371 0.9 VDD 110.443,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U277
0.8422 0.05382 0.003986 0.9 VDD 115.078,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U278
0.8421 0.0539 0.004008 0.9 VDD 114.583,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U279
0.8454 0.0523 0.002317 0.9 VDD 128.308,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U280
0.8456 0.0522 0.002202 0.9 VDD 127.633,195.792 peripherals_i/apb_event_unit_i/i_event_unit/U281
0.8426 0.05421 0.003188 0.9 VDD 130.558,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U282
0.8426 0.05421 0.003178 0.9 VDD 129.703,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U283
0.8428 0.0526 0.004584 0.9 VDD 121.828,186.576 peripherals_i/apb_event_unit_i/i_event_unit/U284
0.8439 0.05231 0.003813 0.9 VDD 121.063,186.000 peripherals_i/apb_event_unit_i/i_event_unit/U285
0.8382 0.05696 0.00487 0.9 VDD 132.088,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U286
0.8382 0.05697 0.00481 0.9 VDD 131.593,182.544 peripherals_i/apb_event_unit_i/i_event_unit/U287
0.8427 0.05419 0.003116 0.9 VDD 128.758,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U288
0.8428 0.05414 0.003045 0.9 VDD 127.723,179.088 peripherals_i/apb_event_unit_i/i_event_unit/U289
0.8395 0.05445 0.006013 0.9 VDD 111.748,184.848 peripherals_i/apb_event_unit_i/i_event_unit/U290
0.8397 0.05426 0.006014 0.9 VDD 111.703,184.272 peripherals_i/apb_event_unit_i/i_event_unit/U291
0.8422 0.0536 0.004207 0.9 VDD 109.228,188.880 peripherals_i/apb_event_unit_i/i_event_unit/U292
0.8426 0.05324 0.004139 0.9 VDD 108.733,189.456 peripherals_i/apb_event_unit_i/i_event_unit/U293
0.8403 0.05361 0.006057 0.9 VDD 112.378,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U294
0.8403 0.05367 0.00602 0.9 VDD 111.703,187.152 peripherals_i/apb_event_unit_i/i_event_unit/U295
0.843 0.05376 0.003198 0.9 VDD 131.368,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U296
0.8431 0.05372 0.003203 0.9 VDD 131.863,178.512 peripherals_i/apb_event_unit_i/i_event_unit/U297
0.8416 0.05454 0.003893 0.9 VDD 129.658,183.696 peripherals_i/apb_event_unit_i/i_event_unit/U298
0.8391 0.05695 0.003933 0.9 VDD 129.883,183.120 peripherals_i/apb_event_unit_i/i_event_unit/U299
0.8419 0.05283 0.005273 0.9 VDD 116.023,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U300
0.8419 0.05306 0.005092 0.9 VDD 112.963,181.968 peripherals_i/apb_event_unit_i/i_event_unit/U301
0.8421 0.05361 0.004267 0.9 VDD 109.093,188.304 peripherals_i/apb_event_unit_i/i_event_unit/U302
0.8411 0.0532 0.005697 0.9 VDD 110.623,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U303
0.8419 0.05378 0.004301 0.9 VDD 109.993,187.728 peripherals_i/apb_event_unit_i/i_event_unit/U304
0.8391 0.05502 0.005832 0.9 VDD 109.903,186.576 peripherals_i/apb_event_unit_i/i_event_unit/U305
0.8407 0.05457 0.004717 0.9 VDD 110.443,185.424 peripherals_i/apb_event_unit_i/i_event_unit/U306
0.8411 0.05316 0.005701 0.9 VDD 111.433,181.392 peripherals_i/apb_event_unit_i/i_event_unit/U307
0.845 0.05103 0.003927 0.9 VDD 112.738,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U308
0.8467 0.05106 0.002191 0.9 VDD 112.333,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U309
0.8468 0.05095 0.002247 0.9 VDD 113.638,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U310
0.8468 0.05087 0.002285 0.9 VDD 114.583,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U311
0.8463 0.05152 0.002155 0.9 VDD 124.438,195.216 peripherals_i/apb_event_unit_i/i_event_unit/U312
0.8474 0.05032 0.00224 0.9 VDD 123.493,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U313
0.8476 0.05022 0.002211 0.9 VDD 119.038,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U314
0.8477 0.05009 0.002163 0.9 VDD 119.713,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U315
0.8455 0.0511 0.003392 0.9 VDD 107.698,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U316
0.8453 0.05112 0.003528 0.9 VDD 108.463,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U317
0.8469 0.05113 0.001933 0.9 VDD 108.688,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U318
0.8452 0.05115 0.003678 0.9 VDD 109.363,197.520 peripherals_i/apb_event_unit_i/i_event_unit/U319
0.8471 0.05064 0.002289 0.9 VDD 116.608,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U320
0.8473 0.05047 0.00227 0.9 VDD 117.733,198.096 peripherals_i/apb_event_unit_i/i_event_unit/U321
0.8408 0.0546 0.004632 0.9 VDD 108.058,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U322
0.84 0.05488 0.005075 0.9 VDD 109.273,196.368 peripherals_i/apb_event_unit_i/i_event_unit/U323
0.8383 0.05614 0.005533 0.9 VDD 110.983,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]
0.8428 0.05228 0.004911 0.9 VDD 117.373,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]
0.8416 0.05287 0.005564 0.9 VDD 112.873,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]
0.8395 0.05512 0.005402 0.9 VDD 114.763,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]
0.838 0.05593 0.006073 0.9 VDD 107.113,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]
0.8422 0.0528 0.00503 0.9 VDD 107.653,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]
0.8385 0.05619 0.005267 0.9 VDD 108.733,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]
0.8435 0.05348 0.002974 0.9 VDD 125.923,193.488 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]
0.8429 0.05274 0.004338 0.9 VDD 117.823,188.880 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]
0.8436 0.05337 0.002982 0.9 VDD 125.833,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]
0.8434 0.05359 0.002984 0.9 VDD 125.833,190.608 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]
0.8429 0.0538 0.003302 0.9 VDD 125.833,188.304 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]
0.8424 0.05235 0.005264 0.9 VDD 120.433,187.152 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]
0.8405 0.05359 0.005901 0.9 VDD 118.273,186.576 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]
0.8401 0.05475 0.005145 0.9 VDD 112.603,182.544 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]
0.8417 0.05337 0.004975 0.9 VDD 107.203,181.968 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]
0.841 0.05464 0.004372 0.9 VDD 107.473,185.424 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]
0.8397 0.05464 0.005675 0.9 VDD 107.473,184.848 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]
0.842 0.05382 0.004193 0.9 VDD 107.383,187.728 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]
0.8396 0.05489 0.005495 0.9 VDD 107.653,186.576 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]
0.8367 0.05762 0.005694 0.9 VDD 110.083,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]
0.837 0.05746 0.005492 0.9 VDD 108.193,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]
0.837 0.05735 0.005703 0.9 VDD 112.333,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]
0.8383 0.05633 0.005415 0.9 VDD 115.303,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]
0.842 0.05498 0.003016 0.9 VDD 123.853,183.120 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]
0.8432 0.05339 0.003407 0.9 VDD 123.853,184.272 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]
0.8428 0.05399 0.003181 0.9 VDD 123.853,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]
0.8426 0.05399 0.003422 0.9 VDD 123.853,180.240 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]
0.843 0.05362 0.003397 0.9 VDD 123.853,179.088 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]
0.8424 0.05305 0.004548 0.9 VDD 121.873,179.088 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]
0.8419 0.05307 0.005034 0.9 VDD 119.893,179.664 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]
0.8429 0.05304 0.004015 0.9 VDD 117.013,171.600 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]
0.8428 0.05322 0.003982 0.9 VDD 116.203,169.872 peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]
0.8413 0.05398 0.004677 0.9 VDD 116.563,173.904 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]
0.8394 0.05396 0.006619 0.9 VDD 116.653,173.328 peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]
0.8425 0.05332 0.004178 0.9 VDD 115.438,171.600 peripherals_i/apb_event_unit_i/i_sleep_unit/U5
0.841 0.05478 0.004174 0.9 VDD 115.483,172.176 peripherals_i/apb_event_unit_i/i_sleep_unit/U6
0.8387 0.05477 0.006541 0.9 VDD 115.708,172.752 peripherals_i/apb_event_unit_i/i_sleep_unit/U7
0.8431 0.05308 0.003796 0.9 VDD 116.788,171.024 peripherals_i/apb_event_unit_i/i_sleep_unit/U9
0.8429 0.05324 0.003887 0.9 VDD 116.068,170.448 peripherals_i/apb_event_unit_i/i_sleep_unit/U12
0.8437 0.05239 0.00392 0.9 VDD 115.933,168.144 peripherals_i/apb_event_unit_i/i_sleep_unit/U13
0.8426 0.05342 0.003976 0.9 VDD 116.248,169.296 peripherals_i/apb_event_unit_i/i_sleep_unit/U14
0.8426 0.05337 0.003998 0.9 VDD 115.168,171.024 peripherals_i/apb_event_unit_i/i_sleep_unit/U15
0.8429 0.05319 0.00387 0.9 VDD 116.203,171.024 peripherals_i/apb_event_unit_i/i_sleep_unit/U16
0.8427 0.05334 0.003965 0.9 VDD 115.438,170.448 peripherals_i/apb_event_unit_i/i_sleep_unit/U17
0.8424 0.05359 0.004052 0.9 VDD 115.393,169.296 peripherals_i/apb_event_unit_i/i_sleep_unit/U18
0.843 0.05267 0.004286 0.9 VDD 117.778,181.968 peripherals_i/apb_event_unit_i/i_sleep_unit/U20
0.8395 0.05538 0.005086 0.9 VDD 116.968,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U21
0.8421 0.05325 0.004645 0.9 VDD 116.698,174.480 peripherals_i/apb_event_unit_i/i_sleep_unit/U23
0.8424 0.05266 0.004904 0.9 VDD 117.868,181.392 peripherals_i/apb_event_unit_i/i_sleep_unit/U24
0.8424 0.05325 0.004343 0.9 VDD 116.608,176.208 peripherals_i/apb_event_unit_i/i_sleep_unit/U25
0.8425 0.05319 0.004295 0.9 VDD 117.013,176.208 peripherals_i/apb_event_unit_i/i_sleep_unit/U26
0.8412 0.05348 0.005355 0.9 VDD 118.273,179.664 peripherals_i/apb_event_unit_i/i_sleep_unit/U27
0.841 0.0548 0.004233 0.9 VDD 114.898,172.176 peripherals_i/apb_event_unit_i/i_sleep_unit/U28
0.8444 0.05234 0.003297 0.9 VDD 116.878,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/U30
0.844 0.05283 0.003181 0.9 VDD 108.778,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/U31
0.842 0.05263 0.005406 0.9 VDD 114.718,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/U32
0.8384 0.05618 0.005402 0.9 VDD 109.858,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U33
0.843 0.05261 0.004379 0.9 VDD 117.508,189.456 peripherals_i/apb_event_unit_i/i_sleep_unit/U34
0.8446 0.05287 0.002561 0.9 VDD 124.528,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U35
0.8416 0.05287 0.005528 0.9 VDD 110.938,192.336 peripherals_i/apb_event_unit_i/i_sleep_unit/U36
0.8441 0.0528 0.003062 0.9 VDD 107.608,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/U37
0.8388 0.05568 0.005552 0.9 VDD 113.008,192.912 peripherals_i/apb_event_unit_i/i_sleep_unit/U38
0.844 0.05325 0.002782 0.9 VDD 124.438,188.880 peripherals_i/apb_event_unit_i/i_sleep_unit/U39
0.8432 0.05295 0.003867 0.9 VDD 117.508,187.728 peripherals_i/apb_event_unit_i/i_sleep_unit/U40
0.8444 0.05284 0.002773 0.9 VDD 125.338,190.032 peripherals_i/apb_event_unit_i/i_sleep_unit/U41
0.8442 0.05224 0.003513 0.9 VDD 120.748,187.728 peripherals_i/apb_event_unit_i/i_sleep_unit/U42
0.8422 0.05343 0.004334 0.9 VDD 120.118,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U43
0.8413 0.05489 0.003788 0.9 VDD 107.968,183.120 peripherals_i/apb_event_unit_i/i_sleep_unit/U44
0.8412 0.0548 0.004036 0.9 VDD 112.018,183.120 peripherals_i/apb_event_unit_i/i_sleep_unit/U45
0.8447 0.05274 0.002521 0.9 VDD 124.348,191.760 peripherals_i/apb_event_unit_i/i_sleep_unit/U46
0.843 0.05326 0.003727 0.9 VDD 122.098,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U47
0.8429 0.05425 0.002805 0.9 VDD 124.978,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U48
0.8416 0.05534 0.003037 0.9 VDD 124.348,182.544 peripherals_i/apb_event_unit_i/i_sleep_unit/U49
0.8428 0.05433 0.002895 0.9 VDD 125.338,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U50
0.8434 0.05359 0.002987 0.9 VDD 124.798,184.848 peripherals_i/apb_event_unit_i/i_sleep_unit/U51
0.8429 0.05352 0.003532 0.9 VDD 122.728,180.816 peripherals_i/apb_event_unit_i/i_sleep_unit/U52
0.8417 0.05289 0.005428 0.9 VDD 115.168,181.392 peripherals_i/apb_event_unit_i/i_sleep_unit/U53
0.8412 0.05311 0.005703 0.9 VDD 112.198,181.392 peripherals_i/apb_event_unit_i/i_sleep_unit/U54
0.8425 0.05356 0.003909 0.9 VDD 106.168,188.304 peripherals_i/apb_event_unit_i/i_sleep_unit/U55
0.8415 0.05333 0.005195 0.9 VDD 108.328,181.968 peripherals_i/apb_event_unit_i/i_sleep_unit/U56
0.8411 0.05372 0.0052 0.9 VDD 106.708,187.152 peripherals_i/apb_event_unit_i/i_sleep_unit/U57
0.8411 0.0547 0.004173 0.9 VDD 106.708,186.000 peripherals_i/apb_event_unit_i/i_sleep_unit/U58
0.8402 0.05421 0.005611 0.9 VDD 107.248,184.272 peripherals_i/apb_event_unit_i/i_sleep_unit/U59
0.8411 0.05328 0.005613 0.9 VDD 109.318,181.392 peripherals_i/apb_event_unit_i/i_sleep_unit/U60
0.8408 0.05446 0.004766 0.9 VDD 106.573,163.536 peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg
0.8406 0.05448 0.004877 0.9 VDD 107.833,162.960 peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg
0.8449 0.05213 0.00296 0.9 VDD 118.498,166.992 peripherals_i/apb_event_unit_i/U6
0.8453 0.05202 0.002696 0.9 VDD 121.378,166.992 peripherals_i/apb_event_unit_i/U7
0.8435 0.05273 0.003717 0.9 VDD 115.708,161.232 peripherals_i/apb_event_unit_i/U8
0.8419 0.05331 0.004785 0.9 VDD 113.458,162.384 peripherals_i/apb_event_unit_i/U9
0.8429 0.05268 0.00437 0.9 VDD 117.868,162.384 peripherals_i/apb_event_unit_i/U10
0.8419 0.05344 0.004701 0.9 VDD 115.978,163.536 peripherals_i/apb_event_unit_i/U11
0.845 0.05199 0.003037 0.9 VDD 120.478,161.232 peripherals_i/apb_event_unit_i/U12
0.8443 0.0526 0.003093 0.9 VDD 123.268,162.384 peripherals_i/apb_event_unit_i/U13
0.8444 0.05241 0.00322 0.9 VDD 119.218,161.808 peripherals_i/apb_event_unit_i/U14
0.8438 0.05262 0.003619 0.9 VDD 116.428,161.232 peripherals_i/apb_event_unit_i/U15
0.8447 0.05221 0.003096 0.9 VDD 116.968,166.992 peripherals_i/apb_event_unit_i/U16
0.8422 0.0541 0.003698 0.9 VDD 104.908,185.424 peripherals_i/apb_event_unit_i/U17
0.8413 0.05402 0.004705 0.9 VDD 104.548,184.848 peripherals_i/apb_event_unit_i/U18
0.841 0.05413 0.004903 0.9 VDD 105.043,184.848 peripherals_i/apb_event_unit_i/U19
0.8409 0.0541 0.005022 0.9 VDD 116.788,192.912 peripherals_i/apb_event_unit_i/U20
0.8424 0.05243 0.005124 0.9 VDD 116.248,192.336 peripherals_i/apb_event_unit_i/U21
0.8441 0.05281 0.003118 0.9 VDD 108.148,191.760 peripherals_i/apb_event_unit_i/U22
0.8437 0.05321 0.00309 0.9 VDD 107.878,191.184 peripherals_i/apb_event_unit_i/U23
0.8422 0.05254 0.005276 0.9 VDD 115.438,192.336 peripherals_i/apb_event_unit_i/U24
0.8441 0.05257 0.003365 0.9 VDD 115.168,191.760 peripherals_i/apb_event_unit_i/U25
0.8418 0.05285 0.00538 0.9 VDD 109.678,192.336 peripherals_i/apb_event_unit_i/U26
0.8417 0.05286 0.005465 0.9 VDD 110.398,192.336 peripherals_i/apb_event_unit_i/U27
0.8433 0.05261 0.004049 0.9 VDD 117.508,190.032 peripherals_i/apb_event_unit_i/U28
0.8438 0.0523 0.003919 0.9 VDD 118.678,190.032 peripherals_i/apb_event_unit_i/U29
0.8444 0.05231 0.003272 0.9 VDD 123.268,193.488 peripherals_i/apb_event_unit_i/U30
0.8447 0.05137 0.003884 0.9 VDD 122.188,194.064 peripherals_i/apb_event_unit_i/U31
0.8438 0.05288 0.003344 0.9 VDD 111.298,191.760 peripherals_i/apb_event_unit_i/U32
0.8435 0.05314 0.003321 0.9 VDD 110.758,191.184 peripherals_i/apb_event_unit_i/U33
0.8443 0.05272 0.002983 0.9 VDD 106.978,191.760 peripherals_i/apb_event_unit_i/U34
0.8439 0.05314 0.002983 0.9 VDD 106.978,191.184 peripherals_i/apb_event_unit_i/U35
0.8438 0.0528 0.003376 0.9 VDD 113.368,191.760 peripherals_i/apb_event_unit_i/U36
0.8387 0.05578 0.005559 0.9 VDD 112.558,192.912 peripherals_i/apb_event_unit_i/U37
0.8426 0.0526 0.004777 0.9 VDD 118.498,181.392 peripherals_i/apb_event_unit_i/U38
0.8452 0.05227 0.002564 0.9 VDD 98.788,181.392 peripherals_i/apb_event_unit_i/U39
0.8442 0.05275 0.003085 0.9 VDD 123.178,188.880 peripherals_i/apb_event_unit_i/U40
0.8444 0.05197 0.003661 0.9 VDD 120.748,188.880 peripherals_i/apb_event_unit_i/U41
0.8434 0.05273 0.00383 0.9 VDD 117.868,188.304 peripherals_i/apb_event_unit_i/U42
0.8431 0.05296 0.003968 0.9 VDD 116.518,188.304 peripherals_i/apb_event_unit_i/U43
0.8445 0.05272 0.002798 0.9 VDD 123.808,190.608 peripherals_i/apb_event_unit_i/U44
0.8449 0.05241 0.002685 0.9 VDD 123.088,191.184 peripherals_i/apb_event_unit_i/U45
0.8442 0.05221 0.003614 0.9 VDD 119.848,188.304 peripherals_i/apb_event_unit_i/U46
0.8438 0.05226 0.003914 0.9 VDD 119.668,188.880 peripherals_i/apb_event_unit_i/U47
0.8439 0.05237 0.003727 0.9 VDD 120.748,181.968 peripherals_i/apb_event_unit_i/U48
0.8449 0.05257 0.002503 0.9 VDD 98.878,182.544 peripherals_i/apb_event_unit_i/U49
0.8421 0.05421 0.00374 0.9 VDD 107.248,183.696 peripherals_i/apb_event_unit_i/U50
0.8401 0.05422 0.005683 0.9 VDD 107.518,184.272 peripherals_i/apb_event_unit_i/U51
0.8412 0.05496 0.003836 0.9 VDD 108.688,183.120 peripherals_i/apb_event_unit_i/U52
0.8413 0.05493 0.003806 0.9 VDD 108.238,183.120 peripherals_i/apb_event_unit_i/U53
0.8447 0.05248 0.002849 0.9 VDD 123.718,192.336 peripherals_i/apb_event_unit_i/U54
0.8451 0.05221 0.002685 0.9 VDD 123.088,191.760 peripherals_i/apb_event_unit_i/U55
0.8431 0.05346 0.003486 0.9 VDD 122.008,182.544 peripherals_i/apb_event_unit_i/U56
0.843 0.05375 0.003221 0.9 VDD 122.368,183.120 peripherals_i/apb_event_unit_i/U57
0.8442 0.05277 0.003015 0.9 VDD 124.258,181.392 peripherals_i/apb_event_unit_i/U58
0.8436 0.0534 0.003005 0.9 VDD 123.898,183.696 peripherals_i/apb_event_unit_i/U59
0.8407 0.05632 0.003022 0.9 VDD 125.698,183.120 peripherals_i/apb_event_unit_i/U60
0.8428 0.05382 0.003335 0.9 VDD 125.608,184.848 peripherals_i/apb_event_unit_i/U61
0.8435 0.05296 0.003581 0.9 VDD 125.698,181.968 peripherals_i/apb_event_unit_i/U62
0.8431 0.05372 0.003159 0.9 VDD 125.248,184.848 peripherals_i/apb_event_unit_i/U63
0.843 0.05391 0.003099 0.9 VDD 125.968,183.696 peripherals_i/apb_event_unit_i/U64
0.8426 0.05393 0.00351 0.9 VDD 125.968,184.848 peripherals_i/apb_event_unit_i/U65
0.8441 0.05261 0.003279 0.9 VDD 123.088,181.968 peripherals_i/apb_event_unit_i/U66
0.8437 0.05318 0.003097 0.9 VDD 123.268,183.696 peripherals_i/apb_event_unit_i/U67
0.8423 0.05293 0.004818 0.9 VDD 114.718,181.968 peripherals_i/apb_event_unit_i/U68
0.8453 0.05221 0.002466 0.9 VDD 97.798,183.696 peripherals_i/apb_event_unit_i/U69
0.8417 0.05311 0.00517 0.9 VDD 112.108,181.968 peripherals_i/apb_event_unit_i/U70
0.8445 0.05289 0.002566 0.9 VDD 100.048,182.544 peripherals_i/apb_event_unit_i/U71
0.8426 0.05358 0.0038 0.9 VDD 105.718,187.728 peripherals_i/apb_event_unit_i/U72
0.8452 0.05248 0.002284 0.9 VDD 100.138,187.728 peripherals_i/apb_event_unit_i/U73
0.8415 0.0533 0.005232 0.9 VDD 108.868,181.968 peripherals_i/apb_event_unit_i/U74
0.8444 0.05302 0.002604 0.9 VDD 100.768,183.696 peripherals_i/apb_event_unit_i/U75
0.8417 0.05354 0.004801 0.9 VDD 105.448,187.152 peripherals_i/apb_event_unit_i/U76
0.8454 0.05221 0.002338 0.9 VDD 99.058,187.728 peripherals_i/apb_event_unit_i/U77
0.8414 0.05458 0.004008 0.9 VDD 106.078,186.000 peripherals_i/apb_event_unit_i/U78
0.8455 0.05186 0.002591 0.9 VDD 96.898,186.000 peripherals_i/apb_event_unit_i/U79
0.8403 0.05437 0.005304 0.9 VDD 106.168,184.848 peripherals_i/apb_event_unit_i/U80
0.8452 0.05229 0.002475 0.9 VDD 98.158,185.424 peripherals_i/apb_event_unit_i/U81
0.8411 0.05325 0.00567 0.9 VDD 109.858,181.392 peripherals_i/apb_event_unit_i/U82
0.8451 0.05248 0.002433 0.9 VDD 98.788,183.696 peripherals_i/apb_event_unit_i/U83
0.8406 0.05442 0.004942 0.9 VDD 108.598,163.536 peripherals_i/apb_event_unit_i/U84
0.8408 0.05471 0.004447 0.9 VDD 136.138,183.696 peripherals_i/apb_event_unit_i/U85
0.8408 0.05475 0.004422 0.9 VDD 134.608,183.696 peripherals_i/apb_event_unit_i/U86
0.8405 0.05468 0.004798 0.9 VDD 132.088,191.184 peripherals_i/apb_event_unit_i/U87
0.8398 0.05485 0.005382 0.9 VDD 136.318,191.760 peripherals_i/apb_event_unit_i/U88
0.8397 0.05488 0.005446 0.9 VDD 133.798,188.304 peripherals_i/apb_event_unit_i/U89
0.8401 0.05485 0.005074 0.9 VDD 137.488,188.880 peripherals_i/apb_event_unit_i/U90
0.8392 0.05531 0.005513 0.9 VDD 134.158,187.728 peripherals_i/apb_event_unit_i/U91
0.8383 0.05534 0.006371 0.9 VDD 137.578,186.576 peripherals_i/apb_event_unit_i/U92
0.839 0.05531 0.005648 0.9 VDD 134.878,187.728 peripherals_i/apb_event_unit_i/U93
0.8412 0.05405 0.004729 0.9 VDD 133.078,190.032 peripherals_i/apb_event_unit_i/U94
0.8408 0.05477 0.004398 0.9 VDD 133.708,183.696 peripherals_i/apb_event_unit_i/U95
0.8412 0.05454 0.004276 0.9 VDD 80.968,196.368 peripherals_i/apb_i2c_i/CTS_ccl_a_buf_00003
0.8416 0.0543 0.004093 0.9 VDD 77.863,190.608 peripherals_i/apb_i2c_i/CTS_cdb_buf_00350
0.8453 0.05149 0.003194 0.9 VDD 68.638,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/FE_DBTC8_i2c_al
0.842 0.05359 0.004411 0.9 VDD 81.328,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_cnt_reg/latch
0.8416 0.05405 0.004312 0.9 VDD 87.313,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_fSDA_reg/latch
0.843 0.05266 0.004375 0.9 VDD 64.858,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_gate_sda_chk_reg/latch
0.8433 0.05203 0.004712 0.9 VDD 89.653,201.552 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[0]
0.8441 0.05208 0.003779 0.9 VDD 89.653,200.400 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSDA_reg[1]
0.844 0.05128 0.00474 0.9 VDD 89.563,202.128 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[0]
0.8442 0.05203 0.003779 0.9 VDD 89.653,200.976 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cSCL_reg[1]
0.8415 0.05372 0.004792 0.9 VDD 87.043,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[0]
0.8416 0.05358 0.004809 0.9 VDD 86.773,188.880 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[1]
0.8418 0.05421 0.003973 0.9 VDD 86.413,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[2]
0.8424 0.05303 0.004544 0.9 VDD 86.683,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[3]
0.8412 0.05436 0.0044 0.9 VDD 85.423,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[4]
0.8431 0.05434 0.002563 0.9 VDD 85.603,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[5]
0.8452 0.05204 0.002808 0.9 VDD 88.843,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[6]
0.8465 0.0508 0.002701 0.9 VDD 91.003,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[7]
0.8441 0.0524 0.003456 0.9 VDD 91.723,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[8]
0.846 0.05114 0.002812 0.9 VDD 94.063,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[9]
0.8457 0.05153 0.002812 0.9 VDD 94.063,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[10]
0.8458 0.0516 0.002619 0.9 VDD 91.813,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[11]
0.8424 0.05355 0.004054 0.9 VDD 88.933,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[12]
0.8435 0.05396 0.002494 0.9 VDD 87.673,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/filter_cnt_reg[13]
0.8453 0.05266 0.002086 0.9 VDD 75.883,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sto_condition_reg
0.8452 0.05309 0.001676 0.9 VDD 76.873,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sta_condition_reg
0.8474 0.05069 0.001896 0.9 VDD 73.813,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/busy_reg
0.8411 0.05452 0.004386 0.9 VDD 82.813,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/slave_wait_reg
0.8463 0.0512 0.002468 0.9 VDD 64.093,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[1]
0.8468 0.05063 0.002533 0.9 VDD 63.643,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[2]
0.8464 0.05113 0.002466 0.9 VDD 61.123,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[3]
0.8449 0.05221 0.002892 0.9 VDD 60.763,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[4]
0.8448 0.05198 0.003191 0.9 VDD 66.073,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[0]
0.8443 0.05222 0.003525 0.9 VDD 63.643,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[5]
0.8466 0.05102 0.002327 0.9 VDD 60.763,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[6]
0.8469 0.05065 0.002459 0.9 VDD 61.033,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[7]
0.8465 0.05118 0.002298 0.9 VDD 60.943,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[8]
0.8432 0.05245 0.004357 0.9 VDD 64.363,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[9]
0.8436 0.05234 0.004052 0.9 VDD 61.753,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[10]
0.8441 0.05253 0.00339 0.9 VDD 61.033,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[11]
0.8445 0.05219 0.003333 0.9 VDD 60.493,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[12]
0.8438 0.05267 0.003523 0.9 VDD 64.633,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[13]
0.8431 0.05266 0.004253 0.9 VDD 63.193,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[14]
0.8446 0.05221 0.003138 0.9 VDD 63.823,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[15]
0.8465 0.05106 0.002469 0.9 VDD 65.533,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/c_state_reg[16]
0.8462 0.05079 0.003012 0.9 VDD 69.403,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_ack_reg
0.8465 0.05106 0.002404 0.9 VDD 66.793,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg
0.8464 0.05107 0.002534 0.9 VDD 66.703,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cmd_stop_reg
0.8436 0.05307 0.003353 0.9 VDD 87.583,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[15]
0.8429 0.05285 0.004287 0.9 VDD 88.753,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[14]
0.8436 0.05246 0.003948 0.9 VDD 90.643,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[13]
0.844 0.0524 0.003607 0.9 VDD 90.913,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[12]
0.843 0.05276 0.004241 0.9 VDD 91.633,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[11]
0.8422 0.05312 0.004676 0.9 VDD 90.733,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[10]
0.8413 0.05372 0.004976 0.9 VDD 88.573,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[9]
0.8434 0.05275 0.003821 0.9 VDD 89.023,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[8]
0.8442 0.05241 0.003413 0.9 VDD 84.703,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[7]
0.8448 0.05247 0.002719 0.9 VDD 82.813,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[6]
0.8421 0.05327 0.004582 0.9 VDD 86.143,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[5]
0.8422 0.05316 0.004608 0.9 VDD 84.793,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[4]
0.8412 0.05398 0.004837 0.9 VDD 84.613,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[3]
0.8415 0.05454 0.003979 0.9 VDD 84.433,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[2]
0.8423 0.05318 0.004545 0.9 VDD 82.903,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[1]
0.8431 0.05354 0.003344 0.9 VDD 82.813,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/cnt_reg[0]
0.8451 0.05182 0.003061 0.9 VDD 89.563,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[0]
0.8442 0.05235 0.003493 0.9 VDD 87.403,199.248 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[1]
0.8471 0.05085 0.002081 0.9 VDD 87.403,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSDA_reg[2]
0.8463 0.05174 0.001979 0.9 VDD 89.833,198.672 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[0]
0.8473 0.05067 0.001994 0.9 VDD 89.653,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[1]
0.8444 0.05331 0.002334 0.9 VDD 89.563,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]
0.8465 0.05092 0.002557 0.9 VDD 85.243,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
0.8469 0.05085 0.002252 0.9 VDD 80.563,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSDA_reg
0.843 0.05371 0.00327 0.9 VDD 78.493,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSDA_reg
0.8434 0.05439 0.002242 0.9 VDD 80.473,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dSCL_reg
0.8467 0.0514 0.001879 0.9 VDD 73.903,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_en_reg
0.847 0.05059 0.002437 0.9 VDD 69.853,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
0.8463 0.05115 0.002537 0.9 VDD 63.463,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/scl_oen_reg
0.8466 0.05101 0.002362 0.9 VDD 66.073,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_oen_reg
0.8469 0.05098 0.002144 0.9 VDD 77.503,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dout_reg
0.8447 0.05109 0.004227 0.9 VDD 80.833,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/dscl_oen_reg
0.8476 0.05072 0.001639 0.9 VDD 74.128,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U9
0.8475 0.0508 0.001722 0.9 VDD 75.163,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U10
0.8466 0.05101 0.002373 0.9 VDD 61.798,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U11
0.8465 0.05118 0.002352 0.9 VDD 61.303,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U12
0.8473 0.05064 0.002035 0.9 VDD 62.608,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U13
0.8465 0.05114 0.002373 0.9 VDD 62.293,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U14
0.8464 0.05119 0.002385 0.9 VDD 62.068,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U15
0.8465 0.05117 0.002327 0.9 VDD 60.763,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U16
0.8465 0.05114 0.002336 0.9 VDD 61.618,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U17
0.8466 0.05111 0.002288 0.9 VDD 60.853,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U18
0.8463 0.05109 0.002566 0.9 VDD 80.878,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U19
0.8446 0.05107 0.004362 0.9 VDD 82.408,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U20
0.8446 0.05108 0.004335 0.9 VDD 81.958,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U21
0.8435 0.05255 0.003957 0.9 VDD 61.258,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U22
0.8447 0.05222 0.003037 0.9 VDD 62.518,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U23
0.8444 0.05222 0.003422 0.9 VDD 61.618,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U24
0.8464 0.05115 0.002419 0.9 VDD 63.148,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U25
0.846 0.05101 0.002978 0.9 VDD 61.798,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U26
0.8471 0.05079 0.002095 0.9 VDD 79.528,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U27
0.8452 0.05106 0.003768 0.9 VDD 79.708,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U28
0.8459 0.051 0.003128 0.9 VDD 78.178,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U29
0.847 0.0509 0.002075 0.9 VDD 86.053,198.096 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U30
0.8459 0.05091 0.00319 0.9 VDD 66.028,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U31
0.8471 0.05065 0.002299 0.9 VDD 89.833,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U32
0.8459 0.05099 0.003086 0.9 VDD 63.148,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U33
0.846 0.05088 0.003161 0.9 VDD 67.018,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U34
0.846 0.05087 0.003149 0.9 VDD 67.378,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U35
0.8466 0.05104 0.002381 0.9 VDD 79.213,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U36
0.8442 0.0524 0.003449 0.9 VDD 65.938,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U37
0.8435 0.05233 0.004166 0.9 VDD 66.208,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U38
0.8444 0.05218 0.003395 0.9 VDD 66.838,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U39
0.8446 0.05195 0.003428 0.9 VDD 66.298,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U40
0.8466 0.05089 0.002532 0.9 VDD 66.613,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U41
0.8438 0.05266 0.003505 0.9 VDD 63.238,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U43
0.8439 0.05263 0.003473 0.9 VDD 62.608,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U44
0.8466 0.05096 0.002471 0.9 VDD 64.408,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U46
0.8443 0.05222 0.003443 0.9 VDD 62.023,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U47
0.8464 0.0512 0.002433 0.9 VDD 63.283,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U48
0.8466 0.05098 0.002443 0.9 VDD 63.553,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U49
0.8466 0.05098 0.002432 0.9 VDD 63.238,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U50
0.8464 0.0512 0.002415 0.9 VDD 62.788,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U53
0.846 0.051 0.003037 0.9 VDD 62.518,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U54
0.8466 0.051 0.002389 0.9 VDD 62.158,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U55
0.8466 0.05099 0.002415 0.9 VDD 62.788,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U56
0.8463 0.05118 0.002474 0.9 VDD 64.498,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U57
0.8463 0.0512 0.002457 0.9 VDD 63.958,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U58
0.8447 0.0521 0.003166 0.9 VDD 64.948,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U59
0.847 0.05074 0.002279 0.9 VDD 68.008,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U60
0.847 0.0508 0.002232 0.9 VDD 68.458,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U61
0.8444 0.05211 0.003513 0.9 VDD 64.813,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U63
0.8466 0.05097 0.002457 0.9 VDD 63.958,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U64
0.8466 0.05093 0.002497 0.9 VDD 65.308,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U65
0.8466 0.05094 0.002486 0.9 VDD 64.903,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U66
0.8466 0.05092 0.002508 0.9 VDD 65.713,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U67
0.8464 0.05115 0.00249 0.9 VDD 65.038,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U68
0.8444 0.05208 0.003493 0.9 VDD 65.173,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U69
0.8434 0.05242 0.004222 0.9 VDD 65.848,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U71
0.8445 0.05201 0.003454 0.9 VDD 65.848,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U72
0.8443 0.05229 0.003423 0.9 VDD 66.388,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U73
0.8409 0.05405 0.005051 0.9 VDD 87.133,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U74
0.841 0.05398 0.005041 0.9 VDD 87.448,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U75
0.8421 0.05397 0.003912 0.9 VDD 87.493,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U76
0.8427 0.05291 0.004417 0.9 VDD 87.718,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U77
0.8424 0.05312 0.004478 0.9 VDD 87.223,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U78
0.8443 0.05227 0.003383 0.9 VDD 86.278,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U79
0.845 0.05223 0.002791 0.9 VDD 86.683,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U80
0.8462 0.05096 0.002794 0.9 VDD 86.908,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U81
0.8447 0.05096 0.004325 0.9 VDD 87.043,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U82
0.8463 0.05092 0.002804 0.9 VDD 88.168,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U83
0.8463 0.05091 0.002806 0.9 VDD 88.483,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U84
0.8464 0.05085 0.002758 0.9 VDD 89.878,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U85
0.8455 0.05081 0.003651 0.9 VDD 90.823,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U86
0.8449 0.05287 0.002199 0.9 VDD 90.598,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U87
0.8452 0.05266 0.002134 0.9 VDD 91.093,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U88
0.8459 0.05212 0.001973 0.9 VDD 92.308,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U89
0.848 0.05019 0.001834 0.9 VDD 93.343,197.520 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U90
0.8472 0.05109 0.001682 0.9 VDD 94.468,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U91
0.8468 0.05047 0.002751 0.9 VDD 94.333,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U92
0.8463 0.05061 0.003129 0.9 VDD 92.938,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U93
0.846 0.05067 0.003287 0.9 VDD 92.353,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U94
0.8434 0.05287 0.003699 0.9 VDD 90.598,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U95
0.8453 0.05086 0.003863 0.9 VDD 89.833,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U96
0.845 0.05091 0.004133 0.9 VDD 88.438,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U97
0.8448 0.05095 0.004298 0.9 VDD 87.403,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U98
0.8412 0.05375 0.005063 0.9 VDD 86.728,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U99
0.8462 0.05095 0.002799 0.9 VDD 87.358,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U100
0.8408 0.05405 0.00515 0.9 VDD 83.218,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U101
0.8411 0.05381 0.00508 0.9 VDD 86.143,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U103
0.8463 0.0509 0.002806 0.9 VDD 88.888,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U104
0.8426 0.05303 0.004386 0.9 VDD 90.508,189.456 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U105
0.8448 0.05196 0.003213 0.9 VDD 89.383,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U106
0.8432 0.0529 0.003894 0.9 VDD 87.808,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U107
0.8401 0.05471 0.005155 0.9 VDD 82.948,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U108
0.843 0.05307 0.003974 0.9 VDD 86.053,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U109
0.8451 0.05088 0.003987 0.9 VDD 89.248,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U110
0.8424 0.05314 0.004461 0.9 VDD 89.878,188.880 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U111
0.8464 0.05087 0.002777 0.9 VDD 89.473,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U112
0.8454 0.0516 0.003007 0.9 VDD 93.388,196.368 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U113
0.8437 0.0522 0.004066 0.9 VDD 93.478,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U114
0.8465 0.05118 0.002301 0.9 VDD 93.883,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U115
0.8447 0.05097 0.004344 0.9 VDD 86.638,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U116
0.845 0.05243 0.002581 0.9 VDD 81.058,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U117
0.8462 0.05098 0.002783 0.9 VDD 86.143,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U118
0.8449 0.05227 0.002785 0.9 VDD 86.278,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U119
0.8463 0.05108 0.002611 0.9 VDD 81.418,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U120
0.8462 0.051 0.002774 0.9 VDD 85.603,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U121
0.8409 0.05395 0.005115 0.9 VDD 84.838,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U122
0.8407 0.05424 0.005078 0.9 VDD 86.233,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U123
0.8454 0.05083 0.003757 0.9 VDD 90.328,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U124
0.8425 0.05307 0.004408 0.9 VDD 90.328,188.880 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U125
0.845 0.05182 0.00314 0.9 VDD 90.283,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U126
0.8468 0.05066 0.002515 0.9 VDD 92.488,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U127
0.8451 0.05168 0.003176 0.9 VDD 93.478,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U128
0.8454 0.05158 0.003002 0.9 VDD 91.903,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U129
0.8455 0.05242 0.002057 0.9 VDD 91.678,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U130
0.8434 0.05238 0.004191 0.9 VDD 92.938,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U131
0.8458 0.05074 0.003476 0.9 VDD 91.633,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U132
0.8473 0.05046 0.00221 0.9 VDD 94.468,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U133
0.8456 0.05135 0.003016 0.9 VDD 94.648,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U134
0.8454 0.0515 0.003132 0.9 VDD 94.153,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U135
0.8434 0.05324 0.003381 0.9 VDD 86.368,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U136
0.8433 0.05355 0.003185 0.9 VDD 81.058,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U137
0.8433 0.05329 0.003391 0.9 VDD 85.873,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U138
0.842 0.05339 0.00463 0.9 VDD 88.438,188.880 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U139
0.8448 0.05094 0.004233 0.9 VDD 87.808,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U140
0.8463 0.05094 0.002802 0.9 VDD 87.808,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U141
0.8429 0.05317 0.003923 0.9 VDD 83.353,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U142
0.8429 0.05317 0.003963 0.9 VDD 84.118,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U143
0.8402 0.05466 0.005145 0.9 VDD 83.443,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U144
0.8409 0.05398 0.005123 0.9 VDD 84.478,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U145
0.841 0.0539 0.005102 0.9 VDD 85.333,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U146
0.8405 0.05437 0.005099 0.9 VDD 85.468,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U147
0.8429 0.0531 0.003976 0.9 VDD 85.603,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U148
0.8432 0.05337 0.003409 0.9 VDD 84.928,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U149
0.8432 0.05344 0.003394 0.9 VDD 84.163,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U150
0.8432 0.05346 0.003382 0.9 VDD 83.848,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U151
0.8462 0.05104 0.002738 0.9 VDD 83.713,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U152
0.8448 0.0524 0.002758 0.9 VDD 84.748,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U153
0.8443 0.05231 0.003391 0.9 VDD 85.873,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U154
0.8425 0.05308 0.004439 0.9 VDD 87.538,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U155
0.8428 0.05287 0.004378 0.9 VDD 88.033,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U156
0.8422 0.05388 0.003888 0.9 VDD 87.898,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U157
0.8423 0.05381 0.00387 0.9 VDD 88.213,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U158
0.8418 0.05334 0.004908 0.9 VDD 89.068,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U159
0.8421 0.05311 0.004764 0.9 VDD 90.103,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U160
0.8428 0.05275 0.004478 0.9 VDD 91.678,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U161
0.8432 0.05249 0.004283 0.9 VDD 92.533,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U162
0.8443 0.05244 0.003298 0.9 VDD 92.758,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U163
0.845 0.052 0.002978 0.9 VDD 92.173,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U164
0.8448 0.05219 0.003044 0.9 VDD 91.408,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U165
0.8444 0.0525 0.003147 0.9 VDD 90.193,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U166
0.8449 0.0519 0.003181 0.9 VDD 89.788,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U167
0.8447 0.05204 0.003263 0.9 VDD 88.753,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U168
0.8446 0.05209 0.003302 0.9 VDD 88.258,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U169
0.8464 0.05107 0.00252 0.9 VDD 80.338,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U170
0.8449 0.05245 0.002625 0.9 VDD 81.598,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U171
0.8463 0.05107 0.002676 0.9 VDD 82.228,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U172
0.8442 0.05262 0.003188 0.9 VDD 89.698,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U174
0.844 0.05276 0.003235 0.9 VDD 89.113,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U176
0.8445 0.05214 0.003339 0.9 VDD 87.763,194.064 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U178
0.8446 0.05235 0.003098 0.9 VDD 90.778,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U179
0.8438 0.05232 0.003886 0.9 VDD 90.913,192.912 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U180
0.8446 0.05191 0.003478 0.9 VDD 92.668,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U181
0.8446 0.05199 0.003366 0.9 VDD 92.353,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U182
0.8425 0.05369 0.00384 0.9 VDD 88.708,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U183
0.8427 0.05352 0.003791 0.9 VDD 89.293,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U184
0.8431 0.05256 0.004314 0.9 VDD 92.398,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U185
0.8438 0.05276 0.003457 0.9 VDD 91.813,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U186
0.8429 0.05281 0.004316 0.9 VDD 88.528,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U187
0.843 0.05273 0.004223 0.9 VDD 89.113,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U188
0.8403 0.0546 0.005135 0.9 VDD 83.938,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U189
0.8403 0.05454 0.005124 0.9 VDD 84.433,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U190
0.8423 0.05301 0.004695 0.9 VDD 90.598,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U191
0.8433 0.05309 0.003617 0.9 VDD 90.823,191.184 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U192
0.8449 0.05232 0.002776 0.9 VDD 85.738,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U193
0.8449 0.05237 0.002766 0.9 VDD 85.153,194.640 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U194
0.8405 0.05443 0.005108 0.9 VDD 85.108,190.608 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U195
0.8409 0.054 0.005132 0.9 VDD 84.073,190.032 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U196
0.8429 0.05314 0.003978 0.9 VDD 85.108,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U197
0.8429 0.05316 0.003979 0.9 VDD 84.523,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U198
0.8432 0.0534 0.003408 0.9 VDD 84.568,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U199
0.8433 0.05334 0.003401 0.9 VDD 85.333,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U200
0.8446 0.05105 0.004389 0.9 VDD 83.398,195.792 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U201
0.8462 0.05105 0.002727 0.9 VDD 83.173,195.216 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U202
0.8432 0.05358 0.003223 0.9 VDD 81.463,193.488 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U203
0.8429 0.05317 0.003944 0.9 VDD 83.758,191.760 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U204
0.8424 0.05312 0.00443 0.9 VDD 81.553,192.336 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U205
0.8443 0.05374 0.001947 0.9 VDD 78.583,196.944 peripherals_i/apb_i2c_i/byte_controller/bit_controller/U206
0.8459 0.05149 0.002589 0.9 VDD 67.423,189.456 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[0]
0.8444 0.05225 0.003396 0.9 VDD 66.343,190.608 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[3]
0.8451 0.05153 0.003334 0.9 VDD 69.763,187.728 peripherals_i/apb_i2c_i/byte_controller/shift_reg
0.8448 0.05181 0.003353 0.9 VDD 69.943,184.848 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[0]
0.845 0.0516 0.003398 0.9 VDD 67.873,187.728 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[1]
0.8451 0.05146 0.003395 0.9 VDD 67.693,188.304 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[2]
0.8454 0.05136 0.003272 0.9 VDD 70.483,188.304 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[3]
0.8448 0.05191 0.003306 0.9 VDD 67.963,192.336 peripherals_i/apb_i2c_i/byte_controller/c_state_reg[4]
0.8461 0.05126 0.002595 0.9 VDD 72.193,193.488 peripherals_i/apb_i2c_i/byte_controller/cmd_ack_reg
0.8448 0.05189 0.00335 0.9 VDD 69.943,183.696 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[1]
0.8449 0.0517 0.003387 0.9 VDD 70.303,186.576 peripherals_i/apb_i2c_i/byte_controller/dcnt_reg[2]
0.8445 0.05244 0.003009 0.9 VDD 73.273,183.696 peripherals_i/apb_i2c_i/byte_controller/sr_reg[0]
0.845 0.05212 0.00292 0.9 VDD 76.243,183.120 peripherals_i/apb_i2c_i/byte_controller/sr_reg[1]
0.8443 0.05284 0.002887 0.9 VDD 75.883,183.696 peripherals_i/apb_i2c_i/byte_controller/sr_reg[2]
0.8445 0.05257 0.002912 0.9 VDD 73.813,184.272 peripherals_i/apb_i2c_i/byte_controller/sr_reg[3]
0.8446 0.05244 0.002912 0.9 VDD 73.273,185.424 peripherals_i/apb_i2c_i/byte_controller/sr_reg[4]
0.8445 0.05262 0.002885 0.9 VDD 73.543,186.000 peripherals_i/apb_i2c_i/byte_controller/sr_reg[5]
0.8445 0.05231 0.003144 0.9 VDD 72.643,186.576 peripherals_i/apb_i2c_i/byte_controller/sr_reg[6]
0.8451 0.05167 0.003268 0.9 VDD 71.923,187.152 peripherals_i/apb_i2c_i/byte_controller/sr_reg[7]
0.8436 0.05227 0.004159 0.9 VDD 66.253,191.184 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[0]
0.8449 0.05174 0.003347 0.9 VDD 67.603,192.912 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[1]
0.8451 0.05153 0.003419 0.9 VDD 65.893,190.032 peripherals_i/apb_i2c_i/byte_controller/core_cmd_reg[2]
0.8468 0.05077 0.002451 0.9 VDD 69.673,194.640 peripherals_i/apb_i2c_i/byte_controller/core_txd_reg
0.8452 0.05164 0.003127 0.9 VDD 68.053,193.488 peripherals_i/apb_i2c_i/byte_controller/ack_out_reg
0.8441 0.05245 0.00342 0.9 VDD 64.723,190.608 peripherals_i/apb_i2c_i/byte_controller/clk_gate_core_cmd_reg/latch
0.8453 0.05162 0.003099 0.9 VDD 71.743,187.728 peripherals_i/apb_i2c_i/byte_controller/ld_reg
0.8451 0.05151 0.003378 0.9 VDD 69.988,187.152 peripherals_i/apb_i2c_i/byte_controller/U4
0.8449 0.05193 0.003157 0.9 VDD 71.698,184.272 peripherals_i/apb_i2c_i/byte_controller/U5
0.8454 0.05171 0.002915 0.9 VDD 70.618,185.424 peripherals_i/apb_i2c_i/byte_controller/U6
0.8448 0.05187 0.003369 0.9 VDD 68.683,184.848 peripherals_i/apb_i2c_i/byte_controller/U7
0.8452 0.05184 0.002914 0.9 VDD 69.268,185.424 peripherals_i/apb_i2c_i/byte_controller/U8
0.8453 0.05181 0.002915 0.9 VDD 69.898,185.424 peripherals_i/apb_i2c_i/byte_controller/U9
0.8453 0.05177 0.002912 0.9 VDD 68.908,186.000 peripherals_i/apb_i2c_i/byte_controller/U11
0.8453 0.05175 0.002914 0.9 VDD 69.358,186.000 peripherals_i/apb_i2c_i/byte_controller/U12
0.8449 0.05177 0.003348 0.9 VDD 68.908,186.576 peripherals_i/apb_i2c_i/byte_controller/U13
0.8454 0.05172 0.002915 0.9 VDD 69.988,186.000 peripherals_i/apb_i2c_i/byte_controller/U14
0.8448 0.05205 0.0031 0.9 VDD 72.193,184.848 peripherals_i/apb_i2c_i/byte_controller/U15
0.8452 0.05187 0.002891 0.9 VDD 72.823,188.304 peripherals_i/apb_i2c_i/byte_controller/U16
0.8438 0.05315 0.00302 0.9 VDD 76.063,184.848 peripherals_i/apb_i2c_i/byte_controller/U17
0.8439 0.05287 0.003215 0.9 VDD 76.783,184.272 peripherals_i/apb_i2c_i/byte_controller/U18
0.8445 0.05285 0.002655 0.9 VDD 74.443,186.576 peripherals_i/apb_i2c_i/byte_controller/U19
0.8453 0.05189 0.002787 0.9 VDD 73.363,187.728 peripherals_i/apb_i2c_i/byte_controller/U20
0.8442 0.0529 0.002905 0.9 VDD 77.863,183.696 peripherals_i/apb_i2c_i/byte_controller/U21
0.8443 0.05297 0.002762 0.9 VDD 75.343,185.424 peripherals_i/apb_i2c_i/byte_controller/U22
0.8452 0.052 0.002753 0.9 VDD 74.083,187.152 peripherals_i/apb_i2c_i/byte_controller/U23
0.8461 0.05133 0.002548 0.9 VDD 69.538,189.456 peripherals_i/apb_i2c_i/byte_controller/U24
0.846 0.05141 0.002556 0.9 VDD 69.178,188.880 peripherals_i/apb_i2c_i/byte_controller/U25
0.8462 0.05126 0.002525 0.9 VDD 70.438,189.456 peripherals_i/apb_i2c_i/byte_controller/U28
0.8459 0.05122 0.002917 0.9 VDD 70.798,190.032 peripherals_i/apb_i2c_i/byte_controller/U29
0.8457 0.0516 0.002661 0.9 VDD 73.228,191.760 peripherals_i/apb_i2c_i/byte_controller/U30
0.8462 0.0513 0.002538 0.9 VDD 69.943,189.456 peripherals_i/apb_i2c_i/byte_controller/U31
0.8448 0.05162 0.003538 0.9 VDD 69.223,191.184 peripherals_i/apb_i2c_i/byte_controller/U32
0.8455 0.05122 0.003318 0.9 VDD 70.258,191.760 peripherals_i/apb_i2c_i/byte_controller/U33
0.8451 0.05147 0.003395 0.9 VDD 69.898,191.184 peripherals_i/apb_i2c_i/byte_controller/U34
0.8461 0.05124 0.002613 0.9 VDD 71.968,192.336 peripherals_i/apb_i2c_i/byte_controller/U35
0.8462 0.05128 0.002504 0.9 VDD 71.248,189.456 peripherals_i/apb_i2c_i/byte_controller/U37
0.8461 0.05136 0.002557 0.9 VDD 69.133,189.456 peripherals_i/apb_i2c_i/byte_controller/U38
0.8454 0.05169 0.002953 0.9 VDD 71.923,191.184 peripherals_i/apb_i2c_i/byte_controller/U39
0.8457 0.0515 0.002795 0.9 VDD 71.878,190.032 peripherals_i/apb_i2c_i/byte_controller/U40
0.845 0.05179 0.003175 0.9 VDD 68.458,190.608 peripherals_i/apb_i2c_i/byte_controller/U41
0.8458 0.05122 0.002981 0.9 VDD 69.628,193.488 peripherals_i/apb_i2c_i/byte_controller/U42
0.8457 0.05107 0.003211 0.9 VDD 70.753,191.760 peripherals_i/apb_i2c_i/byte_controller/U43
0.8463 0.05092 0.002823 0.9 VDD 70.753,193.488 peripherals_i/apb_i2c_i/byte_controller/U44
0.8462 0.05099 0.002772 0.9 VDD 71.068,192.336 peripherals_i/apb_i2c_i/byte_controller/U45
0.8454 0.05154 0.003101 0.9 VDD 69.178,192.336 peripherals_i/apb_i2c_i/byte_controller/U46
0.8463 0.05093 0.002733 0.9 VDD 71.293,192.912 peripherals_i/apb_i2c_i/byte_controller/U47
0.8452 0.05136 0.003415 0.9 VDD 69.808,191.760 peripherals_i/apb_i2c_i/byte_controller/U48
0.8458 0.05126 0.002968 0.9 VDD 70.348,190.032 peripherals_i/apb_i2c_i/byte_controller/U49
0.8457 0.05132 0.002969 0.9 VDD 69.943,192.336 peripherals_i/apb_i2c_i/byte_controller/U50
0.846 0.05117 0.002883 0.9 VDD 70.438,192.336 peripherals_i/apb_i2c_i/byte_controller/U51
0.846 0.05105 0.002914 0.9 VDD 70.258,192.912 peripherals_i/apb_i2c_i/byte_controller/U52
0.8456 0.0513 0.003112 0.9 VDD 71.203,191.184 peripherals_i/apb_i2c_i/byte_controller/U53
0.8454 0.05133 0.00326 0.9 VDD 70.528,191.184 peripherals_i/apb_i2c_i/byte_controller/U54
0.8449 0.05191 0.003232 0.9 VDD 67.918,190.608 peripherals_i/apb_i2c_i/byte_controller/U56
0.8453 0.05145 0.003228 0.9 VDD 67.963,190.032 peripherals_i/apb_i2c_i/byte_controller/U57
0.8453 0.05159 0.003078 0.9 VDD 69.358,190.608 peripherals_i/apb_i2c_i/byte_controller/U58
0.846 0.05146 0.002588 0.9 VDD 67.468,188.880 peripherals_i/apb_i2c_i/byte_controller/U59
0.8459 0.0516 0.002478 0.9 VDD 72.148,189.456 peripherals_i/apb_i2c_i/byte_controller/U61
0.8461 0.0514 0.002501 0.9 VDD 71.338,188.880 peripherals_i/apb_i2c_i/byte_controller/U62
0.846 0.05146 0.002581 0.9 VDD 67.873,188.880 peripherals_i/apb_i2c_i/byte_controller/U63
0.8455 0.05138 0.003122 0.9 VDD 68.953,190.032 peripherals_i/apb_i2c_i/byte_controller/U64
0.846 0.05143 0.002566 0.9 VDD 68.683,188.880 peripherals_i/apb_i2c_i/byte_controller/U65
0.846 0.0514 0.002567 0.9 VDD 68.638,189.456 peripherals_i/apb_i2c_i/byte_controller/U66
0.8451 0.05213 0.002772 0.9 VDD 72.733,191.184 peripherals_i/apb_i2c_i/byte_controller/U67
0.8458 0.05115 0.003013 0.9 VDD 71.653,191.760 peripherals_i/apb_i2c_i/byte_controller/U68
0.8449 0.05153 0.003538 0.9 VDD 69.223,191.760 peripherals_i/apb_i2c_i/byte_controller/U69
0.8444 0.05183 0.003746 0.9 VDD 68.233,191.760 peripherals_i/apb_i2c_i/byte_controller/U70
0.8456 0.05134 0.003068 0.9 VDD 69.448,190.032 peripherals_i/apb_i2c_i/byte_controller/U71
0.8455 0.05146 0.003013 0.9 VDD 69.943,190.608 peripherals_i/apb_i2c_i/byte_controller/U72
0.8435 0.05374 0.00275 0.9 VDD 76.153,191.184 peripherals_i/apb_i2c_i/clk_gate_r_cmd_reg/latch
0.84 0.05485 0.005133 0.9 VDD 81.328,190.608 peripherals_i/apb_i2c_i/clk_gate_r_pre_reg/latch
0.8428 0.0534 0.003799 0.9 VDD 88.393,188.304 peripherals_i/apb_i2c_i/r_pre_reg[15]
0.8433 0.05304 0.003667 0.9 VDD 90.463,188.304 peripherals_i/apb_i2c_i/r_pre_reg[14]
0.8452 0.05182 0.002984 0.9 VDD 94.603,191.184 peripherals_i/apb_i2c_i/r_pre_reg[13]
0.8444 0.05179 0.003785 0.9 VDD 94.693,190.608 peripherals_i/apb_i2c_i/r_pre_reg[12]
0.8449 0.05167 0.003452 0.9 VDD 95.143,189.456 peripherals_i/apb_i2c_i/r_pre_reg[11]
0.8444 0.05183 0.003785 0.9 VDD 94.693,190.032 peripherals_i/apb_i2c_i/r_pre_reg[10]
0.8429 0.05282 0.004272 0.9 VDD 91.453,188.880 peripherals_i/apb_i2c_i/r_pre_reg[9]
0.8445 0.05223 0.003294 0.9 VDD 93.613,188.304 peripherals_i/apb_i2c_i/r_pre_reg[8]
0.8445 0.05241 0.003106 0.9 VDD 80.203,194.064 peripherals_i/apb_i2c_i/r_pre_reg[7]
0.8451 0.0524 0.002493 0.9 VDD 80.023,194.640 peripherals_i/apb_i2c_i/r_pre_reg[6]
0.8435 0.05339 0.00308 0.9 VDD 80.023,193.488 peripherals_i/apb_i2c_i/r_pre_reg[5]
0.8408 0.05407 0.005167 0.9 VDD 82.183,190.032 peripherals_i/apb_i2c_i/r_pre_reg[4]
0.8413 0.05407 0.004673 0.9 VDD 82.723,189.456 peripherals_i/apb_i2c_i/r_pre_reg[3]
0.8414 0.05374 0.00483 0.9 VDD 84.433,188.880 peripherals_i/apb_i2c_i/r_pre_reg[2]
0.8413 0.0548 0.00386 0.9 VDD 82.183,191.184 peripherals_i/apb_i2c_i/r_pre_reg[1]
0.8428 0.05304 0.004141 0.9 VDD 80.293,192.336 peripherals_i/apb_i2c_i/r_pre_reg[0]
0.8411 0.05396 0.004889 0.9 VDD 80.203,190.032 peripherals_i/apb_i2c_i/r_ctrl_reg[7]
0.8417 0.05467 0.003577 0.9 VDD 79.933,191.184 peripherals_i/apb_i2c_i/r_cmd_reg[0]
0.8425 0.05373 0.003781 0.9 VDD 82.723,185.424 peripherals_i/apb_i2c_i/r_cmd_reg[1]
0.8423 0.05373 0.004 0.9 VDD 82.723,184.848 peripherals_i/apb_i2c_i/r_cmd_reg[2]
0.8421 0.05366 0.004282 0.9 VDD 78.313,190.032 peripherals_i/apb_i2c_i/r_ctrl_reg[6]
0.8427 0.05353 0.003779 0.9 VDD 78.223,188.880 peripherals_i/apb_i2c_i/r_ctrl_reg[5]
0.843 0.05386 0.00316 0.9 VDD 78.493,186.576 peripherals_i/apb_i2c_i/r_ctrl_reg[4]
0.8424 0.05394 0.003671 0.9 VDD 79.033,186.000 peripherals_i/apb_i2c_i/r_ctrl_reg[3]
0.8422 0.05399 0.003824 0.9 VDD 81.103,186.000 peripherals_i/apb_i2c_i/r_ctrl_reg[2]
0.8427 0.05401 0.003303 0.9 VDD 80.563,186.576 peripherals_i/apb_i2c_i/r_ctrl_reg[1]
0.8419 0.05375 0.004306 0.9 VDD 80.293,188.880 peripherals_i/apb_i2c_i/r_ctrl_reg[0]
0.8435 0.05327 0.00327 0.9 VDD 76.783,189.456 peripherals_i/apb_i2c_i/r_tx_reg[7]
0.8439 0.05259 0.003543 0.9 VDD 78.133,187.728 peripherals_i/apb_i2c_i/r_tx_reg[6]
0.8429 0.05351 0.003543 0.9 VDD 78.133,188.304 peripherals_i/apb_i2c_i/r_tx_reg[5]
0.8428 0.05365 0.0035 0.9 VDD 78.043,185.424 peripherals_i/apb_i2c_i/r_tx_reg[4]
0.8426 0.05374 0.0037 0.9 VDD 78.583,184.848 peripherals_i/apb_i2c_i/r_tx_reg[3]
0.843 0.05298 0.004053 0.9 VDD 80.923,184.272 peripherals_i/apb_i2c_i/r_tx_reg[2]
0.8421 0.05384 0.004021 0.9 VDD 80.473,184.848 peripherals_i/apb_i2c_i/r_tx_reg[1]
0.8435 0.0527 0.003825 0.9 VDD 80.563,187.728 peripherals_i/apb_i2c_i/r_tx_reg[0]
0.845 0.05241 0.002595 0.9 VDD 75.883,192.912 peripherals_i/apb_i2c_i/r_cmd_reg[7]
0.845 0.05237 0.002634 0.9 VDD 75.973,192.336 peripherals_i/apb_i2c_i/r_cmd_reg[6]
0.845 0.05235 0.002656 0.9 VDD 75.883,191.760 peripherals_i/apb_i2c_i/r_cmd_reg[5]
0.8447 0.05272 0.002569 0.9 VDD 73.813,190.608 peripherals_i/apb_i2c_i/r_cmd_reg[4]
0.8448 0.05272 0.00253 0.9 VDD 73.813,191.184 peripherals_i/apb_i2c_i/r_cmd_reg[3]
0.8434 0.05304 0.003514 0.9 VDD 78.313,192.912 peripherals_i/apb_i2c_i/irq_flag_reg
0.8464 0.05138 0.002197 0.9 VDD 73.813,194.064 peripherals_i/apb_i2c_i/al_reg
0.8465 0.05081 0.002682 0.9 VDD 71.743,194.064 peripherals_i/apb_i2c_i/rxack_reg
0.8451 0.05216 0.002708 0.9 VDD 78.133,194.064 peripherals_i/apb_i2c_i/tip_reg
0.8414 0.05356 0.005022 0.9 VDD 88.033,190.032 peripherals_i/apb_i2c_i/interrupt_o_reg
0.8437 0.05276 0.003497 0.9 VDD 78.268,192.336 peripherals_i/apb_i2c_i/U4
0.8423 0.05441 0.003278 0.9 VDD 78.448,191.184 peripherals_i/apb_i2c_i/U5
0.846 0.05169 0.002323 0.9 VDD 73.588,192.912 peripherals_i/apb_i2c_i/U6
0.846 0.05179 0.00217 0.9 VDD 73.903,193.488 peripherals_i/apb_i2c_i/U7
0.8436 0.05255 0.003851 0.9 VDD 83.218,187.728 peripherals_i/apb_i2c_i/U8
0.8432 0.05362 0.003207 0.9 VDD 83.533,186.576 peripherals_i/apb_i2c_i/U10
0.8427 0.05357 0.003693 0.9 VDD 83.848,186.000 peripherals_i/apb_i2c_i/U11
0.8435 0.05264 0.00384 0.9 VDD 81.643,187.728 peripherals_i/apb_i2c_i/U12
0.8424 0.05376 0.003846 0.9 VDD 82.093,188.304 peripherals_i/apb_i2c_i/U13
0.8427 0.05364 0.003675 0.9 VDD 79.258,188.304 peripherals_i/apb_i2c_i/U14
0.8424 0.05375 0.003851 0.9 VDD 83.668,188.304 peripherals_i/apb_i2c_i/U15
0.8424 0.05376 0.00385 0.9 VDD 82.498,188.304 peripherals_i/apb_i2c_i/U16
0.8416 0.05376 0.004601 0.9 VDD 82.228,188.880 peripherals_i/apb_i2c_i/U17
0.8417 0.05376 0.004548 0.9 VDD 81.868,188.880 peripherals_i/apb_i2c_i/U18
0.8445 0.05257 0.002977 0.9 VDD 77.098,191.760 peripherals_i/apb_i2c_i/U19
0.8425 0.05431 0.003161 0.9 VDD 77.908,191.184 peripherals_i/apb_i2c_i/U20
0.8439 0.05272 0.003396 0.9 VDD 77.998,192.336 peripherals_i/apb_i2c_i/U21
0.8422 0.05447 0.003355 0.9 VDD 78.808,191.184 peripherals_i/apb_i2c_i/U22
0.843 0.05375 0.003238 0.9 VDD 82.678,186.576 peripherals_i/apb_i2c_i/U23
0.8429 0.05387 0.003264 0.9 VDD 81.868,186.576 peripherals_i/apb_i2c_i/U24
0.8444 0.05257 0.003058 0.9 VDD 77.098,192.336 peripherals_i/apb_i2c_i/U25
0.8442 0.05267 0.003121 0.9 VDD 77.728,191.760 peripherals_i/apb_i2c_i/U26
0.8429 0.05407 0.002988 0.9 VDD 77.143,191.184 peripherals_i/apb_i2c_i/U27
0.8461 0.0514 0.002493 0.9 VDD 72.643,192.912 peripherals_i/apb_i2c_i/U28
0.8431 0.05367 0.003219 0.9 VDD 83.218,186.576 peripherals_i/apb_i2c_i/U30
0.8436 0.05257 0.003851 0.9 VDD 82.768,187.728 peripherals_i/apb_i2c_i/U31
0.8418 0.05376 0.004467 0.9 VDD 81.328,188.880 peripherals_i/apb_i2c_i/U32
0.8416 0.054 0.004397 0.9 VDD 80.878,189.456 peripherals_i/apb_i2c_i/U33
0.8442 0.05254 0.003216 0.9 VDD 83.308,187.152 peripherals_i/apb_i2c_i/U34
0.8416 0.05375 0.00469 0.9 VDD 82.903,188.880 peripherals_i/apb_i2c_i/U35
0.8436 0.05252 0.003851 0.9 VDD 83.578,187.728 peripherals_i/apb_i2c_i/U36
0.8424 0.05344 0.004165 0.9 VDD 80.383,192.912 peripherals_i/apb_i2c_i/U37
0.8415 0.05404 0.004494 0.9 VDD 81.508,189.456 peripherals_i/apb_i2c_i/U38
0.8442 0.05296 0.002864 0.9 VDD 81.193,183.696 peripherals_i/apb_i2c_i/U39
0.8425 0.0538 0.003728 0.9 VDD 79.798,185.424 peripherals_i/apb_i2c_i/U40
0.8434 0.05287 0.003744 0.9 VDD 79.033,192.336 peripherals_i/apb_i2c_i/U41
0.8437 0.05265 0.003685 0.9 VDD 79.348,187.728 peripherals_i/apb_i2c_i/U42
0.8442 0.05294 0.002889 0.9 VDD 79.483,183.696 peripherals_i/apb_i2c_i/U43
0.8424 0.05381 0.003821 0.9 VDD 81.058,185.424 peripherals_i/apb_i2c_i/U44
0.8435 0.05261 0.003847 0.9 VDD 82.183,187.728 peripherals_i/apb_i2c_i/U45
0.8442 0.05259 0.003247 0.9 VDD 82.408,187.152 peripherals_i/apb_i2c_i/U46
0.8439 0.05331 0.002789 0.9 VDD 76.288,186.576 peripherals_i/apb_i2c_i/U47
0.8447 0.05233 0.002972 0.9 VDD 76.333,187.728 peripherals_i/apb_i2c_i/U48
0.8451 0.05221 0.002651 0.9 VDD 75.478,187.152 peripherals_i/apb_i2c_i/U49
0.8436 0.05313 0.003256 0.9 VDD 76.378,190.032 peripherals_i/apb_i2c_i/U50
0.8459 0.05184 0.002261 0.9 VDD 76.333,194.064 peripherals_i/apb_i2c_i/U51
0.845 0.05255 0.002407 0.9 VDD 74.758,190.032 peripherals_i/apb_i2c_i/U52
0.8453 0.05211 0.002601 0.9 VDD 73.543,190.032 peripherals_i/apb_i2c_i/U53
0.8437 0.05309 0.00325 0.9 VDD 76.738,188.880 peripherals_i/apb_i2c_i/U54
0.8449 0.05267 0.002395 0.9 VDD 76.873,193.488 peripherals_i/apb_i2c_i/U55
0.8446 0.0527 0.002698 0.9 VDD 75.478,188.304 peripherals_i/apb_i2c_i/U56
0.8451 0.05229 0.002629 0.9 VDD 74.173,188.304 peripherals_i/apb_i2c_i/U57
0.8443 0.05284 0.002882 0.9 VDD 75.928,188.880 peripherals_i/apb_i2c_i/U58
0.846 0.05194 0.00203 0.9 VDD 76.873,194.640 peripherals_i/apb_i2c_i/U59
0.845 0.05256 0.002472 0.9 VDD 75.028,188.880 peripherals_i/apb_i2c_i/U60
0.8453 0.05224 0.00242 0.9 VDD 73.993,188.880 peripherals_i/apb_i2c_i/U61
0.8436 0.05328 0.003094 0.9 VDD 76.558,185.424 peripherals_i/apb_i2c_i/U62
0.8444 0.05241 0.003144 0.9 VDD 76.873,187.728 peripherals_i/apb_i2c_i/U63
0.8447 0.05239 0.002865 0.9 VDD 76.738,187.152 peripherals_i/apb_i2c_i/U64
0.8433 0.05368 0.003053 0.9 VDD 76.018,190.608 peripherals_i/apb_i2c_i/U65
0.8441 0.05265 0.003228 0.9 VDD 77.548,192.336 peripherals_i/apb_i2c_i/U66
0.8456 0.0517 0.002736 0.9 VDD 93.478,187.152 peripherals_i/apb_i2c_i/U67
0.8445 0.05191 0.003589 0.9 VDD 91.138,187.728 peripherals_i/apb_i2c_i/U68
0.8448 0.05177 0.003482 0.9 VDD 95.008,188.880 peripherals_i/apb_i2c_i/U69
0.8457 0.0516 0.002672 0.9 VDD 94.558,187.152 peripherals_i/apb_i2c_i/U70
0.845 0.05186 0.0031 0.9 VDD 94.738,188.304 peripherals_i/apb_i2c_i/U71
0.8451 0.05201 0.002913 0.9 VDD 89.968,187.152 peripherals_i/apb_i2c_i/U72
0.8452 0.05191 0.002857 0.9 VDD 91.138,187.152 peripherals_i/apb_i2c_i/U73
0.8452 0.05163 0.003194 0.9 VDD 94.198,187.728 peripherals_i/apb_i2c_i/U74
0.8451 0.05203 0.002823 0.9 VDD 95.323,177.936 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00348
0.8451 0.05204 0.00283 0.9 VDD 94.603,177.936 peripherals_i/apb_fll_if_i/CTS_cdb_buf_00349
0.8445 0.05267 0.002797 0.9 VDD 97.933,175.056 peripherals_i/apb_fll_if_i/fll1_ack_sync0_reg
0.8442 0.05278 0.003045 0.9 VDD 97.753,173.904 peripherals_i/apb_fll_if_i/fll1_ack_sync_reg
0.8445 0.05233 0.003209 0.9 VDD 96.403,173.328 peripherals_i/apb_fll_if_i/state_reg[1]
0.8449 0.0523 0.002797 0.9 VDD 97.933,175.632 peripherals_i/apb_fll_if_i/state_reg[0]
0.8451 0.05241 0.002518 0.9 VDD 98.968,176.208 peripherals_i/apb_fll_if_i/U3
0.8444 0.05251 0.00308 0.9 VDD 97.528,172.176 peripherals_i/apb_fll_if_i/U4
0.8442 0.05298 0.002838 0.9 VDD 99.373,172.752 peripherals_i/apb_fll_if_i/U5
0.8437 0.05329 0.003041 0.9 VDD 100.588,172.176 peripherals_i/apb_fll_if_i/U8
0.8434 0.05355 0.003075 0.9 VDD 100.588,173.328 peripherals_i/apb_fll_if_i/U9
0.844 0.05333 0.002695 0.9 VDD 99.778,173.904 peripherals_i/apb_fll_if_i/U10
0.8442 0.05273 0.003058 0.9 VDD 97.618,173.328 peripherals_i/apb_fll_if_i/U11
0.843 0.05377 0.003241 0.9 VDD 101.398,173.904 peripherals_i/apb_fll_if_i/U12
0.8437 0.05333 0.002982 0.9 VDD 100.678,174.480 peripherals_i/apb_fll_if_i/U13
0.8444 0.05262 0.002994 0.9 VDD 98.293,171.600 peripherals_i/apb_fll_if_i/U15
0.8441 0.05303 0.002878 0.9 VDD 100.048,171.600 peripherals_i/apb_fll_if_i/U16
0.8437 0.05319 0.003124 0.9 VDD 100.723,171.024 peripherals_i/apb_fll_if_i/U17
0.8396 0.05424 0.006135 0.9 VDD 38.623,182.544 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00286
0.8396 0.05431 0.006139 0.9 VDD 37.903,182.544 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00287
0.8398 0.05432 0.005861 0.9 VDD 33.763,184.848 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00282
0.8399 0.05426 0.005886 0.9 VDD 34.483,184.848 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00283
0.8408 0.05463 0.004575 0.9 VDD 26.833,176.208 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00278
0.8408 0.05489 0.00426 0.9 VDD 29.893,175.632 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00279
0.838 0.05561 0.006343 0.9 VDD 32.143,177.936 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00274
0.8407 0.05394 0.00539 0.9 VDD 31.873,176.784 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00275
0.8424 0.0538 0.003785 0.9 VDD 25.483,179.664 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00270
0.8411 0.05416 0.00478 0.9 VDD 30.073,179.664 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00271
0.8429 0.05318 0.003908 0.9 VDD 26.113,173.904 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00266
0.842 0.05384 0.004157 0.9 VDD 28.003,174.480 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00267
0.8404 0.05374 0.005864 0.9 VDD 41.413,180.240 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00262
0.8416 0.05381 0.004556 0.9 VDD 40.873,180.816 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00263
0.8399 0.05493 0.00515 0.9 VDD 28.903,176.208 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00258
0.8399 0.05487 0.005278 0.9 VDD 30.343,176.208 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00259
0.8391 0.05534 0.005569 0.9 VDD 28.633,177.936 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00254
0.8391 0.05483 0.006104 0.9 VDD 36.103,177.936 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00255
0.8427 0.05316 0.004159 0.9 VDD 23.593,177.360 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00250
0.8397 0.0551 0.005212 0.9 VDD 27.823,177.936 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00251
0.8411 0.05441 0.004453 0.9 VDD 56.713,181.968 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00246
0.8412 0.05435 0.004421 0.9 VDD 57.253,181.968 peripherals_i/apb_pulpino_i/CTS_cdb_buf_00247
0.8419 0.05336 0.004721 0.9 VDD 37.858,181.392 peripherals_i/apb_pulpino_i/FE_OFC253_n342
0.8437 0.05202 0.004299 0.9 VDD 22.153,171.600 peripherals_i/apb_pulpino_i/FE_OFC21_n1
0.8417 0.05271 0.005544 0.9 VDD 40.153,184.272 peripherals_i/apb_pulpino_i/clk_gate_pad_mux_q_reg/latch
0.8413 0.05285 0.005808 0.9 VDD 38.263,184.272 peripherals_i/apb_pulpino_i/clk_gate_clk_gate_q_reg/latch
0.8431 0.05326 0.003595 0.9 VDD 24.493,174.480 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[31]/latch
0.8426 0.05325 0.004173 0.9 VDD 26.833,180.240 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[23]/latch
0.8418 0.05395 0.004288 0.9 VDD 29.263,174.480 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[19]/latch
0.8419 0.05361 0.004538 0.9 VDD 31.693,181.392 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[15]/latch
0.8383 0.05559 0.006129 0.9 VDD 30.793,177.936 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[7]/latch
0.8422 0.05408 0.003712 0.9 VDD 24.943,177.936 peripherals_i/apb_pulpino_i/clk_gate_pad_cfg_q_reg[3]/latch
0.8395 0.05438 0.006124 0.9 VDD 36.823,182.544 peripherals_i/apb_pulpino_i/status_q_reg[1]
0.84 0.05431 0.005723 0.9 VDD 33.763,182.544 peripherals_i/apb_pulpino_i/status_q_reg[0]
0.8417 0.05441 0.003851 0.9 VDD 56.623,181.392 peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]
0.8429 0.0527 0.004448 0.9 VDD 56.893,182.544 peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]
0.8405 0.05352 0.006015 0.9 VDD 35.743,181.968 peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]
0.8411 0.05421 0.004732 0.9 VDD 36.193,179.088 peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]
0.8419 0.05294 0.005175 0.9 VDD 41.683,184.848 peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]
0.8405 0.05402 0.005506 0.9 VDD 34.033,176.784 peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]
0.8418 0.0539 0.004323 0.9 VDD 33.853,174.480 peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]
0.8412 0.05406 0.004707 0.9 VDD 34.843,180.816 peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]
0.8419 0.05416 0.00395 0.9 VDD 58.693,181.392 peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]
0.8435 0.0526 0.003949 0.9 VDD 58.603,180.816 peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]
0.8411 0.05427 0.004613 0.9 VDD 34.123,179.088 peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]
0.8403 0.05408 0.005641 0.9 VDD 35.383,180.240 peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]
0.8416 0.05346 0.004944 0.9 VDD 35.563,173.328 peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]
0.8406 0.05459 0.004774 0.9 VDD 33.853,175.632 peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]
0.8413 0.0538 0.004925 0.9 VDD 35.743,175.056 peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]
0.843 0.05248 0.004562 0.9 VDD 44.743,176.784 peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]
0.8432 0.05266 0.004116 0.9 VDD 54.733,182.544 peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]
0.8436 0.05299 0.003449 0.9 VDD 58.513,178.512 peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]
0.8384 0.05528 0.006277 0.9 VDD 34.033,177.936 peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]
0.8442 0.05255 0.003246 0.9 VDD 44.023,183.120 peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]
0.8437 0.05221 0.004095 0.9 VDD 46.543,176.208 peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]
0.844 0.05263 0.003401 0.9 VDD 48.973,175.632 peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]
0.8439 0.05284 0.003246 0.9 VDD 51.043,179.664 peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]
0.8437 0.05292 0.003382 0.9 VDD 51.313,175.632 peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]
0.8439 0.05268 0.003388 0.9 VDD 57.883,183.120 peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]
0.8439 0.05266 0.003484 0.9 VDD 58.603,184.272 peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]
0.8432 0.05354 0.003243 0.9 VDD 51.583,181.392 peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]
0.8447 0.05196 0.003353 0.9 VDD 47.983,184.848 peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]
0.845 0.05181 0.003169 0.9 VDD 45.463,185.424 peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]
0.84 0.05412 0.005902 0.9 VDD 35.653,184.848 peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]
0.8421 0.05402 0.003883 0.9 VDD 53.653,181.968 peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]
0.8442 0.05253 0.003282 0.9 VDD 51.313,180.240 peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]
0.844 0.05272 0.003282 0.9 VDD 55.453,183.696 peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]
0.8435 0.05307 0.003437 0.9 VDD 53.563,178.512 peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]
0.8436 0.05296 0.003458 0.9 VDD 53.473,179.664 peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]
0.84 0.05409 0.005866 0.9 VDD 37.453,180.240 peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]
0.84 0.05408 0.005884 0.9 VDD 37.813,179.664 peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]
0.8427 0.05283 0.004471 0.9 VDD 41.773,181.392 peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]
0.8407 0.05385 0.005435 0.9 VDD 38.173,176.784 peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]
0.8414 0.05357 0.004996 0.9 VDD 37.903,175.056 peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]
0.8408 0.05323 0.006013 0.9 VDD 39.163,181.968 peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]
0.8439 0.05264 0.003456 0.9 VDD 53.383,180.240 peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]
0.8424 0.054 0.00355 0.9 VDD 53.563,181.392 peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]
0.8412 0.05404 0.004754 0.9 VDD 38.173,179.088 peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]
0.8413 0.05401 0.004696 0.9 VDD 39.073,180.816 peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]
0.841 0.05403 0.004992 0.9 VDD 38.083,175.632 peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]
0.8419 0.05322 0.004899 0.9 VDD 39.973,173.328 peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]
0.8416 0.05341 0.004999 0.9 VDD 37.633,173.328 peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]
0.8434 0.05248 0.004157 0.9 VDD 45.013,179.088 peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]
0.8449 0.05242 0.00271 0.9 VDD 52.033,185.424 peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]
0.8436 0.05296 0.00342 0.9 VDD 53.293,179.088 peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]
0.8402 0.05388 0.005906 0.9 VDD 37.903,177.360 peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]
0.8431 0.0528 0.004113 0.9 VDD 44.113,180.816 peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]
0.8429 0.05249 0.004588 0.9 VDD 44.923,177.936 peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]
0.844 0.05261 0.00344 0.9 VDD 48.883,177.936 peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]
0.8436 0.05295 0.003419 0.9 VDD 51.673,177.936 peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]
0.8441 0.05249 0.00344 0.9 VDD 51.853,177.360 peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]
0.8449 0.05229 0.002789 0.9 VDD 53.113,186.000 peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]
0.8449 0.0523 0.002776 0.9 VDD 53.293,186.576 peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]
0.8448 0.05234 0.002878 0.9 VDD 50.863,184.848 peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]
0.8431 0.0533 0.003555 0.9 VDD 40.243,185.424 peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]
0.8433 0.05289 0.003805 0.9 VDD 39.883,187.152 peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]
0.8433 0.05307 0.003614 0.9 VDD 38.623,187.728 peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]
0.8447 0.05252 0.002818 0.9 VDD 50.863,183.696 peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]
0.845 0.05195 0.003055 0.9 VDD 46.723,183.120 peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]
0.8433 0.05213 0.004578 0.9 VDD 13.513,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]
0.8428 0.05263 0.004551 0.9 VDD 10.993,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]
0.8439 0.05188 0.004248 0.9 VDD 11.263,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]
0.8426 0.05256 0.004858 0.9 VDD 18.913,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]
0.8443 0.05145 0.004265 0.9 VDD 11.443,163.536 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]
0.8431 0.05251 0.004347 0.9 VDD 11.173,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]
0.8431 0.05254 0.00438 0.9 VDD 19.543,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]
0.8428 0.05245 0.004716 0.9 VDD 11.263,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]
0.8438 0.05198 0.004252 0.9 VDD 11.263,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]
0.8433 0.05202 0.004639 0.9 VDD 19.813,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]
0.844 0.05191 0.004099 0.9 VDD 22.243,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]
0.8432 0.05223 0.004604 0.9 VDD 17.383,165.264 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]
0.8422 0.05262 0.005209 0.9 VDD 18.103,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]
0.8437 0.05204 0.004248 0.9 VDD 11.263,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]
0.8438 0.05194 0.004236 0.9 VDD 16.483,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]
0.8431 0.0521 0.004847 0.9 VDD 13.513,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]
0.8428 0.05276 0.004471 0.9 VDD 22.153,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]
0.8435 0.05186 0.004642 0.9 VDD 19.633,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]
0.8433 0.05269 0.004056 0.9 VDD 22.243,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]
0.8444 0.05173 0.003869 0.9 VDD 20.983,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]
0.8436 0.05194 0.004464 0.9 VDD 18.913,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]
0.8432 0.05216 0.004662 0.9 VDD 16.033,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]
0.8441 0.05238 0.00354 0.9 VDD 23.143,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]
0.8441 0.0519 0.003958 0.9 VDD 21.973,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]
0.8433 0.05237 0.00435 0.9 VDD 13.423,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]
0.8423 0.0529 0.004757 0.9 VDD 13.513,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]
0.843 0.05235 0.004676 0.9 VDD 13.153,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]
0.843 0.05245 0.004516 0.9 VDD 19.903,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]
0.8436 0.05209 0.004319 0.9 VDD 13.873,164.112 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]
0.8425 0.05277 0.004695 0.9 VDD 13.423,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]
0.8431 0.05227 0.004603 0.9 VDD 20.803,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]
0.8423 0.05267 0.005031 0.9 VDD 13.513,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]
0.8448 0.05152 0.003636 0.9 VDD 13.963,162.960 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]
0.8434 0.05194 0.004639 0.9 VDD 19.813,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]
0.844 0.05191 0.004049 0.9 VDD 20.983,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]
0.8429 0.05223 0.004912 0.9 VDD 17.023,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]
0.8434 0.05209 0.004482 0.9 VDD 21.343,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]
0.8423 0.05276 0.00496 0.9 VDD 13.423,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]
0.8427 0.05236 0.004906 0.9 VDD 14.683,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]
0.8428 0.05233 0.004836 0.9 VDD 13.423,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]
0.8432 0.05233 0.004503 0.9 VDD 19.993,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]
0.8432 0.05218 0.00461 0.9 VDD 18.913,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]
0.8431 0.05214 0.004757 0.9 VDD 20.263,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]
0.8431 0.05232 0.004605 0.9 VDD 19.903,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]
0.8433 0.05213 0.004605 0.9 VDD 19.903,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]
0.842 0.05285 0.005119 0.9 VDD 15.493,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]
0.8437 0.05277 0.003504 0.9 VDD 23.863,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]
0.8431 0.05216 0.004705 0.9 VDD 20.533,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]
0.8433 0.05215 0.004539 0.9 VDD 15.673,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]
0.8422 0.05267 0.005096 0.9 VDD 13.423,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]
0.8439 0.05184 0.004224 0.9 VDD 11.263,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]
0.8424 0.05281 0.004834 0.9 VDD 17.563,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]
0.8422 0.0529 0.004919 0.9 VDD 11.173,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]
0.8427 0.05243 0.004868 0.9 VDD 15.403,180.240 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]
0.8432 0.05251 0.004268 0.9 VDD 22.153,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]
0.8424 0.05264 0.004937 0.9 VDD 13.513,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]
0.842 0.0529 0.005124 0.9 VDD 11.173,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]
0.843 0.05215 0.004845 0.9 VDD 19.813,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]
0.8434 0.05214 0.004447 0.9 VDD 21.613,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]
0.8415 0.05312 0.005344 0.9 VDD 15.493,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]
0.8434 0.05231 0.004289 0.9 VDD 22.063,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]
0.8438 0.05202 0.004207 0.9 VDD 11.173,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]
0.8421 0.05259 0.005345 0.9 VDD 15.313,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]
0.8416 0.05313 0.00525 0.9 VDD 13.333,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]
0.8427 0.05243 0.004836 0.9 VDD 19.903,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]
0.8423 0.05249 0.005221 0.9 VDD 17.563,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]
0.843 0.05244 0.004529 0.9 VDD 19.993,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]
0.8441 0.05171 0.004158 0.9 VDD 20.353,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]
0.8435 0.05206 0.004443 0.9 VDD 17.833,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]
0.843 0.05231 0.004666 0.9 VDD 15.763,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]
0.8444 0.05184 0.003738 0.9 VDD 22.783,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]
0.8435 0.05234 0.004111 0.9 VDD 22.153,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]
0.8424 0.05281 0.004773 0.9 VDD 14.053,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]
0.8427 0.05249 0.004762 0.9 VDD 11.083,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]
0.8429 0.05246 0.004662 0.9 VDD 11.173,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]
0.8425 0.0528 0.004718 0.9 VDD 17.653,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]
0.8438 0.05195 0.004279 0.9 VDD 11.083,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]
0.8433 0.05202 0.004645 0.9 VDD 11.083,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]
0.842 0.05286 0.005179 0.9 VDD 15.493,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]
0.8428 0.05239 0.004786 0.9 VDD 11.353,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]
0.8435 0.05222 0.004279 0.9 VDD 11.083,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]
0.8442 0.05236 0.003483 0.9 VDD 25.843,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]
0.844 0.05236 0.00359 0.9 VDD 25.843,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]
0.8427 0.05246 0.00482 0.9 VDD 16.573,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]
0.8423 0.05268 0.005038 0.9 VDD 17.653,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]
0.8432 0.05248 0.004371 0.9 VDD 11.263,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]
0.8427 0.05252 0.004752 0.9 VDD 14.503,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]
0.8431 0.05236 0.004548 0.9 VDD 12.253,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]
0.8419 0.05361 0.004482 0.9 VDD 26.293,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]
0.8437 0.05212 0.004212 0.9 VDD 17.563,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]
0.8425 0.05386 0.003612 0.9 VDD 25.843,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]
0.8428 0.05242 0.004828 0.9 VDD 17.653,180.240 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]
0.8425 0.05268 0.004825 0.9 VDD 17.923,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]
0.8423 0.05284 0.004877 0.9 VDD 16.033,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]
0.8421 0.05359 0.004305 0.9 VDD 27.733,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]
0.8433 0.05309 0.003608 0.9 VDD 25.843,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]
0.8441 0.05191 0.003965 0.9 VDD 15.403,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]
0.842 0.05297 0.004989 0.9 VDD 14.773,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]
0.844 0.05213 0.003854 0.9 VDD 13.963,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]
0.8421 0.0527 0.005152 0.9 VDD 15.763,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]
0.8418 0.05282 0.005406 0.9 VDD 13.423,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]
0.8424 0.05244 0.005123 0.9 VDD 15.673,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]
0.8417 0.05457 0.003775 0.9 VDD 26.653,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]
0.8423 0.05289 0.004781 0.9 VDD 15.313,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]
0.8415 0.05312 0.005392 0.9 VDD 13.243,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]
0.8426 0.05247 0.00495 0.9 VDD 19.453,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]
0.8435 0.05277 0.003707 0.9 VDD 26.293,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]
0.8414 0.05312 0.005452 0.9 VDD 15.403,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]
0.8425 0.0527 0.004789 0.9 VDD 16.033,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]
0.8434 0.05209 0.004494 0.9 VDD 13.333,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]
0.8417 0.05286 0.005443 0.9 VDD 15.673,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]
0.8421 0.05281 0.005079 0.9 VDD 13.243,173.904 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]
0.8418 0.05366 0.004575 0.9 VDD 26.833,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]
0.8419 0.0529 0.005221 0.9 VDD 17.563,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]
0.8405 0.05475 0.004714 0.9 VDD 26.743,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]
0.8445 0.05169 0.00382 0.9 VDD 21.703,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]
0.8444 0.05178 0.003844 0.9 VDD 21.253,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]
0.8439 0.05209 0.004004 0.9 VDD 17.113,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]
0.843 0.05322 0.003757 0.9 VDD 26.383,184.848 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]
0.8428 0.05319 0.003965 0.9 VDD 26.563,181.968 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]
0.8431 0.05242 0.004434 0.9 VDD 15.493,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]
0.8423 0.05254 0.005124 0.9 VDD 11.173,173.328 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]
0.8438 0.05209 0.004143 0.9 VDD 11.263,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]
0.8426 0.05238 0.005032 0.9 VDD 18.283,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]
0.8433 0.05219 0.004502 0.9 VDD 11.263,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]
0.8431 0.05249 0.004361 0.9 VDD 11.083,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]
0.8421 0.05271 0.005177 0.9 VDD 15.583,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]
0.8428 0.05243 0.00474 0.9 VDD 11.083,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]
0.8432 0.05219 0.004596 0.9 VDD 11.263,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]
0.8442 0.05219 0.003627 0.9 VDD 23.773,169.296 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]
0.8439 0.05217 0.003897 0.9 VDD 23.593,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]
0.8427 0.0525 0.004785 0.9 VDD 16.033,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]
0.8418 0.0529 0.005284 0.9 VDD 17.563,172.752 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]
0.8442 0.05164 0.004143 0.9 VDD 11.263,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]
0.8428 0.05236 0.004792 0.9 VDD 14.773,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]
0.8428 0.05248 0.004731 0.9 VDD 13.513,167.568 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]
0.8427 0.05328 0.003997 0.9 VDD 23.413,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]
0.8431 0.05212 0.004795 0.9 VDD 17.743,168.720 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]
0.8433 0.05258 0.004168 0.9 VDD 21.973,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]
0.8423 0.05266 0.005048 0.9 VDD 18.103,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]
0.8437 0.05192 0.004402 0.9 VDD 17.383,183.696 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]
0.8428 0.05237 0.004875 0.9 VDD 17.023,182.544 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]
0.8444 0.05202 0.00361 0.9 VDD 22.873,184.272 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]
0.8434 0.05252 0.004097 0.9 VDD 22.873,181.392 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]
0.8431 0.05232 0.004545 0.9 VDD 15.493,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]
0.8422 0.05297 0.004802 0.9 VDD 15.673,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]
0.8432 0.05229 0.004494 0.9 VDD 13.333,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]
0.8421 0.05272 0.005151 0.9 VDD 15.583,177.936 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]
0.8433 0.05236 0.004343 0.9 VDD 13.333,169.872 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]
0.8422 0.05289 0.004874 0.9 VDD 15.583,179.664 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]
0.8423 0.05368 0.003971 0.9 VDD 26.473,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]
0.8425 0.05271 0.004788 0.9 VDD 15.673,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]
0.843 0.05257 0.004403 0.9 VDD 13.423,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]
0.8441 0.05228 0.003613 0.9 VDD 25.843,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]
0.8436 0.05276 0.003639 0.9 VDD 26.113,172.176 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]
0.8433 0.05227 0.004471 0.9 VDD 16.483,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]
0.8422 0.05287 0.004956 0.9 VDD 17.473,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]
0.8431 0.0523 0.004578 0.9 VDD 13.513,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]
0.8432 0.05237 0.004462 0.9 VDD 14.413,170.448 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]
0.8422 0.05256 0.005241 0.9 VDD 13.243,171.600 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]
0.8426 0.05368 0.003738 0.9 VDD 26.473,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]
0.8431 0.05249 0.004416 0.9 VDD 17.563,171.024 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]
0.842 0.05405 0.003922 0.9 VDD 27.733,179.088 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]
0.8443 0.05162 0.004114 0.9 VDD 21.163,187.152 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]
0.8438 0.05182 0.004353 0.9 VDD 19.813,186.576 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]
0.8435 0.05211 0.004358 0.9 VDD 17.833,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]
0.8436 0.0532 0.003198 0.9 VDD 26.293,185.424 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]
0.8433 0.05336 0.003312 0.9 VDD 26.383,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]
0.8436 0.05204 0.004317 0.9 VDD 14.053,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]
0.8429 0.05251 0.004586 0.9 VDD 11.263,175.056 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]
0.8435 0.05215 0.004307 0.9 VDD 13.963,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]
0.8423 0.05264 0.005038 0.9 VDD 18.013,177.360 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]
0.8432 0.05211 0.004697 0.9 VDD 11.263,165.264 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]
0.8427 0.05267 0.004658 0.9 VDD 13.603,178.512 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]
0.8425 0.0525 0.004961 0.9 VDD 18.283,174.480 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]
0.8427 0.05263 0.004675 0.9 VDD 10.993,176.208 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]
0.8433 0.05198 0.004697 0.9 VDD 11.263,164.688 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]
0.8436 0.05188 0.004496 0.9 VDD 19.903,166.992 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]
0.8439 0.05196 0.004111 0.9 VDD 22.693,168.144 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]
0.8429 0.05223 0.004893 0.9 VDD 17.383,165.840 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]
0.8425 0.05285 0.004648 0.9 VDD 17.653,175.632 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]
0.8443 0.05187 0.003839 0.9 VDD 11.173,187.728 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]
0.8429 0.05233 0.004776 0.9 VDD 15.493,165.264 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]
0.8428 0.05233 0.004844 0.9 VDD 13.333,165.264 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]
0.843 0.05284 0.004193 0.9 VDD 22.693,176.784 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]
0.8433 0.05197 0.004685 0.9 VDD 19.363,166.416 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]
0.8434 0.05233 0.00426 0.9 VDD 22.333,180.816 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]
0.8436 0.05213 0.004223 0.9 VDD 19.903,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]
0.8436 0.05198 0.004439 0.9 VDD 17.923,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]
0.8435 0.05211 0.004435 0.9 VDD 16.033,188.304 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]
0.8447 0.05193 0.003362 0.9 VDD 23.863,186.000 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]
0.8438 0.05223 0.003958 0.9 VDD 21.973,183.120 peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]
0.8433 0.05301 0.003708 0.9 VDD 55.003,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]
0.8437 0.05255 0.003719 0.9 VDD 56.623,177.360 peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]
0.8423 0.05318 0.004537 0.9 VDD 42.673,179.088 peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]
0.8419 0.05303 0.005066 0.9 VDD 42.853,177.360 peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]
0.8429 0.05231 0.004761 0.9 VDD 45.463,179.664 peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]
0.8423 0.05307 0.004594 0.9 VDD 42.943,175.632 peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]
0.8429 0.05263 0.004452 0.9 VDD 43.663,173.328 peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]
0.841 0.05337 0.005632 0.9 VDD 42.583,180.240 peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]
0.8434 0.05316 0.003438 0.9 VDD 56.713,176.208 peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]
0.8432 0.05309 0.003719 0.9 VDD 56.533,177.936 peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]
0.8423 0.05316 0.004528 0.9 VDD 42.763,178.512 peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]
0.8413 0.05311 0.00554 0.9 VDD 42.943,179.664 peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]
0.8419 0.05311 0.004982 0.9 VDD 42.763,176.208 peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]
0.8433 0.0528 0.003924 0.9 VDD 42.853,173.904 peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]
0.8427 0.05273 0.004582 0.9 VDD 43.033,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]
0.8441 0.05259 0.003355 0.9 VDD 48.613,179.088 peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]
0.8431 0.05316 0.003727 0.9 VDD 56.713,175.632 peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]
0.842 0.05303 0.004968 0.9 VDD 42.853,176.784 peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]
0.8437 0.05247 0.003867 0.9 VDD 47.893,179.664 peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]
0.844 0.05258 0.003424 0.9 VDD 48.883,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]
0.8437 0.05293 0.003372 0.9 VDD 51.673,174.480 peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]
0.8434 0.05299 0.003558 0.9 VDD 52.753,175.056 peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]
0.8435 0.05311 0.00339 0.9 VDD 53.833,176.208 peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]
0.8441 0.05248 0.003389 0.9 VDD 55.813,184.848 peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]
0.8447 0.05233 0.002965 0.9 VDD 55.633,186.576 peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]
0.8444 0.05261 0.003036 0.9 VDD 51.943,184.272 peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]
0.8455 0.05139 0.003103 0.9 VDD 46.003,186.000 peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]
0.8445 0.05211 0.00342 0.9 VDD 43.303,187.152 peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]
0.8441 0.05259 0.003357 0.9 VDD 41.413,187.728 peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]
0.8447 0.05223 0.003049 0.9 VDD 48.883,184.272 peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]
0.8445 0.05222 0.003279 0.9 VDD 48.703,182.544 peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]
0.8413 0.05282 0.005844 0.9 VDD 37.318,184.272 peripherals_i/apb_pulpino_i/U4
0.8427 0.05373 0.003578 0.9 VDD 37.948,185.424 peripherals_i/apb_pulpino_i/U6
0.8423 0.05412 0.003542 0.9 VDD 35.653,185.424 peripherals_i/apb_pulpino_i/U7
0.8421 0.05258 0.005298 0.9 VDD 31.738,184.272 peripherals_i/apb_pulpino_i/U8
0.8423 0.05421 0.00352 0.9 VDD 34.888,185.424 peripherals_i/apb_pulpino_i/U9
0.8404 0.05377 0.005829 0.9 VDD 37.723,184.848 peripherals_i/apb_pulpino_i/U10
0.8438 0.05281 0.003386 0.9 VDD 37.228,183.696 peripherals_i/apb_pulpino_i/U11
0.8424 0.05419 0.003367 0.9 VDD 38.803,183.120 peripherals_i/apb_pulpino_i/U12
0.8441 0.053 0.002936 0.9 VDD 49.648,181.392 peripherals_i/apb_pulpino_i/U15
0.8437 0.05278 0.003544 0.9 VDD 24.223,181.968 peripherals_i/apb_pulpino_i/U16
0.8396 0.05428 0.006137 0.9 VDD 38.263,182.544 peripherals_i/apb_pulpino_i/U17
0.8423 0.05428 0.003375 0.9 VDD 38.218,183.120 peripherals_i/apb_pulpino_i/U18
0.8423 0.05425 0.003398 0.9 VDD 33.268,183.120 peripherals_i/apb_pulpino_i/U19
0.8423 0.05434 0.003399 0.9 VDD 34.753,183.120 peripherals_i/apb_pulpino_i/U20
0.8439 0.05265 0.003398 0.9 VDD 33.268,183.696 peripherals_i/apb_pulpino_i/U21
0.8423 0.05436 0.003386 0.9 VDD 37.183,183.120 peripherals_i/apb_pulpino_i/U22
0.8422 0.05427 0.003502 0.9 VDD 34.348,185.424 peripherals_i/apb_pulpino_i/U23
0.8423 0.05335 0.004352 0.9 VDD 27.778,180.240 peripherals_i/apb_pulpino_i/U25
0.8414 0.05271 0.005885 0.9 VDD 34.438,184.272 peripherals_i/apb_pulpino_i/U26
0.8436 0.05282 0.003544 0.9 VDD 24.448,173.328 peripherals_i/apb_pulpino_i/U28
0.8437 0.05233 0.003998 0.9 VDD 27.193,184.272 peripherals_i/apb_pulpino_i/U29
0.8433 0.05301 0.003729 0.9 VDD 22.828,175.632 peripherals_i/apb_pulpino_i/U30
0.8436 0.05267 0.003765 0.9 VDD 22.648,175.056 peripherals_i/apb_pulpino_i/U32
0.8439 0.05272 0.003399 0.9 VDD 34.888,183.696 peripherals_i/apb_pulpino_i/U33
0.84 0.05425 0.005713 0.9 VDD 33.223,184.848 peripherals_i/apb_pulpino_i/U34
0.8434 0.05328 0.003362 0.9 VDD 24.628,175.056 peripherals_i/apb_pulpino_i/U36
0.8429 0.05344 0.003636 0.9 VDD 25.348,174.480 peripherals_i/apb_pulpino_i/U38
0.8416 0.05266 0.00575 0.9 VDD 33.358,184.272 peripherals_i/apb_pulpino_i/U39
0.8422 0.05387 0.003928 0.9 VDD 25.978,179.664 peripherals_i/apb_pulpino_i/U40
0.8419 0.05341 0.004738 0.9 VDD 33.538,173.328 peripherals_i/apb_pulpino_i/U41
0.8423 0.05344 0.004294 0.9 VDD 34.618,173.904 peripherals_i/apb_pulpino_i/U42
0.8425 0.05388 0.003575 0.9 VDD 37.093,185.424 peripherals_i/apb_pulpino_i/U43
0.8423 0.05342 0.00432 0.9 VDD 33.943,173.904 peripherals_i/apb_pulpino_i/U44
0.8443 0.0521 0.003596 0.9 VDD 45.868,174.480 peripherals_i/apb_pulpino_i/U45
0.844 0.05256 0.003476 0.9 VDD 48.568,176.208 peripherals_i/apb_pulpino_i/U46
0.8439 0.05246 0.003655 0.9 VDD 47.983,176.208 peripherals_i/apb_pulpino_i/U47
0.844 0.05287 0.003152 0.9 VDD 50.998,178.512 peripherals_i/apb_pulpino_i/U48
0.844 0.05283 0.003152 0.9 VDD 50.998,179.088 peripherals_i/apb_pulpino_i/U49
0.8439 0.05286 0.00321 0.9 VDD 51.493,179.088 peripherals_i/apb_pulpino_i/U50
0.8436 0.05263 0.003743 0.9 VDD 55.498,180.816 peripherals_i/apb_pulpino_i/U51
0.8435 0.05262 0.003862 0.9 VDD 56.848,180.816 peripherals_i/apb_pulpino_i/U52
0.8435 0.05262 0.003834 0.9 VDD 56.443,180.816 peripherals_i/apb_pulpino_i/U53
0.8412 0.05438 0.004438 0.9 VDD 57.028,181.968 peripherals_i/apb_pulpino_i/U54
0.8414 0.05428 0.004367 0.9 VDD 57.838,181.968 peripherals_i/apb_pulpino_i/U55
0.8413 0.05436 0.004377 0.9 VDD 56.263,181.968 peripherals_i/apb_pulpino_i/U56
0.8406 0.05354 0.005863 0.9 VDD 34.708,181.968 peripherals_i/apb_pulpino_i/U57
0.8418 0.05346 0.004717 0.9 VDD 36.508,181.392 peripherals_i/apb_pulpino_i/U58
0.8418 0.0535 0.004715 0.9 VDD 36.013,181.392 peripherals_i/apb_pulpino_i/U59
0.8382 0.05546 0.006316 0.9 VDD 32.998,177.936 peripherals_i/apb_pulpino_i/U60
0.8405 0.05475 0.004735 0.9 VDD 36.418,178.512 peripherals_i/apb_pulpino_i/U61
0.8404 0.05495 0.004697 0.9 VDD 35.563,178.512 peripherals_i/apb_pulpino_i/U62
0.8438 0.05284 0.003374 0.9 VDD 38.308,183.696 peripherals_i/apb_pulpino_i/U63
0.8423 0.05248 0.005229 0.9 VDD 41.458,184.272 peripherals_i/apb_pulpino_i/U64
0.8442 0.05249 0.003312 0.9 VDD 41.413,183.696 peripherals_i/apb_pulpino_i/U65
0.8406 0.05398 0.005453 0.9 VDD 32.998,176.784 peripherals_i/apb_pulpino_i/U66
0.8405 0.054 0.005513 0.9 VDD 35.158,176.784 peripherals_i/apb_pulpino_i/U67
0.84 0.0545 0.00551 0.9 VDD 34.573,176.208 peripherals_i/apb_pulpino_i/U68
0.8414 0.05396 0.004653 0.9 VDD 33.808,180.816 peripherals_i/apb_pulpino_i/U69
0.8418 0.05354 0.004708 0.9 VDD 34.888,181.392 peripherals_i/apb_pulpino_i/U70
0.8418 0.05355 0.004675 0.9 VDD 34.213,181.392 peripherals_i/apb_pulpino_i/U71
0.8444 0.0521 0.00352 0.9 VDD 34.888,186.000 peripherals_i/apb_pulpino_i/U72
0.8444 0.05206 0.003554 0.9 VDD 36.148,186.000 peripherals_i/apb_pulpino_i/U73
0.8424 0.05399 0.003562 0.9 VDD 36.463,185.424 peripherals_i/apb_pulpino_i/U74
0.8433 0.05303 0.003656 0.9 VDD 57.838,177.936 peripherals_i/apb_pulpino_i/U75
0.8441 0.05261 0.003285 0.9 VDD 59.008,179.664 peripherals_i/apb_pulpino_i/U76
0.844 0.0527 0.003334 0.9 VDD 57.703,179.664 peripherals_i/apb_pulpino_i/U77
0.8415 0.0542 0.004317 0.9 VDD 58.378,181.968 peripherals_i/apb_pulpino_i/U78
0.8442 0.05257 0.003282 0.9 VDD 59.098,180.240 peripherals_i/apb_pulpino_i/U79
0.844 0.05261 0.00334 0.9 VDD 57.523,180.240 peripherals_i/apb_pulpino_i/U80
0.8399 0.05467 0.005448 0.9 VDD 32.908,176.208 peripherals_i/apb_pulpino_i/U81
0.8401 0.05532 0.00458 0.9 VDD 33.808,178.512 peripherals_i/apb_pulpino_i/U82
0.8402 0.05516 0.00464 0.9 VDD 34.573,178.512 peripherals_i/apb_pulpino_i/U83
0.8403 0.05426 0.005396 0.9 VDD 33.808,179.664 peripherals_i/apb_pulpino_i/U84
0.8401 0.05422 0.005695 0.9 VDD 35.878,179.664 peripherals_i/apb_pulpino_i/U85
0.8402 0.05425 0.005515 0.9 VDD 34.573,179.664 peripherals_i/apb_pulpino_i/U86
0.8421 0.05296 0.004928 0.9 VDD 35.338,172.752 peripherals_i/apb_pulpino_i/U87
0.8419 0.0538 0.004252 0.9 VDD 35.698,174.480 peripherals_i/apb_pulpino_i/U88
0.8423 0.05345 0.004243 0.9 VDD 35.923,173.904 peripherals_i/apb_pulpino_i/U89
0.8418 0.05343 0.004809 0.9 VDD 34.078,173.328 peripherals_i/apb_pulpino_i/U90
0.8413 0.05386 0.004836 0.9 VDD 34.618,175.056 peripherals_i/apb_pulpino_i/U91
0.8413 0.0539 0.004781 0.9 VDD 33.943,175.056 peripherals_i/apb_pulpino_i/U92
0.8421 0.05289 0.004976 0.9 VDD 36.688,172.752 peripherals_i/apb_pulpino_i/U93
0.8421 0.0537 0.004212 0.9 VDD 36.688,174.480 peripherals_i/apb_pulpino_i/U94
0.8424 0.05343 0.00421 0.9 VDD 36.733,173.904 peripherals_i/apb_pulpino_i/U95
0.8439 0.05234 0.003718 0.9 VDD 44.788,174.480 peripherals_i/apb_pulpino_i/U96
0.8433 0.05247 0.004221 0.9 VDD 44.878,175.632 peripherals_i/apb_pulpino_i/U97
0.843 0.05242 0.004588 0.9 VDD 44.923,177.360 peripherals_i/apb_pulpino_i/U98
0.8447 0.05244 0.002846 0.9 VDD 56.848,185.424 peripherals_i/apb_pulpino_i/U99
0.8441 0.05267 0.003261 0.9 VDD 55.228,183.120 peripherals_i/apb_pulpino_i/U100
0.8442 0.05263 0.003173 0.9 VDD 54.283,183.120 peripherals_i/apb_pulpino_i/U101
0.8438 0.0525 0.003666 0.9 VDD 57.658,177.360 peripherals_i/apb_pulpino_i/U102
0.844 0.05259 0.003413 0.9 VDD 59.278,179.088 peripherals_i/apb_pulpino_i/U103
0.8439 0.05269 0.00345 0.9 VDD 57.793,179.088 peripherals_i/apb_pulpino_i/U104
0.8399 0.05465 0.005458 0.9 VDD 33.088,176.208 peripherals_i/apb_pulpino_i/U105
0.8398 0.054 0.006206 0.9 VDD 34.888,177.360 peripherals_i/apb_pulpino_i/U106
0.8397 0.05401 0.006255 0.9 VDD 34.303,177.360 peripherals_i/apb_pulpino_i/U107
0.8429 0.05314 0.003922 0.9 VDD 37.768,187.152 peripherals_i/apb_pulpino_i/U108
0.8458 0.05177 0.00247 0.9 VDD 48.928,186.576 peripherals_i/apb_pulpino_i/U109
0.8453 0.05196 0.002757 0.9 VDD 47.983,185.424 peripherals_i/apb_pulpino_i/U110
0.8405 0.05337 0.006137 0.9 VDD 37.768,181.968 peripherals_i/apb_pulpino_i/U111
0.8435 0.052 0.004465 0.9 VDD 44.158,184.272 peripherals_i/apb_pulpino_i/U112
0.8426 0.05264 0.004715 0.9 VDD 43.753,182.544 peripherals_i/apb_pulpino_i/U113
0.8443 0.05223 0.00347 0.9 VDD 46.948,174.480 peripherals_i/apb_pulpino_i/U114
0.8439 0.05225 0.003847 0.9 VDD 46.768,175.632 peripherals_i/apb_pulpino_i/U115
0.8438 0.05208 0.004119 0.9 VDD 46.453,176.784 peripherals_i/apb_pulpino_i/U116
0.8435 0.05259 0.003872 0.9 VDD 53.608,182.544 peripherals_i/apb_pulpino_i/U117
0.8437 0.05255 0.003719 0.9 VDD 53.023,182.544 peripherals_i/apb_pulpino_i/U118
0.8442 0.05267 0.003149 0.9 VDD 49.558,174.480 peripherals_i/apb_pulpino_i/U119
0.8444 0.05244 0.003188 0.9 VDD 51.178,176.784 peripherals_i/apb_pulpino_i/U120
0.8439 0.05293 0.003213 0.9 VDD 51.493,176.208 peripherals_i/apb_pulpino_i/U121
0.8447 0.05245 0.002843 0.9 VDD 56.578,185.424 peripherals_i/apb_pulpino_i/U122
0.844 0.05269 0.003355 0.9 VDD 57.118,183.696 peripherals_i/apb_pulpino_i/U123
0.8439 0.05269 0.003424 0.9 VDD 56.803,184.272 peripherals_i/apb_pulpino_i/U124
0.8449 0.05226 0.002851 0.9 VDD 57.298,186.000 peripherals_i/apb_pulpino_i/U125
0.8441 0.05237 0.003476 0.9 VDD 58.378,184.848 peripherals_i/apb_pulpino_i/U126
0.8441 0.05243 0.003439 0.9 VDD 57.253,184.848 peripherals_i/apb_pulpino_i/U127
0.8437 0.05323 0.003047 0.9 VDD 50.458,181.968 peripherals_i/apb_pulpino_i/U128
0.843 0.0536 0.003402 0.9 VDD 51.808,181.968 peripherals_i/apb_pulpino_i/U129
0.8434 0.05342 0.003225 0.9 VDD 51.133,181.968 peripherals_i/apb_pulpino_i/U130
0.8441 0.05196 0.003917 0.9 VDD 37.858,186.576 peripherals_i/apb_pulpino_i/U131
0.8453 0.05149 0.003187 0.9 VDD 44.698,186.576 peripherals_i/apb_pulpino_i/U132
0.8452 0.05152 0.003258 0.9 VDD 44.293,186.000 peripherals_i/apb_pulpino_i/U133
0.8445 0.05247 0.003054 0.9 VDD 50.638,180.816 peripherals_i/apb_pulpino_i/U134
0.8443 0.05252 0.003153 0.9 VDD 51.133,180.816 peripherals_i/apb_pulpino_i/U135
0.8413 0.0528 0.005859 0.9 VDD 36.913,184.272 peripherals_i/apb_pulpino_i/U136
0.8428 0.05359 0.003578 0.9 VDD 38.713,185.424 peripherals_i/apb_pulpino_i/U137
0.8399 0.05406 0.006001 0.9 VDD 39.208,182.544 peripherals_i/apb_pulpino_i/U139
0.844 0.05309 0.002917 0.9 VDD 49.963,181.392 peripherals_i/apb_pulpino_i/U140
0.8438 0.0528 0.003366 0.9 VDD 38.848,183.696 peripherals_i/apb_pulpino_i/U141
0.8438 0.05278 0.003393 0.9 VDD 36.193,183.696 peripherals_i/apb_pulpino_i/U142
0.8443 0.05261 0.003134 0.9 VDD 53.878,183.120 peripherals_i/apb_pulpino_i/U143
0.8439 0.05272 0.003345 0.9 VDD 39.973,183.696 peripherals_i/apb_pulpino_i/U144
0.8438 0.05283 0.003397 0.9 VDD 55.723,179.664 peripherals_i/apb_pulpino_i/U146
0.843 0.05266 0.004342 0.9 VDD 58.108,182.544 peripherals_i/apb_pulpino_i/U147
0.8423 0.05266 0.005073 0.9 VDD 14.233,177.360 peripherals_i/apb_pulpino_i/U148
0.8427 0.05257 0.004731 0.9 VDD 17.293,178.512 peripherals_i/apb_pulpino_i/U149
0.8443 0.05207 0.003605 0.9 VDD 23.458,183.696 peripherals_i/apb_pulpino_i/U150
0.8425 0.05247 0.00499 0.9 VDD 18.463,177.936 peripherals_i/apb_pulpino_i/U151
0.8424 0.05266 0.004959 0.9 VDD 17.203,176.784 peripherals_i/apb_pulpino_i/U152
0.8423 0.05258 0.005078 0.9 VDD 17.248,177.936 peripherals_i/apb_pulpino_i/U153
0.8405 0.05399 0.005515 0.9 VDD 35.563,176.784 peripherals_i/apb_pulpino_i/U154
0.8411 0.05362 0.005307 0.9 VDD 39.523,176.784 peripherals_i/apb_pulpino_i/U155
0.8422 0.05289 0.004928 0.9 VDD 13.423,176.208 peripherals_i/apb_pulpino_i/U157
0.8426 0.05277 0.004662 0.9 VDD 12.253,175.632 peripherals_i/apb_pulpino_i/U158
0.8426 0.05264 0.004717 0.9 VDD 12.973,175.056 peripherals_i/apb_pulpino_i/U159
0.8424 0.05277 0.004814 0.9 VDD 12.253,176.208 peripherals_i/apb_pulpino_i/U160
0.8423 0.05283 0.004872 0.9 VDD 12.838,176.208 peripherals_i/apb_pulpino_i/U161
0.8392 0.05474 0.006065 0.9 VDD 36.463,177.936 peripherals_i/apb_pulpino_i/U162
0.8406 0.05387 0.005559 0.9 VDD 39.973,177.936 peripherals_i/apb_pulpino_i/U163
0.8427 0.05235 0.004975 0.9 VDD 11.533,171.600 peripherals_i/apb_pulpino_i/U165
0.8438 0.05191 0.004314 0.9 VDD 10.633,168.720 peripherals_i/apb_pulpino_i/U166
0.843 0.05224 0.004805 0.9 VDD 10.633,171.600 peripherals_i/apb_pulpino_i/U167
0.8435 0.052 0.004477 0.9 VDD 10.543,165.840 peripherals_i/apb_pulpino_i/U168
0.8437 0.05224 0.004078 0.9 VDD 10.588,171.024 peripherals_i/apb_pulpino_i/U169
0.8407 0.05439 0.004897 0.9 VDD 35.383,175.632 peripherals_i/apb_pulpino_i/U170
0.8421 0.05311 0.004775 0.9 VDD 40.783,175.056 peripherals_i/apb_pulpino_i/U171
0.8437 0.05282 0.003449 0.9 VDD 55.903,179.088 peripherals_i/apb_pulpino_i/U173
0.844 0.05265 0.003306 0.9 VDD 58.468,179.664 peripherals_i/apb_pulpino_i/U174
0.8427 0.05231 0.005009 0.9 VDD 14.053,180.816 peripherals_i/apb_pulpino_i/U175
0.8436 0.05202 0.004361 0.9 VDD 11.083,180.240 peripherals_i/apb_pulpino_i/U176
0.8431 0.05225 0.004695 0.9 VDD 13.423,180.240 peripherals_i/apb_pulpino_i/U177
0.8433 0.05214 0.004529 0.9 VDD 12.253,180.240 peripherals_i/apb_pulpino_i/U178
0.8429 0.05218 0.004872 0.9 VDD 12.748,180.816 peripherals_i/apb_pulpino_i/U179
0.8412 0.05409 0.004718 0.9 VDD 36.553,180.816 peripherals_i/apb_pulpino_i/U180
0.8423 0.05311 0.004627 0.9 VDD 39.973,181.392 peripherals_i/apb_pulpino_i/U181
0.8433 0.05308 0.003631 0.9 VDD 55.003,177.936 peripherals_i/apb_pulpino_i/U183
0.844 0.05262 0.003366 0.9 VDD 56.758,180.240 peripherals_i/apb_pulpino_i/U184
0.8443 0.05201 0.003688 0.9 VDD 12.703,184.848 peripherals_i/apb_pulpino_i/U185
0.8434 0.05214 0.00443 0.9 VDD 11.623,182.544 peripherals_i/apb_pulpino_i/U186
0.8448 0.05164 0.003506 0.9 VDD 11.353,184.272 peripherals_i/apb_pulpino_i/U187
0.8442 0.05177 0.003992 0.9 VDD 12.073,188.304 peripherals_i/apb_pulpino_i/U188
0.8447 0.0517 0.003623 0.9 VDD 12.208,184.272 peripherals_i/apb_pulpino_i/U189
0.8445 0.05227 0.003281 0.9 VDD 42.673,183.696 peripherals_i/apb_pulpino_i/U190
0.8443 0.052 0.003658 0.9 VDD 46.273,180.816 peripherals_i/apb_pulpino_i/U191
0.8443 0.05182 0.003854 0.9 VDD 13.963,184.272 peripherals_i/apb_pulpino_i/U193
0.8428 0.05239 0.004792 0.9 VDD 14.413,182.544 peripherals_i/apb_pulpino_i/U194
0.8445 0.05176 0.003736 0.9 VDD 13.063,184.272 peripherals_i/apb_pulpino_i/U195
0.8439 0.05201 0.004052 0.9 VDD 12.433,187.728 peripherals_i/apb_pulpino_i/U196
0.8438 0.05182 0.004371 0.9 VDD 13.918,183.696 peripherals_i/apb_pulpino_i/U197
0.8422 0.05436 0.003395 0.9 VDD 35.833,183.120 peripherals_i/apb_pulpino_i/U198
0.8402 0.05388 0.005874 0.9 VDD 40.243,180.240 peripherals_i/apb_pulpino_i/U199
0.8427 0.05332 0.003967 0.9 VDD 28.093,181.392 peripherals_i/apb_pulpino_i/U201
0.8436 0.05264 0.003766 0.9 VDD 23.413,182.544 peripherals_i/apb_pulpino_i/U202
0.8437 0.0528 0.003489 0.9 VDD 24.583,180.816 peripherals_i/apb_pulpino_i/U203
0.8436 0.053 0.003373 0.9 VDD 24.853,182.544 peripherals_i/apb_pulpino_i/U204
0.8423 0.05431 0.003399 0.9 VDD 33.898,183.120 peripherals_i/apb_pulpino_i/U205
0.8431 0.05322 0.003701 0.9 VDD 25.798,182.544 peripherals_i/apb_pulpino_i/U206
0.8446 0.05242 0.002972 0.9 VDD 50.233,180.816 peripherals_i/apb_pulpino_i/U208
0.844 0.05288 0.003093 0.9 VDD 49.243,181.968 peripherals_i/apb_pulpino_i/U209
0.8426 0.05277 0.004635 0.9 VDD 13.423,179.088 peripherals_i/apb_pulpino_i/U211
0.8434 0.05229 0.004281 0.9 VDD 10.813,178.512 peripherals_i/apb_pulpino_i/U212
0.8423 0.05263 0.005021 0.9 VDD 13.423,177.360 peripherals_i/apb_pulpino_i/U213
0.8425 0.05256 0.004919 0.9 VDD 12.523,177.360 peripherals_i/apb_pulpino_i/U214
0.843 0.05249 0.00447 0.9 VDD 12.118,178.512 peripherals_i/apb_pulpino_i/U215
0.8401 0.05419 0.005759 0.9 VDD 36.463,179.664 peripherals_i/apb_pulpino_i/U216
0.8404 0.05368 0.005875 0.9 VDD 40.063,179.664 peripherals_i/apb_pulpino_i/U217
0.8436 0.05222 0.004225 0.9 VDD 19.363,171.024 peripherals_i/apb_pulpino_i/U219
0.8443 0.05185 0.003837 0.9 VDD 21.613,169.872 peripherals_i/apb_pulpino_i/U220
0.8438 0.05197 0.004225 0.9 VDD 19.363,170.448 peripherals_i/apb_pulpino_i/U221
0.844 0.05197 0.004041 0.9 VDD 19.453,169.296 peripherals_i/apb_pulpino_i/U222
0.8441 0.05191 0.003995 0.9 VDD 19.948,169.872 peripherals_i/apb_pulpino_i/U223
0.8401 0.05437 0.005515 0.9 VDD 35.563,176.208 peripherals_i/apb_pulpino_i/U224
0.8418 0.05331 0.004877 0.9 VDD 39.523,175.056 peripherals_i/apb_pulpino_i/U225
0.8437 0.05226 0.004061 0.9 VDD 21.163,175.632 peripherals_i/apb_pulpino_i/U227
0.8425 0.05269 0.00478 0.9 VDD 14.593,175.056 peripherals_i/apb_pulpino_i/U228
0.8433 0.05216 0.00458 0.9 VDD 20.443,173.904 peripherals_i/apb_pulpino_i/U229
0.8433 0.05232 0.00438 0.9 VDD 19.543,175.056 peripherals_i/apb_pulpino_i/U230
0.8438 0.05212 0.00407 0.9 VDD 21.118,175.056 peripherals_i/apb_pulpino_i/U231
0.8399 0.05399 0.00615 0.9 VDD 35.563,177.360 peripherals_i/apb_pulpino_i/U232
0.8415 0.05387 0.00467 0.9 VDD 39.973,178.512 peripherals_i/apb_pulpino_i/U233
0.8434 0.05236 0.004199 0.9 VDD 11.623,171.024 peripherals_i/apb_pulpino_i/U235
0.8435 0.05213 0.004404 0.9 VDD 10.633,167.568 peripherals_i/apb_pulpino_i/U236
0.8438 0.05216 0.004083 0.9 VDD 10.633,170.448 peripherals_i/apb_pulpino_i/U237
0.8432 0.05215 0.004636 0.9 VDD 11.623,165.840 peripherals_i/apb_pulpino_i/U238
0.8435 0.05225 0.004205 0.9 VDD 11.668,170.448 peripherals_i/apb_pulpino_i/U239
0.8403 0.05422 0.005492 0.9 VDD 36.643,176.208 peripherals_i/apb_pulpino_i/U240
0.8411 0.05368 0.005272 0.9 VDD 39.883,176.208 peripherals_i/apb_pulpino_i/U241
0.8415 0.05279 0.005689 0.9 VDD 39.118,184.272 peripherals_i/apb_pulpino_i/U243
0.8445 0.05243 0.003075 0.9 VDD 52.348,184.848 peripherals_i/apb_pulpino_i/U244
0.8443 0.05265 0.003048 0.9 VDD 53.023,183.696 peripherals_i/apb_pulpino_i/U245
0.8451 0.05194 0.002963 0.9 VDD 47.443,183.696 peripherals_i/apb_pulpino_i/U246
0.8443 0.05235 0.00333 0.9 VDD 27.643,183.696 peripherals_i/apb_pulpino_i/U247
0.8441 0.05238 0.003556 0.9 VDD 23.143,184.848 peripherals_i/apb_pulpino_i/U248
0.8446 0.05215 0.00326 0.9 VDD 24.673,183.696 peripherals_i/apb_pulpino_i/U249
0.844 0.0528 0.003232 0.9 VDD 24.763,184.848 peripherals_i/apb_pulpino_i/U250
0.8413 0.05279 0.005873 0.9 VDD 36.508,184.272 peripherals_i/apb_pulpino_i/U251
0.8443 0.05221 0.003455 0.9 VDD 25.528,184.272 peripherals_i/apb_pulpino_i/U252
0.844 0.05259 0.003385 0.9 VDD 31.918,183.696 peripherals_i/apb_pulpino_i/U253
0.845 0.05211 0.002854 0.9 VDD 48.298,183.696 peripherals_i/apb_pulpino_i/U254
0.8443 0.05257 0.003081 0.9 VDD 53.338,183.120 peripherals_i/apb_pulpino_i/U255
0.843 0.05256 0.004469 0.9 VDD 16.123,171.024 peripherals_i/apb_pulpino_i/U256
0.8431 0.05209 0.0048 0.9 VDD 15.943,168.720 peripherals_i/apb_pulpino_i/U257
0.8436 0.05208 0.00428 0.9 VDD 15.493,169.296 peripherals_i/apb_pulpino_i/U258
0.843 0.05224 0.004737 0.9 VDD 16.843,166.992 peripherals_i/apb_pulpino_i/U259
0.8435 0.05228 0.004251 0.9 VDD 16.438,169.872 peripherals_i/apb_pulpino_i/U260
0.8435 0.05231 0.004212 0.9 VDD 44.923,175.056 peripherals_i/apb_pulpino_i/U261
0.844 0.05222 0.003758 0.9 VDD 46.813,178.512 peripherals_i/apb_pulpino_i/U262
0.8441 0.05213 0.003796 0.9 VDD 23.773,171.600 peripherals_i/apb_pulpino_i/U264
0.8442 0.05197 0.003784 0.9 VDD 22.603,170.448 peripherals_i/apb_pulpino_i/U265
0.8441 0.0518 0.004059 0.9 VDD 20.893,170.448 peripherals_i/apb_pulpino_i/U266
0.8443 0.05185 0.003837 0.9 VDD 21.613,169.296 peripherals_i/apb_pulpino_i/U267
0.8442 0.05206 0.003762 0.9 VDD 22.738,171.024 peripherals_i/apb_pulpino_i/U268
0.8408 0.05423 0.004952 0.9 VDD 36.553,175.632 peripherals_i/apb_pulpino_i/U269
0.8419 0.05323 0.004834 0.9 VDD 40.063,175.056 peripherals_i/apb_pulpino_i/U270
0.8436 0.05263 0.003782 0.9 VDD 55.903,180.816 peripherals_i/apb_pulpino_i/U272
0.8441 0.0526 0.003306 0.9 VDD 58.468,180.240 peripherals_i/apb_pulpino_i/U273
0.8441 0.05192 0.003994 0.9 VDD 16.663,184.272 peripherals_i/apb_pulpino_i/U274
0.8427 0.05242 0.00484 0.9 VDD 15.313,182.544 peripherals_i/apb_pulpino_i/U275
0.8437 0.05187 0.004405 0.9 VDD 14.773,183.696 peripherals_i/apb_pulpino_i/U276
0.8434 0.05216 0.00443 0.9 VDD 15.943,187.728 peripherals_i/apb_pulpino_i/U277
0.8437 0.05191 0.004432 0.9 VDD 15.628,183.696 peripherals_i/apb_pulpino_i/U278
0.8414 0.05275 0.0059 0.9 VDD 35.473,184.272 peripherals_i/apb_pulpino_i/U279
0.8411 0.05333 0.005556 0.9 VDD 40.063,184.848 peripherals_i/apb_pulpino_i/U280
0.8442 0.05178 0.004021 0.9 VDD 20.263,185.424 peripherals_i/apb_pulpino_i/U282
0.8429 0.05227 0.004785 0.9 VDD 18.283,182.544 peripherals_i/apb_pulpino_i/U283
0.8443 0.05182 0.003929 0.9 VDD 19.363,184.272 peripherals_i/apb_pulpino_i/U284
0.8442 0.05188 0.003932 0.9 VDD 19.273,184.848 peripherals_i/apb_pulpino_i/U285
0.844 0.05177 0.004183 0.9 VDD 20.218,183.696 peripherals_i/apb_pulpino_i/U286
0.8441 0.05177 0.004088 0.9 VDD 45.463,184.272 peripherals_i/apb_pulpino_i/U287
0.8445 0.05167 0.003826 0.9 VDD 46.363,184.848 peripherals_i/apb_pulpino_i/U288
0.8448 0.05245 0.002793 0.9 VDD 53.338,185.424 peripherals_i/apb_pulpino_i/U290
0.844 0.0527 0.003286 0.9 VDD 54.643,184.272 peripherals_i/apb_pulpino_i/U291
0.8441 0.05267 0.00321 0.9 VDD 53.788,184.272 peripherals_i/apb_pulpino_i/U292
0.8425 0.05408 0.003416 0.9 VDD 24.943,178.512 peripherals_i/apb_pulpino_i/U293
0.843 0.05343 0.00359 0.9 VDD 24.403,179.664 peripherals_i/apb_pulpino_i/U294
0.8436 0.05201 0.004349 0.9 VDD 20.983,180.240 peripherals_i/apb_pulpino_i/U295
0.8436 0.05259 0.003784 0.9 VDD 23.593,180.240 peripherals_i/apb_pulpino_i/U296
0.8433 0.05295 0.003722 0.9 VDD 25.348,180.240 peripherals_i/apb_pulpino_i/U297
0.844 0.05309 0.002916 0.9 VDD 49.963,181.968 peripherals_i/apb_pulpino_i/U298
0.8445 0.05249 0.002973 0.9 VDD 52.303,183.120 peripherals_i/apb_pulpino_i/U299
0.8443 0.05247 0.003278 0.9 VDD 54.553,184.848 peripherals_i/apb_pulpino_i/U301
0.844 0.05266 0.003388 0.9 VDD 58.378,183.696 peripherals_i/apb_pulpino_i/U302
0.8438 0.05196 0.004271 0.9 VDD 18.463,185.424 peripherals_i/apb_pulpino_i/U303
0.8434 0.05226 0.004332 0.9 VDD 18.373,183.120 peripherals_i/apb_pulpino_i/U304
0.8441 0.05192 0.004001 0.9 VDD 17.203,184.272 peripherals_i/apb_pulpino_i/U305
0.8433 0.05213 0.004552 0.9 VDD 17.653,186.576 peripherals_i/apb_pulpino_i/U306
0.8442 0.05187 0.003965 0.9 VDD 18.328,184.272 peripherals_i/apb_pulpino_i/U307
0.8431 0.05215 0.004711 0.9 VDD 43.303,184.272 peripherals_i/apb_pulpino_i/U308
0.8441 0.05254 0.003353 0.9 VDD 43.033,185.424 peripherals_i/apb_pulpino_i/U309
0.8436 0.05206 0.004311 0.9 VDD 18.553,170.448 peripherals_i/apb_pulpino_i/U311
0.8436 0.05218 0.004219 0.9 VDD 17.383,169.872 peripherals_i/apb_pulpino_i/U312
0.8435 0.05214 0.004397 0.9 VDD 17.743,170.448 peripherals_i/apb_pulpino_i/U313
0.8432 0.05215 0.004682 0.9 VDD 17.743,166.992 peripherals_i/apb_pulpino_i/U314
0.8438 0.05208 0.004145 0.9 VDD 18.328,169.872 peripherals_i/apb_pulpino_i/U315
0.8442 0.05276 0.00309 0.9 VDD 49.963,176.208 peripherals_i/apb_pulpino_i/U316
0.8441 0.05251 0.00335 0.9 VDD 53.293,176.784 peripherals_i/apb_pulpino_i/U317
0.8426 0.05378 0.003586 0.9 VDD 24.673,176.208 peripherals_i/apb_pulpino_i/U319
0.8429 0.05328 0.003867 0.9 VDD 24.313,177.360 peripherals_i/apb_pulpino_i/U320
0.8428 0.05235 0.004845 0.9 VDD 19.813,177.936 peripherals_i/apb_pulpino_i/U321
0.8434 0.05233 0.004235 0.9 VDD 21.343,178.512 peripherals_i/apb_pulpino_i/U322
0.8424 0.05364 0.003995 0.9 VDD 23.998,177.936 peripherals_i/apb_pulpino_i/U323
0.8442 0.05276 0.003058 0.9 VDD 50.233,179.088 peripherals_i/apb_pulpino_i/U324
0.8439 0.05251 0.00354 0.9 VDD 53.473,177.360 peripherals_i/apb_pulpino_i/U325
0.8423 0.05269 0.004973 0.9 VDD 16.123,176.784 peripherals_i/apb_pulpino_i/U327
0.8429 0.05227 0.004839 0.9 VDD 19.903,173.328 peripherals_i/apb_pulpino_i/U328
0.8431 0.05216 0.004706 0.9 VDD 20.443,173.328 peripherals_i/apb_pulpino_i/U329
0.8428 0.05241 0.004804 0.9 VDD 19.183,173.904 peripherals_i/apb_pulpino_i/U330
0.8431 0.05226 0.004669 0.9 VDD 19.948,174.480 peripherals_i/apb_pulpino_i/U331
0.84 0.05396 0.006065 0.9 VDD 36.463,177.360 peripherals_i/apb_pulpino_i/U332
0.8412 0.05352 0.005255 0.9 VDD 40.063,176.784 peripherals_i/apb_pulpino_i/U333
0.8434 0.05232 0.004322 0.9 VDD 12.703,170.448 peripherals_i/apb_pulpino_i/U335
0.8435 0.05197 0.004483 0.9 VDD 11.803,168.720 peripherals_i/apb_pulpino_i/U336
0.8437 0.052 0.004323 0.9 VDD 12.613,169.296 peripherals_i/apb_pulpino_i/U337
0.8429 0.05228 0.004786 0.9 VDD 12.973,166.416 peripherals_i/apb_pulpino_i/U338
0.8436 0.05203 0.004333 0.9 VDD 13.738,169.296 peripherals_i/apb_pulpino_i/U339
0.844 0.05264 0.003323 0.9 VDD 49.063,176.208 peripherals_i/apb_pulpino_i/U340
0.8444 0.0524 0.003233 0.9 VDD 50.593,177.360 peripherals_i/apb_pulpino_i/U341
0.8445 0.0519 0.003555 0.9 VDD 11.713,184.848 peripherals_i/apb_pulpino_i/U343
0.8438 0.05198 0.004236 0.9 VDD 10.633,182.544 peripherals_i/apb_pulpino_i/U344
0.8451 0.05155 0.003394 0.9 VDD 10.543,184.272 peripherals_i/apb_pulpino_i/U345
0.8447 0.05155 0.003739 0.9 VDD 10.723,188.304 peripherals_i/apb_pulpino_i/U346
0.8449 0.05171 0.003388 0.9 VDD 10.498,184.848 peripherals_i/apb_pulpino_i/U347
0.8438 0.0519 0.004296 0.9 VDD 44.743,184.272 peripherals_i/apb_pulpino_i/U348
0.8444 0.05206 0.003544 0.9 VDD 46.813,180.816 peripherals_i/apb_pulpino_i/U349
0.8444 0.05244 0.003143 0.9 VDD 53.068,184.848 peripherals_i/apb_pulpino_i/U351
0.8441 0.05266 0.003223 0.9 VDD 54.823,183.120 peripherals_i/apb_pulpino_i/U352
0.8442 0.05267 0.003126 0.9 VDD 53.788,183.696 peripherals_i/apb_pulpino_i/U353
0.8435 0.05309 0.003448 0.9 VDD 55.543,178.512 peripherals_i/apb_pulpino_i/U354
0.8439 0.05264 0.003447 0.9 VDD 58.558,179.088 peripherals_i/apb_pulpino_i/U355
0.8429 0.05259 0.004466 0.9 VDD 15.223,171.024 peripherals_i/apb_pulpino_i/U356
0.8433 0.05203 0.004679 0.9 VDD 13.693,168.720 peripherals_i/apb_pulpino_i/U357
0.8436 0.05206 0.004305 0.9 VDD 14.683,169.296 peripherals_i/apb_pulpino_i/U358
0.8432 0.05202 0.004786 0.9 VDD 15.223,164.688 peripherals_i/apb_pulpino_i/U359
0.8432 0.05206 0.004763 0.9 VDD 14.818,168.720 peripherals_i/apb_pulpino_i/U360
0.844 0.05224 0.003802 0.9 VDD 46.993,175.056 peripherals_i/apb_pulpino_i/U361
0.8441 0.05263 0.00323 0.9 VDD 49.063,178.512 peripherals_i/apb_pulpino_i/U362
0.8416 0.05332 0.005088 0.9 VDD 41.728,176.208 peripherals_i/apb_pulpino_i/U364
0.8419 0.0534 0.00473 0.9 VDD 41.323,175.632 peripherals_i/apb_pulpino_i/U365
0.845 0.05162 0.00337 0.9 VDD 42.808,186.000 peripherals_i/apb_pulpino_i/U366
0.845 0.05157 0.00339 0.9 VDD 43.483,186.576 peripherals_i/apb_pulpino_i/U367
0.8445 0.05261 0.002929 0.9 VDD 51.898,183.696 peripherals_i/apb_pulpino_i/U368
0.8448 0.0524 0.002838 0.9 VDD 51.043,183.120 peripherals_i/apb_pulpino_i/U369
0.844 0.05217 0.00382 0.9 VDD 47.578,177.360 peripherals_i/apb_pulpino_i/U370
0.8438 0.05234 0.00386 0.9 VDD 47.443,177.936 peripherals_i/apb_pulpino_i/U371
0.8439 0.05252 0.00357 0.9 VDD 53.968,177.360 peripherals_i/apb_pulpino_i/U372
0.8442 0.0525 0.00331 0.9 VDD 52.753,176.784 peripherals_i/apb_pulpino_i/U373
0.8438 0.05254 0.003655 0.9 VDD 55.408,177.360 peripherals_i/apb_pulpino_i/U374
0.844 0.05254 0.003423 0.9 VDD 55.723,176.784 peripherals_i/apb_pulpino_i/U375
0.846 0.05131 0.002697 0.9 VDD 45.958,187.728 peripherals_i/apb_pulpino_i/U376
0.8458 0.05128 0.002938 0.9 VDD 46.183,187.152 peripherals_i/apb_pulpino_i/U377
0.8439 0.05272 0.003385 0.9 VDD 55.768,184.272 peripherals_i/apb_pulpino_i/U378
0.8447 0.05248 0.002833 0.9 VDD 55.813,185.424 peripherals_i/apb_pulpino_i/U379
0.8443 0.05229 0.003427 0.9 VDD 48.928,180.240 peripherals_i/apb_pulpino_i/U380
0.8438 0.05213 0.004033 0.9 VDD 47.443,180.240 peripherals_i/apb_pulpino_i/U381
0.8422 0.05303 0.004751 0.9 VDD 41.278,173.328 peripherals_i/apb_pulpino_i/U382
0.8429 0.05306 0.004015 0.9 VDD 41.053,173.904 peripherals_i/apb_pulpino_i/U383
0.8447 0.05248 0.002823 0.9 VDD 55.138,185.424 peripherals_i/apb_pulpino_i/U384
0.8448 0.05233 0.002831 0.9 VDD 55.633,186.000 peripherals_i/apb_pulpino_i/U385
0.844 0.0528 0.003224 0.9 VDD 50.638,174.480 peripherals_i/apb_pulpino_i/U386
0.8439 0.05282 0.003293 0.9 VDD 50.773,175.056 peripherals_i/apb_pulpino_i/U387
0.8431 0.05295 0.003981 0.9 VDD 41.728,174.480 peripherals_i/apb_pulpino_i/U388
0.8429 0.05306 0.004015 0.9 VDD 41.053,174.480 peripherals_i/apb_pulpino_i/U389
0.845 0.05224 0.002772 0.9 VDD 48.928,183.696 peripherals_i/apb_pulpino_i/U390
0.845 0.05219 0.002825 0.9 VDD 48.523,183.120 peripherals_i/apb_pulpino_i/U391
0.8445 0.05179 0.003749 0.9 VDD 40.378,186.576 peripherals_i/apb_pulpino_i/U392
0.8446 0.05183 0.003561 0.9 VDD 39.883,186.000 peripherals_i/apb_pulpino_i/U393
0.8406 0.05357 0.00587 0.9 VDD 40.648,179.664 peripherals_i/apb_pulpino_i/U394
0.8407 0.05344 0.005865 0.9 VDD 41.323,179.664 peripherals_i/apb_pulpino_i/U395
0.8437 0.05303 0.003313 0.9 VDD 52.798,176.208 peripherals_i/apb_pulpino_i/U396
0.8437 0.05299 0.003276 0.9 VDD 52.303,176.208 peripherals_i/apb_pulpino_i/U397
0.8441 0.05273 0.003134 0.9 VDD 50.008,174.480 peripherals_i/apb_pulpino_i/U398
0.8442 0.0525 0.003289 0.9 VDD 48.433,174.480 peripherals_i/apb_pulpino_i/U399
0.8417 0.05325 0.005097 0.9 VDD 41.638,176.784 peripherals_i/apb_pulpino_i/U400
0.8415 0.05332 0.005138 0.9 VDD 41.233,176.784 peripherals_i/apb_pulpino_i/U401
0.844 0.05268 0.003288 0.9 VDD 55.588,183.120 peripherals_i/apb_pulpino_i/U402
0.844 0.05269 0.003314 0.9 VDD 56.173,183.120 peripherals_i/apb_pulpino_i/U403
0.8441 0.05289 0.003014 0.9 VDD 49.288,181.392 peripherals_i/apb_pulpino_i/U404
0.8442 0.05224 0.003599 0.9 VDD 48.523,180.240 peripherals_i/apb_pulpino_i/U405
0.8413 0.05342 0.00526 0.9 VDD 41.728,177.936 peripherals_i/apb_pulpino_i/U406
0.8411 0.05357 0.005361 0.9 VDD 41.143,177.936 peripherals_i/apb_pulpino_i/U407
0.8433 0.05308 0.003597 0.9 VDD 54.418,177.936 peripherals_i/apb_pulpino_i/U408
0.8437 0.0529 0.003443 0.9 VDD 54.553,179.088 peripherals_i/apb_pulpino_i/U409
0.8439 0.05263 0.003418 0.9 VDD 54.958,180.240 peripherals_i/apb_pulpino_i/U410
0.8437 0.05287 0.003417 0.9 VDD 55.003,179.664 peripherals_i/apb_pulpino_i/U411
0.8417 0.05313 0.005162 0.9 VDD 42.178,182.544 peripherals_i/apb_pulpino_i/U412
0.842 0.05354 0.00443 0.9 VDD 42.043,180.816 peripherals_i/apb_pulpino_i/U413
0.84 0.05394 0.006021 0.9 VDD 36.868,177.360 peripherals_i/apb_pulpino_i/U414
0.8406 0.05393 0.005482 0.9 VDD 36.913,176.784 peripherals_i/apb_pulpino_i/U415
0.8423 0.05352 0.004147 0.9 VDD 38.218,174.480 peripherals_i/apb_pulpino_i/U416
0.8424 0.05345 0.004125 0.9 VDD 38.713,174.480 peripherals_i/apb_pulpino_i/U417
0.8405 0.05341 0.00613 0.9 VDD 37.228,181.968 peripherals_i/apb_pulpino_i/U418
0.8419 0.05342 0.004719 0.9 VDD 37.003,181.392 peripherals_i/apb_pulpino_i/U419
0.8395 0.05455 0.005981 0.9 VDD 37.228,177.936 peripherals_i/apb_pulpino_i/U420
0.8408 0.05443 0.004749 0.9 VDD 37.723,178.512 peripherals_i/apb_pulpino_i/U421
0.8417 0.05419 0.004154 0.9 VDD 54.958,181.968 peripherals_i/apb_pulpino_i/U422
0.8421 0.05421 0.003704 0.9 VDD 55.093,181.392 peripherals_i/apb_pulpino_i/U423
0.8415 0.05384 0.004706 0.9 VDD 39.208,179.088 peripherals_i/apb_pulpino_i/U424
0.8411 0.05418 0.004729 0.9 VDD 38.713,178.512 peripherals_i/apb_pulpino_i/U425
0.8403 0.05381 0.005878 0.9 VDD 39.388,179.664 peripherals_i/apb_pulpino_i/U426
0.8401 0.05399 0.005879 0.9 VDD 39.253,180.240 peripherals_i/apb_pulpino_i/U427
0.8406 0.05398 0.005422 0.9 VDD 38.308,176.208 peripherals_i/apb_pulpino_i/U428
0.8408 0.05385 0.005359 0.9 VDD 38.983,176.208 peripherals_i/apb_pulpino_i/U429
0.8426 0.05334 0.004094 0.9 VDD 39.388,174.480 peripherals_i/apb_pulpino_i/U430
0.8426 0.05328 0.0041 0.9 VDD 39.253,173.904 peripherals_i/apb_pulpino_i/U431
0.8424 0.0534 0.004166 0.9 VDD 37.768,173.904 peripherals_i/apb_pulpino_i/U432
0.8422 0.05362 0.00418 0.9 VDD 37.453,174.480 peripherals_i/apb_pulpino_i/U433
0.8436 0.05234 0.004088 0.9 VDD 45.328,178.512 peripherals_i/apb_pulpino_i/U434
0.8431 0.05266 0.004262 0.9 VDD 44.383,178.512 peripherals_i/apb_pulpino_i/U435
0.8444 0.05245 0.003189 0.9 VDD 53.563,184.848 peripherals_i/apb_pulpino_i/U436
0.8437 0.05284 0.003448 0.9 VDD 55.498,179.088 peripherals_i/apb_pulpino_i/U437
0.8437 0.05286 0.003446 0.9 VDD 55.093,179.088 peripherals_i/apb_pulpino_i/U438
0.8406 0.05369 0.005703 0.9 VDD 39.118,177.360 peripherals_i/apb_pulpino_i/U439
0.84 0.05423 0.005801 0.9 VDD 38.533,177.936 peripherals_i/apb_pulpino_i/U440
0.8435 0.05212 0.004337 0.9 VDD 45.058,181.968 peripherals_i/apb_pulpino_i/U441
0.8436 0.05228 0.004075 0.9 VDD 44.293,181.392 peripherals_i/apb_pulpino_i/U442
0.8437 0.05211 0.004212 0.9 VDD 46.228,177.936 peripherals_i/apb_pulpino_i/U443
0.8438 0.05208 0.004147 0.9 VDD 46.453,177.360 peripherals_i/apb_pulpino_i/U444
0.8442 0.05222 0.003611 0.9 VDD 48.298,177.360 peripherals_i/apb_pulpino_i/U445
0.8443 0.05225 0.003462 0.9 VDD 48.613,176.784 peripherals_i/apb_pulpino_i/U446
0.8441 0.05281 0.003119 0.9 VDD 50.728,179.088 peripherals_i/apb_pulpino_i/U447
0.8438 0.05289 0.003274 0.9 VDD 52.033,179.088 peripherals_i/apb_pulpino_i/U448
0.8443 0.05249 0.003258 0.9 VDD 52.078,176.784 peripherals_i/apb_pulpino_i/U449
0.8443 0.05247 0.003227 0.9 VDD 51.673,176.784 peripherals_i/apb_pulpino_i/U450
0.8447 0.05246 0.002802 0.9 VDD 53.833,185.424 peripherals_i/apb_pulpino_i/U451
0.8447 0.05247 0.002812 0.9 VDD 54.418,185.424 peripherals_i/apb_pulpino_i/U452
0.8449 0.05232 0.002813 0.9 VDD 54.463,186.000 peripherals_i/apb_pulpino_i/U453
0.845 0.05233 0.002708 0.9 VDD 50.188,183.120 peripherals_i/apb_pulpino_i/U454
0.8446 0.05235 0.003035 0.9 VDD 50.413,182.544 peripherals_i/apb_pulpino_i/U455
0.8448 0.05167 0.003557 0.9 VDD 42.088,186.576 peripherals_i/apb_pulpino_i/U456
0.8448 0.05173 0.003484 0.9 VDD 41.233,186.000 peripherals_i/apb_pulpino_i/U457
0.8437 0.05284 0.003429 0.9 VDD 41.998,185.424 peripherals_i/apb_pulpino_i/U458
0.8443 0.05188 0.00385 0.9 VDD 39.073,186.576 peripherals_i/apb_pulpino_i/U459
0.8442 0.05191 0.003878 0.9 VDD 38.578,186.576 peripherals_i/apb_pulpino_i/U460
0.8445 0.05191 0.003578 0.9 VDD 38.623,186.000 peripherals_i/apb_pulpino_i/U461
0.8444 0.05262 0.002973 0.9 VDD 52.303,183.696 peripherals_i/apb_pulpino_i/U462
0.844 0.05231 0.003658 0.9 VDD 47.398,181.968 peripherals_i/apb_pulpino_i/U463
0.8442 0.05238 0.003371 0.9 VDD 47.623,181.392 peripherals_i/apb_pulpino_i/U464
0.8421 0.05321 0.004679 0.9 VDD 39.298,181.392 peripherals_i/apb_pulpino_i/U465
0.842 0.05328 0.004704 0.9 VDD 38.713,181.392 peripherals_i/apb_pulpino_i/U466
0.8436 0.05263 0.003726 0.9 VDD 55.318,180.816 peripherals_i/apb_pulpino_i/U467
0.8437 0.05263 0.003686 0.9 VDD 54.913,180.816 peripherals_i/apb_pulpino_i/U468
0.8418 0.05356 0.004612 0.9 VDD 41.188,178.512 peripherals_i/apb_pulpino_i/U469
0.8419 0.05351 0.004623 0.9 VDD 40.963,179.088 peripherals_i/apb_pulpino_i/U470
0.8424 0.05295 0.004689 0.9 VDD 41.818,173.328 peripherals_i/apb_pulpino_i/U471
0.8428 0.05319 0.004058 0.9 VDD 40.153,173.904 peripherals_i/apb_pulpino_i/U472
0.8439 0.05274 0.003357 0.9 VDD 57.028,179.664 peripherals_i/apb_pulpino_i/U473
0.8439 0.05278 0.003372 0.9 VDD 56.533,179.664 peripherals_i/apb_pulpino_i/U474
0.8441 0.05253 0.003413 0.9 VDD 55.138,176.784 peripherals_i/apb_pulpino_i/U475
0.8441 0.05253 0.003405 0.9 VDD 54.643,176.784 peripherals_i/apb_pulpino_i/U476
0.844 0.05217 0.003801 0.9 VDD 45.598,180.816 peripherals_i/apb_pulpino_i/U477
0.8427 0.05242 0.0049 0.9 VDD 45.013,180.240 peripherals_i/apb_pulpino_i/U478
0.8424 0.05299 0.004567 0.9 VDD 40.738,181.392 peripherals_i/apb_pulpino_i/U479
0.8417 0.05377 0.004522 0.9 VDD 41.233,180.816 peripherals_i/apb_pulpino_i/U480
0.8411 0.05344 0.00546 0.9 VDD 40.558,177.360 peripherals_i/apb_pulpino_i/U481
0.8413 0.05334 0.005361 0.9 VDD 41.143,177.360 peripherals_i/apb_pulpino_i/U482
0.8438 0.05277 0.00345 0.9 VDD 56.578,179.088 peripherals_i/apb_pulpino_i/U483
0.8435 0.05309 0.00345 0.9 VDD 56.173,178.512 peripherals_i/apb_pulpino_i/U484
0.8414 0.05339 0.005179 0.9 VDD 40.828,176.784 peripherals_i/apb_pulpino_i/U485
0.8413 0.0535 0.005184 0.9 VDD 40.783,176.208 peripherals_i/apb_pulpino_i/U486
0.844 0.05253 0.003429 0.9 VDD 56.938,176.784 peripherals_i/apb_pulpino_i/U487
0.844 0.05255 0.003436 0.9 VDD 56.533,176.784 peripherals_i/apb_pulpino_i/U488
0.8429 0.05377 0.003342 0.9 VDD 40.153,183.120 peripherals_i/apb_pulpino_i/U489
0.844 0.05266 0.003336 0.9 VDD 40.423,183.696 peripherals_i/apb_pulpino_i/U490
0.8413 0.05461 0.00412 0.9 VDD 107.563,168.720 peripherals_i/apb2per_debug_i/CS_reg
0.8431 0.05347 0.003413 0.9 VDD 107.158,164.688 peripherals_i/apb2per_debug_i/U3
0.8439 0.05287 0.003224 0.9 VDD 106.753,165.840 peripherals_i/apb2per_debug_i/U4
0.8445 0.05227 0.003235 0.9 VDD 107.428,166.416 peripherals_i/apb2per_debug_i/U5
0.8437 0.0529 0.003433 0.9 VDD 107.743,165.264 peripherals_i/apb2per_debug_i/U6
0.8439 0.0529 0.003239 0.9 VDD 107.653,165.840 peripherals_i/apb2per_debug_i/U8
0.8506 0.04701 0.002359 0.9 VDD 160.078,128.400 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8502 0.04743 0.002344 0.9 VDD 159.538,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8507 0.047 0.002303 0.9 VDD 160.888,128.976 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8502 0.04743 0.002411 0.9 VDD 160.348,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8501 0.04743 0.002428 0.9 VDD 159.943,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.85 0.04792 0.002103 0.9 VDD 159.493,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8499 0.04792 0.002161 0.9 VDD 160.483,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8501 0.04743 0.002496 0.9 VDD 160.753,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.85 0.0476 0.002382 0.9 VDD 159.223,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.85 0.0476 0.002436 0.9 VDD 160.033,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8498 0.04805 0.002131 0.9 VDD 159.943,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8496 0.04805 0.002359 0.9 VDD 159.763,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.85 0.04791 0.002045 0.9 VDD 158.593,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8494 0.04836 0.002276 0.9 VDD 158.773,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8505 0.04715 0.002367 0.9 VDD 159.808,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8516 0.04627 0.002114 0.9 VDD 160.348,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8509 0.04704 0.0021 0.9 VDD 159.898,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8516 0.0463 0.002095 0.9 VDD 159.763,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8506 0.04715 0.002217 0.9 VDD 159.628,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8509 0.04738 0.001769 0.9 VDD 152.968,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8507 0.04755 0.001756 0.9 VDD 152.833,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8505 0.04783 0.00164 0.9 VDD 152.743,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8503 0.04804 0.001633 0.9 VDD 152.653,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8507 0.04755 0.001786 0.9 VDD 153.013,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8506 0.0478 0.001563 0.9 VDD 150.943,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8504 0.04783 0.001738 0.9 VDD 152.653,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8505 0.04803 0.001455 0.9 VDD 150.223,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8505 0.04803 0.001504 0.9 VDD 150.223,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8507 0.04779 0.001476 0.9 VDD 150.493,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8499 0.04839 0.00173 0.9 VDD 152.653,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8511 0.0471 0.001793 0.9 VDD 153.238,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8506 0.04715 0.002249 0.9 VDD 160.078,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8506 0.04715 0.002273 0.9 VDD 160.438,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8504 0.04715 0.002458 0.9 VDD 160.933,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8515 0.04622 0.00225 0.9 VDD 156.748,124.368 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8502 0.04743 0.002342 0.9 VDD 158.998,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8497 0.04791 0.002361 0.9 VDD 158.998,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8496 0.04792 0.00251 0.9 VDD 160.618,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8499 0.0476 0.002507 0.9 VDD 160.888,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8496 0.04792 0.002444 0.9 VDD 159.898,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8501 0.04759 0.002351 0.9 VDD 159.088,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8499 0.04805 0.002066 0.9 VDD 158.908,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8497 0.04805 0.002233 0.9 VDD 158.278,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8498 0.0479 0.002282 0.9 VDD 158.188,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8494 0.04836 0.002201 0.9 VDD 157.918,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8496 0.04726 0.003119 0.9 VDD 160.213,127.248 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8498 0.04704 0.003119 0.9 VDD 160.213,126.672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8504 0.04726 0.002344 0.9 VDD 159.763,127.824 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8504 0.04725 0.002371 0.9 VDD 160.348,127.824 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8509 0.04699 0.002122 0.9 VDD 160.618,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8423 0.05266 0.005011 0.9 VDD 186.178,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8447 0.05144 0.003855 0.9 VDD 185.908,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8436 0.05141 0.005011 0.9 VDD 186.178,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8436 0.05136 0.005027 0.9 VDD 186.538,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8443 0.05182 0.003857 0.9 VDD 186.088,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8444 0.05177 0.003859 0.9 VDD 186.538,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8438 0.05126 0.004936 0.9 VDD 186.988,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8467 0.05098 0.002306 0.9 VDD 160.213,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8469 0.05081 0.002263 0.9 VDD 163.003,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8473 0.05072 0.001952 0.9 VDD 161.473,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8473 0.05062 0.002078 0.9 VDD 162.553,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8467 0.05105 0.002294 0.9 VDD 161.293,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.847 0.05074 0.00228 0.9 VDD 162.193,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8465 0.05119 0.002306 0.9 VDD 160.213,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8469 0.05119 0.001953 0.9 VDD 160.213,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.847 0.05085 0.002154 0.9 VDD 160.033,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8467 0.05096 0.00237 0.9 VDD 160.393,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8443 0.05185 0.003853 0.9 VDD 185.818,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8448 0.05129 0.003858 0.9 VDD 187.078,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8447 0.05135 0.003973 0.9 VDD 186.808,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8448 0.05132 0.00389 0.9 VDD 185.863,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8447 0.05134 0.003942 0.9 VDD 186.448,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8456 0.05131 0.003085 0.9 VDD 185.638,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8477 0.05085 0.001468 0.9 VDD 151.753,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8474 0.05131 0.001331 0.9 VDD 152.653,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8479 0.05087 0.001226 0.9 VDD 152.023,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8477 0.05092 0.001417 0.9 VDD 152.563,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8475 0.05111 0.001351 0.9 VDD 151.213,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8481 0.05072 0.001214 0.9 VDD 150.583,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8482 0.05078 0.0009936 0.9 VDD 150.853,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8482 0.05097 0.0008579 0.9 VDD 150.313,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8477 0.05113 0.001195 0.9 VDD 151.663,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8483 0.05076 0.0009806 0.9 VDD 150.583,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.846 0.05099 0.003014 0.9 VDD 180.418,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8457 0.05128 0.002999 0.9 VDD 185.098,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8466 0.05034 0.003056 0.9 VDD 185.458,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8465 0.05035 0.003131 0.9 VDD 185.953,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8466 0.0511 0.002308 0.9 VDD 159.268,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8468 0.0509 0.002277 0.9 VDD 162.328,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8469 0.0511 0.001953 0.9 VDD 160.888,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8472 0.0509 0.001947 0.9 VDD 162.328,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8468 0.0509 0.002299 0.9 VDD 160.888,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8469 0.05082 0.002291 0.9 VDD 161.518,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8464 0.05128 0.002308 0.9 VDD 159.538,145.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8468 0.0513 0.001951 0.9 VDD 159.358,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8471 0.05093 0.00195 0.9 VDD 159.178,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8466 0.05105 0.002308 0.9 VDD 159.628,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8449 0.05129 0.003829 0.9 VDD 185.188,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8452 0.05138 0.00342 0.9 VDD 187.933,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8443 0.05162 0.004061 0.9 VDD 187.843,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8446 0.05136 0.004023 0.9 VDD 187.393,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8446 0.05138 0.004061 0.9 VDD 187.888,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8445 0.05163 0.003855 0.9 VDD 187.798,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8447 0.05141 0.003918 0.9 VDD 188.068,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U3
0.8454 0.05003 0.004602 0.9 VDD 189.328,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U4
0.845 0.05126 0.003779 0.9 VDD 184.648,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U5
0.8467 0.05033 0.002957 0.9 VDD 184.828,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U6
0.8479 0.05035 0.001751 0.9 VDD 186.268,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/U7
0.8524 0.04466 0.00292 0.9 VDD 184.558,120.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/FE_DBTC23_ID_int_3
0.848 0.04896 0.002997 0.9 VDD 199.858,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00340
0.8474 0.04961 0.002983 0.9 VDD 204.403,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00242
0.8464 0.0505 0.003088 0.9 VDD 201.163,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00243
0.8459 0.05 0.004128 0.9 VDD 209.173,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00240
0.8461 0.04977 0.004134 0.9 VDD 211.693,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00241
0.8478 0.049 0.003234 0.9 VDD 201.748,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.848 0.04899 0.002971 0.9 VDD 204.178,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8479 0.04899 0.003072 0.9 VDD 200.398,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.8449 0.05102 0.004123 0.9 VDD 205.303,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8462 0.04964 0.004117 0.9 VDD 212.953,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8471 0.04929 0.003581 0.9 VDD 198.373,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8452 0.05 0.004804 0.9 VDD 204.853,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8474 0.04956 0.003073 0.9 VDD 200.173,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8477 0.04891 0.003354 0.9 VDD 198.373,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8462 0.05 0.003823 0.9 VDD 201.523,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8445 0.05053 0.00493 0.9 VDD 206.653,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8449 0.05004 0.005042 0.9 VDD 206.653,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8472 0.04941 0.003381 0.9 VDD 200.443,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8469 0.04961 0.003475 0.9 VDD 202.693,142.800 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8474 0.04958 0.003017 0.9 VDD 205.483,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8458 0.05077 0.003394 0.9 VDD 202.243,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8458 0.05009 0.004092 0.9 VDD 207.823,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8475 0.04916 0.003368 0.9 VDD 208.093,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8473 0.04903 0.003709 0.9 VDD 205.933,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8462 0.05011 0.003709 0.9 VDD 205.933,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.848 0.04842 0.003568 0.9 VDD 196.843,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.8481 0.04835 0.003497 0.9 VDD 196.753,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8477 0.04823 0.004036 0.9 VDD 195.853,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8478 0.04861 0.003637 0.9 VDD 197.743,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8472 0.04922 0.003543 0.9 VDD 198.103,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.848 0.0481 0.003913 0.9 VDD 207.103,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8482 0.04811 0.003671 0.9 VDD 206.833,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8469 0.04897 0.00417 0.9 VDD 206.113,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8444 0.05053 0.005042 0.9 VDD 206.653,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8462 0.04897 0.004819 0.9 VDD 205.753,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8478 0.04901 0.003157 0.9 VDD 200.803,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.8472 0.04958 0.003244 0.9 VDD 201.883,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8468 0.0498 0.003437 0.9 VDD 201.883,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8473 0.04963 0.003026 0.9 VDD 200.803,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8472 0.04959 0.003227 0.9 VDD 200.803,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.849 0.04794 0.003046 0.9 VDD 198.373,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8485 0.04794 0.003602 0.9 VDD 198.373,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8482 0.04816 0.003595 0.9 VDD 198.283,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8477 0.04903 0.003296 0.9 VDD 198.553,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8474 0.04903 0.003525 0.9 VDD 198.553,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8485 0.048 0.003448 0.9 VDD 203.053,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.8498 0.04676 0.003428 0.9 VDD 202.873,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.8476 0.04859 0.003758 0.9 VDD 203.053,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8455 0.05024 0.004233 0.9 VDD 202.873,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8469 0.04886 0.004253 0.9 VDD 203.053,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8469 0.04879 0.004285 0.9 VDD 208.813,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8472 0.04852 0.004286 0.9 VDD 208.723,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8462 0.04879 0.004968 0.9 VDD 208.813,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8463 0.04988 0.003857 0.9 VDD 208.723,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8449 0.0501 0.004952 0.9 VDD 209.263,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8475 0.04869 0.003774 0.9 VDD 204.853,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8481 0.0481 0.003754 0.9 VDD 204.673,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.8472 0.04869 0.004082 0.9 VDD 205.213,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8447 0.05048 0.004783 0.9 VDD 204.763,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8449 0.05049 0.004662 0.9 VDD 204.853,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8486 0.04834 0.003101 0.9 VDD 200.803,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8492 0.04775 0.003091 0.9 VDD 200.803,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.848 0.04865 0.003299 0.9 VDD 200.803,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8467 0.04979 0.003523 0.9 VDD 200.803,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8478 0.04865 0.003543 0.9 VDD 200.803,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8473 0.04898 0.003745 0.9 VDD 207.823,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8476 0.04955 0.002849 0.9 VDD 202.108,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.8469 0.04954 0.003533 0.9 VDD 202.558,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.8476 0.04958 0.002866 0.9 VDD 202.378,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.8482 0.04894 0.00289 0.9 VDD 202.783,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8468 0.0499 0.003324 0.9 VDD 202.963,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U11
0.848 0.04898 0.002966 0.9 VDD 207.643,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8478 0.04879 0.003364 0.9 VDD 207.463,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.8467 0.04919 0.004081 0.9 VDD 207.688,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.8474 0.04926 0.003358 0.9 VDD 206.788,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8478 0.04881 0.003361 0.9 VDD 207.103,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.8467 0.04926 0.004014 0.9 VDD 206.878,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8482 0.04891 0.002843 0.9 VDD 202.018,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.8474 0.04901 0.003572 0.9 VDD 204.853,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.8478 0.0489 0.003332 0.9 VDD 205.258,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8478 0.04887 0.003346 0.9 VDD 205.978,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.8473 0.04937 0.003333 0.9 VDD 205.303,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.8475 0.04898 0.003473 0.9 VDD 204.088,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.8475 0.049 0.003526 0.9 VDD 204.493,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.8462 0.05003 0.003799 0.9 VDD 204.673,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.8464 0.05003 0.003543 0.9 VDD 204.628,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.8479 0.04891 0.003182 0.9 VDD 201.928,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8481 0.04896 0.002928 0.9 VDD 203.413,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8476 0.04897 0.003426 0.9 VDD 203.728,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8475 0.04891 0.003561 0.9 VDD 205.033,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.8463 0.04999 0.003739 0.9 VDD 204.178,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8478 0.04883 0.003358 0.9 VDD 206.788,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.8478 0.04885 0.003352 0.9 VDD 206.383,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.8459 0.05011 0.003964 0.9 VDD 206.293,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.8473 0.04943 0.003311 0.9 VDD 204.358,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8473 0.04935 0.00334 0.9 VDD 205.663,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8467 0.0493 0.003964 0.9 VDD 206.293,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.8478 0.04888 0.003339 0.9 VDD 205.618,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.8473 0.04932 0.003347 0.9 VDD 206.068,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.8467 0.04933 0.003926 0.9 VDD 205.843,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.846 0.05011 0.00393 0.9 VDD 205.888,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8466 0.04995 0.003414 0.9 VDD 203.638,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.8476 0.04893 0.003498 0.9 VDD 204.358,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.8461 0.05006 0.003846 0.9 VDD 205.078,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.8468 0.04937 0.003866 0.9 VDD 205.258,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.8473 0.0494 0.003322 0.9 VDD 204.808,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.8468 0.04948 0.003673 0.9 VDD 203.638,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.8468 0.04941 0.003799 0.9 VDD 204.673,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8468 0.04945 0.003723 0.9 VDD 204.043,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8464 0.04992 0.003629 0.9 VDD 203.278,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.8477 0.04896 0.003373 0.9 VDD 203.323,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8478 0.04894 0.003294 0.9 VDD 202.738,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.847 0.04981 0.003195 0.9 VDD 202.018,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.8476 0.04894 0.003481 0.9 VDD 204.178,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.8472 0.0495 0.003284 0.9 VDD 203.323,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.8476 0.04896 0.003414 0.9 VDD 203.503,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8476 0.04895 0.00345 0.9 VDD 203.863,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.8467 0.04987 0.00345 0.9 VDD 203.863,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8475 0.04889 0.003596 0.9 VDD 205.438,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.8475 0.04885 0.003673 0.9 VDD 206.338,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.8464 0.05 0.003565 0.9 VDD 205.078,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.8475 0.04887 0.003635 0.9 VDD 205.888,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.8475 0.04883 0.003707 0.9 VDD 206.743,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8475 0.04881 0.003735 0.9 VDD 207.103,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8447 0.05031 0.004955 0.9 VDD 208.003,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8447 0.05039 0.004946 0.9 VDD 207.508,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8476 0.04892 0.003528 0.9 VDD 204.673,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8477 0.04877 0.003557 0.9 VDD 202.063,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8473 0.04888 0.003826 0.9 VDD 203.503,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.8477 0.04897 0.003355 0.9 VDD 202.918,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.8458 0.05016 0.004076 0.9 VDD 202.423,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.8472 0.04869 0.004155 0.9 VDD 196.393,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8474 0.04878 0.00377 0.9 VDD 207.553,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.8463 0.05 0.003739 0.9 VDD 207.148,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.8476 0.04936 0.003053 0.9 VDD 200.263,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8469 0.04976 0.003369 0.9 VDD 203.053,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8478 0.049 0.003245 0.9 VDD 201.928,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.8479 0.04901 0.003121 0.9 VDD 200.803,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.8473 0.04922 0.003437 0.9 VDD 198.733,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.8447 0.05032 0.005011 0.9 VDD 207.913,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8463 0.05004 0.003703 0.9 VDD 206.698,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8468 0.04973 0.003464 0.9 VDD 200.623,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8455 0.05025 0.004228 0.9 VDD 202.963,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8473 0.0495 0.003159 0.9 VDD 201.118,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8481 0.04843 0.003465 0.9 VDD 201.613,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8472 0.04909 0.003659 0.9 VDD 198.103,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8475 0.0486 0.003913 0.9 VDD 207.103,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8475 0.04863 0.003877 0.9 VDD 206.518,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8483 0.04837 0.003354 0.9 VDD 201.073,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8486 0.04796 0.003425 0.9 VDD 202.693,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8477 0.04898 0.003308 0.9 VDD 202.468,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.848 0.04857 0.003455 0.9 VDD 202.873,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8479 0.0482 0.00393 0.9 VDD 196.663,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8469 0.04889 0.004227 0.9 VDD 207.373,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8472 0.04862 0.004197 0.9 VDD 206.698,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.8482 0.04847 0.003302 0.9 VDD 201.973,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8478 0.04861 0.003545 0.9 VDD 203.413,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8478 0.04899 0.003258 0.9 VDD 202.378,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8481 0.04852 0.003379 0.9 VDD 202.423,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8483 0.0482 0.003503 0.9 VDD 196.663,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8525 0.04322 0.004237 0.9 VDD 180.778,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.8515 0.04392 0.004546 0.9 VDD 156.208,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8562 0.03961 0.004218 0.9 VDD 171.508,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.851 0.04375 0.005291 0.9 VDD 155.128,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.863 0.03241 0.004559 0.9 VDD 171.688,78.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.8544 0.04239 0.003157 0.9 VDD 149.008,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8643 0.03186 0.003798 0.9 VDD 174.838,74.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.8543 0.0416 0.004108 0.9 VDD 144.598,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.8633 0.03214 0.004598 0.9 VDD 170.698,78.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.8532 0.04291 0.00387 0.9 VDD 143.698,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8525 0.0422 0.005337 0.9 VDD 164.128,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8539 0.04246 0.003673 0.9 VDD 145.498,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8507 0.04323 0.006054 0.9 VDD 162.958,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8557 0.04063 0.00366 0.9 VDD 147.028,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.8633 0.032 0.004729 0.9 VDD 171.778,76.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8548 0.04124 0.003921 0.9 VDD 142.168,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.8617 0.03303 0.005221 0.9 VDD 171.148,80.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8551 0.04176 0.003164 0.9 VDD 149.098,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.8603 0.03571 0.003995 0.9 VDD 179.428,88.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8543 0.04117 0.004489 0.9 VDD 142.438,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8631 0.03218 0.004701 0.9 VDD 170.158,77.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.8555 0.04075 0.003737 0.9 VDD 144.148,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8609 0.03396 0.005178 0.9 VDD 165.388,80.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.853 0.04234 0.00467 0.9 VDD 144.598,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.8534 0.04081 0.005791 0.9 VDD 165.568,101.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8534 0.04338 0.003202 0.9 VDD 145.408,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.8568 0.04002 0.003189 0.9 VDD 175.378,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8535 0.04246 0.003999 0.9 VDD 144.238,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8549 0.04163 0.003497 0.9 VDD 176.098,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8533 0.04288 0.003841 0.9 VDD 143.788,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.8531 0.04128 0.00565 0.9 VDD 163.768,100.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8539 0.04293 0.003172 0.9 VDD 145.858,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8566 0.04 0.0034 0.9 VDD 176.098,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.8552 0.04066 0.004125 0.9 VDD 144.508,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.8633 0.03176 0.004936 0.9 VDD 170.788,76.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.8534 0.04197 0.004627 0.9 VDD 144.778,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8636 0.03178 0.004643 0.9 VDD 171.238,77.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.854 0.04152 0.004443 0.9 VDD 142.708,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.8635 0.03143 0.005029 0.9 VDD 170.338,75.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8538 0.04271 0.003533 0.9 VDD 145.858,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8548 0.04026 0.004914 0.9 VDD 167.278,100.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.8502 0.04486 0.004945 0.9 VDD 157.558,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8531 0.04206 0.004859 0.9 VDD 165.118,102.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.8533 0.04337 0.003315 0.9 VDD 143.608,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.8567 0.04002 0.003324 0.9 VDD 175.468,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8527 0.04339 0.003896 0.9 VDD 143.518,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8511 0.04291 0.005975 0.9 VDD 164.038,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.8549 0.041 0.004077 0.9 VDD 144.778,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.8603 0.03572 0.004024 0.9 VDD 178.438,88.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8547 0.04154 0.003763 0.9 VDD 144.778,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8546 0.03899 0.006413 0.9 VDD 165.118,93.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8528 0.04333 0.003852 0.9 VDD 143.698,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8509 0.04347 0.00563 0.9 VDD 161.968,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8543 0.04267 0.003014 0.9 VDD 149.818,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8642 0.03178 0.003969 0.9 VDD 174.748,73.680 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8551 0.04176 0.003142 0.9 VDD 149.098,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.862 0.03328 0.004741 0.9 VDD 171.778,80.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.8539 0.04197 0.004085 0.9 VDD 144.778,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.853 0.04101 0.005955 0.9 VDD 164.938,101.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.851 0.04401 0.004943 0.9 VDD 157.288,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8631 0.03217 0.004756 0.9 VDD 169.078,77.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.8537 0.04249 0.003802 0.9 VDD 144.328,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8537 0.04092 0.005393 0.9 VDD 165.208,100.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8498 0.04496 0.00526 0.9 VDD 155.038,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8588 0.03685 0.004385 0.9 VDD 175.378,87.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8449 0.05007 0.005005 0.9 VDD 192.973,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg
0.8441 0.05128 0.004581 0.9 VDD 189.103,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U4
0.8466 0.04882 0.004541 0.9 VDD 189.913,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U6
0.8468 0.04873 0.004492 0.9 VDD 190.858,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U7
0.8437 0.05161 0.004654 0.9 VDD 187.573,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U8
0.845 0.05057 0.004463 0.9 VDD 191.398,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U9
0.8469 0.04867 0.004458 0.9 VDD 191.488,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U10
0.8448 0.05007 0.005102 0.9 VDD 191.758,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U12
0.8451 0.04989 0.005038 0.9 VDD 192.568,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U13
0.8453 0.05007 0.004612 0.9 VDD 191.758,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U14
0.8441 0.05075 0.005174 0.9 VDD 190.813,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U15
0.8446 0.05092 0.004523 0.9 VDD 190.273,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/U16
0.8478 0.05007 0.002177 0.9 VDD 194.458,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U2
0.8478 0.05022 0.001979 0.9 VDD 193.963,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U3
0.8468 0.0501 0.003118 0.9 VDD 194.053,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U5
0.848 0.0501 0.001933 0.9 VDD 192.298,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U7
0.8479 0.05008 0.001974 0.9 VDD 193.738,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U8
0.8478 0.05024 0.001942 0.9 VDD 192.613,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BW_DECODER/U9
0.8633 0.03218 0.004549 0.9 VDD 133.708,76.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U2
0.8633 0.03216 0.004507 0.9 VDD 133.303,76.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U3
0.8626 0.03284 0.004517 0.9 VDD 133.393,75.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U5
0.8632 0.03219 0.004591 0.9 VDD 134.158,76.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U7
0.8626 0.03282 0.004624 0.9 VDD 134.518,75.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U8
0.8626 0.03283 0.004587 0.9 VDD 134.113,75.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/BR_DECODER/U9
0.8514 0.04627 0.002351 0.9 VDD 146.488,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8506 0.04704 0.002349 0.9 VDD 145.768,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8497 0.04716 0.003091 0.9 VDD 143.428,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8493 0.04764 0.003014 0.9 VDD 143.698,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.85 0.0478 0.0022 0.9 VDD 144.373,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8506 0.04728 0.002107 0.9 VDD 147.073,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8494 0.04818 0.002372 0.9 VDD 143.023,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8506 0.04726 0.002189 0.9 VDD 146.533,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8496 0.04804 0.00235 0.9 VDD 143.203,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8506 0.04745 0.001935 0.9 VDD 146.353,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8488 0.04813 0.003044 0.9 VDD 142.753,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.85 0.04747 0.002483 0.9 VDD 145.363,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8496 0.0478 0.002636 0.9 VDD 144.373,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.851 0.047 0.002046 0.9 VDD 147.208,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8513 0.04596 0.002723 0.9 VDD 144.958,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.852 0.04595 0.002083 0.9 VDD 147.568,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8525 0.04595 0.001573 0.9 VDD 147.523,124.944 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8511 0.04703 0.001824 0.9 VDD 148.468,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8508 0.0473 0.001854 0.9 VDD 148.108,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8504 0.0477 0.00191 0.9 VDD 146.533,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8506 0.04775 0.00161 0.9 VDD 148.693,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8497 0.04805 0.002225 0.9 VDD 143.833,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8506 0.04774 0.001667 0.9 VDD 148.063,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8482 0.04881 0.002975 0.9 VDD 143.473,134.736 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8507 0.04749 0.001785 0.9 VDD 148.513,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8483 0.04875 0.002913 0.9 VDD 143.743,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8498 0.04821 0.002026 0.9 VDD 145.363,134.160 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8501 0.04784 0.002062 0.9 VDD 145.093,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8512 0.04703 0.001756 0.9 VDD 148.558,130.128 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8508 0.04694 0.0023 0.9 VDD 148.378,128.400 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8513 0.04704 0.001661 0.9 VDD 149.098,129.552 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.851 0.04733 0.001628 0.9 VDD 149.143,130.704 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8526 0.04574 0.00163 0.9 VDD 148.558,123.792 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.85 0.04787 0.002122 0.9 VDD 144.958,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8511 0.04733 0.001612 0.9 VDD 149.278,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8497 0.04806 0.002275 0.9 VDD 143.788,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8509 0.04731 0.001775 0.9 VDD 148.558,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8498 0.04797 0.002206 0.9 VDD 144.328,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8508 0.04753 0.001623 0.9 VDD 151.528,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8494 0.04785 0.002746 0.9 VDD 144.148,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8496 0.04775 0.002669 0.9 VDD 144.508,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8497 0.0477 0.002591 0.9 VDD 144.868,131.856 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8512 0.04682 0.001966 0.9 VDD 147.343,127.248 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8515 0.04672 0.001778 0.9 VDD 148.783,126.096 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8516 0.04649 0.001908 0.9 VDD 147.613,126.672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8521 0.04608 0.001835 0.9 VDD 148.558,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8512 0.04656 0.002236 0.9 VDD 145.048,126.672 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8433 0.05369 0.003027 0.9 VDD 164.758,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8465 0.05164 0.001885 0.9 VDD 166.828,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8459 0.05231 0.001755 0.9 VDD 166.828,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8457 0.05252 0.001785 0.9 VDD 165.568,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8449 0.05226 0.002794 0.9 VDD 167.098,165.840 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8446 0.05243 0.002955 0.9 VDD 166.108,165.840 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8465 0.05176 0.001767 0.9 VDD 166.378,164.688 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8463 0.05201 0.001657 0.9 VDD 152.023,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8455 0.0517 0.002766 0.9 VDD 142.933,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.846 0.05146 0.002492 0.9 VDD 143.743,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8482 0.05102 0.0007731 0.9 VDD 148.873,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8472 0.05179 0.00103 0.9 VDD 153.013,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8468 0.05121 0.001955 0.9 VDD 144.553,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8462 0.05166 0.002116 0.9 VDD 144.103,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.846 0.05181 0.002193 0.9 VDD 143.653,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8459 0.05191 0.002202 0.9 VDD 143.743,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8449 0.05175 0.003364 0.9 VDD 165.568,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.846 0.05172 0.002276 0.9 VDD 166.648,162.960 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8467 0.0515 0.001839 0.9 VDD 168.178,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8456 0.0515 0.002886 0.9 VDD 168.133,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8435 0.05282 0.003678 0.9 VDD 167.008,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/FE_RC_10_0
0.8444 0.05258 0.002979 0.9 VDD 167.638,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8443 0.0526 0.003087 0.9 VDD 162.958,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8485 0.05073 0.0008162 0.9 VDD 152.563,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8463 0.05099 0.002736 0.9 VDD 144.013,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8459 0.05138 0.002736 0.9 VDD 144.013,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8486 0.05068 0.0007591 0.9 VDD 148.873,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8473 0.05125 0.001483 0.9 VDD 152.833,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8468 0.05069 0.002495 0.9 VDD 144.823,146.832 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8466 0.05098 0.00244 0.9 VDD 144.913,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8453 0.05198 0.002705 0.9 VDD 143.113,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8461 0.05165 0.00221 0.9 VDD 143.833,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8431 0.05305 0.00382 0.9 VDD 166.378,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8443 0.05231 0.003362 0.9 VDD 168.358,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8443 0.05233 0.003394 0.9 VDD 168.223,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8465 0.05205 0.001455 0.9 VDD 152.608,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8456 0.05196 0.0024 0.9 VDD 143.158,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8469 0.05112 0.001994 0.9 VDD 144.598,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8484 0.05076 0.0008601 0.9 VDD 148.558,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8479 0.05108 0.0009676 0.9 VDD 152.428,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8464 0.05128 0.002292 0.9 VDD 144.328,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8465 0.05154 0.001991 0.9 VDD 144.418,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8458 0.05192 0.002297 0.9 VDD 143.338,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8463 0.05166 0.002017 0.9 VDD 144.508,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8461 0.05132 0.002569 0.9 VDD 169.798,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8453 0.0524 0.002295 0.9 VDD 167.683,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8437 0.05241 0.003913 0.9 VDD 167.593,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8456 0.05249 0.001877 0.9 VDD 167.053,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.844 0.05221 0.003785 0.9 VDD 168.088,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8467 0.05166 0.001651 0.9 VDD 167.458,163.536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8455 0.05266 0.001799 0.9 VDD 164.578,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U3
0.8456 0.0519 0.00248 0.9 VDD 163.678,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U4
0.8457 0.05173 0.002552 0.9 VDD 169.888,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U5
0.8451 0.05183 0.003063 0.9 VDD 169.618,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U6
0.8453 0.05171 0.00302 0.9 VDD 169.798,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/U7
0.8508 0.04498 0.004265 0.9 VDD 167.818,119.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/FE_DBTC22_ID_int_3
0.8464 0.0517 0.001926 0.9 VDD 169.978,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00339
0.846 0.05212 0.001899 0.9 VDD 163.273,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00238
0.846 0.05202 0.001954 0.9 VDD 165.703,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00239
0.8454 0.05236 0.002252 0.9 VDD 167.323,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00236
0.8461 0.05165 0.002215 0.9 VDD 168.493,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00237
0.8467 0.05176 0.001551 0.9 VDD 171.958,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.846 0.0522 0.00184 0.9 VDD 166.918,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8466 0.0516 0.001833 0.9 VDD 170.518,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.8455 0.05216 0.002298 0.9 VDD 166.063,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8459 0.05195 0.002144 0.9 VDD 169.933,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8458 0.05166 0.002541 0.9 VDD 170.563,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.845 0.05204 0.002974 0.9 VDD 167.323,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8466 0.05167 0.001738 0.9 VDD 171.283,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8468 0.05158 0.001594 0.9 VDD 171.463,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8461 0.05166 0.002219 0.9 VDD 170.023,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8452 0.05216 0.002603 0.9 VDD 166.963,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8465 0.05152 0.002007 0.9 VDD 172.363,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8473 0.0517 0.001019 0.9 VDD 172.363,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8445 0.05244 0.003087 0.9 VDD 165.253,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8452 0.05268 0.002154 0.9 VDD 163.993,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8442 0.05265 0.003115 0.9 VDD 164.713,165.840 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8455 0.05182 0.002701 0.9 VDD 168.403,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8454 0.05251 0.002126 0.9 VDD 166.153,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8451 0.05268 0.002255 0.9 VDD 163.543,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.846 0.05211 0.001931 0.9 VDD 163.903,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8462 0.05194 0.001841 0.9 VDD 169.033,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.8455 0.05186 0.002635 0.9 VDD 169.663,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8459 0.05191 0.002171 0.9 VDD 172.183,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8459 0.0518 0.002334 0.9 VDD 171.553,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8467 0.05162 0.001705 0.9 VDD 171.463,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8451 0.05226 0.002624 0.9 VDD 164.983,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8448 0.05225 0.002966 0.9 VDD 165.253,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8452 0.05216 0.002669 0.9 VDD 166.693,179.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8453 0.05216 0.002548 0.9 VDD 166.693,179.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.845 0.05203 0.002944 0.9 VDD 167.593,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8464 0.05155 0.002001 0.9 VDD 170.923,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.8462 0.05191 0.001853 0.9 VDD 170.113,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8464 0.05203 0.001593 0.9 VDD 172.273,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8463 0.05198 0.001772 0.9 VDD 172.093,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8466 0.05175 0.0017 0.9 VDD 171.553,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8464 0.0517 0.001929 0.9 VDD 169.933,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8465 0.05187 0.001584 0.9 VDD 171.823,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8462 0.05253 0.001283 0.9 VDD 173.713,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8461 0.05258 0.001327 0.9 VDD 173.893,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8462 0.05252 0.001239 0.9 VDD 173.893,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8466 0.05143 0.001925 0.9 VDD 171.283,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.8457 0.05172 0.002591 0.9 VDD 169.753,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.8464 0.05221 0.001436 0.9 VDD 173.893,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8462 0.05165 0.002127 0.9 VDD 171.913,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8466 0.05221 0.001179 0.9 VDD 173.893,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8454 0.05223 0.002339 0.9 VDD 164.263,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8462 0.05234 0.001464 0.9 VDD 164.173,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8452 0.05213 0.002687 0.9 VDD 166.423,178.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8448 0.05216 0.002986 0.9 VDD 165.703,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8451 0.0523 0.002635 0.9 VDD 165.343,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8461 0.05158 0.002319 0.9 VDD 169.573,178.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8468 0.05112 0.002101 0.9 VDD 170.833,179.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.8468 0.05166 0.001536 0.9 VDD 173.353,178.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.847 0.05114 0.00186 0.9 VDD 172.183,180.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8469 0.0511 0.001982 0.9 VDD 171.463,179.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8471 0.05162 0.001234 0.9 VDD 170.113,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8468 0.05177 0.00146 0.9 VDD 172.003,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.8472 0.05213 0.0007074 0.9 VDD 173.893,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8469 0.05208 0.0009753 0.9 VDD 173.623,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8469 0.0519 0.001179 0.9 VDD 173.893,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8452 0.05208 0.0027 0.9 VDD 167.323,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8457 0.05249 0.001823 0.9 VDD 164.218,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U4
0.846 0.05188 0.002141 0.9 VDD 165.118,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.8456 0.05189 0.00251 0.9 VDD 164.128,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.8464 0.05173 0.001924 0.9 VDD 164.443,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U7
0.8463 0.05188 0.001861 0.9 VDD 167.548,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8461 0.05193 0.001957 0.9 VDD 166.828,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.8463 0.05186 0.001852 0.9 VDD 167.863,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U10
0.8452 0.05259 0.002258 0.9 VDD 165.118,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8451 0.05263 0.002257 0.9 VDD 164.623,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.8458 0.0524 0.001834 0.9 VDD 165.568,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U14
0.8455 0.05187 0.002606 0.9 VDD 165.703,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8464 0.05172 0.001912 0.9 VDD 165.253,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.8464 0.05172 0.001918 0.9 VDD 164.848,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8461 0.05211 0.001837 0.9 VDD 165.973,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8455 0.05184 0.0027 0.9 VDD 167.323,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.8464 0.05168 0.001869 0.9 VDD 167.233,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.8461 0.05168 0.002253 0.9 VDD 167.278,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U25
0.8453 0.05215 0.002504 0.9 VDD 164.038,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.8453 0.05214 0.002541 0.9 VDD 164.623,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.846 0.05188 0.002145 0.9 VDD 164.848,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.846 0.05191 0.002134 0.9 VDD 167.413,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8452 0.05255 0.002258 0.9 VDD 165.658,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8459 0.05193 0.002173 0.9 VDD 167.098,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8461 0.05193 0.001956 0.9 VDD 167.143,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.846 0.05203 0.001947 0.9 VDD 165.343,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8464 0.0517 0.001886 0.9 VDD 166.558,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.8464 0.0517 0.001893 0.9 VDD 166.243,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.8461 0.05198 0.001956 0.9 VDD 165.973,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.8462 0.05192 0.001877 0.9 VDD 166.918,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8461 0.05191 0.001956 0.9 VDD 167.188,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8461 0.05196 0.001957 0.9 VDD 166.423,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.8461 0.05201 0.001906 0.9 VDD 165.568,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.846 0.05187 0.002136 0.9 VDD 165.478,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.8461 0.05197 0.001958 0.9 VDD 166.558,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U43
0.8461 0.05167 0.002236 0.9 VDD 167.863,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8461 0.05196 0.001958 0.9 VDD 166.738,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.846 0.05204 0.001942 0.9 VDD 165.118,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U47
0.846 0.05205 0.001938 0.9 VDD 164.938,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.846 0.05199 0.001956 0.9 VDD 166.108,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.8461 0.05199 0.001901 0.9 VDD 165.838,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.8464 0.05171 0.001904 0.9 VDD 165.703,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.846 0.05171 0.002257 0.9 VDD 165.703,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8453 0.05212 0.002609 0.9 VDD 165.748,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8453 0.05213 0.002568 0.9 VDD 165.073,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.846 0.05213 0.001832 0.9 VDD 165.298,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8453 0.05247 0.002256 0.9 VDD 166.468,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.8457 0.05247 0.001827 0.9 VDD 164.668,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U58
0.8465 0.05165 0.001833 0.9 VDD 168.493,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U60
0.8465 0.05166 0.001846 0.9 VDD 168.088,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.8461 0.05166 0.002224 0.9 VDD 168.223,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8464 0.05177 0.001815 0.9 VDD 169.033,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U64
0.8464 0.0518 0.001827 0.9 VDD 168.673,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8463 0.05183 0.00184 0.9 VDD 168.268,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.8462 0.05187 0.001953 0.9 VDD 167.638,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.8462 0.05184 0.001949 0.9 VDD 168.088,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.8462 0.05189 0.001953 0.9 VDD 167.638,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.8458 0.05198 0.002266 0.9 VDD 166.333,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8458 0.05196 0.002223 0.9 VDD 166.693,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8466 0.05206 0.001345 0.9 VDD 167.503,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8467 0.05196 0.001325 0.9 VDD 167.998,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8461 0.05187 0.002065 0.9 VDD 167.953,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8472 0.05226 0.0005545 0.9 VDD 174.883,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8467 0.05172 0.001566 0.9 VDD 172.543,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.8464 0.052 0.001571 0.9 VDD 172.228,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.8472 0.05179 0.001019 0.9 VDD 172.363,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.8464 0.05204 0.001516 0.9 VDD 172.723,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8465 0.05216 0.001366 0.9 VDD 166.963,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.8466 0.05201 0.001357 0.9 VDD 167.188,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.847 0.05219 0.0008173 0.9 VDD 174.073,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8474 0.05141 0.001166 0.9 VDD 170.833,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8465 0.05172 0.001819 0.9 VDD 169.798,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.8468 0.05153 0.001705 0.9 VDD 171.193,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.8458 0.05228 0.00189 0.9 VDD 173.083,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.8465 0.05215 0.001396 0.9 VDD 166.153,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8468 0.05187 0.001313 0.9 VDD 168.268,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8469 0.05217 0.000973 0.9 VDD 173.983,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8466 0.05188 0.001515 0.9 VDD 172.723,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8464 0.05214 0.001484 0.9 VDD 172.678,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8469 0.05179 0.001353 0.9 VDD 172.363,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8464 0.05173 0.001893 0.9 VDD 172.183,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8464 0.0522 0.00144 0.9 VDD 164.893,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8463 0.05229 0.001423 0.9 VDD 165.388,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8468 0.05155 0.001692 0.9 VDD 170.743,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8459 0.05178 0.002355 0.9 VDD 168.943,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8462 0.05182 0.001945 0.9 VDD 168.538,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.8461 0.05185 0.002005 0.9 VDD 168.403,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8462 0.05195 0.001843 0.9 VDD 168.583,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8456 0.05204 0.002321 0.9 VDD 165.073,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8457 0.05202 0.002306 0.9 VDD 165.748,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.8463 0.05178 0.00194 0.9 VDD 169.033,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8462 0.05157 0.002219 0.9 VDD 170.023,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8466 0.05165 0.001759 0.9 VDD 170.248,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8463 0.05174 0.001934 0.9 VDD 169.573,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8457 0.05185 0.002441 0.9 VDD 169.213,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8529 0.04387 0.00323 0.9 VDD 143.293,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U11
0.8513 0.04506 0.003644 0.9 VDD 137.578,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U12
0.853 0.04379 0.003208 0.9 VDD 143.653,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U13
0.8519 0.04363 0.004461 0.9 VDD 139.378,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8512 0.04413 0.004656 0.9 VDD 137.128,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.8511 0.0444 0.004453 0.9 VDD 139.828,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.85 0.04514 0.004844 0.9 VDD 137.128,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.8525 0.04409 0.003396 0.9 VDD 142.258,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8514 0.04517 0.003467 0.9 VDD 137.038,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.8521 0.04439 0.003478 0.9 VDD 140.818,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.851 0.0456 0.003389 0.9 VDD 133.888,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.85 0.04413 0.005853 0.9 VDD 139.468,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8492 0.04449 0.006339 0.9 VDD 137.308,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8525 0.04223 0.005242 0.9 VDD 137.848,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8538 0.04115 0.005019 0.9 VDD 137.128,100.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8539 0.04193 0.004152 0.9 VDD 139.198,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.8531 0.04193 0.005019 0.9 VDD 137.128,100.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8526 0.04306 0.004325 0.9 VDD 139.828,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.8517 0.04374 0.00456 0.9 VDD 137.578,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8535 0.04223 0.004244 0.9 VDD 137.848,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.853 0.04216 0.004882 0.9 VDD 137.128,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8538 0.04149 0.004717 0.9 VDD 141.088,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8528 0.04295 0.004278 0.9 VDD 133.708,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.8517 0.04391 0.00441 0.9 VDD 138.118,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8516 0.0446 0.003792 0.9 VDD 129.028,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.852 0.04349 0.004477 0.9 VDD 138.388,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.8503 0.04472 0.005021 0.9 VDD 136.588,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8525 0.04343 0.004093 0.9 VDD 141.538,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.8514 0.04413 0.004498 0.9 VDD 137.128,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8525 0.04323 0.004294 0.9 VDD 141.178,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8511 0.04419 0.004677 0.9 VDD 136.858,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8521 0.04361 0.004287 0.9 VDD 139.468,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.851 0.04447 0.004498 0.9 VDD 137.128,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8508 0.04363 0.005526 0.9 VDD 140.908,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8493 0.04608 0.004587 0.9 VDD 132.178,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.8535 0.04218 0.004338 0.9 VDD 142.708,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.853 0.0421 0.004858 0.9 VDD 137.398,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.853 0.04265 0.004327 0.9 VDD 142.798,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8516 0.04382 0.004587 0.9 VDD 137.308,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.8516 0.04408 0.004279 0.9 VDD 140.998,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.8499 0.04521 0.004883 0.9 VDD 136.858,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8539 0.04215 0.003991 0.9 VDD 142.798,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8522 0.04245 0.005396 0.9 VDD 136.858,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.8521 0.04385 0.004069 0.9 VDD 141.808,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8503 0.04514 0.004584 0.9 VDD 137.128,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.854 0.04186 0.004155 0.9 VDD 141.358,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.8524 0.04293 0.004639 0.9 VDD 136.768,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8524 0.04406 0.003526 0.9 VDD 139.918,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8512 0.04517 0.003668 0.9 VDD 137.038,113.424 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.853 0.04364 0.003401 0.9 VDD 142.168,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.8505 0.0446 0.004883 0.9 VDD 136.858,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8534 0.04188 0.004687 0.9 VDD 141.268,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8517 0.04291 0.005396 0.9 VDD 136.858,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8497 0.04419 0.006137 0.9 VDD 138.208,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8489 0.04463 0.006439 0.9 VDD 136.858,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8511 0.04427 0.00461 0.9 VDD 138.748,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8518 0.04455 0.003664 0.9 VDD 137.128,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8531 0.04188 0.004999 0.9 VDD 139.378,103.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.8538 0.0422 0.004023 0.9 VDD 130.198,101.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.8519 0.04382 0.004245 0.9 VDD 139.918,109.968 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.8509 0.04448 0.004584 0.9 VDD 137.128,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.8532 0.04262 0.004165 0.9 VDD 141.268,105.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8522 0.04309 0.004708 0.9 VDD 136.048,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.8543 0.04166 0.004068 0.9 VDD 140.368,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8532 0.04251 0.004328 0.9 VDD 136.588,103.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8515 0.04366 0.004891 0.9 VDD 137.848,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8511 0.0439 0.004975 0.9 VDD 137.038,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8426 0.05304 0.004336 0.9 VDD 164.983,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg
0.8449 0.0524 0.002746 0.9 VDD 168.043,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U4
0.8457 0.05157 0.00273 0.9 VDD 168.223,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U6
0.8447 0.0518 0.003463 0.9 VDD 165.028,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U7
0.8451 0.05167 0.003189 0.9 VDD 166.513,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U8
0.8452 0.05286 0.001914 0.9 VDD 165.658,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U9
0.845 0.05303 0.001926 0.9 VDD 165.028,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U10
0.8467 0.0518 0.001537 0.9 VDD 172.768,163.536 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U12
0.8465 0.05195 0.001528 0.9 VDD 173.128,164.112 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U13
0.8463 0.05172 0.00193 0.9 VDD 172.408,162.960 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U14
0.8463 0.05176 0.001917 0.9 VDD 165.523,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U15
0.8463 0.05182 0.00193 0.9 VDD 164.803,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/U16
0.8444 0.0522 0.003429 0.9 VDD 189.328,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U2
0.845 0.05211 0.002893 0.9 VDD 189.733,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U3
0.8449 0.05222 0.002896 0.9 VDD 189.193,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U5
0.8465 0.05059 0.002891 0.9 VDD 190.138,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U7
0.8446 0.05203 0.003382 0.9 VDD 190.138,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U8
0.8452 0.05194 0.002888 0.9 VDD 190.543,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BW_DECODER/U9
0.8643 0.03238 0.003355 0.9 VDD 132.988,78.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U2
0.8643 0.03238 0.003333 0.9 VDD 132.583,78.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U3
0.8641 0.03214 0.003713 0.9 VDD 132.763,77.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U5
0.8642 0.0324 0.003386 0.9 VDD 133.618,78.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U7
0.8642 0.0324 0.003383 0.9 VDD 133.798,79.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U8
0.8642 0.03239 0.003371 0.9 VDD 133.303,78.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/BR_DECODER/U9
0.849 0.04872 0.002315 0.9 VDD 147.298,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.847 0.05026 0.00279 0.9 VDD 143.518,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8495 0.04905 0.001443 0.9 VDD 150.223,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8495 0.04906 0.001446 0.9 VDD 151.213,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8467 0.05011 0.003216 0.9 VDD 143.743,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8467 0.04994 0.003349 0.9 VDD 143.293,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.849 0.04902 0.001984 0.9 VDD 148.243,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8471 0.05 0.002884 0.9 VDD 143.113,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8491 0.04923 0.001688 0.9 VDD 155.308,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8491 0.04922 0.001636 0.9 VDD 153.103,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8469 0.0498 0.003293 0.9 VDD 144.373,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.849 0.04923 0.001743 0.9 VDD 154.993,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8468 0.04954 0.003618 0.9 VDD 143.383,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8476 0.04988 0.002539 0.9 VDD 144.643,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8478 0.05053 0.001714 0.9 VDD 154.453,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8492 0.04922 0.001592 0.9 VDD 153.553,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8484 0.04961 0.001967 0.9 VDD 147.253,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8485 0.04956 0.001976 0.9 VDD 146.983,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8492 0.04915 0.001654 0.9 VDD 148.333,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8485 0.05012 0.001355 0.9 VDD 150.403,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8482 0.04886 0.002905 0.9 VDD 145.543,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.849 0.04917 0.001798 0.9 VDD 158.413,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8492 0.04905 0.001714 0.9 VDD 155.353,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8491 0.04922 0.001723 0.9 VDD 156.163,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8477 0.05048 0.001856 0.9 VDD 157.423,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8494 0.04907 0.001544 0.9 VDD 152.743,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8492 0.04903 0.001723 0.9 VDD 156.163,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8489 0.04918 0.001893 0.9 VDD 158.323,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.849 0.04921 0.001833 0.9 VDD 156.883,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8477 0.05043 0.001893 0.9 VDD 158.323,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8477 0.05053 0.001787 0.9 VDD 155.893,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.849 0.0492 0.001753 0.9 VDD 156.973,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8491 0.04923 0.001704 0.9 VDD 154.273,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8498 0.04873 0.00147 0.9 VDD 150.538,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8468 0.05036 0.002874 0.9 VDD 143.158,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8497 0.04862 0.001653 0.9 VDD 148.918,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8501 0.04839 0.001551 0.9 VDD 149.503,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U43
0.8484 0.04899 0.002589 0.9 VDD 146.488,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8499 0.04862 0.001513 0.9 VDD 150.988,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8493 0.04907 0.001611 0.9 VDD 153.058,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8498 0.04873 0.001454 0.9 VDD 150.403,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8498 0.04859 0.001602 0.9 VDD 152.653,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8484 0.04887 0.002727 0.9 VDD 144.193,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8472 0.0497 0.003108 0.9 VDD 144.103,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8495 0.04872 0.001786 0.9 VDD 148.603,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8475 0.04958 0.002892 0.9 VDD 144.823,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8493 0.04921 0.001533 0.9 VDD 152.563,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8489 0.04869 0.002455 0.9 VDD 144.013,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8496 0.04872 0.001699 0.9 VDD 154.993,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8486 0.04891 0.002455 0.9 VDD 144.013,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8482 0.04937 0.002401 0.9 VDD 145.183,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8493 0.04906 0.001648 0.9 VDD 154.543,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8493 0.04906 0.001643 0.9 VDD 153.733,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8488 0.049 0.002236 0.9 VDD 146.983,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8484 0.04911 0.002483 0.9 VDD 146.173,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8491 0.04916 0.001712 0.9 VDD 148.693,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8494 0.04919 0.001396 0.9 VDD 150.763,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8492 0.04835 0.00249 0.9 VDD 145.543,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8495 0.04868 0.001822 0.9 VDD 158.323,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8496 0.04872 0.001712 0.9 VDD 154.993,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8496 0.04871 0.001739 0.9 VDD 155.983,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8495 0.04869 0.00184 0.9 VDD 157.603,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8497 0.04873 0.00162 0.9 VDD 153.193,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8495 0.04871 0.001762 0.9 VDD 155.983,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8492 0.04898 0.001795 0.9 VDD 158.323,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8492 0.04903 0.001756 0.9 VDD 156.433,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8492 0.04899 0.001816 0.9 VDD 158.143,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8493 0.04904 0.001694 0.9 VDD 155.443,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8495 0.04869 0.001789 0.9 VDD 157.333,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8493 0.04906 0.001679 0.9 VDD 154.543,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.85 0.04839 0.001562 0.9 VDD 151.888,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8499 0.04862 0.001458 0.9 VDD 150.178,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8501 0.04839 0.001507 0.9 VDD 150.898,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.85 0.04839 0.001639 0.9 VDD 151.663,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8512 0.04711 0.001648 0.9 VDD 152.158,128.976 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8496 0.04905 0.001359 0.9 VDD 149.908,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8493 0.0492 0.001473 0.9 VDD 151.618,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8463 0.05017 0.003544 0.9 VDD 143.608,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8461 0.05048 0.003442 0.9 VDD 142.978,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8493 0.04903 0.001698 0.9 VDD 148.738,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8478 0.04941 0.002824 0.9 VDD 145.048,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8491 0.04922 0.001676 0.9 VDD 153.778,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8481 0.04924 0.002702 0.9 VDD 144.328,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.849 0.04922 0.001776 0.9 VDD 155.668,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8476 0.0495 0.002853 0.9 VDD 143.518,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8479 0.04971 0.002412 0.9 VDD 145.138,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8477 0.05053 0.001759 0.9 VDD 155.308,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8492 0.04923 0.00162 0.9 VDD 154.048,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8481 0.05011 0.001755 0.9 VDD 148.108,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8486 0.04985 0.001597 0.9 VDD 148.738,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8485 0.05007 0.001397 0.9 VDD 150.088,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8492 0.04921 0.001544 0.9 VDD 152.068,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8478 0.04907 0.003129 0.9 VDD 144.868,138.192 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.849 0.04916 0.001816 0.9 VDD 159.088,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8492 0.04902 0.001741 0.9 VDD 156.658,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.849 0.04919 0.001774 0.9 VDD 157.648,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8477 0.05037 0.00192 0.9 VDD 159.088,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8493 0.04906 0.001605 0.9 VDD 153.778,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8492 0.04902 0.001774 0.9 VDD 156.928,138.768 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8489 0.04916 0.00192 0.9 VDD 159.088,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8489 0.04919 0.001862 0.9 VDD 157.558,140.496 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8468 0.05046 0.002731 0.9 VDD 157.738,141.648 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8477 0.05053 0.001815 0.9 VDD 156.478,141.072 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8492 0.04901 0.00176 0.9 VDD 157.198,139.344 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8491 0.04923 0.00166 0.9 VDD 154.768,139.920 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8493 0.04861 0.002096 0.9 VDD 147.523,137.040 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8496 0.04838 0.001978 0.9 VDD 147.523,135.888 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8494 0.0486 0.00199 0.9 VDD 147.433,136.464 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8496 0.04838 0.002033 0.9 VDD 147.478,135.312 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8489 0.0487 0.002379 0.9 VDD 146.038,137.616 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8449 0.05241 0.002665 0.9 VDD 177.808,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8449 0.05248 0.002642 0.9 VDD 179.068,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.845 0.05245 0.002566 0.9 VDD 178.528,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8448 0.05255 0.002604 0.9 VDD 178.798,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.845 0.05249 0.002469 0.9 VDD 177.898,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8449 0.05212 0.002986 0.9 VDD 165.298,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.845 0.05251 0.002525 0.9 VDD 178.258,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8468 0.05116 0.002091 0.9 VDD 144.913,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8476 0.0516 0.0007977 0.9 VDD 150.853,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8483 0.05104 0.0007061 0.9 VDD 149.773,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8472 0.05091 0.001873 0.9 VDD 145.543,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8472 0.05162 0.001168 0.9 VDD 151.123,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8475 0.05074 0.001779 0.9 VDD 145.813,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8486 0.05076 0.0006289 0.9 VDD 151.843,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8485 0.05074 0.0007812 0.9 VDD 155.533,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8466 0.05138 0.002002 0.9 VDD 146.353,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8475 0.05111 0.001347 0.9 VDD 156.253,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8482 0.05109 0.0006898 0.9 VDD 152.833,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8462 0.05143 0.002346 0.9 VDD 146.713,154.320 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8462 0.05214 0.00162 0.9 VDD 148.693,154.896 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8482 0.0511 0.0007429 0.9 VDD 153.733,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8476 0.05139 0.001003 0.9 VDD 148.603,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8473 0.05122 0.001454 0.9 VDD 146.803,152.592 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8461 0.05149 0.002416 0.9 VDD 145.003,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8471 0.0512 0.001736 0.9 VDD 145.363,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8479 0.0511 0.001007 0.9 VDD 159.223,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8473 0.0511 0.001572 0.9 VDD 159.133,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8483 0.0506 0.001073 0.9 VDD 161.023,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8478 0.05107 0.001087 0.9 VDD 161.473,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8485 0.05076 0.000743 0.9 VDD 153.733,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8483 0.05068 0.0009744 0.9 VDD 158.413,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8484 0.0506 0.0009629 0.9 VDD 161.023,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8484 0.05067 0.0009172 0.9 VDD 158.953,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8475 0.05111 0.001429 0.9 VDD 157.243,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8474 0.0511 0.001505 0.9 VDD 158.233,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8478 0.0511 0.001086 0.9 VDD 153.553,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8484 0.05072 0.0008885 0.9 VDD 156.523,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U42
0.8446 0.05245 0.002912 0.9 VDD 178.618,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U44
0.8452 0.05245 0.002397 0.9 VDD 177.448,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U45
0.8451 0.05234 0.002518 0.9 VDD 177.358,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U46
0.8449 0.05238 0.002706 0.9 VDD 177.943,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U47
0.8446 0.05243 0.002939 0.9 VDD 178.708,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.845 0.05244 0.002549 0.9 VDD 178.798,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.845 0.05212 0.002896 0.9 VDD 165.298,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8476 0.05028 0.002112 0.9 VDD 145.903,147.408 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8483 0.05108 0.0006587 0.9 VDD 151.303,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8488 0.05076 0.0004105 0.9 VDD 149.683,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8477 0.05016 0.002156 0.9 VDD 145.903,146.256 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8487 0.05071 0.0005788 0.9 VDD 150.673,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8478 0.05057 0.001647 0.9 VDD 145.813,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8488 0.05072 0.000461 0.9 VDD 151.213,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8485 0.05075 0.000744 0.9 VDD 154.993,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8479 0.05076 0.001336 0.9 VDD 147.073,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8476 0.05111 0.001282 0.9 VDD 155.533,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8487 0.05076 0.0005798 0.9 VDD 152.743,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8479 0.05075 0.001392 0.9 VDD 146.623,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8472 0.05133 0.001502 0.9 VDD 147.973,153.168 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8486 0.05075 0.000667 0.9 VDD 153.913,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8483 0.05074 0.0009168 0.9 VDD 148.333,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8483 0.05066 0.001081 0.9 VDD 147.793,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8476 0.05074 0.001647 0.9 VDD 145.813,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8476 0.05055 0.001842 0.9 VDD 146.713,147.984 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8484 0.0507 0.0009348 0.9 VDD 157.513,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8483 0.05066 0.001011 0.9 VDD 159.313,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8483 0.05063 0.001041 0.9 VDD 160.123,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8479 0.05108 0.001061 0.9 VDD 160.663,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8485 0.05075 0.0007187 0.9 VDD 154.633,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8484 0.05069 0.000885 0.9 VDD 157.783,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8484 0.0506 0.0009501 0.9 VDD 160.393,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8484 0.05068 0.0009052 0.9 VDD 158.503,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.848 0.05111 0.0009099 0.9 VDD 156.973,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8479 0.05111 0.0009628 0.9 VDD 158.143,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8477 0.0511 0.001158 0.9 VDD 154.273,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8484 0.05073 0.0008528 0.9 VDD 155.803,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.8445 0.05248 0.003047 0.9 VDD 179.068,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8444 0.05246 0.003128 0.9 VDD 179.338,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8449 0.05246 0.002659 0.9 VDD 179.383,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8471 0.05105 0.00184 0.9 VDD 145.138,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8483 0.05107 0.0006032 0.9 VDD 151.438,151.440 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8487 0.05076 0.0005158 0.9 VDD 150.088,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8468 0.05109 0.002076 0.9 VDD 144.958,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8469 0.05192 0.001142 0.9 VDD 150.988,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.848 0.05064 0.001374 0.9 VDD 146.758,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8487 0.05076 0.0004857 0.9 VDD 151.528,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8481 0.05075 0.001114 0.9 VDD 155.128,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8469 0.05159 0.001544 0.9 VDD 147.838,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8484 0.05072 0.0008373 0.9 VDD 156.388,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8487 0.05074 0.0005968 0.9 VDD 152.968,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8472 0.05106 0.001709 0.9 VDD 145.768,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8472 0.05178 0.001068 0.9 VDD 149.368,153.744 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8483 0.05075 0.0009882 0.9 VDD 153.958,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8478 0.051 0.001195 0.9 VDD 147.838,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8476 0.05097 0.001465 0.9 VDD 146.758,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8468 0.05132 0.001886 0.9 VDD 145.048,152.016 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8471 0.05106 0.001822 0.9 VDD 145.048,150.864 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8484 0.05065 0.0009249 0.9 VDD 159.268,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8484 0.05064 0.0009353 0.9 VDD 159.718,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8481 0.0506 0.001302 0.9 VDD 160.528,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8481 0.05055 0.001304 0.9 VDD 161.428,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8482 0.05075 0.001043 0.9 VDD 154.408,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.848 0.05068 0.001289 0.9 VDD 158.638,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8476 0.05108 0.001303 0.9 VDD 160.888,148.560 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8481 0.05063 0.001299 0.9 VDD 159.718,149.136 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8484 0.05071 0.0008612 0.9 VDD 157.018,150.288 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8484 0.05071 0.0008837 0.9 VDD 157.738,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8486 0.05074 0.0006505 0.9 VDD 153.688,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8484 0.05073 0.000867 0.9 VDD 157.198,149.712 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8452 0.05239 0.002403 0.9 VDD 178.078,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8458 0.05225 0.001977 0.9 VDD 176.053,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8455 0.05231 0.002242 0.9 VDD 176.503,157.776 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8456 0.05224 0.00212 0.9 VDD 176.143,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U3
0.8454 0.0523 0.002312 0.9 VDD 176.728,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U4
0.8453 0.05241 0.002324 0.9 VDD 176.998,158.352 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ/U5
0.8443 0.0525 0.003208 0.9 VDD 179.608,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U3
0.8455 0.05243 0.002046 0.9 VDD 177.268,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U4
0.8461 0.05185 0.002046 0.9 VDD 177.268,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U5
0.8453 0.05224 0.00244 0.9 VDD 178.258,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U6
0.8449 0.05243 0.002701 0.9 VDD 179.608,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/U7
0.8499 0.04741 0.002697 0.9 VDD 163.318,131.280 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/FE_DBTC21_ID_int_3
0.8428 0.05423 0.002942 0.9 VDD 183.838,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00338
0.8448 0.05329 0.001953 0.9 VDD 177.673,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00234
0.8441 0.05356 0.002288 0.9 VDD 178.933,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00235
0.8425 0.05387 0.003629 0.9 VDD 181.993,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00232
0.8424 0.05388 0.0037 0.9 VDD 182.353,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CTS_cdb_buf_00233
0.843 0.05397 0.002991 0.9 VDD 185.818,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8439 0.05287 0.003235 0.9 VDD 179.608,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U2
0.8429 0.05418 0.002962 0.9 VDD 184.378,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/U3
0.8436 0.05374 0.002631 0.9 VDD 178.573,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8426 0.05409 0.003342 0.9 VDD 180.733,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8408 0.05468 0.004522 0.9 VDD 183.613,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8439 0.05254 0.003589 0.9 VDD 184.333,177.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8422 0.05388 0.003953 0.9 VDD 184.063,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8414 0.05422 0.004422 0.9 VDD 183.613,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8437 0.05335 0.002951 0.9 VDD 183.973,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8432 0.0537 0.003092 0.9 VDD 182.983,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8446 0.05324 0.002198 0.9 VDD 183.433,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8411 0.05423 0.004692 0.9 VDD 184.333,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8434 0.05385 0.002721 0.9 VDD 178.033,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[1]
0.8434 0.05387 0.002749 0.9 VDD 178.123,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8428 0.05383 0.003357 0.9 VDD 178.483,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/CS_reg[0]
0.8462 0.05263 0.001201 0.9 VDD 176.413,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8454 0.05309 0.001459 0.9 VDD 175.873,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8445 0.05313 0.002397 0.9 VDD 177.223,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8439 0.05344 0.002616 0.9 VDD 178.393,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8428 0.05419 0.002974 0.9 VDD 180.283,165.840 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][4]
0.8439 0.05304 0.0031 0.9 VDD 180.823,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][3]
0.8433 0.05326 0.003418 0.9 VDD 183.343,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8422 0.05327 0.004498 0.9 VDD 183.523,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8403 0.05438 0.005348 0.9 VDD 184.153,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8437 0.05357 0.00275 0.9 VDD 181.363,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][4]
0.8453 0.05249 0.002185 0.9 VDD 183.343,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][3]
0.8432 0.0535 0.003275 0.9 VDD 185.773,176.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8444 0.05234 0.003274 0.9 VDD 185.683,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8428 0.05354 0.00368 0.9 VDD 185.413,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8433 0.05383 0.002851 0.9 VDD 181.273,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][4]
0.842 0.05422 0.0038 0.9 VDD 182.893,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][3]
0.8423 0.05382 0.003917 0.9 VDD 186.673,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8426 0.05348 0.00391 0.9 VDD 186.763,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8428 0.0539 0.003258 0.9 VDD 183.703,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8413 0.05456 0.004151 0.9 VDD 182.443,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][4]
0.8408 0.05468 0.004515 0.9 VDD 184.333,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][3]
0.8405 0.05461 0.004852 0.9 VDD 185.683,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8419 0.05323 0.004821 0.9 VDD 185.413,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8412 0.05419 0.004585 0.9 VDD 185.233,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8443 0.05328 0.002448 0.9 VDD 181.363,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][4]
0.8441 0.05332 0.002578 0.9 VDD 181.903,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][3]
0.8433 0.0537 0.002995 0.9 VDD 187.213,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.844 0.053 0.003014 0.9 VDD 186.583,173.904 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8419 0.05414 0.00397 0.9 VDD 184.783,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8454 0.05237 0.00223 0.9 VDD 179.383,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][4]
0.8436 0.05355 0.002878 0.9 VDD 181.183,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][3]
0.8429 0.05369 0.003419 0.9 VDD 183.433,177.360 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8444 0.05249 0.003159 0.9 VDD 183.613,176.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8448 0.0525 0.002719 0.9 VDD 183.253,178.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8443 0.05312 0.002556 0.9 VDD 181.813,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][4]
0.8439 0.05323 0.002913 0.9 VDD 183.703,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][3]
0.844 0.05299 0.003021 0.9 VDD 186.223,174.480 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8447 0.05302 0.002298 0.9 VDD 186.043,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8437 0.05336 0.002936 0.9 VDD 183.793,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8422 0.05394 0.003896 0.9 VDD 181.543,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][4]
0.8413 0.05422 0.004475 0.9 VDD 183.613,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][3]
0.8409 0.05415 0.004976 0.9 VDD 185.773,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8407 0.05419 0.005081 0.9 VDD 186.493,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8427 0.05411 0.003164 0.9 VDD 182.983,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8453 0.05319 0.001557 0.9 VDD 176.323,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8437 0.05352 0.00283 0.9 VDD 177.448,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U5
0.845 0.05265 0.002343 0.9 VDD 178.078,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U6
0.8455 0.05247 0.002003 0.9 VDD 176.908,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U8
0.8456 0.05239 0.002021 0.9 VDD 176.413,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U9
0.8449 0.05257 0.002527 0.9 VDD 177.583,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U12
0.8449 0.05323 0.001874 0.9 VDD 177.403,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U13
0.8451 0.05346 0.001481 0.9 VDD 177.493,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U15
0.8447 0.0533 0.00199 0.9 VDD 177.088,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U16
0.8447 0.05336 0.001991 0.9 VDD 177.088,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U17
0.8442 0.05344 0.0024 0.9 VDD 178.033,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U18
0.8444 0.05338 0.002225 0.9 VDD 177.628,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U19
0.8454 0.05252 0.002108 0.9 VDD 177.268,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U20
0.8442 0.05351 0.002277 0.9 VDD 176.953,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U21
0.8433 0.05367 0.003035 0.9 VDD 179.788,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U22
0.8434 0.05364 0.002976 0.9 VDD 179.608,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U23
0.8438 0.05367 0.002507 0.9 VDD 179.833,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U24
0.8434 0.05358 0.003054 0.9 VDD 179.608,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U26
0.8439 0.05334 0.00281 0.9 VDD 178.303,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U27
0.8442 0.05353 0.002288 0.9 VDD 178.933,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U28
0.8435 0.05345 0.003007 0.9 VDD 178.888,168.720 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U29
0.8452 0.05259 0.002239 0.9 VDD 177.718,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U30
0.8434 0.05396 0.002641 0.9 VDD 179.113,165.840 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U31
0.8429 0.05402 0.003059 0.9 VDD 179.068,167.568 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U32
0.8448 0.05311 0.002122 0.9 VDD 180.013,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U33
0.8432 0.05365 0.003118 0.9 VDD 179.788,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U34
0.845 0.05302 0.001953 0.9 VDD 179.338,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U35
0.8432 0.05389 0.002931 0.9 VDD 179.473,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U36
0.844 0.05348 0.002516 0.9 VDD 178.303,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U37
0.8442 0.05353 0.002229 0.9 VDD 178.708,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U38
0.8445 0.05376 0.001782 0.9 VDD 178.663,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U39
0.8444 0.05344 0.002127 0.9 VDD 177.403,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U40
0.8452 0.05297 0.001862 0.9 VDD 178.978,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U41
0.8443 0.05382 0.001885 0.9 VDD 179.068,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U42
0.8447 0.05365 0.001666 0.9 VDD 178.213,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U44
0.8438 0.05352 0.002646 0.9 VDD 178.618,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U45
0.8428 0.05407 0.003158 0.9 VDD 179.338,168.144 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U46
0.8434 0.05381 0.002755 0.9 VDD 180.868,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U48
0.8436 0.05358 0.002797 0.9 VDD 179.068,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U49
0.844 0.05361 0.002387 0.9 VDD 179.338,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U50
0.844 0.0536 0.002409 0.9 VDD 179.428,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U51
0.8434 0.0536 0.002989 0.9 VDD 179.428,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U52
0.8444 0.05348 0.002121 0.9 VDD 178.303,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U53
0.8444 0.05346 0.002169 0.9 VDD 178.483,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U54
0.8443 0.05274 0.002942 0.9 VDD 178.708,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U55
0.8445 0.05281 0.002667 0.9 VDD 179.203,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U56
0.8446 0.05266 0.002765 0.9 VDD 178.168,166.992 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U57
0.8448 0.05273 0.002499 0.9 VDD 178.618,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U59
0.8429 0.05373 0.003327 0.9 VDD 180.373,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U61
0.8438 0.05367 0.002518 0.9 VDD 179.878,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U62
0.8428 0.05379 0.003455 0.9 VDD 180.733,169.296 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U63
0.8436 0.05377 0.00268 0.9 VDD 180.553,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U65
0.8429 0.05374 0.003327 0.9 VDD 180.373,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U66
0.8437 0.05371 0.002583 0.9 VDD 180.148,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U67
0.8429 0.05376 0.003299 0.9 VDD 180.598,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U68
0.844 0.05395 0.002088 0.9 VDD 179.878,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U69
0.843 0.05395 0.003065 0.9 VDD 179.878,172.176 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U70
0.8441 0.05389 0.001988 0.9 VDD 179.473,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U71
0.8449 0.05306 0.002033 0.9 VDD 179.653,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U72
0.8453 0.05242 0.002245 0.9 VDD 184.603,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U73
0.8454 0.05235 0.00228 0.9 VDD 185.548,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U74
0.8432 0.0537 0.003139 0.9 VDD 180.103,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U75
0.8424 0.05421 0.003417 0.9 VDD 185.773,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U76
0.8429 0.05409 0.002976 0.9 VDD 185.053,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U77
0.843 0.0536 0.003433 0.9 VDD 185.998,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U78
0.843 0.05352 0.003469 0.9 VDD 186.493,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U79
0.8433 0.05321 0.003491 0.9 VDD 185.683,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U80
0.8446 0.05314 0.002249 0.9 VDD 184.693,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U81
0.8454 0.05238 0.002264 0.9 VDD 185.098,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U82
0.8409 0.05422 0.00487 0.9 VDD 185.233,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U83
0.8439 0.05311 0.00299 0.9 VDD 185.773,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U84
0.8424 0.05422 0.00338 0.9 VDD 185.278,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U85
0.8429 0.05367 0.003397 0.9 VDD 185.503,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U86
0.8433 0.05324 0.003475 0.9 VDD 185.143,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U87
0.8449 0.05314 0.001936 0.9 VDD 182.083,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U88
0.8448 0.05318 0.002034 0.9 VDD 182.578,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U89
0.8424 0.05423 0.003342 0.9 VDD 184.783,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U90
0.8438 0.05321 0.002976 0.9 VDD 185.053,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U91
0.8423 0.05389 0.003841 0.9 VDD 183.208,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U92
0.8429 0.05375 0.003356 0.9 VDD 184.963,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U93
0.8433 0.05325 0.003459 0.9 VDD 184.603,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U94
0.8451 0.05309 0.001828 0.9 VDD 181.543,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U95
0.8456 0.05246 0.001945 0.9 VDD 182.128,175.632 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U96
0.8425 0.05423 0.0033 0.9 VDD 184.243,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U97
0.8431 0.0542 0.002715 0.9 VDD 182.623,172.752 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U98
0.843 0.05388 0.003074 0.9 VDD 182.488,171.024 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U99
0.8423 0.05389 0.003767 0.9 VDD 182.713,171.600 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U100
0.8435 0.05316 0.003312 0.9 VDD 182.083,166.416 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U101
0.8454 0.05296 0.00161 0.9 VDD 180.463,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U102
0.8452 0.05303 0.001728 0.9 VDD 181.048,175.056 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U103
0.8423 0.05394 0.003806 0.9 VDD 181.723,169.872 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U104
0.8445 0.05319 0.002274 0.9 VDD 180.643,173.328 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U105
0.8431 0.05394 0.002942 0.9 VDD 181.768,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U106
0.8433 0.05387 0.002851 0.9 VDD 181.273,170.448 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U107
0.8417 0.0542 0.004126 0.9 VDD 180.373,165.264 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/U108
0.8528 0.04392 0.003235 0.9 VDD 143.203,114.576 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U11
0.8521 0.04363 0.004319 0.9 VDD 140.908,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U14
0.8537 0.04466 0.001636 0.9 VDD 139.378,120.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U15
0.8521 0.04378 0.004116 0.9 VDD 142.078,111.696 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U16
0.8536 0.04475 0.001611 0.9 VDD 137.128,120.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U17
0.8514 0.04416 0.004461 0.9 VDD 139.378,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U18
0.8489 0.04877 0.002353 0.9 VDD 130.378,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U19
0.8522 0.04443 0.003338 0.9 VDD 140.638,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U20
0.8542 0.04426 0.001534 0.9 VDD 136.318,119.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U21
0.8525 0.04417 0.003288 0.9 VDD 141.898,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U22
0.8537 0.04481 0.001503 0.9 VDD 135.508,120.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U23
0.8522 0.04362 0.004191 0.9 VDD 140.728,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U24
0.8537 0.04483 0.00148 0.9 VDD 134.968,120.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U25
0.8513 0.04424 0.004478 0.9 VDD 138.118,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U26
0.8537 0.04486 0.001442 0.9 VDD 134.158,120.336 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U27
0.8512 0.04329 0.005526 0.9 VDD 140.908,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U28
0.8536 0.04484 0.001559 0.9 VDD 134.698,120.912 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U29
0.8513 0.04395 0.004773 0.9 VDD 138.928,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U30
0.8511 0.04649 0.002368 0.9 VDD 129.388,125.520 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U31
0.8519 0.043 0.005112 0.9 VDD 142.708,107.664 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U32
0.8507 0.04595 0.003362 0.9 VDD 138.388,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U33
0.8508 0.04459 0.004573 0.9 VDD 138.118,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U34
0.8486 0.04885 0.002504 0.9 VDD 131.188,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U35
0.8527 0.04273 0.004551 0.9 VDD 137.668,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U36
0.8502 0.04621 0.003599 0.9 VDD 136.498,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U37
0.8527 0.04385 0.003463 0.9 VDD 141.088,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U38
0.8434 0.0527 0.003888 0.9 VDD 130.468,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U39
0.8523 0.04301 0.004653 0.9 VDD 140.008,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U40
0.8508 0.04588 0.003303 0.9 VDD 138.838,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U41
0.8525 0.04244 0.005071 0.9 VDD 138.928,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U42
0.8487 0.04885 0.002466 0.9 VDD 131.188,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U43
0.8517 0.04399 0.004361 0.9 VDD 139.198,110.544 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U44
0.8535 0.04426 0.002271 0.9 VDD 133.618,119.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U45
0.852 0.04271 0.005256 0.9 VDD 137.758,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U46
0.8535 0.04426 0.002274 0.9 VDD 134.968,119.184 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U47
0.8528 0.04306 0.004165 0.9 VDD 142.528,108.240 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U48
0.8509 0.04583 0.003254 0.9 VDD 139.198,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U49
0.8522 0.04271 0.005133 0.9 VDD 142.618,107.088 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U50
0.8521 0.04631 0.001584 0.9 VDD 135.778,121.488 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U51
0.8532 0.04242 0.004412 0.9 VDD 139.018,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U52
0.8441 0.05201 0.003917 0.9 VDD 130.558,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U53
0.8522 0.04323 0.00453 0.9 VDD 141.088,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U54
0.8435 0.05265 0.003801 0.9 VDD 130.198,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U55
0.8529 0.0426 0.004499 0.9 VDD 141.358,105.936 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U56
0.8506 0.04598 0.003396 0.9 VDD 138.118,122.064 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U57
0.8515 0.04404 0.004426 0.9 VDD 140.008,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U58
0.8491 0.04868 0.002169 0.9 VDD 129.568,133.584 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U59
0.8535 0.04216 0.004296 0.9 VDD 140.098,104.784 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U60
0.842 0.05308 0.004879 0.9 VDD 134.428,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U61
0.8513 0.04438 0.004282 0.9 VDD 139.918,111.120 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U62
0.8484 0.04895 0.002685 0.9 VDD 132.178,133.008 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U63
0.8519 0.04385 0.004266 0.9 VDD 141.088,112.272 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U64
0.8542 0.04426 0.00151 0.9 VDD 135.688,119.760 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U65
0.8515 0.04389 0.004565 0.9 VDD 138.208,108.816 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U66
0.8487 0.04883 0.002421 0.9 VDD 130.738,132.432 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U67
0.8522 0.04425 0.003582 0.9 VDD 138.838,112.848 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U68
0.8431 0.05281 0.004089 0.9 VDD 131.098,144.528 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U69
0.853 0.04216 0.004882 0.9 VDD 140.098,104.208 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U70
0.8445 0.05204 0.003425 0.9 VDD 130.738,143.376 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U71
0.8526 0.04329 0.004154 0.9 VDD 140.908,109.392 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U72
0.8437 0.05265 0.003677 0.9 VDD 130.198,145.104 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U73
0.852 0.0446 0.003369 0.9 VDD 139.828,114.000 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U74
0.8443 0.05195 0.003801 0.9 VDD 130.198,143.952 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U75
0.8508 0.04428 0.004881 0.9 VDD 137.938,106.512 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U76
0.8479 0.05038 0.001719 0.9 VDD 124.438,142.224 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX/U77
0.8435 0.05353 0.00293 0.9 VDD 178.483,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg
0.8445 0.05271 0.002769 0.9 VDD 181.363,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U4
0.8453 0.05215 0.002597 0.9 VDD 180.373,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U6
0.8451 0.05255 0.002322 0.9 VDD 178.798,158.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U7
0.846 0.0519 0.002136 0.9 VDD 177.763,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U8
0.845 0.05201 0.003021 0.9 VDD 178.888,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U9
0.8452 0.05196 0.002833 0.9 VDD 178.348,160.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U10
0.8428 0.05329 0.003877 0.9 VDD 186.358,161.808 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U12
0.8421 0.05405 0.003876 0.9 VDD 186.178,161.232 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U13
0.8417 0.0533 0.005035 0.9 VDD 186.268,162.384 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U14
0.8458 0.05196 0.00225 0.9 VDD 178.393,159.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U15
0.8439 0.05338 0.002691 0.9 VDD 177.943,160.656 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/U16
0.8426 0.05247 0.004906 0.9 VDD 188.158,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U2
0.843 0.05217 0.004865 0.9 VDD 188.833,156.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U3
0.8427 0.05241 0.004882 0.9 VDD 188.563,157.200 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U5
0.8443 0.05229 0.003453 0.9 VDD 188.878,155.472 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U7
0.8442 0.0523 0.003485 0.9 VDD 187.978,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U8
0.8444 0.05218 0.003458 0.9 VDD 188.743,156.048 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BW_DECODER/U9
0.861 0.03542 0.003555 0.9 VDD 131.818,88.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U3
0.8611 0.0354 0.003507 0.9 VDD 131.278,88.080 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U4
0.8606 0.03527 0.004123 0.9 VDD 132.313,86.928 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U5
0.8611 0.03527 0.00362 0.9 VDD 132.583,87.504 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U7
0.8608 0.03508 0.004112 0.9 VDD 131.548,84.624 axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/BR_DECODER/U9
0.8448 0.05114 0.004021 0.9 VDD 216.148,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00230
0.8453 0.05088 0.003828 0.9 VDD 218.263,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00231
0.8434 0.05186 0.004746 0.9 VDD 190.588,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8449 0.05179 0.003332 0.9 VDD 190.948,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8448 0.05188 0.00336 0.9 VDD 190.498,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8436 0.05168 0.004673 0.9 VDD 191.578,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8432 0.052 0.004799 0.9 VDD 189.823,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8431 0.05213 0.004752 0.9 VDD 190.498,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8454 0.05172 0.002879 0.9 VDD 191.578,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8465 0.05057 0.002882 0.9 VDD 191.218,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8473 0.05057 0.002135 0.9 VDD 191.128,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8451 0.0516 0.003255 0.9 VDD 192.118,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8448 0.05188 0.00334 0.9 VDD 190.813,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.845 0.05171 0.003303 0.9 VDD 191.398,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8431 0.05208 0.004833 0.9 VDD 189.328,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8445 0.0519 0.00358 0.9 VDD 192.793,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8437 0.05176 0.004574 0.9 VDD 192.883,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8446 0.05185 0.003583 0.9 VDD 192.343,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8439 0.05148 0.004591 0.9 VDD 192.658,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8444 0.05203 0.00359 0.9 VDD 191.128,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.8459 0.05071 0.003361 0.9 VDD 219.523,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8444 0.05159 0.003984 0.9 VDD 216.823,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8439 0.05165 0.004463 0.9 VDD 216.373,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.8434 0.05206 0.004588 0.9 VDD 214.123,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8439 0.05211 0.003987 0.9 VDD 213.763,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8433 0.05211 0.004589 0.9 VDD 213.763,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.843 0.05236 0.004626 0.9 VDD 213.763,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8431 0.05239 0.004494 0.9 VDD 213.493,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8434 0.05207 0.004572 0.9 VDD 215.563,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8436 0.05179 0.00457 0.9 VDD 216.823,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8438 0.05171 0.004472 0.9 VDD 216.283,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.8436 0.05285 0.003576 0.9 VDD 187.033,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8461 0.05087 0.003075 0.9 VDD 217.048,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U3
0.8452 0.05108 0.003758 0.9 VDD 215.428,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U4
0.844 0.0514 0.004586 0.9 VDD 212.638,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U5
0.8441 0.05133 0.004606 0.9 VDD 213.178,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U6
0.8455 0.05134 0.003162 0.9 VDD 213.448,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U7
0.8448 0.05126 0.003965 0.9 VDD 213.448,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U8
0.8437 0.05268 0.003583 0.9 VDD 188.068,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U9
0.8438 0.05262 0.003585 0.9 VDD 188.473,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U11
0.8441 0.05229 0.003589 0.9 VDD 189.418,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U13
0.8442 0.05222 0.003591 0.9 VDD 189.913,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U14
0.843 0.05222 0.004793 0.9 VDD 189.913,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U15
0.8429 0.05229 0.004827 0.9 VDD 189.418,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U16
0.8448 0.05121 0.004002 0.9 VDD 214.708,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U17
0.8464 0.05057 0.003057 0.9 VDD 217.633,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U18
0.8452 0.05105 0.003764 0.9 VDD 215.248,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U19
0.8447 0.05142 0.003844 0.9 VDD 212.728,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U20
0.8457 0.05098 0.003282 0.9 VDD 213.538,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U21
0.8455 0.05121 0.003305 0.9 VDD 214.663,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U22
0.844 0.05239 0.003591 0.9 VDD 189.868,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U23
0.8454 0.05145 0.003175 0.9 VDD 212.548,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U24
0.845 0.05123 0.003798 0.9 VDD 214.258,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U25
0.8449 0.05129 0.003811 0.9 VDD 213.853,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U28
0.8447 0.05141 0.003848 0.9 VDD 212.593,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U29
0.8448 0.05137 0.003831 0.9 VDD 213.178,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U30
0.8449 0.0513 0.003824 0.9 VDD 213.403,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U31
0.846 0.05083 0.003129 0.9 VDD 215.068,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U32
0.8459 0.05098 0.003161 0.9 VDD 213.538,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U34
0.846 0.05089 0.003143 0.9 VDD 214.438,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U36
0.8451 0.05113 0.003782 0.9 VDD 214.708,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U38
0.8463 0.05061 0.003071 0.9 VDD 217.183,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U40
0.8462 0.05073 0.003102 0.9 VDD 216.103,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U41
0.8459 0.05076 0.003323 0.9 VDD 215.788,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U42
0.8453 0.05101 0.003735 0.9 VDD 216.013,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U43
0.8455 0.05083 0.0037 0.9 VDD 216.868,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U44
0.8453 0.05094 0.003713 0.9 VDD 216.553,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U45
0.8446 0.0508 0.004554 0.9 VDD 217.048,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U47
0.8445 0.05092 0.004582 0.9 VDD 216.238,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U48
0.8443 0.05108 0.004604 0.9 VDD 215.068,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U50
0.8454 0.0514 0.00317 0.9 VDD 212.953,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U51
0.8458 0.05103 0.003169 0.9 VDD 212.998,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U52
0.8459 0.05095 0.003154 0.9 VDD 213.898,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U53
0.8458 0.05093 0.003294 0.9 VDD 214.078,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U54
0.8455 0.05123 0.003296 0.9 VDD 214.213,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U55
0.8461 0.05079 0.003118 0.9 VDD 215.518,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U56
0.8456 0.05108 0.003333 0.9 VDD 216.643,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U57
0.8457 0.05101 0.003339 0.9 VDD 217.228,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U59
0.8462 0.05067 0.003086 0.9 VDD 216.688,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U60
0.8455 0.05115 0.003325 0.9 VDD 215.968,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U62
0.8455 0.05127 0.003276 0.9 VDD 213.268,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U63
0.8455 0.0512 0.00331 0.9 VDD 214.978,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U64
0.8457 0.05107 0.003259 0.9 VDD 212.548,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U65
0.8458 0.051 0.003164 0.9 VDD 213.358,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U66
0.8457 0.05102 0.003271 0.9 VDD 213.043,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U67
0.8454 0.05129 0.003263 0.9 VDD 212.728,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U68
0.8448 0.05128 0.003926 0.9 VDD 212.908,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U69
0.8455 0.05125 0.003286 0.9 VDD 213.718,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U70
0.8448 0.05123 0.003994 0.9 VDD 214.168,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U71
0.8448 0.05116 0.004015 0.9 VDD 215.653,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U72
0.8455 0.05118 0.003316 0.9 VDD 215.338,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U73
0.8448 0.05119 0.004007 0.9 VDD 215.068,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U74
0.8456 0.05123 0.003146 0.9 VDD 214.303,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U75
0.845 0.05122 0.003806 0.9 VDD 213.988,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U76
0.8442 0.05118 0.004617 0.9 VDD 214.348,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U77
0.8453 0.05098 0.003744 0.9 VDD 215.788,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U78
0.8444 0.051 0.004594 0.9 VDD 215.608,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/U79
0.8542 0.04152 0.00431 0.9 VDD 178.348,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00227
0.8547 0.04147 0.003856 0.9 VDD 176.413,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00228
0.8611 0.03419 0.004682 0.9 VDD 132.628,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8639 0.03289 0.003206 0.9 VDD 122.683,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U4
0.8634 0.03355 0.003043 0.9 VDD 124.393,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8642 0.03237 0.003441 0.9 VDD 121.153,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8633 0.03335 0.003361 0.9 VDD 122.413,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.862 0.03431 0.003718 0.9 VDD 128.083,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8627 0.03394 0.003379 0.9 VDD 124.123,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8616 0.03407 0.004285 0.9 VDD 130.693,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8648 0.03196 0.003237 0.9 VDD 121.423,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.861 0.03458 0.004417 0.9 VDD 131.323,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8635 0.0332 0.003296 0.9 VDD 128.983,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8634 0.03228 0.004334 0.9 VDD 118.633,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8615 0.03445 0.004075 0.9 VDD 129.703,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8632 0.03374 0.003063 0.9 VDD 126.463,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8643 0.03266 0.00307 0.9 VDD 127.363,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8647 0.03183 0.003441 0.9 VDD 119.803,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8612 0.03452 0.004247 0.9 VDD 130.513,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.863 0.03398 0.003013 0.9 VDD 124.573,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8626 0.03413 0.003265 0.9 VDD 126.103,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8648 0.03194 0.003311 0.9 VDD 121.063,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8617 0.03439 0.003918 0.9 VDD 128.983,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8624 0.03369 0.003952 0.9 VDD 119.173,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8638 0.03198 0.004227 0.9 VDD 119.083,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8629 0.03342 0.003724 0.9 VDD 120.253,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8642 0.03269 0.003126 0.9 VDD 128.083,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8632 0.03311 0.003644 0.9 VDD 119.803,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8638 0.0327 0.003522 0.9 VDD 119.353,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8636 0.0327 0.003711 0.9 VDD 119.353,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8644 0.03202 0.003552 0.9 VDD 118.903,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8637 0.03315 0.003191 0.9 VDD 127.813,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8645 0.03209 0.003408 0.9 VDD 120.073,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8628 0.03369 0.003491 0.9 VDD 121.693,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8622 0.03424 0.003534 0.9 VDD 127.273,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8622 0.03419 0.003588 0.9 VDD 132.628,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8623 0.03415 0.003538 0.9 VDD 131.953,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8608 0.03464 0.004592 0.9 VDD 132.178,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8606 0.03468 0.004718 0.9 VDD 132.808,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8611 0.03467 0.00425 0.9 VDD 132.583,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8633 0.0333 0.003435 0.9 VDD 132.808,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8633 0.03328 0.003371 0.9 VDD 131.548,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8651 0.03163 0.003266 0.9 VDD 125.833,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U4
0.8651 0.03212 0.002801 0.9 VDD 124.753,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8653 0.03172 0.003029 0.9 VDD 123.043,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8651 0.03212 0.002832 0.9 VDD 124.753,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8647 0.03226 0.003073 0.9 VDD 128.263,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8646 0.03256 0.00287 0.9 VDD 124.933,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8638 0.03279 0.003368 0.9 VDD 131.503,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8648 0.03127 0.003958 0.9 VDD 121.423,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8644 0.03235 0.003249 0.9 VDD 131.143,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8641 0.03275 0.003174 0.9 VDD 129.793,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8656 0.02992 0.004517 0.9 VDD 120.973,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8645 0.03232 0.003192 0.9 VDD 130.243,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8644 0.03199 0.003646 0.9 VDD 127.363,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8639 0.03214 0.003957 0.9 VDD 127.993,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8639 0.03169 0.004416 0.9 VDD 119.983,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8645 0.03232 0.003191 0.9 VDD 130.063,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8645 0.03259 0.002881 0.9 VDD 125.653,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.864 0.03237 0.00364 0.9 VDD 128.263,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8651 0.03044 0.004483 0.9 VDD 121.063,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8642 0.03272 0.003116 0.9 VDD 128.893,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8661 0.03051 0.003395 0.9 VDD 125.293,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8643 0.03116 0.004583 0.9 VDD 120.523,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8656 0.02991 0.004457 0.9 VDD 121.153,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8648 0.0321 0.003053 0.9 VDD 128.263,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8645 0.03163 0.003839 0.9 VDD 120.703,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8645 0.03154 0.003926 0.9 VDD 120.343,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8663 0.03056 0.003175 0.9 VDD 125.473,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8644 0.0313 0.004331 0.9 VDD 120.253,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8637 0.03234 0.003987 0.9 VDD 128.083,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8647 0.03071 0.004583 0.9 VDD 120.523,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8649 0.03166 0.003445 0.9 VDD 122.323,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8647 0.03226 0.003053 0.9 VDD 128.263,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8633 0.03329 0.003397 0.9 VDD 132.043,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8638 0.03282 0.003352 0.9 VDD 132.988,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8632 0.0333 0.003457 0.9 VDD 133.438,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.8637 0.03282 0.003446 0.9 VDD 133.123,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8631 0.0333 0.003608 0.9 VDD 132.898,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8606 0.03514 0.004233 0.9 VDD 132.448,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8639 0.03293 0.003184 0.9 VDD 123.358,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8633 0.03344 0.003231 0.9 VDD 123.268,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8636 0.03282 0.003553 0.9 VDD 121.378,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8629 0.03382 0.003276 0.9 VDD 122.998,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.862 0.03437 0.003677 0.9 VDD 128.668,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8623 0.03381 0.003916 0.9 VDD 122.908,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8615 0.03411 0.004426 0.9 VDD 131.368,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8644 0.0324 0.003237 0.9 VDD 121.648,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8614 0.03457 0.00406 0.9 VDD 131.188,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8627 0.03398 0.003338 0.9 VDD 129.478,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8641 0.03232 0.003625 0.9 VDD 118.498,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8617 0.03446 0.003858 0.9 VDD 129.838,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8626 0.03383 0.003585 0.9 VDD 127.498,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8638 0.03313 0.003074 0.9 VDD 127.408,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8643 0.03216 0.003495 0.9 VDD 119.578,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8615 0.03451 0.003953 0.9 VDD 130.468,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8629 0.03404 0.003108 0.9 VDD 125.158,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8622 0.0346 0.003243 0.9 VDD 125.968,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8643 0.03239 0.003328 0.9 VDD 120.928,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8618 0.03441 0.003761 0.9 VDD 129.208,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8629 0.03321 0.003912 0.9 VDD 119.398,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8641 0.03252 0.003407 0.9 VDD 120.298,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8628 0.03345 0.003783 0.9 VDD 120.118,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8636 0.0332 0.003197 0.9 VDD 129.028,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8632 0.03322 0.003603 0.9 VDD 121.108,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8634 0.03292 0.003702 0.9 VDD 120.568,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8631 0.03305 0.003799 0.9 VDD 120.028,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8642 0.03224 0.003535 0.9 VDD 119.038,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8624 0.03387 0.003708 0.9 VDD 128.038,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8639 0.03252 0.00357 0.9 VDD 120.298,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8632 0.03331 0.003439 0.9 VDD 122.008,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8622 0.03428 0.003519 0.9 VDD 127.678,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8613 0.03415 0.004555 0.9 VDD 131.998,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.8605 0.03433 0.005151 0.9 VDD 135.193,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8601 0.03482 0.005115 0.9 VDD 134.833,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8608 0.03425 0.004904 0.9 VDD 133.753,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.8609 0.03423 0.004825 0.9 VDD 133.348,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8609 0.03472 0.004349 0.9 VDD 133.348,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.8538 0.04161 0.004551 0.9 VDD 180.643,105.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8561 0.03771 0.006154 0.9 VDD 133.753,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.8567 0.03971 0.00355 0.9 VDD 183.163,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8544 0.0412 0.004438 0.9 VDD 183.973,105.936 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.8549 0.03887 0.006272 0.9 VDD 135.913,90.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8541 0.04143 0.004505 0.9 VDD 179.923,106.512 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8545 0.04161 0.003887 0.9 VDD 180.373,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.8563 0.03983 0.003903 0.9 VDD 180.643,104.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8567 0.03941 0.003937 0.9 VDD 180.463,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8566 0.0393 0.004098 0.9 VDD 182.263,98.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8568 0.03917 0.004017 0.9 VDD 183.343,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8573 0.03867 0.003995 0.9 VDD 184.153,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8547 0.04141 0.003911 0.9 VDD 182.623,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.8581 0.03761 0.004269 0.9 VDD 134.788,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U3
0.8563 0.03747 0.00626 0.9 VDD 136.138,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U5
0.8581 0.03766 0.004224 0.9 VDD 134.248,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U6
0.8547 0.04154 0.003741 0.9 VDD 179.068,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U7
0.8565 0.03994 0.003578 0.9 VDD 177.628,104.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U8
0.8568 0.03979 0.003409 0.9 VDD 177.538,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U9
0.8569 0.03955 0.003512 0.9 VDD 184.288,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U10
0.8576 0.03911 0.0033 0.9 VDD 183.478,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U11
0.8572 0.03891 0.003911 0.9 VDD 180.148,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U12
0.8577 0.03894 0.003364 0.9 VDD 179.608,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U13
0.8567 0.03999 0.003359 0.9 VDD 179.833,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U14
0.857 0.03977 0.003203 0.9 VDD 177.898,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U15
0.8562 0.03754 0.006252 0.9 VDD 135.508,89.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U16
0.8564 0.03889 0.004673 0.9 VDD 135.778,90.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U17
0.8581 0.03754 0.00432 0.9 VDD 135.418,89.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U18
0.8624 0.03362 0.00395 0.9 VDD 117.688,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U19
0.8639 0.03243 0.003708 0.9 VDD 117.778,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U20
0.8636 0.03283 0.003603 0.9 VDD 118.678,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U21
0.8639 0.03235 0.003736 0.9 VDD 117.328,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U22
0.8624 0.03349 0.004117 0.9 VDD 118.228,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U23
0.8641 0.03224 0.003674 0.9 VDD 117.868,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U24
0.8617 0.03431 0.003987 0.9 VDD 118.588,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U25
0.8624 0.03427 0.00333 0.9 VDD 120.748,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U26
0.8603 0.03549 0.004239 0.9 VDD 134.428,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U28
0.861 0.03531 0.003733 0.9 VDD 133.933,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U29
0.8571 0.03941 0.003479 0.9 VDD 185.233,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U30
0.8577 0.03903 0.003271 0.9 VDD 184.108,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U31
0.8571 0.03958 0.003365 0.9 VDD 179.248,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U32
0.8572 0.03965 0.003202 0.9 VDD 179.428,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U33
0.856 0.04012 0.003868 0.9 VDD 171.598,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U34
0.8605 0.03517 0.004303 0.9 VDD 132.988,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U35
0.8568 0.03984 0.00339 0.9 VDD 176.953,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U36
0.8569 0.03971 0.003375 0.9 VDD 178.078,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U37
0.8575 0.03923 0.00331 0.9 VDD 182.398,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U38
0.8573 0.03933 0.003336 0.9 VDD 181.543,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U40
0.8572 0.03947 0.003352 0.9 VDD 180.283,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U41
0.8571 0.03957 0.003369 0.9 VDD 179.338,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U42
0.8578 0.0389 0.00335 0.9 VDD 180.373,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U43
0.857 0.03948 0.003518 0.9 VDD 181.498,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U44
0.8569 0.03981 0.003328 0.9 VDD 182.038,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U47
0.8572 0.03943 0.003348 0.9 VDD 180.688,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U49
0.8565 0.04011 0.003373 0.9 VDD 178.393,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U50
0.8565 0.04003 0.003462 0.9 VDD 179.338,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U51
0.8569 0.03963 0.003471 0.9 VDD 179.653,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U52
0.8569 0.03956 0.003493 0.9 VDD 180.508,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U53
0.8573 0.0395 0.003196 0.9 VDD 181.228,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U54
0.8571 0.03961 0.003291 0.9 VDD 183.883,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U55
0.8578 0.03897 0.003273 0.9 VDD 184.648,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U56
0.8578 0.0389 0.003258 0.9 VDD 185.233,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U57
0.8578 0.03897 0.003257 0.9 VDD 184.648,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U59
0.8583 0.0385 0.003234 0.9 VDD 185.548,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U60
0.8579 0.03875 0.003302 0.9 VDD 182.758,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U62
0.8574 0.03943 0.003169 0.9 VDD 184.873,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U64
0.8572 0.03959 0.003184 0.9 VDD 183.163,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U65
0.8575 0.03936 0.003187 0.9 VDD 182.848,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U66
0.857 0.03949 0.003514 0.9 VDD 181.318,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U67
0.8551 0.04111 0.003822 0.9 VDD 184.378,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U68
0.8552 0.04102 0.003799 0.9 VDD 184.828,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U69
0.8568 0.03984 0.003334 0.9 VDD 181.633,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U70
0.8579 0.03882 0.003325 0.9 VDD 181.678,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U71
0.8572 0.03882 0.003974 0.9 VDD 181.768,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U72
0.8577 0.03912 0.003163 0.9 VDD 185.413,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U73
0.8574 0.03916 0.003487 0.9 VDD 185.008,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U75
0.8576 0.03923 0.003175 0.9 VDD 184.198,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U76
0.8569 0.03974 0.003314 0.9 VDD 182.758,101.904 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U78
0.8577 0.03901 0.003282 0.9 VDD 184.288,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U79
0.8576 0.03913 0.00329 0.9 VDD 183.298,100.752 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U80
0.8564 0.03989 0.003752 0.9 VDD 179.158,104.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U81
0.8565 0.04012 0.003431 0.9 VDD 178.258,102.480 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U82
0.8568 0.03973 0.003436 0.9 VDD 178.438,103.056 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U83
0.857 0.03977 0.003196 0.9 VDD 181.318,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U84
0.857 0.03984 0.003199 0.9 VDD 180.418,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U85
0.8569 0.03994 0.003203 0.9 VDD 177.808,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U86
0.8549 0.04148 0.003634 0.9 VDD 178.123,105.360 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U87
0.8634 0.03283 0.00381 0.9 VDD 118.678,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U88
0.8622 0.03401 0.003817 0.9 VDD 119.668,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U89
0.8626 0.03351 0.003887 0.9 VDD 118.138,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U90
0.8622 0.03383 0.003987 0.9 VDD 118.588,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U91
0.861 0.03548 0.003556 0.9 VDD 118.498,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U92
0.859 0.03529 0.005678 0.9 VDD 118.858,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U93
0.8612 0.03378 0.004979 0.9 VDD 120.478,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U94
0.8641 0.03234 0.003611 0.9 VDD 118.408,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U95
0.8621 0.03451 0.003403 0.9 VDD 120.028,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U96
0.8626 0.03337 0.004024 0.9 VDD 118.768,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U97
0.863 0.03233 0.004621 0.9 VDD 117.418,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U98
0.8618 0.03365 0.004587 0.9 VDD 121.378,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U99
0.8619 0.03419 0.003917 0.9 VDD 119.038,83.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U100
0.8628 0.03337 0.003796 0.9 VDD 118.768,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U101
0.8642 0.03217 0.003632 0.9 VDD 118.228,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U102
0.8605 0.03406 0.005408 0.9 VDD 119.488,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U103
0.8596 0.035 0.005446 0.9 VDD 119.398,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U104
0.8614 0.03457 0.004027 0.9 VDD 119.668,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U105
0.8637 0.03251 0.003769 0.9 VDD 117.238,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U106
0.8617 0.03439 0.003895 0.9 VDD 120.658,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U107
0.862 0.03388 0.004086 0.9 VDD 118.408,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U108
0.8632 0.03226 0.004537 0.9 VDD 117.778,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U109
0.862 0.03394 0.004055 0.9 VDD 118.138,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U110
0.8634 0.03295 0.003677 0.9 VDD 118.048,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U111
0.8601 0.03553 0.004374 0.9 VDD 136.093,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U112
0.8571 0.03969 0.003191 0.9 VDD 182.083,104.208 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U114
0.8564 0.03971 0.003909 0.9 VDD 181.948,104.784 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U115
0.861 0.03502 0.00398 0.9 VDD 130.648,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/U116
0.8503 0.04679 0.002899 0.9 VDD 147.163,127.824 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8497 0.04873 0.001615 0.9 VDD 153.148,138.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U3
0.8494 0.04907 0.001575 0.9 VDD 152.428,138.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U4
0.8497 0.04873 0.001565 0.9 VDD 152.158,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U5
0.8499 0.04862 0.001508 0.9 VDD 151.168,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U6
0.8494 0.04906 0.001535 0.9 VDD 151.753,138.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U7
0.8497 0.04873 0.001524 0.9 VDD 151.438,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U8
0.8498 0.0486 0.001562 0.9 VDD 152.113,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U9
0.8511 0.04734 0.001524 0.9 VDD 150.268,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U10
0.85 0.04738 0.002661 0.9 VDD 145.138,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U11
0.8509 0.04686 0.00228 0.9 VDD 146.668,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U12
0.8524 0.0456 0.002049 0.9 VDD 147.928,122.640 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U13
0.8502 0.04687 0.002951 0.9 VDD 147.028,128.400 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U15
0.8509 0.04752 0.00155 0.9 VDD 150.538,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U16
0.8515 0.04706 0.001469 0.9 VDD 149.908,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U18
0.851 0.04736 0.00165 0.9 VDD 151.573,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U19
0.8513 0.04708 0.001644 0.9 VDD 151.618,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U20
0.8514 0.04707 0.001513 0.9 VDD 150.268,130.128 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U21
0.8513 0.04709 0.00162 0.9 VDD 151.798,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U22
0.8511 0.04522 0.003733 0.9 VDD 166.828,119.760 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U23
0.851 0.04737 0.001673 0.9 VDD 151.933,130.704 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U24
0.8514 0.04698 0.001625 0.9 VDD 149.233,128.976 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U25
0.8508 0.04699 0.002167 0.9 VDD 147.118,129.552 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/U26
0.8459 0.05202 0.002131 0.9 VDD 176.773,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_5_0
0.8457 0.05209 0.002227 0.9 VDD 177.223,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/FE_RC_4_0
0.8412 0.05389 0.004883 0.9 VDD 187.933,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8417 0.05351 0.004832 0.9 VDD 189.913,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8443 0.05248 0.003262 0.9 VDD 179.788,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U3
0.8441 0.0525 0.003367 0.9 VDD 180.148,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U4
0.8446 0.05262 0.00275 0.9 VDD 179.878,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U5
0.8438 0.05255 0.003626 0.9 VDD 181.048,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U6
0.843 0.05215 0.004876 0.9 VDD 188.248,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U7
0.8448 0.05191 0.003251 0.9 VDD 189.958,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U8
0.8441 0.05256 0.003304 0.9 VDD 188.833,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U9
0.8448 0.05195 0.003266 0.9 VDD 189.643,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U11
0.8432 0.05192 0.004834 0.9 VDD 189.868,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U12
0.843 0.0521 0.004868 0.9 VDD 188.563,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U13
0.8461 0.05193 0.001999 0.9 VDD 156.253,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U14
0.8469 0.05189 0.001226 0.9 VDD 154.948,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U15
0.8485 0.05075 0.0007902 0.9 VDD 155.668,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U16
0.8481 0.05111 0.0007898 0.9 VDD 154.588,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U17
0.8484 0.05075 0.0008068 0.9 VDD 154.903,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U18
0.8468 0.05192 0.001321 0.9 VDD 155.938,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U19
0.8477 0.05111 0.001226 0.9 VDD 154.948,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U20
0.8467 0.05194 0.001396 0.9 VDD 156.838,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U21
0.8455 0.05216 0.002329 0.9 VDD 177.718,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U22
0.8448 0.05251 0.002738 0.9 VDD 179.788,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U23
0.8442 0.05248 0.003281 0.9 VDD 189.328,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U24
0.8447 0.05252 0.00278 0.9 VDD 180.103,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U25
0.8444 0.05232 0.003233 0.9 VDD 190.318,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U26
0.8439 0.05273 0.00335 0.9 VDD 187.798,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U27
0.8445 0.05213 0.003326 0.9 VDD 188.338,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U28
0.8461 0.05209 0.001794 0.9 VDD 177.268,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U29
0.8446 0.05254 0.002865 0.9 VDD 180.778,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U30
0.8443 0.05272 0.002957 0.9 VDD 181.543,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U32
0.8437 0.05256 0.003741 0.9 VDD 181.453,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U33
0.8445 0.05255 0.002908 0.9 VDD 181.138,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U34
0.8446 0.05253 0.002821 0.9 VDD 180.418,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U35
0.8442 0.05251 0.003301 0.9 VDD 179.923,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U36
0.844 0.05254 0.003496 0.9 VDD 180.598,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/U37
0.8409 0.05411 0.004953 0.9 VDD 188.788,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00337
0.8453 0.0518 0.002867 0.9 VDD 198.913,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00224
0.8447 0.05235 0.002957 0.9 VDD 201.073,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00225
0.8451 0.05199 0.002872 0.9 VDD 200.713,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00222
0.8446 0.05204 0.003395 0.9 VDD 203.593,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00223
0.8419 0.05342 0.004657 0.9 VDD 190.678,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8428 0.05241 0.004744 0.9 VDD 191.488,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8412 0.05392 0.004876 0.9 VDD 189.328,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.8449 0.05217 0.002908 0.9 VDD 199.453,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8443 0.05248 0.003235 0.9 VDD 202.333,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8413 0.05355 0.005121 0.9 VDD 189.373,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8412 0.05359 0.005218 0.9 VDD 190.993,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8409 0.05351 0.005629 0.9 VDD 190.003,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.841 0.05386 0.005178 0.9 VDD 187.573,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8409 0.05443 0.004639 0.9 VDD 187.483,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8422 0.05294 0.00487 0.9 VDD 192.793,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8407 0.05398 0.005315 0.9 VDD 189.193,169.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8402 0.05399 0.005796 0.9 VDD 188.203,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8452 0.05135 0.003479 0.9 VDD 196.303,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.845 0.05148 0.003551 0.9 VDD 195.673,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8425 0.05296 0.004585 0.9 VDD 191.803,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.8449 0.05152 0.003548 0.9 VDD 197.923,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8446 0.05183 0.00358 0.9 VDD 197.833,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8447 0.05138 0.003926 0.9 VDD 195.943,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8443 0.05147 0.004222 0.9 VDD 195.763,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.843 0.05307 0.003889 0.9 VDD 188.473,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8416 0.05321 0.005166 0.9 VDD 187.393,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8419 0.05293 0.005128 0.9 VDD 189.283,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8428 0.05353 0.003679 0.9 VDD 191.173,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8437 0.05259 0.003679 0.9 VDD 191.173,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8417 0.05307 0.005192 0.9 VDD 191.173,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.843 0.05241 0.004569 0.9 VDD 191.173,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8412 0.05326 0.005542 0.9 VDD 190.453,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8424 0.05325 0.00436 0.9 VDD 190.453,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8416 0.05384 0.004566 0.9 VDD 188.383,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8416 0.05382 0.004587 0.9 VDD 187.933,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8404 0.05384 0.005788 0.9 VDD 188.383,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8421 0.05297 0.004981 0.9 VDD 188.113,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8414 0.05395 0.004641 0.9 VDD 187.393,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8406 0.05439 0.004976 0.9 VDD 187.663,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.844 0.05257 0.003472 0.9 VDD 193.603,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8446 0.05197 0.003472 0.9 VDD 193.603,171.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8431 0.05226 0.004633 0.9 VDD 193.603,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.841 0.0537 0.0053 0.9 VDD 188.833,169.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8423 0.05403 0.003634 0.9 VDD 188.833,170.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.842 0.0536 0.004422 0.9 VDD 189.283,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8434 0.05312 0.003526 0.9 VDD 186.943,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8424 0.05412 0.003515 0.9 VDD 187.393,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8401 0.05422 0.005715 0.9 VDD 186.583,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8449 0.05168 0.003449 0.9 VDD 197.923,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.8449 0.05198 0.003127 0.9 VDD 192.298,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.8439 0.05158 0.00449 0.9 VDD 192.208,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U4
0.8442 0.05215 0.003689 0.9 VDD 192.568,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.8458 0.05118 0.002979 0.9 VDD 194.908,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U7
0.8434 0.05219 0.004361 0.9 VDD 193.603,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8452 0.05168 0.003076 0.9 VDD 197.923,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U10
0.8444 0.05203 0.003603 0.9 VDD 194.143,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U12
0.8454 0.05161 0.003012 0.9 VDD 197.743,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.8459 0.05153 0.002621 0.9 VDD 197.968,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8453 0.05141 0.003245 0.9 VDD 195.808,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.846 0.05125 0.00276 0.9 VDD 196.483,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8459 0.05136 0.002756 0.9 VDD 196.528,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8456 0.05136 0.003046 0.9 VDD 193.738,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.8445 0.05147 0.004027 0.9 VDD 195.403,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.8438 0.0522 0.003953 0.9 VDD 193.828,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.8445 0.05168 0.003868 0.9 VDD 194.188,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8441 0.05187 0.004049 0.9 VDD 193.423,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U23
0.8437 0.05233 0.003939 0.9 VDD 193.198,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8441 0.05176 0.004128 0.9 VDD 194.863,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8435 0.05196 0.004587 0.9 VDD 194.323,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8431 0.05219 0.004756 0.9 VDD 193.648,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.8433 0.05299 0.003734 0.9 VDD 191.713,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8439 0.05239 0.00374 0.9 VDD 191.578,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.8449 0.05168 0.003373 0.9 VDD 195.133,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.8444 0.0519 0.003743 0.9 VDD 194.458,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8454 0.0514 0.003245 0.9 VDD 195.808,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8446 0.05172 0.003664 0.9 VDD 195.043,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8458 0.05136 0.002849 0.9 VDD 195.493,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8445 0.05136 0.00418 0.9 VDD 195.898,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.844 0.05164 0.004382 0.9 VDD 195.133,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.845 0.05143 0.003621 0.9 VDD 195.223,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8455 0.0514 0.003107 0.9 VDD 196.528,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8453 0.05139 0.003328 0.9 VDD 196.438,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.8455 0.05128 0.00323 0.9 VDD 196.843,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8455 0.05159 0.002869 0.9 VDD 195.268,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8439 0.05179 0.004269 0.9 VDD 194.098,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8437 0.05205 0.004227 0.9 VDD 192.658,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.8451 0.05196 0.002955 0.9 VDD 194.278,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.8451 0.05188 0.003032 0.9 VDD 193.378,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8445 0.05245 0.00307 0.9 VDD 192.928,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8426 0.05243 0.004934 0.9 VDD 192.928,164.688 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8434 0.05201 0.004632 0.9 VDD 194.143,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8434 0.05257 0.004043 0.9 VDD 192.523,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8428 0.05263 0.004598 0.9 VDD 192.298,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8433 0.05217 0.004557 0.9 VDD 192.523,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.8444 0.05194 0.00364 0.9 VDD 193.468,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.8437 0.05262 0.003684 0.9 VDD 192.658,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8429 0.05293 0.004209 0.9 VDD 191.443,164.112 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.8427 0.05238 0.00489 0.9 VDD 193.108,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.8429 0.05289 0.004195 0.9 VDD 191.533,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.8421 0.05273 0.005123 0.9 VDD 192.163,165.264 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.844 0.05286 0.003164 0.9 VDD 191.803,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.8436 0.05214 0.004311 0.9 VDD 192.298,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8436 0.05262 0.00381 0.9 VDD 192.748,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8428 0.05286 0.004352 0.9 VDD 192.118,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8433 0.05251 0.004144 0.9 VDD 193.018,167.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.8444 0.05204 0.003539 0.9 VDD 194.233,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8448 0.0518 0.00344 0.9 VDD 194.773,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8428 0.05313 0.004044 0.9 VDD 191.443,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.8427 0.05313 0.004131 0.9 VDD 190.948,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8455 0.0516 0.002936 0.9 VDD 194.503,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.8437 0.05285 0.003412 0.9 VDD 188.743,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.8414 0.05412 0.004487 0.9 VDD 188.743,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8443 0.05248 0.00325 0.9 VDD 190.768,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8424 0.05274 0.004868 0.9 VDD 189.373,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8433 0.05282 0.00383 0.9 VDD 189.733,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.844 0.05229 0.003671 0.9 VDD 193.513,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8432 0.05286 0.003924 0.9 VDD 192.118,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8436 0.05295 0.003454 0.9 VDD 188.203,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.8416 0.05394 0.004422 0.9 VDD 189.283,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.844 0.05266 0.00333 0.9 VDD 189.778,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8439 0.05276 0.003369 0.9 VDD 189.283,166.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.8419 0.05359 0.004486 0.9 VDD 189.193,163.536 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8433 0.05277 0.003932 0.9 VDD 192.073,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.843 0.05296 0.004036 0.9 VDD 191.488,168.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8427 0.05385 0.003412 0.9 VDD 188.743,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.8419 0.05374 0.004328 0.9 VDD 189.823,168.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.8435 0.05323 0.00325 0.9 VDD 190.768,165.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8426 0.05264 0.004781 0.9 VDD 189.913,166.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.8417 0.0533 0.004962 0.9 VDD 190.273,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8429 0.05223 0.004858 0.9 VDD 187.618,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U4
0.8444 0.05225 0.003363 0.9 VDD 187.483,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U5
0.8429 0.05325 0.00388 0.9 VDD 186.853,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U6
0.8447 0.05202 0.00329 0.9 VDD 189.148,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U7
0.8429 0.05228 0.004829 0.9 VDD 187.258,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U9
0.8412 0.05402 0.004763 0.9 VDD 186.448,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U10
0.8429 0.05238 0.004763 0.9 VDD 186.448,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U11
0.8431 0.05202 0.004854 0.9 VDD 189.148,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U12
0.8442 0.05237 0.003401 0.9 VDD 186.583,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/U13
0.8468 0.05019 0.002959 0.9 VDD 227.218,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00220
0.847 0.05008 0.002943 0.9 VDD 229.153,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00221
0.8458 0.0511 0.003098 0.9 VDD 194.368,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8461 0.0511 0.00284 0.9 VDD 194.368,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8467 0.0505 0.002835 0.9 VDD 194.638,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8458 0.05112 0.003084 0.9 VDD 194.548,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8456 0.05129 0.003147 0.9 VDD 193.693,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.846 0.051 0.003036 0.9 VDD 195.178,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8456 0.0515 0.002867 0.9 VDD 192.568,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8466 0.05054 0.002867 0.9 VDD 192.568,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8473 0.05053 0.002218 0.9 VDD 193.288,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8454 0.0514 0.003194 0.9 VDD 193.018,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8458 0.05135 0.002858 0.9 VDD 193.243,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8456 0.05128 0.003156 0.9 VDD 193.558,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8445 0.05204 0.003414 0.9 VDD 189.598,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8451 0.05086 0.004045 0.9 VDD 195.943,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8463 0.05087 0.002801 0.9 VDD 196.483,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8461 0.05087 0.002983 0.9 VDD 195.853,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8461 0.05097 0.002923 0.9 VDD 196.618,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8467 0.05047 0.002814 0.9 VDD 195.808,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.8466 0.05048 0.002942 0.9 VDD 227.803,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8467 0.05048 0.002817 0.9 VDD 227.713,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8467 0.05028 0.003044 0.9 VDD 223.843,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.8468 0.05007 0.003151 0.9 VDD 220.423,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8468 0.04955 0.003656 0.9 VDD 220.693,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8467 0.04956 0.003743 0.9 VDD 220.333,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.8476 0.04937 0.003066 0.9 VDD 222.673,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8482 0.04937 0.002385 0.9 VDD 226.633,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8475 0.04992 0.002558 0.9 VDD 228.073,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8471 0.04992 0.002942 0.9 VDD 227.803,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8469 0.05015 0.002924 0.9 VDD 222.673,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.847 0.05066 0.002324 0.9 VDD 197.653,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8468 0.0504 0.00276 0.9 VDD 226.048,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U3
0.8484 0.04923 0.002334 0.9 VDD 226.228,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U4
0.8488 0.04898 0.002242 0.9 VDD 225.238,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U5
0.8474 0.04938 0.003187 0.9 VDD 222.268,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U6
0.848 0.04935 0.002679 0.9 VDD 223.168,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U7
0.8473 0.0498 0.002881 0.9 VDD 220.018,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U8
0.8472 0.05072 0.002067 0.9 VDD 197.878,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U9
0.8475 0.05049 0.002053 0.9 VDD 197.203,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U11
0.8477 0.05027 0.002035 0.9 VDD 196.348,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U12
0.8477 0.05026 0.002087 0.9 VDD 196.123,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U13
0.8477 0.0502 0.002065 0.9 VDD 194.953,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U14
0.8478 0.05019 0.002011 0.9 VDD 195.268,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U15
0.8469 0.04991 0.003204 0.9 VDD 219.298,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U16
0.8471 0.05016 0.002739 0.9 VDD 225.463,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U17
0.8483 0.04936 0.002334 0.9 VDD 225.148,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U18
0.8478 0.04938 0.002861 0.9 VDD 222.268,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U19
0.8475 0.04941 0.003094 0.9 VDD 221.098,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U20
0.8476 0.04969 0.002702 0.9 VDD 221.953,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U21
0.8477 0.05024 0.00209 0.9 VDD 196.258,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U22
0.8478 0.04948 0.002714 0.9 VDD 221.818,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U23
0.8481 0.04941 0.002532 0.9 VDD 223.888,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U24
0.8483 0.0493 0.00243 0.9 VDD 224.383,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U27
0.8482 0.04937 0.002434 0.9 VDD 224.473,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U28
0.8482 0.04937 0.002463 0.9 VDD 223.618,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U29
0.8478 0.04934 0.002814 0.9 VDD 223.393,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U30
0.8475 0.04978 0.00272 0.9 VDD 223.978,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U31
0.8479 0.04947 0.00268 0.9 VDD 222.178,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U33
0.8477 0.04979 0.002479 0.9 VDD 224.248,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U35
0.8479 0.04944 0.002697 0.9 VDD 223.078,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U37
0.8465 0.04999 0.003531 0.9 VDD 222.223,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U39
0.8464 0.05009 0.003461 0.9 VDD 222.313,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U40
0.8474 0.04974 0.002847 0.9 VDD 223.168,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U41
0.8476 0.04983 0.002613 0.9 VDD 225.103,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U42
0.8482 0.04931 0.002492 0.9 VDD 226.498,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U43
0.8477 0.04983 0.002434 0.9 VDD 225.193,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U44
0.8482 0.04933 0.002472 0.9 VDD 226.048,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U46
0.8482 0.04935 0.002448 0.9 VDD 225.508,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U47
0.8482 0.04929 0.002511 0.9 VDD 226.948,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U49
0.8476 0.04948 0.002942 0.9 VDD 221.863,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U50
0.8465 0.04998 0.003502 0.9 VDD 219.028,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U51
0.847 0.05005 0.002991 0.9 VDD 218.758,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U52
0.8476 0.04957 0.002815 0.9 VDD 220.738,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U53
0.8472 0.0497 0.003124 0.9 VDD 220.693,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U54
0.8463 0.05008 0.003569 0.9 VDD 222.088,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U55
0.8473 0.04988 0.002853 0.9 VDD 224.653,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U56
0.847 0.05019 0.002785 0.9 VDD 226.768,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U58
0.8469 0.05018 0.002911 0.9 VDD 226.498,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U59
0.8467 0.05044 0.002828 0.9 VDD 226.858,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U61
0.8473 0.04983 0.002913 0.9 VDD 219.658,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U62
0.8477 0.04977 0.002532 0.9 VDD 223.708,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U63
0.8459 0.05043 0.003677 0.9 VDD 218.128,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U64
0.8458 0.05012 0.004059 0.9 VDD 218.668,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U65
0.8457 0.05027 0.004068 0.9 VDD 218.623,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U66
0.8471 0.04988 0.003052 0.9 VDD 219.388,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U67
0.8471 0.04993 0.002981 0.9 VDD 223.483,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U68
0.8469 0.05013 0.002971 0.9 VDD 224.068,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U69
0.8469 0.05013 0.002966 0.9 VDD 224.248,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U70
0.8464 0.05013 0.003502 0.9 VDD 219.028,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U71
0.8471 0.04964 0.003219 0.9 VDD 220.468,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U72
0.8469 0.04982 0.003325 0.9 VDD 219.928,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U73
0.8482 0.04939 0.002449 0.9 VDD 224.293,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U74
0.8484 0.04928 0.002307 0.9 VDD 224.968,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U75
0.8484 0.04921 0.002384 0.9 VDD 226.768,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U76
0.8475 0.04984 0.002674 0.9 VDD 225.598,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U77
0.8476 0.04989 0.002504 0.9 VDD 226.768,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/U78
0.8487 0.04738 0.003927 0.9 VDD 220.468,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00217
0.849 0.04718 0.003797 0.9 VDD 220.963,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00218
0.8603 0.0355 0.004206 0.9 VDD 132.898,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.861 0.03539 0.003623 0.9 VDD 131.368,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.862 0.03494 0.003099 0.9 VDD 126.553,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.8619 0.03504 0.003051 0.9 VDD 126.553,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8612 0.0351 0.003659 0.9 VDD 131.773,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8613 0.03533 0.003322 0.9 VDD 129.253,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8615 0.03529 0.003199 0.9 VDD 127.993,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8619 0.03513 0.002943 0.9 VDD 124.123,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8616 0.03496 0.003483 0.9 VDD 129.973,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8619 0.03481 0.003288 0.9 VDD 128.173,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8618 0.03502 0.003168 0.9 VDD 126.193,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8621 0.03459 0.003293 0.9 VDD 123.313,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8612 0.03516 0.003665 0.9 VDD 129.253,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8623 0.03471 0.002939 0.9 VDD 124.393,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8612 0.03529 0.003502 0.9 VDD 130.153,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8619 0.03434 0.003738 0.9 VDD 123.313,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8606 0.03539 0.003993 0.9 VDD 131.413,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8615 0.03507 0.003436 0.9 VDD 127.813,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8618 0.03504 0.003206 0.9 VDD 127.453,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8619 0.03482 0.003248 0.9 VDD 122.863,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8608 0.03523 0.003953 0.9 VDD 131.143,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8622 0.03484 0.002977 0.9 VDD 125.563,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8614 0.03521 0.003407 0.9 VDD 129.253,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8626 0.03431 0.003099 0.9 VDD 122.953,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.861 0.0352 0.003832 0.9 VDD 130.333,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8609 0.03529 0.003805 0.9 VDD 130.153,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8617 0.03523 0.003051 0.9 VDD 126.553,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8624 0.03454 0.003109 0.9 VDD 122.863,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8609 0.03542 0.003659 0.9 VDD 131.773,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8621 0.03474 0.003206 0.9 VDD 127.453,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8612 0.03528 0.003512 0.9 VDD 127.723,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.862 0.03491 0.003065 0.9 VDD 124.303,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8612 0.03495 0.003865 0.9 VDD 129.883,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8613 0.03513 0.003538 0.9 VDD 128.443,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8607 0.03552 0.003785 0.9 VDD 133.348,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8608 0.03548 0.003734 0.9 VDD 132.673,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8604 0.0353 0.004282 0.9 VDD 133.438,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.861 0.03529 0.003688 0.9 VDD 133.393,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8603 0.03531 0.004344 0.9 VDD 133.888,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.8638 0.03282 0.003378 0.9 VDD 133.618,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8639 0.03281 0.003324 0.9 VDD 132.358,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8652 0.03194 0.002881 0.9 VDD 126.013,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8658 0.03051 0.003718 0.9 VDD 125.293,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8643 0.03236 0.003292 0.9 VDD 131.773,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8638 0.03227 0.003932 0.9 VDD 128.533,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8653 0.03093 0.003823 0.9 VDD 128.083,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8659 0.03009 0.004 0.9 VDD 122.323,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8647 0.03217 0.003124 0.9 VDD 129.253,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8657 0.03078 0.003558 0.9 VDD 127.003,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8653 0.03088 0.003822 0.9 VDD 126.823,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8649 0.03112 0.003946 0.9 VDD 122.143,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8646 0.03229 0.003133 0.9 VDD 129.163,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.8651 0.03176 0.003133 0.9 VDD 123.583,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.8635 0.03262 0.00391 0.9 VDD 129.523,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8651 0.03141 0.003466 0.9 VDD 122.953,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8644 0.03234 0.003245 0.9 VDD 130.963,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8648 0.03221 0.002983 0.9 VDD 127.003,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8644 0.03265 0.002983 0.9 VDD 127.003,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8654 0.03074 0.003911 0.9 VDD 122.233,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.864 0.03277 0.003229 0.9 VDD 130.693,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8656 0.03157 0.002841 0.9 VDD 124.753,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8646 0.03229 0.003124 0.9 VDD 129.253,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8652 0.03133 0.003511 0.9 VDD 122.053,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.864 0.03275 0.003252 0.9 VDD 129.793,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8639 0.03277 0.003308 0.9 VDD 130.603,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8653 0.03181 0.002874 0.9 VDD 124.213,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8651 0.03106 0.003814 0.9 VDD 121.873,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8643 0.03237 0.003298 0.9 VDD 131.953,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8649 0.0322 0.00293 0.9 VDD 126.643,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8654 0.03076 0.003847 0.9 VDD 126.913,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8653 0.03085 0.003861 0.9 VDD 122.683,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8632 0.03251 0.004293 0.9 VDD 128.983,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8642 0.03269 0.003066 0.9 VDD 128.173,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.8638 0.03281 0.00341 0.9 VDD 132.313,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.8643 0.03238 0.00334 0.9 VDD 132.718,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8638 0.03282 0.003392 0.9 VDD 134.158,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.8643 0.03239 0.003361 0.9 VDD 133.213,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8637 0.03282 0.003472 0.9 VDD 133.888,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.8619 0.0349 0.00316 0.9 VDD 126.148,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8621 0.03497 0.00292 0.9 VDD 125.338,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8613 0.03506 0.003615 0.9 VDD 131.278,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8616 0.03514 0.003266 0.9 VDD 128.668,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8617 0.03509 0.003167 0.9 VDD 127.678,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8618 0.0351 0.003136 0.9 VDD 123.448,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8617 0.0349 0.003412 0.9 VDD 129.298,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8623 0.03465 0.003093 0.9 VDD 126.508,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8621 0.03483 0.003038 0.9 VDD 125.428,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8616 0.03476 0.003611 0.9 VDD 121.918,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8615 0.03516 0.003309 0.9 VDD 129.118,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8626 0.03445 0.002944 0.9 VDD 124.348,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8613 0.03514 0.003545 0.9 VDD 128.488,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8614 0.03418 0.00443 0.9 VDD 121.738,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8607 0.03535 0.003906 0.9 VDD 130.828,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8616 0.03508 0.00337 0.9 VDD 127.408,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8617 0.03499 0.003295 0.9 VDD 126.958,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.8616 0.03505 0.003307 0.9 VDD 122.548,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.8613 0.03522 0.003475 0.9 VDD 130.918,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8626 0.03452 0.002915 0.9 VDD 125.068,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.8615 0.03516 0.003353 0.9 VDD 128.758,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8624 0.03437 0.003255 0.9 VDD 121.468,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8614 0.0352 0.00341 0.9 VDD 130.198,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8615 0.03518 0.00336 0.9 VDD 129.658,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8619 0.03517 0.002891 0.9 VDD 125.068,88.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.862 0.03442 0.003631 0.9 VDD 121.828,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.861 0.03537 0.003597 0.9 VDD 131.098,85.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.862 0.03467 0.00336 0.9 VDD 126.688,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8617 0.0352 0.003142 0.9 VDD 125.788,88.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8621 0.0349 0.002998 0.9 VDD 124.168,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.8615 0.03486 0.003691 0.9 VDD 128.758,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8616 0.03512 0.00323 0.9 VDD 128.308,87.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8612 0.03513 0.003708 0.9 VDD 132.358,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.8605 0.03528 0.004194 0.9 VDD 132.808,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.8602 0.03527 0.004533 0.9 VDD 134.833,84.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.86 0.0356 0.004444 0.9 VDD 134.653,86.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8609 0.03523 0.003841 0.9 VDD 134.113,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.8609 0.03526 0.003877 0.9 VDD 134.608,85.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8603 0.03531 0.004415 0.9 VDD 134.428,86.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.8475 0.04817 0.004358 0.9 VDD 218.173,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8445 0.0499 0.005577 0.9 VDD 188.023,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.848 0.04817 0.00388 0.9 VDD 215.563,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8477 0.0485 0.003771 0.9 VDD 216.823,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.8455 0.04894 0.005577 0.9 VDD 188.023,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8493 0.04707 0.00365 0.9 VDD 216.913,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8491 0.04716 0.003701 0.9 VDD 216.373,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.85 0.04631 0.003706 0.9 VDD 216.283,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8478 0.04823 0.003945 0.9 VDD 211.423,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8456 0.04961 0.004754 0.9 VDD 211.513,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8456 0.04948 0.004913 0.9 VDD 211.693,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8476 0.04844 0.003957 0.9 VDD 213.223,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8489 0.04733 0.00374 0.9 VDD 216.913,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.8475 0.04895 0.003582 0.9 VDD 187.888,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U3
0.8473 0.04907 0.003642 0.9 VDD 186.358,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U4
0.8474 0.04902 0.003618 0.9 VDD 186.988,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U6
0.8474 0.04898 0.003596 0.9 VDD 187.528,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U7
0.8467 0.04869 0.004652 0.9 VDD 214.888,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U9
0.8466 0.04899 0.004424 0.9 VDD 213.808,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U10
0.8473 0.04814 0.004595 0.9 VDD 212.638,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U11
0.8478 0.04809 0.004069 0.9 VDD 212.368,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U12
0.8481 0.04791 0.003999 0.9 VDD 213.448,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U13
0.8487 0.04745 0.003838 0.9 VDD 213.718,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U14
0.8476 0.04884 0.003554 0.9 VDD 188.563,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U15
0.8455 0.04904 0.005457 0.9 VDD 186.718,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U16
0.8476 0.04842 0.00398 0.9 VDD 187.033,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U17
0.8553 0.04005 0.004671 0.9 VDD 136.408,97.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U18
0.8588 0.03748 0.003697 0.9 VDD 136.498,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U19
0.8567 0.03919 0.004124 0.9 VDD 137.038,96.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U20
0.8577 0.03822 0.004119 0.9 VDD 138.928,95.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U21
0.8576 0.03826 0.004122 0.9 VDD 138.388,95.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U22
0.8588 0.03745 0.003793 0.9 VDD 138.118,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U23
0.8575 0.03834 0.004125 0.9 VDD 137.308,95.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U24
0.8562 0.03912 0.00465 0.9 VDD 137.488,96.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U25
0.8477 0.04828 0.003977 0.9 VDD 188.068,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U26
0.8514 0.04472 0.003904 0.9 VDD 180.643,120.336 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U27
0.8487 0.04754 0.003723 0.9 VDD 215.698,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U28
0.8473 0.04855 0.004184 0.9 VDD 215.383,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U29
0.8468 0.04887 0.004356 0.9 VDD 214.258,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U30
0.8482 0.04782 0.003962 0.9 VDD 213.988,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U31
0.8488 0.04739 0.003807 0.9 VDD 214.258,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U32
0.8484 0.0477 0.003908 0.9 VDD 214.753,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U33
0.8515 0.04473 0.003792 0.9 VDD 179.878,120.336 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U34
0.8487 0.04762 0.003707 0.9 VDD 212.053,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U35
0.8485 0.04756 0.003891 0.9 VDD 212.638,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U36
0.8475 0.048 0.004477 0.9 VDD 213.448,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U37
0.848 0.04801 0.004002 0.9 VDD 213.403,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U39
0.8478 0.04812 0.004043 0.9 VDD 212.773,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U40
0.8479 0.04801 0.00404 0.9 VDD 212.818,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U41
0.8476 0.04826 0.004094 0.9 VDD 211.963,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U42
0.8483 0.04779 0.003918 0.9 VDD 214.618,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U43
0.8483 0.0479 0.003847 0.9 VDD 213.538,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U45
0.8482 0.04795 0.003863 0.9 VDD 213.223,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U46
0.8477 0.04817 0.004103 0.9 VDD 211.828,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U48
0.8482 0.04761 0.004156 0.9 VDD 215.563,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U50
0.8482 0.04782 0.003931 0.9 VDD 214.438,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U51
0.8485 0.04765 0.00386 0.9 VDD 215.383,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U52
0.8485 0.04764 0.003884 0.9 VDD 215.068,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U53
0.8465 0.04883 0.004694 0.9 VDD 214.393,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U54
0.847 0.0491 0.003942 0.9 VDD 213.718,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U55
0.8462 0.04903 0.004754 0.9 VDD 213.673,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U56
0.8461 0.04917 0.00478 0.9 VDD 213.358,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U58
0.846 0.04921 0.004809 0.9 VDD 212.998,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U59
0.8458 0.04938 0.004859 0.9 VDD 212.368,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U61
0.8483 0.04785 0.003833 0.9 VDD 213.808,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U62
0.8474 0.04805 0.004517 0.9 VDD 213.178,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U63
0.8486 0.04751 0.003867 0.9 VDD 213.133,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U64
0.8488 0.04746 0.003715 0.9 VDD 213.628,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U65
0.8499 0.04641 0.003715 0.9 VDD 213.628,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U66
0.8499 0.04642 0.003714 0.9 VDD 213.223,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U67
0.8499 0.0464 0.003715 0.9 VDD 213.988,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U68
0.8487 0.04755 0.003711 0.9 VDD 212.728,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U69
0.8488 0.04751 0.003713 0.9 VDD 213.178,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U70
0.8484 0.04776 0.003802 0.9 VDD 214.348,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U71
0.8486 0.04765 0.003763 0.9 VDD 215.023,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U72
0.8463 0.04915 0.00451 0.9 VDD 213.223,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U73
0.8472 0.0482 0.004646 0.9 VDD 212.278,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U74
0.847 0.04828 0.00471 0.9 VDD 211.828,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U75
0.8479 0.04815 0.003959 0.9 VDD 216.823,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U76
0.8481 0.04771 0.004233 0.9 VDD 215.068,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U77
0.8469 0.0486 0.004526 0.9 VDD 216.328,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U78
0.847 0.04849 0.004478 0.9 VDD 216.868,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U79
0.8489 0.04741 0.003715 0.9 VDD 214.078,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U80
0.8489 0.04736 0.003713 0.9 VDD 214.528,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U81
0.8499 0.04636 0.003711 0.9 VDD 215.068,131.280 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U82
0.8474 0.04815 0.004482 0.9 VDD 216.823,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U83
0.8471 0.04839 0.004558 0.9 VDD 215.968,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U85
0.8469 0.04854 0.004605 0.9 VDD 215.428,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U86
0.8472 0.04888 0.003903 0.9 VDD 214.888,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U88
0.8475 0.04849 0.003973 0.9 VDD 186.448,131.856 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U89
0.8462 0.04908 0.004743 0.9 VDD 213.808,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U90
0.8471 0.04898 0.003921 0.9 VDD 214.348,137.040 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U91
0.8567 0.03913 0.004125 0.9 VDD 137.398,96.144 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U92
0.8579 0.03834 0.003746 0.9 VDD 137.308,94.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U93
0.854 0.04104 0.004983 0.9 VDD 137.938,100.176 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U94
0.8576 0.0383 0.004124 0.9 VDD 137.848,95.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U95
0.8588 0.03747 0.003729 0.9 VDD 137.038,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U96
0.8579 0.03746 0.004627 0.9 VDD 137.668,93.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U97
0.8558 0.03981 0.004434 0.9 VDD 137.398,99.024 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U98
0.8562 0.03998 0.003798 0.9 VDD 136.858,97.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U99
0.8579 0.03829 0.003782 0.9 VDD 137.938,94.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U100
0.8579 0.03742 0.004703 0.9 VDD 139.198,93.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U101
0.8555 0.03985 0.004648 0.9 VDD 137.578,97.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U102
0.8579 0.03826 0.003808 0.9 VDD 138.388,94.992 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U103
0.8587 0.03744 0.003822 0.9 VDD 138.658,94.416 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U104
0.8563 0.03984 0.003814 0.9 VDD 137.668,97.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U105
0.8562 0.03917 0.004658 0.9 VDD 137.128,96.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U106
0.8575 0.03839 0.004123 0.9 VDD 136.588,95.568 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U107
0.8545 0.04109 0.004434 0.9 VDD 137.578,99.600 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U108
0.8579 0.03744 0.004672 0.9 VDD 138.568,93.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U109
0.8564 0.03982 0.003807 0.9 VDD 137.308,98.448 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U110
0.8562 0.04004 0.003789 0.9 VDD 136.498,97.872 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U111
0.8556 0.03979 0.00464 0.9 VDD 137.938,97.296 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U112
0.8561 0.03923 0.004665 0.9 VDD 136.768,96.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U113
0.8579 0.03747 0.0046 0.9 VDD 137.128,93.840 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U114
0.8563 0.03906 0.004642 0.9 VDD 137.848,96.720 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U115
0.8512 0.04532 0.003481 0.9 VDD 183.838,124.368 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/U116
0.8447 0.05019 0.005141 0.9 VDD 186.223,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8494 0.04863 0.001997 0.9 VDD 160.978,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U3
0.8495 0.04861 0.00193 0.9 VDD 161.878,138.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U4
0.8493 0.04861 0.002037 0.9 VDD 161.878,137.616 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U5
0.8494 0.04803 0.002563 0.9 VDD 162.328,134.736 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U6
0.8495 0.04841 0.002066 0.9 VDD 161.833,136.464 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U7
0.8496 0.04832 0.002077 0.9 VDD 162.058,135.888 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U8
0.8491 0.04832 0.002539 0.9 VDD 162.013,135.312 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U9
0.8498 0.04791 0.002276 0.9 VDD 162.688,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U10
0.8455 0.04912 0.005355 0.9 VDD 185.638,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U11
0.8455 0.04914 0.005329 0.9 VDD 185.368,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U12
0.8455 0.04907 0.005423 0.9 VDD 186.358,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U13
0.8444 0.0502 0.005389 0.9 VDD 185.998,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U15
0.8498 0.04791 0.002252 0.9 VDD 162.193,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U16
0.8495 0.04792 0.0026 0.9 VDD 161.653,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U17
0.8494 0.04791 0.002705 0.9 VDD 162.958,133.008 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U18
0.8457 0.04927 0.005034 0.9 VDD 183.343,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U19
0.8456 0.04918 0.005266 0.9 VDD 184.738,133.584 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U20
0.8498 0.04759 0.002656 0.9 VDD 162.328,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U22
0.8498 0.04759 0.002604 0.9 VDD 161.698,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U23
0.8497 0.04804 0.002222 0.9 VDD 161.608,134.160 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U24
0.8499 0.0476 0.002542 0.9 VDD 160.978,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U25
0.8497 0.04726 0.003079 0.9 VDD 197.788,132.432 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/U26
0.8467 0.05095 0.002374 0.9 VDD 197.743,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8467 0.05102 0.002256 0.9 VDD 198.823,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8476 0.05043 0.001968 0.9 VDD 190.678,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U3
0.8474 0.05065 0.001942 0.9 VDD 186.808,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U4
0.8471 0.0505 0.002352 0.9 VDD 198.058,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U5
0.8469 0.05101 0.002082 0.9 VDD 198.688,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U6
0.8471 0.05074 0.002112 0.9 VDD 197.833,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U7
0.8469 0.051 0.002122 0.9 VDD 198.643,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U9
0.8467 0.05115 0.002127 0.9 VDD 199.138,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U10
0.8472 0.05039 0.002356 0.9 VDD 197.203,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U11
0.8483 0.05057 0.001096 0.9 VDD 161.743,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U12
0.8483 0.05055 0.001111 0.9 VDD 162.328,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U13
0.8482 0.05052 0.001303 0.9 VDD 161.968,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U14
0.8485 0.05056 0.0009654 0.9 VDD 161.158,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U15
0.8485 0.05052 0.0009778 0.9 VDD 161.923,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U16
0.8479 0.05101 0.001114 0.9 VDD 162.463,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U17
0.8485 0.05055 0.0009834 0.9 VDD 162.418,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U18
0.8484 0.05052 0.001118 0.9 VDD 163.048,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U19
0.8481 0.05054 0.001353 0.9 VDD 176.728,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U20
0.8476 0.05045 0.001942 0.9 VDD 189.778,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U21
0.8473 0.05062 0.002127 0.9 VDD 199.048,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U22
0.8476 0.05044 0.001954 0.9 VDD 190.183,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U23
0.8471 0.05087 0.002074 0.9 VDD 198.238,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U24
0.8476 0.05032 0.002051 0.9 VDD 194.278,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U25
0.8475 0.05043 0.002107 0.9 VDD 197.518,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U26
0.8481 0.05053 0.00132 0.9 VDD 176.098,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U27
0.8484 0.0503 0.001325 0.9 VDD 176.188,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U28
0.8476 0.05046 0.001927 0.9 VDD 189.328,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U29
0.8476 0.05051 0.001884 0.9 VDD 185.638,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U30
0.8477 0.05051 0.001779 0.9 VDD 185.728,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U31
0.8477 0.05051 0.001793 0.9 VDD 186.043,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U32
0.8474 0.05066 0.00192 0.9 VDD 186.358,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U33
0.8475 0.05046 0.002071 0.9 VDD 189.643,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U34
0.8476 0.0505 0.001927 0.9 VDD 186.493,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U35
0.8475 0.05044 0.0021 0.9 VDD 190.318,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U36
0.8478 0.05027 0.001961 0.9 VDD 190.408,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/U37
0.8446 0.05229 0.003088 0.9 VDD 201.208,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00336
0.8442 0.0519 0.003903 0.9 VDD 208.363,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00214
0.8446 0.0515 0.003867 0.9 VDD 211.873,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00215
0.844 0.052 0.004049 0.9 VDD 207.013,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00212
0.8448 0.05163 0.003552 0.9 VDD 204.403,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00213
0.8455 0.05175 0.002797 0.9 VDD 200.938,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8457 0.05129 0.003002 0.9 VDD 204.988,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8449 0.05221 0.00293 0.9 VDD 200.668,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.8429 0.05256 0.004502 0.9 VDD 210.433,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8447 0.05235 0.002994 0.9 VDD 202.513,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8456 0.05154 0.002866 0.9 VDD 198.913,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8432 0.05322 0.003553 0.9 VDD 201.883,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8457 0.05158 0.002736 0.9 VDD 200.713,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.845 0.05189 0.003157 0.9 VDD 198.823,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8443 0.05233 0.003343 0.9 VDD 198.283,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8427 0.05332 0.003975 0.9 VDD 203.683,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8442 0.0529 0.002894 0.9 VDD 200.083,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8458 0.0515 0.00273 0.9 VDD 200.713,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8452 0.05129 0.003473 0.9 VDD 204.763,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.8438 0.05237 0.003779 0.9 VDD 205.573,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8443 0.05231 0.003426 0.9 VDD 204.493,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.8452 0.05152 0.003234 0.9 VDD 207.373,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.844 0.05208 0.00388 0.9 VDD 207.193,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8446 0.05165 0.003766 0.9 VDD 205.483,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8442 0.05201 0.003779 0.9 VDD 205.303,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8456 0.05132 0.00312 0.9 VDD 197.293,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8458 0.05133 0.002834 0.9 VDD 197.383,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8449 0.0512 0.003851 0.9 VDD 196.663,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8446 0.05205 0.003368 0.9 VDD 203.143,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8437 0.05243 0.003868 0.9 VDD 203.143,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8433 0.05331 0.003368 0.9 VDD 203.143,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8455 0.05165 0.002883 0.9 VDD 202.063,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.8452 0.05189 0.002885 0.9 VDD 198.823,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.845 0.05182 0.003163 0.9 VDD 201.613,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8458 0.0515 0.002707 0.9 VDD 198.823,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8453 0.0515 0.003157 0.9 VDD 198.823,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8458 0.05146 0.002707 0.9 VDD 198.823,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8445 0.0524 0.003134 0.9 VDD 198.463,161.808 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8456 0.05138 0.002996 0.9 VDD 198.553,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.8451 0.05184 0.003096 0.9 VDD 198.643,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8433 0.05319 0.003498 0.9 VDD 205.393,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8433 0.05254 0.004144 0.9 VDD 205.303,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8441 0.05254 0.003367 0.9 VDD 205.393,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.845 0.052 0.003004 0.9 VDD 200.893,162.960 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8446 0.05219 0.003214 0.9 VDD 200.893,161.232 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.844 0.05305 0.002985 0.9 VDD 200.803,162.384 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8449 0.05202 0.00305 0.9 VDD 201.883,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8454 0.05186 0.002755 0.9 VDD 200.803,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.8461 0.0515 0.002413 0.9 VDD 200.803,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8441 0.05199 0.003886 0.9 VDD 207.283,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.846 0.05107 0.002965 0.9 VDD 202.828,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.8451 0.0516 0.003308 0.9 VDD 203.278,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.8453 0.05157 0.003148 0.9 VDD 202.558,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.8444 0.05219 0.003377 0.9 VDD 203.593,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.844 0.052 0.004007 0.9 VDD 206.743,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8449 0.05162 0.003475 0.9 VDD 204.043,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.8454 0.05156 0.003079 0.9 VDD 206.293,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.8454 0.05154 0.003094 0.9 VDD 206.788,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.8451 0.05151 0.003426 0.9 VDD 206.158,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8454 0.0515 0.003079 0.9 VDD 206.293,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.8447 0.05212 0.003197 0.9 VDD 206.518,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8454 0.05156 0.003068 0.9 VDD 202.198,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8442 0.05224 0.003532 0.9 VDD 204.133,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.8454 0.05161 0.002998 0.9 VDD 204.268,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.8453 0.05159 0.003132 0.9 VDD 205.078,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.8453 0.05161 0.003085 0.9 VDD 204.133,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8444 0.05219 0.003427 0.9 VDD 203.638,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.8445 0.05215 0.003321 0.9 VDD 203.143,155.472 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8445 0.05197 0.003541 0.9 VDD 204.493,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8446 0.05194 0.003466 0.9 VDD 203.908,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8458 0.05157 0.002665 0.9 VDD 202.558,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.8461 0.0511 0.002748 0.9 VDD 203.143,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8458 0.05125 0.002929 0.9 VDD 204.448,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.8454 0.05152 0.00306 0.9 VDD 205.753,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.8445 0.05195 0.003523 0.9 VDD 204.088,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8454 0.05153 0.003034 0.9 VDD 205.078,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8454 0.05155 0.003009 0.9 VDD 204.493,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8447 0.05218 0.00316 0.9 VDD 205.663,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8441 0.05218 0.003673 0.9 VDD 205.528,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.8447 0.05215 0.003176 0.9 VDD 206.023,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.8453 0.05158 0.003147 0.9 VDD 205.393,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8454 0.05157 0.003065 0.9 VDD 205.888,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8454 0.05158 0.003048 0.9 VDD 205.438,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.8453 0.05157 0.003168 0.9 VDD 205.843,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8442 0.05221 0.003627 0.9 VDD 205.168,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8443 0.05224 0.003504 0.9 VDD 204.178,154.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8454 0.05162 0.00299 0.9 VDD 204.088,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.8447 0.0522 0.003141 0.9 VDD 205.258,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.8447 0.05223 0.003119 0.9 VDD 204.808,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8453 0.0516 0.00311 0.9 VDD 204.628,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8447 0.05191 0.003372 0.9 VDD 203.188,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8446 0.05229 0.00306 0.9 VDD 203.683,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8447 0.05226 0.003094 0.9 VDD 204.313,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8452 0.05158 0.003228 0.9 VDD 202.918,154.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8456 0.0516 0.002786 0.9 VDD 203.413,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.8455 0.05163 0.002892 0.9 VDD 204.178,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.846 0.05118 0.002842 0.9 VDD 203.818,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8448 0.05188 0.003307 0.9 VDD 202.693,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U59
0.8447 0.05231 0.003038 0.9 VDD 203.278,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.8444 0.05235 0.003295 0.9 VDD 202.603,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.8455 0.05157 0.002908 0.9 VDD 202.513,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.8443 0.05232 0.003355 0.9 VDD 203.053,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.8454 0.05163 0.002944 0.9 VDD 203.188,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8454 0.05162 0.002968 0.9 VDD 203.638,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8455 0.05156 0.002954 0.9 VDD 203.368,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8454 0.0516 0.003026 0.9 VDD 204.898,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.8453 0.05156 0.003169 0.9 VDD 203.863,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8454 0.05153 0.003047 0.9 VDD 205.393,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8443 0.05248 0.003204 0.9 VDD 204.133,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.8453 0.05156 0.003103 0.9 VDD 203.368,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8455 0.05155 0.002984 0.9 VDD 203.953,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.8458 0.05166 0.002582 0.9 VDD 200.173,156.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.8455 0.05158 0.002878 0.9 VDD 201.703,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8455 0.05157 0.002885 0.9 VDD 202.108,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8456 0.05158 0.002834 0.9 VDD 201.613,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8458 0.05156 0.002601 0.9 VDD 199.453,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.8451 0.05153 0.003321 0.9 VDD 205.033,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8454 0.05157 0.003018 0.9 VDD 202.738,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8451 0.05212 0.002777 0.9 VDD 200.173,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.8458 0.05155 0.002694 0.9 VDD 200.353,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.8456 0.05161 0.002751 0.9 VDD 200.848,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8459 0.0515 0.00256 0.9 VDD 199.813,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.846 0.05124 0.002814 0.9 VDD 197.563,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8452 0.05155 0.00324 0.9 VDD 204.403,160.080 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.8455 0.05157 0.00293 0.9 VDD 202.918,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8455 0.05168 0.002833 0.9 VDD 200.353,156.624 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.8452 0.05212 0.002706 0.9 VDD 200.443,160.656 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.8449 0.05228 0.002779 0.9 VDD 201.118,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8451 0.0522 0.002703 0.9 VDD 200.623,157.776 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.8449 0.05161 0.003447 0.9 VDD 197.923,157.200 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8476 0.05035 0.002026 0.9 VDD 193.108,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U3
0.8451 0.05175 0.003193 0.9 VDD 191.083,159.504 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U4
0.8474 0.05037 0.002191 0.9 VDD 192.568,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U5
0.8478 0.05025 0.001998 0.9 VDD 191.848,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U7
0.8476 0.05029 0.002068 0.9 VDD 195.088,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U8
0.8474 0.0503 0.00227 0.9 VDD 194.728,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U9
0.8446 0.05221 0.0032 0.9 VDD 190.948,158.928 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U10
0.8442 0.0522 0.00359 0.9 VDD 191.038,158.352 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U11
0.8474 0.05042 0.002135 0.9 VDD 191.128,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/U12
0.8488 0.04859 0.002613 0.9 VDD 225.868,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00210
0.8487 0.04866 0.002615 0.9 VDD 226.363,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CTS_cdb_buf_00211
0.8479 0.05013 0.001925 0.9 VDD 189.328,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8479 0.05013 0.001944 0.9 VDD 189.688,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8479 0.05013 0.001968 0.9 VDD 190.138,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.848 0.05013 0.00183 0.9 VDD 189.328,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8481 0.05013 0.001809 0.9 VDD 188.833,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.8477 0.05037 0.00191 0.9 VDD 189.058,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8478 0.05026 0.001899 0.9 VDD 191.218,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.848 0.05012 0.001899 0.9 VDD 191.218,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8478 0.05011 0.002071 0.9 VDD 192.208,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.848 0.05012 0.001877 0.9 VDD 190.588,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8479 0.05027 0.001853 0.9 VDD 189.913,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.848 0.05013 0.001851 0.9 VDD 189.868,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8475 0.05047 0.002033 0.9 VDD 188.788,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U3
0.8461 0.05038 0.00356 0.9 VDD 190.993,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8453 0.05117 0.003565 0.9 VDD 190.903,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8479 0.05012 0.002002 0.9 VDD 190.813,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U3
0.8476 0.05038 0.001996 0.9 VDD 190.678,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U4
0.8462 0.05037 0.003476 0.9 VDD 189.058,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/U5
0.8487 0.04872 0.002605 0.9 VDD 224.563,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8487 0.04799 0.003332 0.9 VDD 220.243,139.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]
0.8477 0.04886 0.003406 0.9 VDD 216.823,140.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]
0.8469 0.04945 0.003628 0.9 VDD 216.913,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]
0.8475 0.04937 0.00317 0.9 VDD 216.733,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]
0.8467 0.05008 0.003249 0.9 VDD 216.823,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]
0.8477 0.04935 0.002976 0.9 VDD 219.973,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]
0.8483 0.04908 0.002649 0.9 VDD 222.583,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]
0.8486 0.04849 0.002924 0.9 VDD 222.763,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]
0.8494 0.04777 0.002846 0.9 VDD 222.853,140.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]
0.8477 0.04865 0.003627 0.9 VDD 216.823,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]
0.8448 0.05117 0.004013 0.9 VDD 190.903,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]
0.8486 0.0482 0.003186 0.9 VDD 220.018,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U4
0.8487 0.04845 0.002861 0.9 VDD 222.268,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U5
0.8488 0.04875 0.002496 0.9 VDD 223.258,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U6
0.8483 0.04888 0.002775 0.9 VDD 220.648,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U7
0.8486 0.04871 0.002653 0.9 VDD 220.558,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U8
0.8479 0.04929 0.002859 0.9 VDD 217.228,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U9
0.845 0.05101 0.004018 0.9 VDD 190.678,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U10
0.8452 0.05098 0.003822 0.9 VDD 190.813,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U12
0.8449 0.0513 0.003842 0.9 VDD 189.328,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U13
0.8446 0.05131 0.004047 0.9 VDD 188.923,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U14
0.8448 0.05121 0.004035 0.9 VDD 189.733,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U15
0.8441 0.05089 0.005016 0.9 VDD 189.958,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U16
0.8473 0.04914 0.003602 0.9 VDD 217.138,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U17
0.8492 0.04819 0.002646 0.9 VDD 220.063,142.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U18
0.8494 0.04801 0.002561 0.9 VDD 222.448,142.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U19
0.8486 0.04863 0.002737 0.9 VDD 221.008,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U20
0.8481 0.04909 0.00279 0.9 VDD 218.398,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U21
0.8476 0.04892 0.003449 0.9 VDD 218.443,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U22
0.8454 0.05071 0.003875 0.9 VDD 192.028,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U23
0.8483 0.04895 0.00274 0.9 VDD 219.208,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U24
0.8489 0.04861 0.002487 0.9 VDD 222.988,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U25
0.8489 0.04859 0.002534 0.9 VDD 222.313,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U28
0.8486 0.04878 0.002636 0.9 VDD 221.953,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U29
0.8489 0.04858 0.002525 0.9 VDD 222.988,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U30
0.8483 0.04885 0.002862 0.9 VDD 220.783,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U31
0.8479 0.0488 0.003275 0.9 VDD 219.388,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U32
0.8485 0.04878 0.002735 0.9 VDD 219.298,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U34
0.8482 0.04855 0.003229 0.9 VDD 220.288,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U36
0.8488 0.04856 0.002653 0.9 VDD 220.558,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U38
0.8483 0.04835 0.003332 0.9 VDD 218.983,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U40
0.8482 0.04841 0.003394 0.9 VDD 218.533,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U41
0.8473 0.04923 0.003499 0.9 VDD 217.768,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U42
0.849 0.04804 0.002985 0.9 VDD 221.413,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U43
0.8498 0.04775 0.002496 0.9 VDD 224.158,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U44
0.8495 0.04798 0.002508 0.9 VDD 223.843,142.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U45
0.8495 0.04796 0.002568 0.9 VDD 224.248,142.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U47
0.8489 0.04853 0.002594 0.9 VDD 224.068,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U48
0.8486 0.04864 0.002805 0.9 VDD 223.438,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U50
0.8482 0.04892 0.00291 0.9 VDD 219.343,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U51
0.8477 0.0493 0.003023 0.9 VDD 218.218,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U52
0.8479 0.04912 0.003023 0.9 VDD 218.218,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U53
0.8483 0.04893 0.00279 0.9 VDD 218.398,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U54
0.8475 0.04901 0.003513 0.9 VDD 217.903,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U55
0.8489 0.04842 0.002695 0.9 VDD 218.488,142.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U56
0.8494 0.04793 0.002649 0.9 VDD 219.973,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U57
0.8489 0.04768 0.003444 0.9 VDD 219.208,139.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U59
0.8489 0.04798 0.00317 0.9 VDD 219.388,141.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U60
0.8492 0.04782 0.002977 0.9 VDD 221.458,141.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U62
0.8481 0.04905 0.002833 0.9 VDD 217.678,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U63
0.8479 0.04875 0.003316 0.9 VDD 219.568,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U64
0.848 0.04912 0.002915 0.9 VDD 219.298,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U65
0.8472 0.04972 0.003114 0.9 VDD 218.398,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U66
0.8476 0.04928 0.003118 0.9 VDD 218.353,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U67
0.8474 0.04943 0.003192 0.9 VDD 217.498,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U68
0.8487 0.04858 0.00273 0.9 VDD 217.273,142.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U69
0.8492 0.04808 0.002703 0.9 VDD 218.218,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U70
0.849 0.04821 0.002743 0.9 VDD 216.778,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U71
0.8472 0.04952 0.003238 0.9 VDD 216.958,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U72
0.848 0.0492 0.002828 0.9 VDD 217.768,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U73
0.8477 0.04938 0.002888 0.9 VDD 216.688,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U74
0.8489 0.04854 0.002559 0.9 VDD 221.953,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U75
0.8487 0.04876 0.002575 0.9 VDD 222.808,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U76
0.8484 0.04907 0.002575 0.9 VDD 222.808,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U77
0.8497 0.04778 0.002551 0.9 VDD 222.718,141.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U78
0.8494 0.04778 0.00284 0.9 VDD 222.898,141.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/U79
0.8643 0.032 0.003702 0.9 VDD 149.548,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00207
0.8642 0.03211 0.003645 0.9 VDD 150.043,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CTS_cdb_buf_00208
0.8642 0.0324 0.003416 0.9 VDD 134.248,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U2
0.8645 0.03187 0.00365 0.9 VDD 128.308,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U3
0.8646 0.03213 0.003284 0.9 VDD 128.713,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U5
0.864 0.03147 0.004508 0.9 VDD 129.343,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U6
0.8647 0.03181 0.003455 0.9 VDD 127.453,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U7
0.865 0.03017 0.00484 0.9 VDD 128.893,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U8
0.8637 0.03205 0.004232 0.9 VDD 131.053,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U9
0.8645 0.03227 0.003238 0.9 VDD 130.963,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U10
0.8646 0.03222 0.003186 0.9 VDD 130.153,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U11
0.8647 0.03196 0.003376 0.9 VDD 129.523,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U12
0.8655 0.03125 0.003231 0.9 VDD 124.303,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U13
0.8651 0.03178 0.003105 0.9 VDD 127.183,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U14
0.8636 0.03209 0.004346 0.9 VDD 131.773,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U15
0.8665 0.02928 0.004255 0.9 VDD 123.943,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U16
0.8665 0.02941 0.004135 0.9 VDD 124.663,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U17
0.8644 0.03231 0.003282 0.9 VDD 131.683,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U18
0.8664 0.02954 0.004052 0.9 VDD 123.673,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U19
0.8661 0.03036 0.003506 0.9 VDD 124.123,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U20
0.8649 0.03203 0.003116 0.9 VDD 127.273,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U21
0.8659 0.02989 0.004242 0.9 VDD 125.653,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U22
0.8644 0.03061 0.005013 0.9 VDD 129.073,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U23
0.8644 0.03207 0.003523 0.9 VDD 126.733,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U24
0.8661 0.02961 0.004264 0.9 VDD 125.743,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U25
0.8645 0.03201 0.003465 0.9 VDD 130.333,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U26
0.8648 0.03042 0.004739 0.9 VDD 128.083,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U27
0.8653 0.03032 0.004431 0.9 VDD 127.543,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U28
0.8653 0.03178 0.002954 0.9 VDD 125.293,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U29
0.8662 0.03013 0.003622 0.9 VDD 123.763,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U30
0.8652 0.03179 0.003055 0.9 VDD 125.383,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U31
0.8661 0.0296 0.004255 0.9 VDD 123.943,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U32
0.8636 0.03143 0.004936 0.9 VDD 129.163,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U33
0.8648 0.03108 0.004105 0.9 VDD 129.253,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U34
0.8654 0.03019 0.004412 0.9 VDD 126.913,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U35
0.8657 0.0313 0.003014 0.9 VDD 124.483,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U36
0.8643 0.03238 0.003364 0.9 VDD 133.168,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U37
0.8643 0.03235 0.003328 0.9 VDD 132.493,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U38
0.8642 0.0324 0.003436 0.9 VDD 134.878,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U39
0.8642 0.0324 0.003397 0.9 VDD 134.383,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U40
0.8641 0.03246 0.003439 0.9 VDD 134.968,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ/U41
0.864 0.03219 0.003817 0.9 VDD 133.978,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U2
0.8642 0.03212 0.003677 0.9 VDD 132.358,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U3
0.8649 0.03185 0.003201 0.9 VDD 127.993,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U5
0.8646 0.03122 0.004216 0.9 VDD 128.263,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U6
0.8646 0.03209 0.00331 0.9 VDD 126.823,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U7
0.8652 0.03004 0.004764 0.9 VDD 128.173,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U8
0.8644 0.03206 0.003552 0.9 VDD 131.143,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U9
0.8642 0.03226 0.003513 0.9 VDD 130.783,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U10
0.8644 0.0322 0.003416 0.9 VDD 129.883,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U11
0.8643 0.03192 0.003795 0.9 VDD 128.983,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U12
0.8663 0.03031 0.003441 0.9 VDD 123.763,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U13
0.8651 0.03171 0.003206 0.9 VDD 126.373,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U14
0.8643 0.0321 0.003636 0.9 VDD 131.953,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U15
0.866 0.02899 0.004975 0.9 VDD 122.413,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U16
0.866 0.02913 0.004911 0.9 VDD 123.133,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U17
0.8641 0.0323 0.003599 0.9 VDD 131.593,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U18
0.8661 0.02922 0.00467 0.9 VDD 122.143,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U19
0.8659 0.03016 0.00394 0.9 VDD 122.773,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U20
0.8651 0.03194 0.002951 0.9 VDD 125.923,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U21
0.8661 0.02989 0.003978 0.9 VDD 125.383,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U22
0.8648 0.03047 0.004685 0.9 VDD 128.353,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U23
0.8649 0.03174 0.003368 0.9 VDD 126.283,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U24
0.8664 0.02956 0.004004 0.9 VDD 125.473,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U25
0.8639 0.032 0.004062 0.9 VDD 130.243,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U26
0.8656 0.02988 0.004513 0.9 VDD 127.273,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U27
0.8649 0.03088 0.004204 0.9 VDD 126.823,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U28
0.8655 0.03157 0.00291 0.9 VDD 124.663,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U29
0.8661 0.02973 0.004142 0.9 VDD 122.143,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U30
0.8653 0.03142 0.003262 0.9 VDD 123.583,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U31
0.8657 0.02926 0.005017 0.9 VDD 122.323,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U32
0.8641 0.03122 0.004657 0.9 VDD 128.263,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U33
0.8648 0.03095 0.004216 0.9 VDD 128.263,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U34
0.8662 0.02994 0.003833 0.9 VDD 125.653,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U35
0.8653 0.03148 0.003266 0.9 VDD 123.853,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U36
0.8634 0.03214 0.004456 0.9 VDD 132.808,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U37
0.864 0.03235 0.003689 0.9 VDD 132.493,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U38
0.8642 0.03242 0.003412 0.9 VDD 134.158,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U39
0.8637 0.03244 0.003863 0.9 VDD 134.608,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U40
0.8638 0.03239 0.003775 0.9 VDD 133.483,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ/U41
0.863 0.0333 0.003685 0.9 VDD 133.978,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U2
0.8621 0.03433 0.003606 0.9 VDD 128.218,84.048 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U4
0.8635 0.03322 0.003236 0.9 VDD 129.568,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U5
0.8628 0.03376 0.003399 0.9 VDD 126.688,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U6
0.8637 0.03317 0.00315 0.9 VDD 128.398,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U7
0.8633 0.03326 0.003464 0.9 VDD 131.008,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U8
0.8633 0.03325 0.003428 0.9 VDD 130.558,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U9
0.8634 0.03324 0.003391 0.9 VDD 130.108,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U10
0.8619 0.03401 0.004104 0.9 VDD 129.838,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U11
0.8649 0.03204 0.003011 0.9 VDD 123.178,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U12
0.8627 0.0338 0.003503 0.9 VDD 127.138,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U13
0.8634 0.03327 0.003353 0.9 VDD 131.278,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U14
0.8649 0.03206 0.003004 0.9 VDD 123.448,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U15
0.8645 0.03252 0.002987 0.9 VDD 124.078,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U16
0.8632 0.03328 0.003507 0.9 VDD 131.548,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U17
0.8643 0.03243 0.003283 0.9 VDD 122.188,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U18
0.8644 0.03244 0.003133 0.9 VDD 122.458,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U19
0.864 0.03307 0.002971 0.9 VDD 126.148,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U20
0.864 0.03304 0.002962 0.9 VDD 125.428,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U21
0.8622 0.03392 0.003848 0.9 VDD 128.668,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U22
0.863 0.03371 0.003273 0.9 VDD 126.148,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U23
0.8634 0.03363 0.002944 0.9 VDD 125.248,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U24
0.8626 0.03402 0.003384 0.9 VDD 130.018,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U25
0.8629 0.03389 0.003228 0.9 VDD 128.218,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U26
0.8639 0.03309 0.003059 0.9 VDD 126.418,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U27
0.8635 0.03355 0.002998 0.9 VDD 124.348,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U28
0.8649 0.032 0.003128 0.9 VDD 122.278,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U29
0.8632 0.03365 0.003103 0.9 VDD 125.428,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U30
0.8644 0.03249 0.003101 0.9 VDD 123.358,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U31
0.8628 0.03393 0.003276 0.9 VDD 128.758,82.320 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U32
0.862 0.03397 0.003987 0.9 VDD 129.298,82.896 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U33
0.8641 0.03303 0.002897 0.9 VDD 125.248,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U34
0.8641 0.03299 0.002929 0.9 VDD 124.438,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U35
0.8631 0.03329 0.003568 0.9 VDD 132.358,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ/U36
0.863 0.03223 0.004761 0.9 VDD 136.093,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[1]
0.8635 0.03249 0.00396 0.9 VDD 136.003,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/RR_FLAG_o_reg[0]
0.8639 0.03222 0.003917 0.9 VDD 135.373,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U3
0.8638 0.03223 0.003957 0.9 VDD 135.958,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U4
0.8641 0.03239 0.003463 0.9 VDD 135.778,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/U5
0.864 0.03171 0.004313 0.9 VDD 147.163,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/clk_gate_outstanding_counter_reg/latch
0.8621 0.03371 0.004202 0.9 VDD 150.853,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]
0.8651 0.03073 0.004184 0.9 VDD 147.433,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]
0.8652 0.02999 0.00477 0.9 VDD 147.613,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]
0.864 0.03228 0.003736 0.9 VDD 148.333,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]
0.8633 0.03197 0.004701 0.9 VDD 142.483,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]
0.8635 0.03197 0.00453 0.9 VDD 142.483,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]
0.8643 0.03121 0.004491 0.9 VDD 145.723,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]
0.8651 0.02959 0.005337 0.9 VDD 143.833,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]
0.8652 0.02946 0.005301 0.9 VDD 144.193,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]
0.8646 0.03152 0.003904 0.9 VDD 147.343,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]
0.8642 0.03168 0.004134 0.9 VDD 147.973,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]
0.8652 0.02917 0.005651 0.9 VDD 146.173,69.648 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]
0.8631 0.03014 0.006722 0.9 VDD 134.248,67.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U4
0.8632 0.03304 0.003719 0.9 VDD 148.558,79.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U6
0.8629 0.03325 0.003865 0.9 VDD 147.838,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U7
0.8627 0.0336 0.003731 0.9 VDD 149.098,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U9
0.8631 0.0333 0.003642 0.9 VDD 149.458,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U10
0.8636 0.03172 0.004692 0.9 VDD 142.618,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U11
0.8642 0.03204 0.003754 0.9 VDD 143.158,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U12
0.8641 0.03144 0.004453 0.9 VDD 146.038,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U13
0.8649 0.03138 0.003687 0.9 VDD 149.188,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U14
0.8653 0.03088 0.003809 0.9 VDD 147.838,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U15
0.8652 0.03005 0.004797 0.9 VDD 144.238,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U16
0.865 0.03013 0.004842 0.9 VDD 143.878,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U17
0.865 0.03086 0.004091 0.9 VDD 144.373,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U18
0.8643 0.03197 0.00372 0.9 VDD 144.238,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U19
0.8634 0.03287 0.003729 0.9 VDD 147.973,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U21
0.8638 0.03251 0.003705 0.9 VDD 146.758,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U22
0.8633 0.03288 0.003864 0.9 VDD 146.578,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U23
0.8628 0.03047 0.006752 0.9 VDD 134.968,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U24
0.8631 0.03019 0.006687 0.9 VDD 133.528,67.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U25
0.8628 0.03048 0.006722 0.9 VDD 134.248,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U26
0.8628 0.03047 0.006738 0.9 VDD 134.608,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U27
0.8639 0.03048 0.005621 0.9 VDD 134.428,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U28
0.864 0.03048 0.005561 0.9 VDD 133.978,69.072 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U29
0.8628 0.03048 0.006692 0.9 VDD 133.618,68.496 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U30
0.8631 0.03016 0.006709 0.9 VDD 133.978,67.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U31
0.8641 0.03238 0.003502 0.9 VDD 137.263,78.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U32
0.8643 0.03182 0.003868 0.9 VDD 150.403,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U33
0.8651 0.03121 0.003728 0.9 VDD 148.738,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U34
0.8655 0.03033 0.004134 0.9 VDD 143.788,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U35
0.8638 0.0316 0.004602 0.9 VDD 144.058,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U36
0.8642 0.03221 0.003588 0.9 VDD 147.928,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U37
0.8641 0.03246 0.003484 0.9 VDD 136.588,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U38
0.8644 0.03198 0.003634 0.9 VDD 146.713,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U39
0.8641 0.03153 0.004409 0.9 VDD 146.398,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U40
0.8659 0.03015 0.003969 0.9 VDD 145.948,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U41
0.8653 0.03026 0.004416 0.9 VDD 144.643,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U43
0.8657 0.02994 0.004409 0.9 VDD 144.733,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U44
0.8652 0.0303 0.004456 0.9 VDD 144.148,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U45
0.8654 0.03014 0.004482 0.9 VDD 143.833,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U46
0.8658 0.03029 0.003933 0.9 VDD 146.398,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U47
0.8654 0.03072 0.003887 0.9 VDD 146.938,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U50
0.8652 0.03033 0.004492 0.9 VDD 143.698,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U52
0.8639 0.03153 0.004539 0.9 VDD 145.003,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U53
0.8643 0.03143 0.004239 0.9 VDD 144.778,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U54
0.8646 0.03123 0.004128 0.9 VDD 145.633,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U55
0.8649 0.03082 0.004262 0.9 VDD 144.598,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U56
0.8651 0.03071 0.004181 0.9 VDD 145.228,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U57
0.8652 0.03106 0.003716 0.9 VDD 148.873,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U59
0.8642 0.0321 0.003698 0.9 VDD 150.268,75.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U60
0.8643 0.03203 0.003714 0.9 VDD 149.503,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U61
0.8644 0.0321 0.003551 0.9 VDD 150.268,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U63
0.8645 0.03193 0.003562 0.9 VDD 149.188,75.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U64
0.8653 0.03065 0.004005 0.9 VDD 146.578,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U66
0.8654 0.03026 0.004304 0.9 VDD 149.863,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U67
0.8658 0.02971 0.004529 0.9 VDD 146.353,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U68
0.8656 0.03003 0.004349 0.9 VDD 147.748,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U69
0.8653 0.03069 0.004019 0.9 VDD 145.318,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U70
0.8656 0.02983 0.004609 0.9 VDD 148.378,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U71
0.8651 0.03051 0.0044 0.9 VDD 149.368,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U72
0.8657 0.03023 0.004043 0.9 VDD 145.003,73.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U73
0.8655 0.02983 0.004672 0.9 VDD 145.228,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U74
0.8659 0.02937 0.004706 0.9 VDD 144.958,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U75
0.8649 0.03147 0.003668 0.9 VDD 145.768,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U76
0.8644 0.03188 0.003675 0.9 VDD 145.588,77.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U77
0.8647 0.03161 0.003726 0.9 VDD 144.058,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U78
0.8638 0.03162 0.004613 0.9 VDD 143.878,76.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U79
0.8645 0.03173 0.003771 0.9 VDD 142.573,77.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U80
0.8658 0.03008 0.004155 0.9 VDD 149.233,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U81
0.8645 0.03164 0.003874 0.9 VDD 149.908,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U83
0.8657 0.0303 0.00398 0.9 VDD 148.918,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U84
0.8658 0.03001 0.004153 0.9 VDD 147.658,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U86
0.8653 0.03097 0.003713 0.9 VDD 148.378,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U87
0.8653 0.03118 0.003495 0.9 VDD 149.548,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U88
0.8648 0.03103 0.00416 0.9 VDD 143.428,74.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U89
0.8644 0.03113 0.004479 0.9 VDD 142.888,74.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U90
0.8641 0.03238 0.003517 0.9 VDD 137.938,78.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U91
0.8636 0.03072 0.005712 0.9 VDD 135.958,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U92
0.8638 0.03057 0.005667 0.9 VDD 137.038,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U93
0.8638 0.0305 0.005663 0.9 VDD 137.128,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U94
0.8631 0.03022 0.006664 0.9 VDD 133.078,67.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U95
0.8635 0.03156 0.004986 0.9 VDD 137.398,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U96
0.8628 0.03158 0.005649 0.9 VDD 137.308,71.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U97
0.8642 0.03082 0.004993 0.9 VDD 137.308,73.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U98
0.8639 0.03049 0.005638 0.9 VDD 137.668,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U99
0.8636 0.03067 0.005698 0.9 VDD 136.318,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U100
0.8585 0.03192 0.009615 0.9 VDD 132.808,66.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U101
0.8633 0.03166 0.005019 0.9 VDD 136.948,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U102
0.8635 0.0302 0.006289 0.9 VDD 133.438,67.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U103
0.8635 0.03023 0.006252 0.9 VDD 132.988,67.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U104
0.8636 0.03146 0.004951 0.9 VDD 137.848,72.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U105
0.8618 0.03189 0.006317 0.9 VDD 133.798,66.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U106
0.8637 0.03058 0.005687 0.9 VDD 136.588,70.224 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U107
0.8618 0.0319 0.006289 0.9 VDD 133.438,66.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U108
0.8635 0.03027 0.006205 0.9 VDD 132.448,67.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U109
0.8586 0.03194 0.009454 0.9 VDD 132.268,66.192 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U110
0.8619 0.03195 0.006165 0.9 VDD 131.998,66.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U111
0.8618 0.03191 0.006259 0.9 VDD 133.078,66.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U112
0.8639 0.0305 0.005617 0.9 VDD 137.578,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U113
0.8619 0.03193 0.006221 0.9 VDD 132.628,66.768 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U114
0.8635 0.03016 0.006324 0.9 VDD 133.888,67.344 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U115
0.8661 0.0294 0.00446 0.9 VDD 146.893,71.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U116
0.8658 0.02916 0.005016 0.9 VDD 146.038,70.800 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/U117
0.8609 0.03464 0.004436 0.9 VDD 152.383,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC51_CS
0.8614 0.03445 0.004175 0.9 VDD 151.393,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC48_CS
0.8607 0.03444 0.00488 0.9 VDD 153.193,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC46_CS
0.8608 0.0344 0.004814 0.9 VDD 152.923,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/FE_PHC40_CS
0.8612 0.03426 0.004549 0.9 VDD 151.843,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg
0.8505 0.04703 0.002509 0.9 VDD 159.268,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U3
0.8505 0.04704 0.002441 0.9 VDD 158.278,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U4
0.8513 0.04622 0.002448 0.9 VDD 158.368,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U5
0.8506 0.04704 0.00237 0.9 VDD 157.288,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U6
0.8515 0.04622 0.002269 0.9 VDD 155.983,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U7
0.8514 0.04622 0.002328 0.9 VDD 156.748,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U8
0.8514 0.04622 0.0024 0.9 VDD 157.693,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U9
0.8503 0.04673 0.002929 0.9 VDD 152.878,122.064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U10
0.8604 0.03468 0.004901 0.9 VDD 152.608,81.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U11
0.8613 0.03433 0.004424 0.9 VDD 152.338,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U12
0.8624 0.03381 0.003813 0.9 VDD 149.998,80.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U15
0.8617 0.03412 0.004139 0.9 VDD 151.258,80.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U16
0.8512 0.04678 0.002013 0.9 VDD 153.463,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U17
0.8508 0.04655 0.002673 0.9 VDD 152.113,122.640 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U18
0.8501 0.0468 0.003077 0.9 VDD 153.328,122.064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U19
0.8546 0.04142 0.004007 0.9 VDD 152.203,101.328 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U20
0.8612 0.03454 0.004306 0.9 VDD 151.888,81.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U21
0.8507 0.04661 0.002719 0.9 VDD 152.248,122.064 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U23
0.8516 0.04657 0.001843 0.9 VDD 152.248,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U24
0.8514 0.04667 0.001929 0.9 VDD 152.833,123.216 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U25
0.8521 0.04606 0.001802 0.9 VDD 151.978,123.792 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U26
0.8555 0.04136 0.003098 0.9 VDD 149.368,103.632 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/U27
0.8468 0.05109 0.002137 0.9 VDD 160.798,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_3_0
0.8474 0.05061 0.002001 0.9 VDD 176.413,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_1_0
0.8473 0.05064 0.002084 0.9 VDD 176.683,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/FE_RC_0_0
0.8433 0.05166 0.005022 0.9 VDD 190.453,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]
0.8445 0.05056 0.004902 0.9 VDD 191.803,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]
0.8468 0.05077 0.00243 0.9 VDD 177.988,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U3
0.8455 0.0515 0.002951 0.9 VDD 178.888,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U5
0.848 0.05022 0.0018 0.9 VDD 177.718,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U6
0.8437 0.05164 0.004691 0.9 VDD 190.498,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U8
0.8441 0.05129 0.004576 0.9 VDD 191.398,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U9
0.8454 0.05075 0.003831 0.9 VDD 190.183,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U10
0.8453 0.05029 0.00443 0.9 VDD 192.523,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U12
0.8444 0.05084 0.004756 0.9 VDD 192.568,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U13
0.8446 0.05071 0.004708 0.9 VDD 190.363,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U14
0.8481 0.05062 0.001301 0.9 VDD 160.033,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U15
0.8471 0.05079 0.002139 0.9 VDD 160.708,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U16
0.8466 0.05121 0.002161 0.9 VDD 159.628,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U17
0.8481 0.05065 0.001295 0.9 VDD 159.268,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U18
0.8465 0.05131 0.002179 0.9 VDD 158.593,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U19
0.8475 0.05122 0.001298 0.9 VDD 159.538,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U21
0.8469 0.051 0.002111 0.9 VDD 161.608,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U22
0.8471 0.0507 0.00225 0.9 VDD 177.268,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U23
0.8464 0.05087 0.002691 0.9 VDD 179.068,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U24
0.846 0.05019 0.003788 0.9 VDD 193.018,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U25
0.8458 0.05154 0.002702 0.9 VDD 179.113,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U26
0.845 0.05047 0.004553 0.9 VDD 191.578,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U27
0.8443 0.05091 0.004835 0.9 VDD 189.328,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U28
0.8444 0.05082 0.00478 0.9 VDD 189.778,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U29
0.8477 0.05064 0.001618 0.9 VDD 176.728,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U30
0.8477 0.05025 0.002072 0.9 VDD 179.338,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U31
0.8473 0.0508 0.001891 0.9 VDD 178.258,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U32
0.8447 0.05128 0.00404 0.9 VDD 189.418,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U33
0.8463 0.05091 0.00281 0.9 VDD 179.563,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U34
0.847 0.05089 0.002065 0.9 VDD 179.293,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U35
0.8455 0.05163 0.002842 0.9 VDD 179.698,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U36
0.8453 0.0516 0.003098 0.9 VDD 179.518,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/U37
0.8459 0.05162 0.00246 0.9 VDD 200.668,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00334
0.8463 0.05148 0.002246 0.9 VDD 200.173,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00335
0.846 0.05009 0.003902 0.9 VDD 205.573,139.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00204
0.8465 0.0499 0.00359 0.9 VDD 202.963,139.920 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00205
0.8463 0.05052 0.003155 0.9 VDD 205.213,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00202
0.847 0.05037 0.002596 0.9 VDD 201.883,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CTS_cdb_buf_00203
0.8445 0.05215 0.003376 0.9 VDD 203.548,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg
0.8466 0.0505 0.00292 0.9 VDD 204.808,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U2
0.8451 0.05192 0.00296 0.9 VDD 202.198,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/U3
0.8451 0.05094 0.003961 0.9 VDD 203.503,143.952 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Push_Pointer_CS_reg/latch
0.8467 0.05059 0.002713 0.9 VDD 201.163,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_Pop_Pointer_CS_reg/latch
0.8453 0.05174 0.002945 0.9 VDD 201.703,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[7]/latch
0.8439 0.05173 0.004415 0.9 VDD 214.303,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[6]/latch
0.8431 0.05223 0.004629 0.9 VDD 212.143,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[5]/latch
0.8447 0.05144 0.003895 0.9 VDD 206.743,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[4]/latch
0.8436 0.05238 0.003977 0.9 VDD 205.753,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[3]/latch
0.8438 0.05142 0.004796 0.9 VDD 214.753,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[2]/latch
0.8433 0.05204 0.00463 0.9 VDD 210.343,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[1]/latch
0.8431 0.05245 0.004482 0.9 VDD 206.563,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/clk_gate_FIFO_REGISTERS_reg[0]/latch
0.8452 0.05083 0.003961 0.9 VDD 203.503,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[1]
0.8453 0.0509 0.00384 0.9 VDD 207.463,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[2]
0.8462 0.05066 0.003105 0.9 VDD 202.243,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/CS_reg[0]
0.8459 0.05067 0.003393 0.9 VDD 206.743,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[1]
0.8461 0.05048 0.003392 0.9 VDD 206.563,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[2]
0.8455 0.05065 0.003892 0.9 VDD 209.803,143.376 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[0]
0.8455 0.05037 0.004087 0.9 VDD 209.623,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Push_Pointer_CS_reg[1]
0.8447 0.05205 0.003235 0.9 VDD 202.873,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][2]
0.8445 0.05209 0.003447 0.9 VDD 203.053,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][1]
0.8455 0.05127 0.003257 0.9 VDD 202.963,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[7][0]
0.8429 0.05211 0.004963 0.9 VDD 212.773,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][2]
0.8432 0.0518 0.004948 0.9 VDD 213.133,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][1]
0.8444 0.0518 0.003809 0.9 VDD 213.133,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[6][0]
0.8427 0.05241 0.004936 0.9 VDD 210.343,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][2]
0.843 0.0524 0.004638 0.9 VDD 210.523,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][1]
0.8429 0.05218 0.00493 0.9 VDD 210.253,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[5][0]
0.8437 0.05244 0.003903 0.9 VDD 206.923,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][2]
0.8431 0.05239 0.004513 0.9 VDD 206.743,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][1]
0.8454 0.05144 0.003122 0.9 VDD 206.743,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[4][0]
0.8453 0.05132 0.003425 0.9 VDD 208.363,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][2]
0.8451 0.05155 0.003381 0.9 VDD 207.823,153.744 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][1]
0.844 0.05233 0.00364 0.9 VDD 207.103,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[3][0]
0.8465 0.05015 0.003329 0.9 VDD 213.223,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][2]
0.8456 0.05066 0.003783 0.9 VDD 213.493,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][1]
0.8465 0.05013 0.003348 0.9 VDD 213.403,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[2][0]
0.8453 0.05123 0.003483 0.9 VDD 210.253,153.168 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][2]
0.8451 0.05122 0.003702 0.9 VDD 210.433,152.592 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][1]
0.8443 0.052 0.003699 0.9 VDD 210.523,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[1][0]
0.8437 0.05226 0.004024 0.9 VDD 204.853,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][2]
0.8439 0.05228 0.003806 0.9 VDD 205.033,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][1]
0.844 0.05233 0.003655 0.9 VDD 205.033,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS_reg[0][0]
0.8462 0.05053 0.00325 0.9 VDD 206.473,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/Pop_Pointer_CS_reg[0]
0.846 0.0508 0.003152 0.9 VDD 202.918,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U3
0.8464 0.05057 0.003075 0.9 VDD 204.448,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U5
0.846 0.05079 0.003255 0.9 VDD 204.448,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U6
0.8463 0.05056 0.003118 0.9 VDD 204.853,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U8
0.8464 0.05052 0.00303 0.9 VDD 205.843,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U9
0.8459 0.05077 0.003282 0.9 VDD 204.853,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U11
0.8464 0.05032 0.003283 0.9 VDD 208.183,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U13
0.8463 0.05053 0.003173 0.9 VDD 205.438,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U14
0.8448 0.05127 0.003889 0.9 VDD 208.408,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U15
0.8456 0.05139 0.003011 0.9 VDD 205.663,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U16
0.8464 0.05053 0.003081 0.9 VDD 206.338,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U17
0.8452 0.05078 0.004071 0.9 VDD 204.718,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U18
0.8463 0.05041 0.003278 0.9 VDD 209.263,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U19
0.8464 0.0503 0.003285 0.9 VDD 210.838,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U20
0.8463 0.05037 0.003304 0.9 VDD 209.758,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U21
0.8464 0.05035 0.003263 0.9 VDD 210.073,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U22
0.8453 0.05056 0.004103 0.9 VDD 207.868,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U24
0.8454 0.0505 0.004099 0.9 VDD 208.363,144.528 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U25
0.8464 0.05035 0.003256 0.9 VDD 209.713,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U26
0.8462 0.05046 0.003301 0.9 VDD 208.768,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U27
0.8467 0.05046 0.002803 0.9 VDD 203.728,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U28
0.8467 0.05047 0.002848 0.9 VDD 204.133,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U29
0.8463 0.05052 0.003173 0.9 VDD 205.438,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U30
0.8455 0.05127 0.003204 0.9 VDD 208.453,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U31
0.8463 0.05036 0.003347 0.9 VDD 207.778,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U32
0.8456 0.05119 0.003231 0.9 VDD 209.128,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U33
0.8464 0.05037 0.003248 0.9 VDD 209.623,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U34
0.8466 0.05017 0.00326 0.9 VDD 209.623,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U35
0.8464 0.05035 0.003278 0.9 VDD 207.868,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U36
0.8464 0.05028 0.003289 0.9 VDD 208.543,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U37
0.8466 0.05013 0.003242 0.9 VDD 209.983,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U38
0.8465 0.05024 0.003294 0.9 VDD 208.948,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U39
0.8466 0.05013 0.003306 0.9 VDD 209.938,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U40
0.8465 0.05018 0.0033 0.9 VDD 209.443,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U42
0.8465 0.05022 0.003284 0.9 VDD 209.128,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U43
0.8462 0.05054 0.003314 0.9 VDD 205.348,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U44
0.8456 0.05117 0.003237 0.9 VDD 209.308,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U46
0.8467 0.05008 0.003221 0.9 VDD 210.388,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U47
0.8466 0.05008 0.00331 0.9 VDD 210.388,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U48
0.8463 0.0504 0.003297 0.9 VDD 209.128,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U49
0.8464 0.0504 0.003234 0.9 VDD 209.218,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U50
0.8464 0.05042 0.003215 0.9 VDD 208.723,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U51
0.8463 0.05044 0.003286 0.9 VDD 208.363,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U52
0.8464 0.0505 0.003103 0.9 VDD 204.718,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U53
0.8465 0.05047 0.003041 0.9 VDD 204.133,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U54
0.8464 0.05059 0.003026 0.9 VDD 203.998,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U55
0.8466 0.05044 0.002967 0.9 VDD 203.458,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U57
0.8455 0.0513 0.003189 0.9 VDD 208.138,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U58
0.8464 0.05051 0.003127 0.9 VDD 206.833,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U60
0.8464 0.0505 0.003144 0.9 VDD 207.193,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U61
0.8455 0.05133 0.003174 0.9 VDD 207.823,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U63
0.8464 0.05046 0.003179 0.9 VDD 207.913,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U64
0.8456 0.05113 0.00325 0.9 VDD 209.668,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U65
0.8464 0.05028 0.003295 0.9 VDD 211.198,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U66
0.8464 0.05032 0.003275 0.9 VDD 210.478,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U67
0.8464 0.05034 0.003308 0.9 VDD 210.208,146.832 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U68
0.8449 0.05119 0.003879 0.9 VDD 209.173,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U69
0.8456 0.05123 0.003219 0.9 VDD 208.813,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U70
0.8459 0.05082 0.003321 0.9 VDD 212.233,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U71
0.843 0.05202 0.004949 0.9 VDD 211.468,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U72
0.8449 0.05124 0.003886 0.9 VDD 208.723,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U73
0.8429 0.0524 0.00473 0.9 VDD 208.543,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U74
0.8442 0.05215 0.003678 0.9 VDD 209.083,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U75
0.8429 0.05228 0.004788 0.9 VDD 209.038,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U76
0.8428 0.0524 0.004794 0.9 VDD 209.083,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U77
0.8449 0.05194 0.003169 0.9 VDD 202.873,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U78
0.8453 0.05084 0.00383 0.9 VDD 212.053,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U79
0.8431 0.05196 0.004954 0.9 VDD 211.918,149.712 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U80
0.8429 0.0524 0.004665 0.9 VDD 208.003,150.288 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U81
0.8441 0.0522 0.003668 0.9 VDD 208.543,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U82
0.8431 0.0524 0.004485 0.9 VDD 209.308,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U83
0.8432 0.0524 0.004415 0.9 VDD 208.813,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U84
0.8446 0.05203 0.003335 0.9 VDD 203.413,150.864 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U85
0.8464 0.05025 0.003308 0.9 VDD 211.693,147.408 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U87
0.8452 0.05092 0.003842 0.9 VDD 211.378,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U88
0.8448 0.05131 0.003893 0.9 VDD 208.003,148.560 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U89
0.8434 0.05217 0.004428 0.9 VDD 208.903,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U90
0.8439 0.05225 0.003876 0.9 VDD 209.398,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U91
0.8438 0.05229 0.003885 0.9 VDD 208.813,149.136 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U92
0.846 0.05127 0.002728 0.9 VDD 203.053,147.984 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/U93
0.8431 0.05202 0.004856 0.9 VDD 189.148,145.104 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U3
0.8479 0.05029 0.001835 0.9 VDD 187.033,152.016 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U4
0.8447 0.05062 0.004645 0.9 VDD 190.858,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U5
0.8451 0.05109 0.003851 0.9 VDD 188.338,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U7
0.8441 0.05103 0.004911 0.9 VDD 188.698,145.680 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U8
0.8452 0.05094 0.003844 0.9 VDD 189.148,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U9
0.848 0.05029 0.00175 0.9 VDD 187.438,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U10
0.848 0.05029 0.001734 0.9 VDD 187.078,151.440 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U11
0.8453 0.05084 0.003838 0.9 VDD 189.688,146.256 axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/U12
