<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.02.02.20:35:54"
 outputDirectory="D:/QuartusII/IVS_Projekat/db/ip/sdram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdout" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="67108864" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="sdout_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="sdout_readdata" direction="output" role="readdata" width="32" />
   <port
       name="sdout_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="sdout_burstcount" direction="input" role="burstcount" width="1" />
   <port name="sdout_writedata" direction="input" role="writedata" width="32" />
   <port name="sdout_address" direction="input" role="address" width="26" />
   <port name="sdout_write" direction="input" role="write" width="1" />
   <port name="sdout_read" direction="input" role="read" width="1" />
   <port name="sdout_byteenable" direction="input" role="byteenable" width="4" />
   <port
       name="sdout_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sdram:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549136149,AUTO_UNIQUE_ID=(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=sdram_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=26,AUTO_ADDRESS_WIDTH=25,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=26,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=25,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="sdram"
   kind="sdram"
   version="1.0"
   name="sdram">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1549136149" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file path="D:/QuartusII/IVS_Projekat/db/ip/sdram/sdram.v" type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/sdram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:sdram "sdram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_out.m0 and sdram_out_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>32</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>18</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/sdram_sdram</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sdram_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram"><![CDATA["<b>sdram</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_avalon_new_sdram_controller "submodules/sdram_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'sdram_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'sdram_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.029s/0.040s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_out_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_out_m0_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_out_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_out_m0_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 9 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 8 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=sdram_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="sdram:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   name="sdram_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="sdram_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="sdram" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_avalon_new_sdram_controller "submodules/sdram_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'sdram_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5355753424602712900.dir/0002_sdram_gen//sdram_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'sdram_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=26,AUTO_ADDRESS_WIDTH=25,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=26,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=25,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="sdram:.:sdram_out"
   kind="altera_avalon_mm_bridge"
   version="17.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="sdram_out" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {sdram_out_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_READ} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_out_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_out_m0_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_out_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_H} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_L} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_H} {90};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_L} {87};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_H} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_L} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_H} {86};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_L} {84};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_H} {82};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_out_m0_agent} {ST_DATA_W} {96};set_instance_parameter_value {sdram_out_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_out_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_out_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_out_m0_agent} {ID} {0};set_instance_parameter_value {sdram_out_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_out_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_out_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_out_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {79};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {86};set_instance_parameter_value {router} {PKT_PROTECTION_L} {84};set_instance_parameter_value {router} {PKT_DEST_ID_H} {82};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {96};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {78};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_out_m0_translator.avalon_universal_master_0} {sdram_out_m0_agent.av} {avalon};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_out_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_out_m0_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_out_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_out_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sdram_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_out_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_out_reset_reset_bridge.in_reset};add_interface {sdram_out_m0} {avalon} {slave};set_interface_property {sdram_out_m0} {EXPORT_OF} {sdram_out_m0_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_out.m0} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=90,PKT_CACHE_L=87,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=95,PKT_ORI_BURST_SIZE_L=93,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=92,PKT_RESPONSE_STATUS_L=91,PKT_SRC_ID_H=81,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=83,PKT_THREAD_ID_L=83,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=96,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_ORI_BURST_SIZE_H=77,PKT_ORI_BURST_SIZE_L=75,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_RESPONSE_STATUS_H=74,PKT_RESPONSE_STATUS_L=73,PKT_SRC_ID_H=63,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_LOCK=48,PKT_TRANS_POSTED=45,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=78,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=79,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=96,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=78,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=1,ST_DATA_W=78)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=77,IN_PKT_ORI_BURST_SIZE_L=75,IN_PKT_RESPONSE_STATUS_H=74,IN_PKT_RESPONSE_STATUS_L=73,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=78,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=95,OUT_PKT_ORI_BURST_SIZE_L=93,OUT_PKT_RESPONSE_STATUS_H=92,OUT_PKT_RESPONSE_STATUS_L=91,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=96,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=71,IN_PKT_BURSTWRAP_L=71,IN_PKT_BURST_SIZE_H=74,IN_PKT_BURST_SIZE_L=72,IN_PKT_BURST_TYPE_H=76,IN_PKT_BURST_TYPE_L=75,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=70,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=95,IN_PKT_ORI_BURST_SIZE_L=93,IN_PKT_RESPONSE_STATUS_H=92,IN_PKT_RESPONSE_STATUS_L=91,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_PKT_TRANS_WRITE=64,IN_ST_DATA_W=96,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=43,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=50,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=77,OUT_PKT_ORI_BURST_SIZE_L=75,OUT_PKT_RESPONSE_STATUS_H=74,OUT_PKT_RESPONSE_STATUS_L=73,OUT_PKT_TRANS_COMPRESSED_READ=44,OUT_PKT_TRANS_EXCLUSIVE=49,OUT_ST_DATA_W=78,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="sdram:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="sdram_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sdram_out_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_READ} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_out_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_out_m0_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_out_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_H} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_L} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_H} {90};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_L} {87};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_H} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_L} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_H} {86};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_L} {84};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_H} {82};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_out_m0_agent} {ST_DATA_W} {96};set_instance_parameter_value {sdram_out_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_out_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_out_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_out_m0_agent} {ID} {0};set_instance_parameter_value {sdram_out_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_out_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_out_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_out_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {79};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {86};set_instance_parameter_value {router} {PKT_PROTECTION_L} {84};set_instance_parameter_value {router} {PKT_DEST_ID_H} {82};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {96};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {78};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_out_m0_translator.avalon_universal_master_0} {sdram_out_m0_agent.av} {avalon};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_out_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_out_m0_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_out_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_out_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sdram_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_out_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_out_reset_reset_bridge.in_reset};add_interface {sdram_out_m0} {avalon} {slave};set_interface_property {sdram_out_m0} {EXPORT_OF} {sdram_out_m0_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_out.m0} {0};" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sdram" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 1 starting:altera_mm_interconnect "submodules/sdram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.029s/0.040s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sdram_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sdram_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sdram_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_out_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_out_m0_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_out_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_out_m0_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 9 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 8 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="sdram:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sdram</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_out_m0_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_out_m0_translator" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 15 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_out_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_out_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_s1_translator" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=90,PKT_CACHE_L=87,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=95,PKT_ORI_BURST_SIZE_L=93,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=92,PKT_RESPONSE_STATUS_L=91,PKT_SRC_ID_H=81,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=83,PKT_THREAD_ID_L=83,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=96,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_out_m0_agent"
   kind="altera_merlin_master_agent"
   version="17.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_out_m0_agent" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_out_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_out_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_ORI_BURST_SIZE_H=77,PKT_ORI_BURST_SIZE_L=75,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_RESPONSE_STATUS_H=74,PKT_RESPONSE_STATUS_L=73,PKT_SRC_ID_H=63,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_LOCK=48,PKT_TRANS_POSTED=45,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=78,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="17.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_s1_agent" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=79,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=96,TYPE_OF_TRANSACTION=both"
   instancePathKey="sdram:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="sdram_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="82" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="86" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="84" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 9 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=78,TYPE_OF_TRANSACTION=both"
   instancePathKey="sdram:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="sdram_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="64" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="78" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="68" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="66" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 8 starting:altera_merlin_router "submodules/sdram_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=1,ST_DATA_W=78"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="17.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="44" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 7 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="sdram_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 6 starting:altera_merlin_demultiplexer "submodules/sdram_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="sdram_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 5 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="sdram:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="sdram_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sdram_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 3 starting:altera_merlin_multiplexer "submodules/sdram_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=77,IN_PKT_ORI_BURST_SIZE_L=75,IN_PKT_RESPONSE_STATUS_H=74,IN_PKT_RESPONSE_STATUS_L=73,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=78,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=95,OUT_PKT_ORI_BURST_SIZE_L=93,OUT_PKT_RESPONSE_STATUS_H=92,OUT_PKT_RESPONSE_STATUS_L=91,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=96,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:sdram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="17.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="95" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="93" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="77" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="75" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0"
     as="sdram_s1_rsp_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="sdram:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="sdram_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sdram_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:altera_avalon_st_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="sdram:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/db/ip/sdram/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sdram_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="sdram">queue size: 0 starting:error_adapter "submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
