
*** Running vivado
    with args -log median.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source median.tcl -notrace
Command: synth_design -top median -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.820 ; gain = 97.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'median' [D:/SR_projekty/reka/median/median.srcs/sources_1/new/median.v:23]
	Parameter H_SIZE bound to: 83 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [D:/SR_projekty/reka/median/median.srcs/sources_1/new/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLineBRAM' [D:/SR_projekty/reka/median/median.runs/synth_1/.Xil/Vivado-13624-DESKTOP-FB8OT1G/realtime/delayLineBRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'delayLineBRAM' (1#1) [D:/SR_projekty/reka/median/median.runs/synth_1/.Xil/Vivado-13624-DESKTOP-FB8OT1G/realtime/delayLineBRAM_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [D:/SR_projekty/reka/median/median.srcs/sources_1/new/delayLinieBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [D:/SR_projekty/reka/median/median.srcs/sources_1/new/delayLinieBRAM_WP.v:71]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (2#1) [D:/SR_projekty/reka/median/median.srcs/sources_1/new/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'multiDelay' [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/multiDelay.v:45]
	Parameter N bound to: 4 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/delay.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/delay.v:2]
INFO: [Synth 8-6155] done synthesizing module 'multiDelay' (4#1) [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/multiDelay.v:45]
INFO: [Synth 8-6155] done synthesizing module 'median' (5#1) [D:/SR_projekty/reka/median/median.srcs/sources_1/new/median.v:23]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.609 ; gain = 153.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.609 ; gain = 153.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.609 ; gain = 153.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SR_projekty/reka/median/median.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'del_last_col/BRAM'
Finished Parsing XDC File [d:/SR_projekty/reka/median/median.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'del_last_col/BRAM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.059 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 790.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 790.070 ; gain = 476.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 790.070 ; gain = 476.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for del_last_col/BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 790.070 ; gain = 476.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 790.070 ; gain = 476.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module median 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'del_/(null)[0].del/toOutput_reg[3:0]' into 'd34_reg[3:0]' [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/delay.v:16]
INFO: [Synth 8-4471] merging register 'del_/(null)[1].del/toOutput_reg[3:0]' into 'd35_reg[3:0]' [D:/SR_projekty/reka/median/median.srcs/sources_1/imports/new/delay.v:16]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[15]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[14]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[13]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[12]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[11]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[10]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[9]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[8]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[7]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[6]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[5]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[4]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[3]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[2]
WARNING: [Synth 8-3331] design median has unconnected port pixel_in[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 790.070 ; gain = 476.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 793.223 ; gain = 479.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 793.445 ; gain = 479.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median      | d35_reg[1]          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|median      | last_col_in_reg[13] | 5      | 2     | NO           | YES                | YES               | 2      | 0       | 
|median      | last_col_in_reg[9]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |delayLineBRAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |delayLineBRAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     6|
|4     |LUT1          |     2|
|5     |LUT3          |     9|
|6     |LUT5          |    28|
|7     |LUT6          |     7|
|8     |SRL16E        |     8|
|9     |FDRE          |    99|
|10    |IBUF          |     5|
|11    |OBUF          |    27|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+------------------+------+
|      |Instance       |Module            |Cells |
+------+---------------+------------------+------+
|1     |top            |                  |   209|
|2     |  del_last_col |delayLinieBRAM_WP |    58|
+------+---------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 805.582 ; gain = 168.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 805.582 ; gain = 491.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 816.133 ; gain = 512.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SR_projekty/reka/median/median.runs/synth_1/median.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median_utilization_synth.rpt -pb median_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 13:40:28 2019...
