// ***** Generated by Codegen *****
// Copyright (C) 2008-2009 Citrix Systems Inc
//
// This library is free software; you can redistribute it and/or
// modify it under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation; either
// version 2.1 of the License, or (at your option) any later version.
//
// This library is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// Lesser General Public License for more details.
//
// You should have received a copy of the GNU Lesser General Public
// License along with this library; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA

#ifndef __XEN_HOSTPROCESSOR_H__
#define __XEN_HOSTPROCESSOR_H__

/* Values for the various properties of the class */
typedef enum _CPUStatus{
    CPUStatus_Unknown=0,
    CPUStatus_CPU_Enabled=1,
    CPUStatus_CPU_Disabled_by_User=2,
    CPUStatus_CPU_Disabled_By_BIOS_POST_Error=3,
    CPUStatus_CPU_Is_Idle=4,
    CPUStatus_Other=7,
}CPUStatus;

typedef enum _Family{
    Family_Other=1,
    Family_Unknown=2,
    Family_8086=3,
    Family_80286=4,
    Family_80386=5,
    Family_80486=6,
    Family_8087=7,
    Family_80287=8,
    Family_80387=9,
    Family_80487=10,
    Family_Pentium_R__brand=11,
    Family_Pentium_R__Pro=12,
    Family_Pentium_R__II=13,
    Family_Pentium_R__processor_with_MMX_TM__technology=14,
    Family_Celeron_TM_=15,
    Family_Pentium_R__II_Xeon_TM_=16,
    Family_Pentium_R__III=17,
    Family_M1_Family=18,
    Family_M2_Family=19,
    Family_K5_Family=24,
    Family_K6_Family=25,
    Family_K6_2=26,
    Family_K6_3=27,
    Family_AMD_Athlon_TM__Processor_Family=28,
    Family_AMD_R__Duron_TM__Processor=29,
    Family_AMD29000_Family=30,
    Family_K6_2_=31,
    Family_Power_PC_Family=32,
    Family_Power_PC_601=33,
    Family_Power_PC_603=34,
    Family_Power_PC_603_=35,
    Family_Power_PC_604=36,
    Family_Power_PC_620=37,
    Family_Power_PC_X704=38,
    Family_Power_PC_750=39,
    Family_Alpha_Family=48,
    Family_Alpha_21064=49,
    Family_Alpha_21066=50,
    Family_Alpha_21164=51,
    Family_Alpha_21164PC=52,
    Family_Alpha_21164a=53,
    Family_Alpha_21264=54,
    Family_Alpha_21364=55,
    Family_MIPS_Family=64,
    Family_MIPS_R4000=65,
    Family_MIPS_R4200=66,
    Family_MIPS_R4400=67,
    Family_MIPS_R4600=68,
    Family_MIPS_R10000=69,
    Family_SPARC_Family=80,
    Family_SuperSPARC=81,
    Family_microSPARC_II=82,
    Family_microSPARC_IIep=83,
    Family_UltraSPARC=84,
    Family_UltraSPARC_II=85,
    Family_UltraSPARC_IIi=86,
    Family_UltraSPARC_III=87,
    Family_UltraSPARC_IIIi=88,
    Family_68040=96,
    Family_68xxx_Family=97,
    Family_68000=98,
    Family_68010=99,
    Family_68020=100,
    Family_68030=101,
    Family_Hobbit_Family=112,
    Family_Crusoe_TM__TM5000_Family=120,
    Family_Crusoe_TM__TM3000_Family=121,
    Family_Efficeon_TM__TM8000_Family=122,
    Family_Weitek=128,
    Family_Itanium_TM__Processor=130,
    Family_AMD_Athlon_TM__64_Processor_Family=131,
    Family_AMD_Opteron_TM__Processor_Family=132,
    Family_AMD_Sempron_TM__Processor_Family=133,
    Family_AMD_Turion_TM__64_Mobile_Technology=134,
    Family_Dual_Core_AMD_Opteron_TM__Processor_Family=135,
    Family_AMD_Athlon_TM__64_X2_Dual_Core_Processor_Family=136,
    Family_AMD_Turion_TM__64_X2_Mobile_Technology=137,
    Family_Quad_Core_AMD_Opteron_TM__Processor_Family=138,
    Family_Third_Generation_AMD_Opteron_TM__Processor_Family=139,
    Family_AMD_Phenom_TM__FX_Quad_Core_Processor_Family=140,
    Family_AMD_Phenom_TM__X4_Quad_Core_Processor_Family=141,
    Family_AMD_Phenom_TM__X2_Dual_Core_Processor_Family=142,
    Family_AMD_Athlon_TM__X2_Dual_Core_Processor_Family=143,
    Family_PA_RISC_Family=144,
    Family_PA_RISC_8500=145,
    Family_PA_RISC_8000=146,
    Family_PA_RISC_7300LC=147,
    Family_PA_RISC_7200=148,
    Family_PA_RISC_7100LC=149,
    Family_PA_RISC_7100=150,
    Family_V30_Family=160,
    Family_Pentium_R__III_Xeon_TM_=176,
    Family_Pentium_R__III_Processor_with_Intel_R__SpeedStep_TM__Technology=177,
    Family_Pentium_R__4=178,
    Family_Intel_R__Xeon_TM_=179,
    Family_AS400_Family=180,
    Family_Intel_R__Xeon_TM__processor_MP=181,
    Family_AMD_Athlon_TM__XP_Family=182,
    Family_AMD_Athlon_TM__MP_Family=183,
    Family_Intel_R__Itanium_R__2=184,
    Family_Intel_R__Pentium_R__M_processor=185,
    Family_Intel_R__Celeron_R__D_processor=186,
    Family_Intel_R__Pentium_R__D_processor=187,
    Family_Intel_R__Pentium_R__Processor_Extreme_Edition=188,
    Family_Intel_R__Core_TM__Solo_Processor=189,
    Family_K7=190,
    Family_Intel_R__Core_TM_2_Duo_Processor=191,
    Family_S_390_and_zSeries_Family=200,
    Family_ESA_390_G4=201,
    Family_ESA_390_G5=202,
    Family_ESA_390_G6=203,
    Family_z_Architectur_base=204,
    Family_VIA_C7_TM__M_Processor_Family=210,
    Family_VIA_C7_TM__D_Processor_Family=211,
    Family_VIA_C7_TM__Processor_Family=212,
    Family_VIA_Eden_TM__Processor_Family=213,
    Family_i860=250,
    Family_i960=251,
    Family_Reserved__SMBIOS_Extension_=254,
    Family_Reserved__Un_initialized_Flash_Content___Lo_=255,
    Family_SH_3=260,
    Family_SH_4=261,
    Family_ARM=280,
    Family_StrongARM=281,
    Family_6x86=300,
    Family_MediaGX=301,
    Family_MII=302,
    Family_WinChip=320,
    Family_DSP=350,
    Family_Video_Processor=500,
    Family_Reserved__For_Future_Special_Purpose_Assignment_=65534,
    Family_Reserved__Un_initialized_Flash_Content___Hi_=65535,
}Family;

typedef enum _PowerManagementCapabilities{
    PowerManagementCapabilities_Unknown=0,
    PowerManagementCapabilities_Not_Supported=1,
    PowerManagementCapabilities_Disabled=2,
    PowerManagementCapabilities_Enabled=3,
    PowerManagementCapabilities_Power_Saving_Modes_Entered_Automatically=4,
    PowerManagementCapabilities_Power_State_Settable=5,
    PowerManagementCapabilities_Power_Cycling_Supported=6,
    PowerManagementCapabilities_Timed_Power_On_Supported=7,
}PowerManagementCapabilities;

typedef enum _UpgradeMethod{
    UpgradeMethod_Other=1,
    UpgradeMethod_Unknown=2,
    UpgradeMethod_Daughter_Board=3,
    UpgradeMethod_ZIF_Socket=4,
    UpgradeMethod_Replacement_Piggy_Back=5,
    UpgradeMethod_None=6,
    UpgradeMethod_LIF_Socket=7,
    UpgradeMethod_Slot_1=8,
    UpgradeMethod_Slot_2=9,
    UpgradeMethod_370_Pin_Socket=10,
    UpgradeMethod_Slot_A=11,
    UpgradeMethod_Slot_M=12,
    UpgradeMethod_Socket_423=13,
    UpgradeMethod_Socket_A__Socket_462_=14,
    UpgradeMethod_Socket_478=15,
    UpgradeMethod_Socket_754=16,
    UpgradeMethod_Socket_940=17,
    UpgradeMethod_Socket_939=18,
    UpgradeMethod_Socket_mPGA604=19,
    UpgradeMethod_Socket_LGA771=20,
    UpgradeMethod_Socket_LGA775=21,
    UpgradeMethod_Socket_S1=22,
    UpgradeMethod_Socket_AM2=23,
    UpgradeMethod_Socket_F__1207_=24,
}UpgradeMethod;


#endif /*__XEN_HOSTPROCESSOR_H__*/
