<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogVerificationTargetGenerator Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html">VerilogVerificationTargetGenerator</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classilang_1_1_verilog_verification_target_generator-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogVerificationTargetGenerator Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a97650b5e96d66eb02cc5b7b73cf7d220"><td class="memItemLeft" align="right" valign="top"><a id="a97650b5e96d66eb02cc5b7b73cf7d220"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#a97650b5e96d66eb02cc5b7b73cf7d220">backend_selector</a> = <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">VlgVerifTgtGenBase::backend_selector</a></td></tr>
<tr class="memdesc:a97650b5e96d66eb02cc5b7b73cf7d220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the backend. <br /></td></tr>
<tr class="separator:a97650b5e96d66eb02cc5b7b73cf7d220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7741ea4382997eea43483f4b637611"><td class="memItemLeft" align="right" valign="top"><a id="ace7741ea4382997eea43483f4b637611"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ace7741ea4382997eea43483f4b637611">synthesis_backend_selector</a> = <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac41ef5621dba513432848a03b642ebb5">VlgVerifTgtGenBase::synthesis_backend_selector</a></td></tr>
<tr class="memdesc:ace7741ea4382997eea43483f4b637611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of the synthesis backend. <br /></td></tr>
<tr class="separator:ace7741ea4382997eea43483f4b637611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f2891c581bf9efdebe96e704303af9"><td class="memItemLeft" align="right" valign="top"><a id="ae1f2891c581bf9efdebe96e704303af9"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">vtg_config_t</a> = <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ae07e7ff27e54e5d7b825e1bd3556d696">VlgVerifTgtGenBase::vtg_config_t</a></td></tr>
<tr class="memdesc:ae1f2891c581bf9efdebe96e704303af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of configuration. <br /></td></tr>
<tr class="separator:ae1f2891c581bf9efdebe96e704303af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a2f6ee83ed2b343245f189f6307ba2388"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#a2f6ee83ed2b343245f189f6307ba2388">VerilogVerificationTargetGenerator</a> (const std::vector&lt; std::string &gt; &amp;implementation_include_path, const std::vector&lt; std::string &gt; &amp;implementation_srcs, const std::string &amp;implementation_top_module, const std::string &amp;refinement_variable_mapping, const std::string &amp;refinement_conditions, const std::string &amp;output_path, const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;ila_ptr, <a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a> backend, const <a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">vtg_config_t</a> &amp;vtg_config=<a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">vtg_config_t</a>(), const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;config=<a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a>())</td></tr>
<tr class="separator:a2f6ee83ed2b343245f189f6307ba2388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec123ee68148b3fd292c5d0f115710a"><td class="memItemLeft" align="right" valign="top"><a id="a0ec123ee68148b3fd292c5d0f115710a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#a0ec123ee68148b3fd292c5d0f115710a">GenerateTargets</a> (void)</td></tr>
<tr class="memdesc:a0ec123ee68148b3fd292c5d0f115710a"><td class="mdescLeft">&#160;</td><td class="mdescRight">export all targets <br /></td></tr>
<tr class="separator:a0ec123ee68148b3fd292c5d0f115710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc377f7118a75ea0e29950511f9925a"><td class="memItemLeft" align="right" valign="top"><a id="a1fc377f7118a75ea0e29950511f9925a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#a1fc377f7118a75ea0e29950511f9925a">in_bad_state</a> (void) const</td></tr>
<tr class="memdesc:a1fc377f7118a75ea0e29950511f9925a"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if the generator's in a bad state and cannot proceed. <br /></td></tr>
<tr class="separator:a1fc377f7118a75ea0e29950511f9925a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43471d92c3d7decfa3e4ca56124a64d0"><td class="memItemLeft" align="right" valign="top"><a id="a43471d92c3d7decfa3e4ca56124a64d0"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#a43471d92c3d7decfa3e4ca56124a64d0">GetVlgModuleInstanceName</a> (void) const</td></tr>
<tr class="memdesc:a43471d92c3d7decfa3e4ca56124a64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">get vlg-module instance name <br /></td></tr>
<tr class="separator:a43471d92c3d7decfa3e4ca56124a64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a2f6ee83ed2b343245f189f6307ba2388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f6ee83ed2b343245f189f6307ba2388">&#9670;&nbsp;</a></span>VerilogVerificationTargetGenerator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ilang::VerilogVerificationTargetGenerator::VerilogVerificationTargetGenerator </td>
          <td>(</td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_include_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>implementation_srcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>implementation_top_module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>refinement_variable_mapping</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>refinement_conditions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>output_path</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceilang.html#ad1b30fdf347e493b3937143da05d1a72">InstrLvlAbsPtr</a> &amp;&#160;</td>
          <td class="paramname"><em>ila_ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classilang_1_1_vlg_verif_tgt_gen_base.html#ac71046ce500da911f51eb821f1807b38">backend_selector</a>&#160;</td>
          <td class="paramname"><em>backend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">vtg_config_t</a> &amp;&#160;</td>
          <td class="paramname"><em>vtg_config</em> = <code><a class="el" href="classilang_1_1_verilog_verification_target_generator.html#ae1f2891c581bf9efdebe96e704303af9">vtg_config_t</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a> &amp;&#160;</td>
          <td class="paramname"><em>config</em> = <code><a class="el" href="classilang_1_1_verilog_generator.html#ad20c944ef1f8654f8919b929c46fa1ba">VerilogGenerator::VlgGenConfig</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">implementation's</td><td>include path (if it uses `include) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">verilog's</td><td>path, currently we only handle situation where all in the same folder </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">name</td><td>of the top module of the implementation, leave "" to allow auto analysis </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">where</td><td>to get variable mapping </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">where</td><td>to get refinement relation </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">output</td><td>path (ila-verilog, wrapper-verilog, problem.txt, run-verify-by-???, modify-impl, it there is ) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pointer</td><td>to the ila </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">the</td><td>backend selector </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">(optional)</td><td>the default configuration for outputing verilog </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="vtarget__gen_8h_source.html">vtarget_gen.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
