multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;sc26198.h  -- SC26198 UART hardware info.&n; *&n; *&t;Copyright (C) 1995-1998  Stallion Technologies (support@stallion.oz.au).&n; *&n; *&t;This program is free software; you can redistribute it and/or modify&n; *&t;it under the terms of the GNU General Public License as published by&n; *&t;the Free Software Foundation; either version 2 of the License, or&n; *&t;(at your option) any later version.&n; *&n; *&t;This program is distributed in the hope that it will be useful,&n; *&t;but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *&t;MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *&t;GNU General Public License for more details.&n; *&n; *&t;You should have received a copy of the GNU General Public License&n; *&t;along with this program; if not, write to the Free Software&n; *&t;Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.&n; */
multiline_comment|/*****************************************************************************/
macro_line|#ifndef&t;_SC26198_H
DECL|macro|_SC26198_H
mdefine_line|#define&t;_SC26198_H
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Define the number of async ports per sc26198 uart device.&n; */
DECL|macro|SC26198_PORTS
mdefine_line|#define&t;SC26198_PORTS&t;&t;8
multiline_comment|/*&n; *&t;Baud rate timing clocks. All derived from a master 14.7456 MHz clock.&n; */
DECL|macro|SC26198_MASTERCLOCK
mdefine_line|#define&t;SC26198_MASTERCLOCK&t;14745600L
DECL|macro|SC26198_DCLK
mdefine_line|#define&t;SC26198_DCLK&t;&t;(SC26198_MASTERCLOCK)
DECL|macro|SC26198_CCLK
mdefine_line|#define&t;SC26198_CCLK&t;&t;(SC26198_MASTERCLOCK / 2)
DECL|macro|SC26198_BCLK
mdefine_line|#define&t;SC26198_BCLK&t;&t;(SC26198_MASTERCLOCK / 4)
multiline_comment|/*&n; *&t;Define internal FIFO sizes for the 26198 ports.&n; */
DECL|macro|SC26198_TXFIFOSIZE
mdefine_line|#define&t;SC26198_TXFIFOSIZE&t;16
DECL|macro|SC26198_RXFIFOSIZE
mdefine_line|#define&t;SC26198_RXFIFOSIZE&t;16
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Global register definitions. These registers are global to each 26198&n; *&t;device, not specific ports on it.&n; */
DECL|macro|TSTR
mdefine_line|#define&t;TSTR&t;&t;0x0d
DECL|macro|GCCR
mdefine_line|#define&t;GCCR&t;&t;0x0f
DECL|macro|ICR
mdefine_line|#define&t;ICR&t;&t;0x1b
DECL|macro|WDTRCR
mdefine_line|#define&t;WDTRCR&t;&t;0x1d
DECL|macro|IVR
mdefine_line|#define&t;IVR&t;&t;0x1f
DECL|macro|BRGTRUA
mdefine_line|#define&t;BRGTRUA&t;&t;0x84
DECL|macro|GPOSR
mdefine_line|#define&t;GPOSR&t;&t;0x87
DECL|macro|GPOC
mdefine_line|#define&t;GPOC&t;&t;0x8b
DECL|macro|UCIR
mdefine_line|#define&t;UCIR&t;&t;0x8c
DECL|macro|CIR
mdefine_line|#define&t;CIR&t;&t;0x8c
DECL|macro|BRGTRUB
mdefine_line|#define&t;BRGTRUB&t;&t;0x8d
DECL|macro|GRXFIFO
mdefine_line|#define&t;GRXFIFO&t;&t;0x8e
DECL|macro|GTXFIFO
mdefine_line|#define&t;GTXFIFO&t;&t;0x8e
DECL|macro|GCCR2
mdefine_line|#define&t;GCCR2&t;&t;0x8f
DECL|macro|BRGTRLA
mdefine_line|#define&t;BRGTRLA&t;&t;0x94
DECL|macro|GPOR
mdefine_line|#define&t;GPOR&t;&t;0x97
DECL|macro|GPOD
mdefine_line|#define&t;GPOD&t;&t;0x9b
DECL|macro|BRGTCR
mdefine_line|#define&t;BRGTCR&t;&t;0x9c
DECL|macro|GICR
mdefine_line|#define&t;GICR&t;&t;0x9c
DECL|macro|BRGTRLB
mdefine_line|#define&t;BRGTRLB&t;&t;0x9d
DECL|macro|GIBCR
mdefine_line|#define&t;GIBCR&t;&t;0x9d
DECL|macro|GITR
mdefine_line|#define&t;GITR&t;&t;0x9f
multiline_comment|/*&n; *&t;Per port channel registers. These are the register offsets within&n; *&t;the port address space, so need to have the port address (0 to 7)&n; *&t;inserted in bit positions 4:6.&n; */
DECL|macro|MR0
mdefine_line|#define&t;MR0&t;&t;0x00
DECL|macro|MR1
mdefine_line|#define&t;MR1&t;&t;0x01
DECL|macro|IOPCR
mdefine_line|#define&t;IOPCR&t;&t;0x02
DECL|macro|BCRBRK
mdefine_line|#define&t;BCRBRK&t;&t;0x03
DECL|macro|BCRCOS
mdefine_line|#define&t;BCRCOS&t;&t;0x04
DECL|macro|BCRX
mdefine_line|#define&t;BCRX&t;&t;0x06
DECL|macro|BCRA
mdefine_line|#define&t;BCRA&t;&t;0x07
DECL|macro|XONCR
mdefine_line|#define&t;XONCR&t;&t;0x08
DECL|macro|XOFFCR
mdefine_line|#define&t;XOFFCR&t;&t;0x09
DECL|macro|ARCR
mdefine_line|#define&t;ARCR&t;&t;0x0a
DECL|macro|RXCSR
mdefine_line|#define&t;RXCSR&t;&t;0x0c
DECL|macro|TXCSR
mdefine_line|#define&t;TXCSR&t;&t;0x0e
DECL|macro|MR2
mdefine_line|#define&t;MR2&t;&t;0x80
DECL|macro|SR
mdefine_line|#define&t;SR&t;&t;0x81
DECL|macro|SCCR
mdefine_line|#define SCCR&t;&t;0x81
DECL|macro|ISR
mdefine_line|#define&t;ISR&t;&t;0x82
DECL|macro|IMR
mdefine_line|#define&t;IMR&t;&t;0x82
DECL|macro|TXFIFO
mdefine_line|#define&t;TXFIFO&t;&t;0x83
DECL|macro|RXFIFO
mdefine_line|#define&t;RXFIFO&t;&t;0x83
DECL|macro|IPR
mdefine_line|#define&t;IPR&t;&t;0x84
DECL|macro|IOPIOR
mdefine_line|#define&t;IOPIOR&t;&t;0x85
DECL|macro|XISR
mdefine_line|#define&t;XISR&t;&t;0x86
multiline_comment|/*&n; *&t;For any given port calculate the address to use to access a specified&n; *&t;register. This is only used for unusual access, mostly this is done&n; *&t;through the assembler access routines.&n; */
DECL|macro|SC26198_PORTREG
mdefine_line|#define&t;SC26198_PORTREG(port,reg)&t;((((port) &amp; 0x07) &lt;&lt; 4) | (reg))
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Global configuration control register bit definitions.&n; */
DECL|macro|GCCR_NOACK
mdefine_line|#define&t;GCCR_NOACK&t;&t;0x00
DECL|macro|GCCR_IVRACK
mdefine_line|#define&t;GCCR_IVRACK&t;&t;0x02
DECL|macro|GCCR_IVRCHANACK
mdefine_line|#define&t;GCCR_IVRCHANACK&t;&t;0x04
DECL|macro|GCCR_IVRTYPCHANACK
mdefine_line|#define&t;GCCR_IVRTYPCHANACK&t;0x06
DECL|macro|GCCR_ASYNCCYCLE
mdefine_line|#define&t;GCCR_ASYNCCYCLE&t;&t;0x00
DECL|macro|GCCR_SYNCCYCLE
mdefine_line|#define&t;GCCR_SYNCCYCLE&t;&t;0x40
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Mode register 0 bit definitions.&n; */
DECL|macro|MR0_ADDRNONE
mdefine_line|#define&t;MR0_ADDRNONE&t;&t;0x00
DECL|macro|MR0_AUTOWAKE
mdefine_line|#define&t;MR0_AUTOWAKE&t;&t;0x01
DECL|macro|MR0_AUTODOZE
mdefine_line|#define&t;MR0_AUTODOZE&t;&t;0x02
DECL|macro|MR0_AUTOWAKEDOZE
mdefine_line|#define&t;MR0_AUTOWAKEDOZE&t;0x03
DECL|macro|MR0_SWFNONE
mdefine_line|#define&t;MR0_SWFNONE&t;&t;0x00
DECL|macro|MR0_SWFTX
mdefine_line|#define&t;MR0_SWFTX&t;&t;0x04
DECL|macro|MR0_SWFRX
mdefine_line|#define&t;MR0_SWFRX&t;&t;0x08
DECL|macro|MR0_SWFRXTX
mdefine_line|#define&t;MR0_SWFRXTX&t;&t;0x0c
DECL|macro|MR0_TXMASK
mdefine_line|#define&t;MR0_TXMASK&t;&t;0x30
DECL|macro|MR0_TXEMPTY
mdefine_line|#define&t;MR0_TXEMPTY&t;&t;0x00
DECL|macro|MR0_TXHIGH
mdefine_line|#define&t;MR0_TXHIGH&t;&t;0x10
DECL|macro|MR0_TXHALF
mdefine_line|#define&t;MR0_TXHALF&t;&t;0x20
DECL|macro|MR0_TXRDY
mdefine_line|#define&t;MR0_TXRDY&t;&t;0x00
DECL|macro|MR0_ADDRNT
mdefine_line|#define&t;MR0_ADDRNT&t;&t;0x00
DECL|macro|MR0_ADDRT
mdefine_line|#define&t;MR0_ADDRT&t;&t;0x40
DECL|macro|MR0_SWFNT
mdefine_line|#define&t;MR0_SWFNT&t;&t;0x00
DECL|macro|MR0_SWFT
mdefine_line|#define&t;MR0_SWFT&t;&t;0x80
multiline_comment|/*&n; *&t;Mode register 1 bit definitions.&n; */
DECL|macro|MR1_CS5
mdefine_line|#define&t;MR1_CS5&t;&t;&t;0x00
DECL|macro|MR1_CS6
mdefine_line|#define&t;MR1_CS6&t;&t;&t;0x01
DECL|macro|MR1_CS7
mdefine_line|#define&t;MR1_CS7&t;&t;&t;0x02
DECL|macro|MR1_CS8
mdefine_line|#define&t;MR1_CS8&t;&t;&t;0x03
DECL|macro|MR1_PAREVEN
mdefine_line|#define&t;MR1_PAREVEN&t;&t;0x00
DECL|macro|MR1_PARODD
mdefine_line|#define&t;MR1_PARODD&t;&t;0x04
DECL|macro|MR1_PARENB
mdefine_line|#define&t;MR1_PARENB&t;&t;0x00
DECL|macro|MR1_PARFORCE
mdefine_line|#define&t;MR1_PARFORCE&t;&t;0x08
DECL|macro|MR1_PARNONE
mdefine_line|#define&t;MR1_PARNONE&t;&t;0x10
DECL|macro|MR1_PARSPECIAL
mdefine_line|#define&t;MR1_PARSPECIAL&t;&t;0x18
DECL|macro|MR1_ERRCHAR
mdefine_line|#define&t;MR1_ERRCHAR&t;&t;0x00
DECL|macro|MR1_ERRBLOCK
mdefine_line|#define&t;MR1_ERRBLOCK&t;&t;0x20
DECL|macro|MR1_ISRUNMASKED
mdefine_line|#define&t;MR1_ISRUNMASKED&t;&t;0x00
DECL|macro|MR1_ISRMASKED
mdefine_line|#define&t;MR1_ISRMASKED&t;&t;0x40
DECL|macro|MR1_AUTORTS
mdefine_line|#define&t;MR1_AUTORTS&t;&t;0x80
multiline_comment|/*&n; *&t;Mode register 2 bit definitions.&n; */
DECL|macro|MR2_STOP1
mdefine_line|#define&t;MR2_STOP1&t;&t;0x00
DECL|macro|MR2_STOP15
mdefine_line|#define&t;MR2_STOP15&t;&t;0x01
DECL|macro|MR2_STOP2
mdefine_line|#define&t;MR2_STOP2&t;&t;0x02
DECL|macro|MR2_STOP916
mdefine_line|#define&t;MR2_STOP916&t;&t;0x03
DECL|macro|MR2_RXFIFORDY
mdefine_line|#define&t;MR2_RXFIFORDY&t;&t;0x00
DECL|macro|MR2_RXFIFOHALF
mdefine_line|#define&t;MR2_RXFIFOHALF&t;&t;0x04
DECL|macro|MR2_RXFIFOHIGH
mdefine_line|#define&t;MR2_RXFIFOHIGH&t;&t;0x08
DECL|macro|MR2_RXFIFOFULL
mdefine_line|#define&t;MR2_RXFIFOFULL&t;&t;0x0c
DECL|macro|MR2_AUTOCTS
mdefine_line|#define&t;MR2_AUTOCTS&t;&t;0x10
DECL|macro|MR2_TXRTS
mdefine_line|#define&t;MR2_TXRTS&t;&t;0x20
DECL|macro|MR2_MODENORM
mdefine_line|#define&t;MR2_MODENORM&t;&t;0x00
DECL|macro|MR2_MODEAUTOECHO
mdefine_line|#define&t;MR2_MODEAUTOECHO&t;0x40
DECL|macro|MR2_MODELOOP
mdefine_line|#define&t;MR2_MODELOOP&t;&t;0x80
DECL|macro|MR2_MODEREMECHO
mdefine_line|#define&t;MR2_MODEREMECHO&t;&t;0xc0
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Baud Rate Generator (BRG) selector values.&n; */
DECL|macro|BRG_50
mdefine_line|#define&t;BRG_50&t;&t;&t;0x00
DECL|macro|BRG_75
mdefine_line|#define&t;BRG_75&t;&t;&t;0x01
DECL|macro|BRG_150
mdefine_line|#define&t;BRG_150&t;&t;&t;0x02
DECL|macro|BRG_200
mdefine_line|#define&t;BRG_200&t;&t;&t;0x03
DECL|macro|BRG_300
mdefine_line|#define&t;BRG_300&t;&t;&t;0x04
DECL|macro|BRG_450
mdefine_line|#define&t;BRG_450&t;&t;&t;0x05
DECL|macro|BRG_600
mdefine_line|#define&t;BRG_600&t;&t;&t;0x06
DECL|macro|BRG_900
mdefine_line|#define&t;BRG_900&t;&t;&t;0x07
DECL|macro|BRG_1200
mdefine_line|#define&t;BRG_1200&t;&t;0x08
DECL|macro|BRG_1800
mdefine_line|#define&t;BRG_1800&t;&t;0x09
DECL|macro|BRG_2400
mdefine_line|#define&t;BRG_2400&t;&t;0x0a
DECL|macro|BRG_3600
mdefine_line|#define&t;BRG_3600&t;&t;0x0b
DECL|macro|BRG_4800
mdefine_line|#define&t;BRG_4800&t;&t;0x0c
DECL|macro|BRG_7200
mdefine_line|#define&t;BRG_7200&t;&t;0x0d
DECL|macro|BRG_9600
mdefine_line|#define&t;BRG_9600&t;&t;0x0e
DECL|macro|BRG_14400
mdefine_line|#define&t;BRG_14400&t;&t;0x0f
DECL|macro|BRG_19200
mdefine_line|#define&t;BRG_19200&t;&t;0x10
DECL|macro|BRG_28200
mdefine_line|#define&t;BRG_28200&t;&t;0x11
DECL|macro|BRG_38400
mdefine_line|#define&t;BRG_38400&t;&t;0x12
DECL|macro|BRG_57600
mdefine_line|#define&t;BRG_57600&t;&t;0x13
DECL|macro|BRG_115200
mdefine_line|#define&t;BRG_115200&t;&t;0x14
DECL|macro|BRG_230400
mdefine_line|#define&t;BRG_230400&t;&t;0x15
DECL|macro|BRG_GIN0
mdefine_line|#define&t;BRG_GIN0&t;&t;0x16
DECL|macro|BRG_GIN1
mdefine_line|#define&t;BRG_GIN1&t;&t;0x17
DECL|macro|BRG_CT0
mdefine_line|#define&t;BRG_CT0&t;&t;&t;0x18
DECL|macro|BRG_CT1
mdefine_line|#define&t;BRG_CT1&t;&t;&t;0x19
DECL|macro|BRG_RX2TX316
mdefine_line|#define&t;BRG_RX2TX316&t;&t;0x1b
DECL|macro|BRG_RX2TX31
mdefine_line|#define&t;BRG_RX2TX31&t;&t;0x1c
DECL|macro|SC26198_MAXBAUD
mdefine_line|#define&t;SC26198_MAXBAUD&t;&t;921600
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Command register command definitions.&n; */
DECL|macro|CR_NULL
mdefine_line|#define&t;CR_NULL&t;&t;&t;0x04
DECL|macro|CR_ADDRNORMAL
mdefine_line|#define&t;CR_ADDRNORMAL&t;&t;0x0c
DECL|macro|CR_RXRESET
mdefine_line|#define&t;CR_RXRESET&t;&t;0x14
DECL|macro|CR_TXRESET
mdefine_line|#define&t;CR_TXRESET&t;&t;0x1c
DECL|macro|CR_CLEARRXERR
mdefine_line|#define&t;CR_CLEARRXERR&t;&t;0x24
DECL|macro|CR_BREAKRESET
mdefine_line|#define&t;CR_BREAKRESET&t;&t;0x2c
DECL|macro|CR_TXSTARTBREAK
mdefine_line|#define&t;CR_TXSTARTBREAK&t;&t;0x34
DECL|macro|CR_TXSTOPBREAK
mdefine_line|#define&t;CR_TXSTOPBREAK&t;&t;0x3c
DECL|macro|CR_RTSON
mdefine_line|#define&t;CR_RTSON&t;&t;0x44
DECL|macro|CR_RTSOFF
mdefine_line|#define&t;CR_RTSOFF&t;&t;0x4c
DECL|macro|CR_ADDRINIT
mdefine_line|#define&t;CR_ADDRINIT&t;&t;0x5c
DECL|macro|CR_RXERRBLOCK
mdefine_line|#define&t;CR_RXERRBLOCK&t;&t;0x6c
DECL|macro|CR_TXSENDXON
mdefine_line|#define&t;CR_TXSENDXON&t;&t;0x84
DECL|macro|CR_TXSENDXOFF
mdefine_line|#define&t;CR_TXSENDXOFF&t;&t;0x8c
DECL|macro|CR_GANGXONSET
mdefine_line|#define&t;CR_GANGXONSET&t;&t;0x94
DECL|macro|CR_GANGXOFFSET
mdefine_line|#define&t;CR_GANGXOFFSET&t;&t;0x9c
DECL|macro|CR_GANGXONINIT
mdefine_line|#define&t;CR_GANGXONINIT&t;&t;0xa4
DECL|macro|CR_GANGXOFFINIT
mdefine_line|#define&t;CR_GANGXOFFINIT&t;&t;0xac
DECL|macro|CR_HOSTXON
mdefine_line|#define&t;CR_HOSTXON&t;&t;0xb4
DECL|macro|CR_HOSTXOFF
mdefine_line|#define&t;CR_HOSTXOFF&t;&t;0xbc
DECL|macro|CR_CANCELXOFF
mdefine_line|#define&t;CR_CANCELXOFF&t;&t;0xc4
DECL|macro|CR_ADDRRESET
mdefine_line|#define&t;CR_ADDRRESET&t;&t;0xdc
DECL|macro|CR_RESETALLPORTS
mdefine_line|#define&t;CR_RESETALLPORTS&t;0xf4
DECL|macro|CR_RESETALL
mdefine_line|#define&t;CR_RESETALL&t;&t;0xfc
DECL|macro|CR_RXENABLE
mdefine_line|#define&t;CR_RXENABLE&t;&t;0x01
DECL|macro|CR_TXENABLE
mdefine_line|#define&t;CR_TXENABLE&t;&t;0x02
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Channel status register.&n; */
DECL|macro|SR_RXRDY
mdefine_line|#define&t;SR_RXRDY&t;&t;0x01
DECL|macro|SR_RXFULL
mdefine_line|#define&t;SR_RXFULL&t;&t;0x02
DECL|macro|SR_TXRDY
mdefine_line|#define&t;SR_TXRDY&t;&t;0x04
DECL|macro|SR_TXEMPTY
mdefine_line|#define&t;SR_TXEMPTY&t;&t;0x08
DECL|macro|SR_RXOVERRUN
mdefine_line|#define&t;SR_RXOVERRUN&t;&t;0x10
DECL|macro|SR_RXPARITY
mdefine_line|#define&t;SR_RXPARITY&t;&t;0x20
DECL|macro|SR_RXFRAMING
mdefine_line|#define&t;SR_RXFRAMING&t;&t;0x40
DECL|macro|SR_RXBREAK
mdefine_line|#define&t;SR_RXBREAK&t;&t;0x80
DECL|macro|SR_RXERRS
mdefine_line|#define&t;SR_RXERRS&t;&t;(SR_RXPARITY | SR_RXFRAMING | SR_RXOVERRUN)
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Interrupt status register and interrupt mask register bit definitions.&n; */
DECL|macro|IR_TXRDY
mdefine_line|#define&t;IR_TXRDY&t;&t;0x01
DECL|macro|IR_RXRDY
mdefine_line|#define&t;IR_RXRDY&t;&t;0x02
DECL|macro|IR_RXBREAK
mdefine_line|#define&t;IR_RXBREAK&t;&t;0x04
DECL|macro|IR_XONXOFF
mdefine_line|#define&t;IR_XONXOFF&t;&t;0x10
DECL|macro|IR_ADDRRECOG
mdefine_line|#define&t;IR_ADDRRECOG&t;&t;0x20
DECL|macro|IR_RXWATCHDOG
mdefine_line|#define&t;IR_RXWATCHDOG&t;&t;0x40
DECL|macro|IR_IOPORT
mdefine_line|#define&t;IR_IOPORT&t;&t;0x80
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Interrupt vector register field definitions.&n; */
DECL|macro|IVR_CHANMASK
mdefine_line|#define&t;IVR_CHANMASK&t;&t;0x07
DECL|macro|IVR_TYPEMASK
mdefine_line|#define&t;IVR_TYPEMASK&t;&t;0x18
DECL|macro|IVR_CONSTMASK
mdefine_line|#define&t;IVR_CONSTMASK&t;&t;0xc0
DECL|macro|IVR_RXDATA
mdefine_line|#define&t;IVR_RXDATA&t;&t;0x10
DECL|macro|IVR_RXBADDATA
mdefine_line|#define&t;IVR_RXBADDATA&t;&t;0x18
DECL|macro|IVR_TXDATA
mdefine_line|#define&t;IVR_TXDATA&t;&t;0x08
DECL|macro|IVR_OTHER
mdefine_line|#define&t;IVR_OTHER&t;&t;0x00
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;BRG timer control register bit definitions.&n; */
DECL|macro|BRGCTCR_DISABCLK0
mdefine_line|#define&t;BRGCTCR_DISABCLK0&t;0x00
DECL|macro|BRGCTCR_ENABCLK0
mdefine_line|#define&t;BRGCTCR_ENABCLK0&t;0x08
DECL|macro|BRGCTCR_DISABCLK1
mdefine_line|#define&t;BRGCTCR_DISABCLK1&t;0x00
DECL|macro|BRGCTCR_ENABCLK1
mdefine_line|#define&t;BRGCTCR_ENABCLK1&t;0x80
DECL|macro|BRGCTCR_0SCLK16
mdefine_line|#define&t;BRGCTCR_0SCLK16&t;&t;0x00
DECL|macro|BRGCTCR_0SCLK32
mdefine_line|#define&t;BRGCTCR_0SCLK32&t;&t;0x01
DECL|macro|BRGCTCR_0SCLK64
mdefine_line|#define&t;BRGCTCR_0SCLK64&t;&t;0x02
DECL|macro|BRGCTCR_0SCLK128
mdefine_line|#define&t;BRGCTCR_0SCLK128&t;0x03
DECL|macro|BRGCTCR_0X1
mdefine_line|#define&t;BRGCTCR_0X1&t;&t;0x04
DECL|macro|BRGCTCR_0X12
mdefine_line|#define&t;BRGCTCR_0X12&t;&t;0x05
DECL|macro|BRGCTCR_0IO1A
mdefine_line|#define&t;BRGCTCR_0IO1A&t;&t;0x06
DECL|macro|BRGCTCR_0GIN0
mdefine_line|#define&t;BRGCTCR_0GIN0&t;&t;0x07
DECL|macro|BRGCTCR_1SCLK16
mdefine_line|#define&t;BRGCTCR_1SCLK16&t;&t;0x00
DECL|macro|BRGCTCR_1SCLK32
mdefine_line|#define&t;BRGCTCR_1SCLK32&t;&t;0x10
DECL|macro|BRGCTCR_1SCLK64
mdefine_line|#define&t;BRGCTCR_1SCLK64&t;&t;0x20
DECL|macro|BRGCTCR_1SCLK128
mdefine_line|#define&t;BRGCTCR_1SCLK128&t;0x30
DECL|macro|BRGCTCR_1X1
mdefine_line|#define&t;BRGCTCR_1X1&t;&t;0x40
DECL|macro|BRGCTCR_1X12
mdefine_line|#define&t;BRGCTCR_1X12&t;&t;0x50
DECL|macro|BRGCTCR_1IO1B
mdefine_line|#define&t;BRGCTCR_1IO1B&t;&t;0x60
DECL|macro|BRGCTCR_1GIN1
mdefine_line|#define&t;BRGCTCR_1GIN1&t;&t;0x70
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Watch dog timer enable register.&n; */
DECL|macro|WDTRCR_ENABALL
mdefine_line|#define&t;WDTRCR_ENABALL&t;&t;0xff
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;XON/XOFF interrupt status register.&n; */
DECL|macro|XISR_TXCHARMASK
mdefine_line|#define&t;XISR_TXCHARMASK&t;&t;0x03
DECL|macro|XISR_TXCHARNORMAL
mdefine_line|#define&t;XISR_TXCHARNORMAL&t;0x00
DECL|macro|XISR_TXWAIT
mdefine_line|#define&t;XISR_TXWAIT&t;&t;0x01
DECL|macro|XISR_TXXOFFPEND
mdefine_line|#define&t;XISR_TXXOFFPEND&t;&t;0x02
DECL|macro|XISR_TXXONPEND
mdefine_line|#define&t;XISR_TXXONPEND&t;&t;0x03
DECL|macro|XISR_TXFLOWMASK
mdefine_line|#define&t;XISR_TXFLOWMASK&t;&t;0x0c
DECL|macro|XISR_TXNORMAL
mdefine_line|#define&t;XISR_TXNORMAL&t;&t;0x00
DECL|macro|XISR_TXSTOPPEND
mdefine_line|#define&t;XISR_TXSTOPPEND&t;&t;0x04
DECL|macro|XISR_TXSTARTED
mdefine_line|#define&t;XISR_TXSTARTED&t;&t;0x08
DECL|macro|XISR_TXSTOPPED
mdefine_line|#define&t;XISR_TXSTOPPED&t;&t;0x0c
DECL|macro|XISR_RXFLOWMASK
mdefine_line|#define&t;XISR_RXFLOWMASK&t;&t;0x30
DECL|macro|XISR_RXFLOWNONE
mdefine_line|#define&t;XISR_RXFLOWNONE&t;&t;0x00
DECL|macro|XISR_RXXONSENT
mdefine_line|#define&t;XISR_RXXONSENT&t;&t;0x10
DECL|macro|XISR_RXXOFFSENT
mdefine_line|#define&t;XISR_RXXOFFSENT&t;&t;0x20
DECL|macro|XISR_RXXONGOT
mdefine_line|#define&t;XISR_RXXONGOT&t;&t;0x40
DECL|macro|XISR_RXXOFFGOT
mdefine_line|#define&t;XISR_RXXOFFGOT&t;&t;0x80
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Current interrupt register.&n; */
DECL|macro|CIR_TYPEMASK
mdefine_line|#define&t;CIR_TYPEMASK&t;&t;0xc0
DECL|macro|CIR_TYPEOTHER
mdefine_line|#define&t;CIR_TYPEOTHER&t;&t;0x00
DECL|macro|CIR_TYPETX
mdefine_line|#define&t;CIR_TYPETX&t;&t;0x40
DECL|macro|CIR_TYPERXGOOD
mdefine_line|#define&t;CIR_TYPERXGOOD&t;&t;0x80
DECL|macro|CIR_TYPERXBAD
mdefine_line|#define&t;CIR_TYPERXBAD&t;&t;0xc0
DECL|macro|CIR_RXDATA
mdefine_line|#define&t;CIR_RXDATA&t;&t;0x80
DECL|macro|CIR_RXBADDATA
mdefine_line|#define&t;CIR_RXBADDATA&t;&t;0x40
DECL|macro|CIR_TXDATA
mdefine_line|#define&t;CIR_TXDATA&t;&t;0x40
DECL|macro|CIR_CHANMASK
mdefine_line|#define&t;CIR_CHANMASK&t;&t;0x07
DECL|macro|CIR_CNTMASK
mdefine_line|#define&t;CIR_CNTMASK&t;&t;0x38
DECL|macro|CIR_SUBTYPEMASK
mdefine_line|#define&t;CIR_SUBTYPEMASK&t;&t;0x38
DECL|macro|CIR_SUBNONE
mdefine_line|#define&t;CIR_SUBNONE&t;&t;0x00
DECL|macro|CIR_SUBCOS
mdefine_line|#define&t;CIR_SUBCOS&t;&t;0x08
DECL|macro|CIR_SUBADDR
mdefine_line|#define&t;CIR_SUBADDR&t;&t;0x10
DECL|macro|CIR_SUBXONXOFF
mdefine_line|#define&t;CIR_SUBXONXOFF&t;&t;0x18
DECL|macro|CIR_SUBBREAK
mdefine_line|#define&t;CIR_SUBBREAK&t;&t;0x28
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Global interrupting channel register.&n; */
DECL|macro|GICR_CHANMASK
mdefine_line|#define&t;GICR_CHANMASK&t;&t;0x07
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Global interrupting byte count register.&n; */
DECL|macro|GICR_COUNTMASK
mdefine_line|#define&t;GICR_COUNTMASK&t;&t;0x0f
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Global interrupting type register.&n; */
DECL|macro|GITR_RXMASK
mdefine_line|#define&t;GITR_RXMASK&t;&t;0xc0
DECL|macro|GITR_RXNONE
mdefine_line|#define&t;GITR_RXNONE&t;&t;0x00
DECL|macro|GITR_RXBADDATA
mdefine_line|#define&t;GITR_RXBADDATA&t;&t;0x80
DECL|macro|GITR_RXGOODDATA
mdefine_line|#define&t;GITR_RXGOODDATA&t;&t;0xc0
DECL|macro|GITR_TXDATA
mdefine_line|#define&t;GITR_TXDATA&t;&t;0x20
DECL|macro|GITR_SUBTYPEMASK
mdefine_line|#define&t;GITR_SUBTYPEMASK&t;0x07
DECL|macro|GITR_SUBNONE
mdefine_line|#define&t;GITR_SUBNONE&t;&t;0x00
DECL|macro|GITR_SUBCOS
mdefine_line|#define&t;GITR_SUBCOS&t;&t;0x01
DECL|macro|GITR_SUBADDR
mdefine_line|#define&t;GITR_SUBADDR&t;&t;0x02
DECL|macro|GITR_SUBXONXOFF
mdefine_line|#define&t;GITR_SUBXONXOFF&t;&t;0x03
DECL|macro|GITR_SUBBREAK
mdefine_line|#define&t;GITR_SUBBREAK&t;&t;0x05
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;Input port change register.&n; */
DECL|macro|IPR_CTS
mdefine_line|#define&t;IPR_CTS&t;&t;&t;0x01
DECL|macro|IPR_DTR
mdefine_line|#define&t;IPR_DTR&t;&t;&t;0x02
DECL|macro|IPR_RTS
mdefine_line|#define&t;IPR_RTS&t;&t;&t;0x04
DECL|macro|IPR_DCD
mdefine_line|#define&t;IPR_DCD&t;&t;&t;0x08
DECL|macro|IPR_CTSCHANGE
mdefine_line|#define&t;IPR_CTSCHANGE&t;&t;0x10
DECL|macro|IPR_DTRCHANGE
mdefine_line|#define&t;IPR_DTRCHANGE&t;&t;0x20
DECL|macro|IPR_RTSCHANGE
mdefine_line|#define&t;IPR_RTSCHANGE&t;&t;0x40
DECL|macro|IPR_DCDCHANGE
mdefine_line|#define&t;IPR_DCDCHANGE&t;&t;0x80
DECL|macro|IPR_CHANGEMASK
mdefine_line|#define&t;IPR_CHANGEMASK&t;&t;0xf0
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;IO port interrupt and output register.&n; */
DECL|macro|IOPR_CTS
mdefine_line|#define&t;IOPR_CTS&t;&t;0x01
DECL|macro|IOPR_DTR
mdefine_line|#define&t;IOPR_DTR&t;&t;0x02
DECL|macro|IOPR_RTS
mdefine_line|#define&t;IOPR_RTS&t;&t;0x04
DECL|macro|IOPR_DCD
mdefine_line|#define&t;IOPR_DCD&t;&t;0x08
DECL|macro|IOPR_CTSCOS
mdefine_line|#define&t;IOPR_CTSCOS&t;&t;0x10
DECL|macro|IOPR_DTRCOS
mdefine_line|#define&t;IOPR_DTRCOS&t;&t;0x20
DECL|macro|IOPR_RTSCOS
mdefine_line|#define&t;IOPR_RTSCOS&t;&t;0x40
DECL|macro|IOPR_DCDCOS
mdefine_line|#define&t;IOPR_DCDCOS&t;&t;0x80
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;IO port configuration register.&n; */
DECL|macro|IOPCR_SETCTS
mdefine_line|#define&t;IOPCR_SETCTS&t;&t;0x00
DECL|macro|IOPCR_SETDTR
mdefine_line|#define&t;IOPCR_SETDTR&t;&t;0x04
DECL|macro|IOPCR_SETRTS
mdefine_line|#define&t;IOPCR_SETRTS&t;&t;0x10
DECL|macro|IOPCR_SETDCD
mdefine_line|#define&t;IOPCR_SETDCD&t;&t;0x00
DECL|macro|IOPCR_SETSIGS
mdefine_line|#define&t;IOPCR_SETSIGS&t;&t;(IOPCR_SETRTS | IOPCR_SETRTS | IOPCR_SETDTR | IOPCR_SETDCD)
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;General purpose output select register.&n; */
DECL|macro|GPORS_TXC1XA
mdefine_line|#define&t;GPORS_TXC1XA&t;&t;0x08
DECL|macro|GPORS_TXC16XA
mdefine_line|#define&t;GPORS_TXC16XA&t;&t;0x09
DECL|macro|GPORS_RXC16XA
mdefine_line|#define&t;GPORS_RXC16XA&t;&t;0x0a
DECL|macro|GPORS_TXC16XB
mdefine_line|#define&t;GPORS_TXC16XB&t;&t;0x0b
DECL|macro|GPORS_GPOR3
mdefine_line|#define&t;GPORS_GPOR3&t;&t;0x0c
DECL|macro|GPORS_GPOR2
mdefine_line|#define&t;GPORS_GPOR2&t;&t;0x0d
DECL|macro|GPORS_GPOR1
mdefine_line|#define&t;GPORS_GPOR1&t;&t;0x0e
DECL|macro|GPORS_GPOR0
mdefine_line|#define&t;GPORS_GPOR0&t;&t;0x0f
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;General purpose output register.&n; */
DECL|macro|GPOR_0
mdefine_line|#define&t;GPOR_0&t;&t;&t;0x01
DECL|macro|GPOR_1
mdefine_line|#define&t;GPOR_1&t;&t;&t;0x02
DECL|macro|GPOR_2
mdefine_line|#define&t;GPOR_2&t;&t;&t;0x04
DECL|macro|GPOR_3
mdefine_line|#define&t;GPOR_3&t;&t;&t;0x08
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;General purpose output clock register.&n; */
DECL|macro|GPORC_0NONE
mdefine_line|#define&t;GPORC_0NONE&t;&t;0x00
DECL|macro|GPORC_0GIN0
mdefine_line|#define&t;GPORC_0GIN0&t;&t;0x01
DECL|macro|GPORC_0GIN1
mdefine_line|#define&t;GPORC_0GIN1&t;&t;0x02
DECL|macro|GPORC_0IO3A
mdefine_line|#define&t;GPORC_0IO3A&t;&t;0x02
DECL|macro|GPORC_1NONE
mdefine_line|#define&t;GPORC_1NONE&t;&t;0x00
DECL|macro|GPORC_1GIN0
mdefine_line|#define&t;GPORC_1GIN0&t;&t;0x04
DECL|macro|GPORC_1GIN1
mdefine_line|#define&t;GPORC_1GIN1&t;&t;0x08
DECL|macro|GPORC_1IO3C
mdefine_line|#define&t;GPORC_1IO3C&t;&t;0x0c
DECL|macro|GPORC_2NONE
mdefine_line|#define&t;GPORC_2NONE&t;&t;0x00
DECL|macro|GPORC_2GIN0
mdefine_line|#define&t;GPORC_2GIN0&t;&t;0x10
DECL|macro|GPORC_2GIN1
mdefine_line|#define&t;GPORC_2GIN1&t;&t;0x20
DECL|macro|GPORC_2IO3E
mdefine_line|#define&t;GPORC_2IO3E&t;&t;0x20
DECL|macro|GPORC_3NONE
mdefine_line|#define&t;GPORC_3NONE&t;&t;0x00
DECL|macro|GPORC_3GIN0
mdefine_line|#define&t;GPORC_3GIN0&t;&t;0x40
DECL|macro|GPORC_3GIN1
mdefine_line|#define&t;GPORC_3GIN1&t;&t;0x80
DECL|macro|GPORC_3IO3G
mdefine_line|#define&t;GPORC_3IO3G&t;&t;0xc0
multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;General purpose output data register.&n; */
DECL|macro|GPOD_0MASK
mdefine_line|#define&t;GPOD_0MASK&t;&t;0x03
DECL|macro|GPOD_0SET1
mdefine_line|#define&t;GPOD_0SET1&t;&t;0x00
DECL|macro|GPOD_0SET0
mdefine_line|#define&t;GPOD_0SET0&t;&t;0x01
DECL|macro|GPOD_0SETR0
mdefine_line|#define&t;GPOD_0SETR0&t;&t;0x02
DECL|macro|GPOD_0SETIO3B
mdefine_line|#define&t;GPOD_0SETIO3B&t;&t;0x03
DECL|macro|GPOD_1MASK
mdefine_line|#define&t;GPOD_1MASK&t;&t;0x0c
DECL|macro|GPOD_1SET1
mdefine_line|#define&t;GPOD_1SET1&t;&t;0x00
DECL|macro|GPOD_1SET0
mdefine_line|#define&t;GPOD_1SET0&t;&t;0x04
DECL|macro|GPOD_1SETR0
mdefine_line|#define&t;GPOD_1SETR0&t;&t;0x08
DECL|macro|GPOD_1SETIO3D
mdefine_line|#define&t;GPOD_1SETIO3D&t;&t;0x0c
DECL|macro|GPOD_2MASK
mdefine_line|#define&t;GPOD_2MASK&t;&t;0x30
DECL|macro|GPOD_2SET1
mdefine_line|#define&t;GPOD_2SET1&t;&t;0x00
DECL|macro|GPOD_2SET0
mdefine_line|#define&t;GPOD_2SET0&t;&t;0x10
DECL|macro|GPOD_2SETR0
mdefine_line|#define&t;GPOD_2SETR0&t;&t;0x20
DECL|macro|GPOD_2SETIO3F
mdefine_line|#define&t;GPOD_2SETIO3F&t;&t;0x30
DECL|macro|GPOD_3MASK
mdefine_line|#define&t;GPOD_3MASK&t;&t;0xc0
DECL|macro|GPOD_3SET1
mdefine_line|#define&t;GPOD_3SET1&t;&t;0x00
DECL|macro|GPOD_3SET0
mdefine_line|#define&t;GPOD_3SET0&t;&t;0x40
DECL|macro|GPOD_3SETR0
mdefine_line|#define&t;GPOD_3SETR0&t;&t;0x80
DECL|macro|GPOD_3SETIO3H
mdefine_line|#define&t;GPOD_3SETIO3H&t;&t;0xc0
multiline_comment|/*****************************************************************************/
macro_line|#endif
eof
