$date
	Wed Sep 27 17:03:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 32 ! rs2Data [31:0] $end
$var wire 32 " rs1Data [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ data [31:0] $end
$var reg 5 % rd [4:0] $end
$var reg 5 & rs1 [4:0] $end
$var reg 5 ' rs2 [4:0] $end
$var reg 1 ( writeEnable $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 32 ) data [31:0] $end
$var wire 5 * rd [4:0] $end
$var wire 5 + rs1 [4:0] $end
$var wire 32 , rs1Data [31:0] $end
$var wire 5 - rs2 [4:0] $end
$var wire 32 . rs2Data [31:0] $end
$var wire 1 ( writeEnable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
b0 -
bx ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
bx "
bx !
$end
#5000
1#
#10000
b1111011 "
b1111011 ,
0#
b1111011 $
b1111011 )
b1 %
b1 *
b1 &
b1 +
1(
#15000
1#
#20000
b101000001 !
b101000001 .
0#
b101000001 $
b101000001 )
b10 %
b10 *
b10 '
b10 -
#25000
1#
#30000
0#
b1100011 $
b1100011 )
b1 %
b1 *
0(
#35000
1#
#40000
0#
#45000
1#
#50000
0#
b100001001001 $
b100001001001 )
b0 %
b0 *
bx "
bx ,
b0 &
b0 +
1(
#55000
1#
#60000
0#
b11000111 $
b11000111 )
b1 %
b1 *
bx !
bx .
b0 '
b0 -
b1111011 "
b1111011 ,
b1 &
b1 +
0(
#65000
1#
#70000
0#
#75000
1#
#80000
0#
