<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clkRst/CLK_500"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="clkRst/CLK_500_n"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clkRst/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X33Y82.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.469</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>18.037</twDel><twSUTime>0.379</twSUTime><twTotPathDel>18.416</twTotPathDel><twClkSkew dest = "5.103" src = "1.734">-3.369</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.866</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">5.061</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.263</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.751</twLogDel><twRouteDel>15.665</twRouteDel><twTotDel>18.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.378</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>7.946</twDel><twSUTime>0.379</twSUTime><twTotPathDel>8.325</twTotPathDel><twClkSkew dest = "5.103" src = "1.734">-3.369</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.866</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.475</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>6.874</twRouteDel><twTotDel>8.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X33Y82.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.466</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>4.273</twDel><twSUTime>-0.183</twSUTime><twTotPathDel>4.456</twTotPathDel><twClkSkew dest = "2.258" src = "0.690">-1.568</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y82.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>4.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>8.417</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>10.224</twDel><twSUTime>-0.183</twSUTime><twTotPathDel>10.407</twTotPathDel><twClkSkew dest = "2.258" src = "0.690">-1.568</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.RST</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.235</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut71808_14730</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>][IN_virtPIBox_10921_14731</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y82.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>9.124</twRouteDel><twTotDel>10.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X30Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.250</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.982</twDel><twSUTime>0.230</twSUTime><twTotPathDel>6.212</twTotPathDel><twClkSkew dest = "5.118" src = "1.734">-3.384</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.866</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>5.247</twRouteDel><twTotDel>6.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X30Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMinDelay" ><twTotDel>0.763</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.674</twDel><twSUTime>-0.157</twSUTime><twTotPathDel>5.831</twTotPathDel><twClkSkew dest = "6.033" src = "1.387">-4.646</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.621</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>4.981</twRouteDel><twTotDel>5.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X30Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.272</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.982</twDel><twSUTime>0.252</twSUTime><twTotPathDel>6.234</twTotPathDel><twClkSkew dest = "5.118" src = "1.734">-3.384</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.866</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>5.247</twRouteDel><twTotDel>6.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X30Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>0.783</twTotDel><twSrc BELType="FF">clkRst/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.674</twDel><twSUTime>-0.177</twSUTime><twTotPathDel>5.851</twTotPathDel><twClkSkew dest = "6.033" src = "1.387">-4.646</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X20Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp><twBEL>clkRst/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.621</twDelInfo><twComp>clkRst/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>mcs_0/U0/LMB_Rst</twComp><twBEL>lut6426_88</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>][64215_89</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>0.870</twLogDel><twRouteDel>4.981</twRouteDel><twTotDel>5.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tbufper_I" slack="10.948" period="12.000" constraintValue="12.000" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I" locationPin="BUFIO2_X3Y10.I" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>936</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.230</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.770</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType="FF">GPO1_5</twDest><twTotPathDel>9.086</twTotPathDel><twClkSkew dest = "2.657" src = "2.582">-0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twSrc><twDest BELType='FF'>GPO1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">7.383</twDelInfo><twComp>GPO1_i&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y119.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_5</twComp><twBEL>GPO1_5</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>7.383</twRouteDel><twTotDel>9.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.154</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType="FF">GPO1_6</twDest><twTotPathDel>6.693</twTotPathDel><twClkSkew dest = "2.648" src = "2.582">-0.066</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twSrc><twDest BELType='FF'>GPO1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>GPO1_i&lt;7&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.990</twDelInfo><twComp>GPO1_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y4.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_6</twComp><twBEL>GPO1_6</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>4.990</twRouteDel><twTotDel>6.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point GPO1_1 (OLOGIC_X27Y37.D1), 3 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.842</twSlack><twSrc BELType="FF">regs_1_1</twSrc><twDest BELType="FF">GPO1_1</twDest><twTotPathDel>5.971</twTotPathDel><twClkSkew dest = "2.616" src = "2.584">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>regs_1_1</twSrc><twDest BELType='FF'>GPO1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X17Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>regs_1&lt;3&gt;</twComp><twBEL>regs_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.293</twDelInfo><twComp>regs_1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp><twBEL>Mmux_GPO1_r&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_1</twComp><twBEL>GPO1_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>4.128</twRouteDel><twTotDel>5.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.504</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i</twSrc><twDest BELType="FF">GPO1_1</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "2.616" src = "2.554">-0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i</twSrc><twDest BELType='FF'>GPO1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X40Y41.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/Using_PIT.pit_toggle_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>PIT2_Toggle</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp><twBEL>Mmux_GPO1_r&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_1</twComp><twBEL>GPO1_1</twBEL></twPathDel><twLogDel>1.948</twLogDel><twRouteDel>2.391</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.965</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1</twSrc><twDest BELType="FF">GPO1_1</twDest><twTotPathDel>3.878</twTotPathDel><twClkSkew dest = "2.616" src = "2.554">-0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.219</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1</twSrc><twDest BELType='FF'>GPO1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X41Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>GPO1_i&lt;3&gt;</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>GPO1_i&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp><twBEL>Mmux_GPO1_r&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.835</twDelInfo><twComp>GPO1_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X27Y37.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>GPO1_1</twComp><twBEL>GPO1_1</twBEL></twPathDel><twLogDel>1.843</twLogDel><twRouteDel>2.035</twRouteDel><twTotDel>3.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/startStopDetState_1 (SLICE_X53Y65.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType="FF">withHdmiTx.edidRom/startStopDetState_1</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew dest = "0.254" src = "0.243">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/rstPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/startStopDetState_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X55Y63.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/rstPipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>withHdmiTx.edidRom/rstPipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y65.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>withHdmiTx.edidRom/startStopDetState&lt;1&gt;</twComp><twBEL>withHdmiTx.edidRom/startStopDetState_1</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sclPipe_8 (SLICE_X54Y60.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sclPipe_7</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sclPipe_8</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sclPipe_7</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sclPipe_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;8&gt;</twComp><twBEL>withHdmiTx.edidRom/sclPipe_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/sclPipe&lt;8&gt;</twComp><twBEL>withHdmiTx.edidRom/sclPipe_8</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.edidRom/sdaDelayed_3 (SLICE_X54Y65.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">withHdmiTx.edidRom/sdaDelayed_2</twSrc><twDest BELType="FF">withHdmiTx.edidRom/sdaDelayed_3</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.edidRom/sdaDelayed_2</twSrc><twDest BELType='FF'>withHdmiTx.edidRom/sdaDelayed_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twSrcClk><twPathDel><twSite>SLICE_X54Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.edidRom/sdaDelayed&lt;3&gt;</twComp><twBEL>withHdmiTx.edidRom/sdaDelayed_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysClk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" logResource="withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK" locationPin="RAMB8_X3Y34.CLKAWRCLK" clockNet="sysClk"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;</twConstName><twItemCnt>18349</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1630</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.321</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.679</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>10.682</twTotPathDel><twClkSkew dest = "1.237" src = "0.765">-0.472</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X29Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.095</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>8.992</twRouteDel><twTotDel>10.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.777</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>9.588</twTotPathDel><twClkSkew dest = "1.237" src = "0.761">-0.476</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.095</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.778</twLogDel><twRouteDel>7.810</twRouteDel><twTotDel>9.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.893</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twTotPathDel>9.475</twTotPathDel><twClkSkew dest = "1.237" src = "0.758">-0.479</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">6.095</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y37.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>7.785</twRouteDel><twTotDel>9.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.319</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>10.067</twTotPathDel><twClkSkew dest = "1.165" src = "0.668">-0.497</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X29Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.480</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>8.377</twRouteDel><twTotDel>10.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.417</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>8.973</twTotPathDel><twClkSkew dest = "1.165" src = "0.664">-0.501</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.480</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.778</twLogDel><twRouteDel>7.195</twRouteDel><twTotDel>8.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.533</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twTotPathDel>8.860</twTotPathDel><twClkSkew dest = "1.165" src = "0.661">-0.504</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">5.480</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK0</twSite><twDelType>Tirsrck</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>7.170</twRouteDel><twTotDel>8.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (SLICE_X3Y106.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.980</twSlack><twSrc BELType="FF">clkRst/localRst</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twTotPathDel>8.834</twTotPathDel><twClkSkew dest = "0.593" src = "0.668">0.075</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRst/localRst</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X29Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRst/localRst</twComp><twBEL>clkRst/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>clkRst/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">4.722</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>7.619</twRouteDel><twTotDel>8.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.078</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twTotPathDel>7.740</twTotPathDel><twClkSkew dest = "0.593" src = "0.664">0.071</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">4.722</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>6.437</twRouteDel><twTotDel>7.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.194</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twTotPathDel>7.627</twTotPathDel><twClkSkew dest = "0.593" src = "0.661">0.068</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X5Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11</twComp><twBEL>lut5780_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>lut5780_0</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>][63622_1</twComp><twBEL>][63622_1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">4.722</twDelInfo><twComp>][63622_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twBEL></twPathDel><twLogDel>1.215</twLogDel><twRouteDel>6.412</twRouteDel><twTotDel>7.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (SLICE_X4Y83.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X4Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twComp><twBEL>lut36405_7593</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X7Y82.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X7Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y82.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>lut32377_6146</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (SLICE_X4Y77.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType="FF">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twSrc><twDest BELType='FF'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X4Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y77.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>lut31655_5874</twBEL><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkRst/clkGen/clkout6_buf/I0" logResource="clkRst/clkGen/clkout6_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="clkRst/clkGen/clkout5"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tickper" slack="18.134" period="20.000" constraintValue="20.000" deviceLimit="1.866" freqLimit="535.906" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0" locationPin="ILOGIC_X0Y117.CLK0" clockNet="clkDrp"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tispwh" slack="18.134" period="20.000" constraintValue="10.000" deviceLimit="0.933" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR" locationPin="ILOGIC_X0Y117.SR" clockNet="][63622_1"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>30791775</twItemCnt><twErrCntSetup>587</twErrCntSetup><twErrCntEndPt>587</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14418</twEndPtCnt><twPathErrCnt>521989</twPathErrCnt><twMinPer>13.293</twMinPer></twConstHead><twPathRptBanner iPaths="6915" iCriticalPaths="2462" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1 (SLICE_X26Y117.CIN), 6915 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.293</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twTotPathDel>13.182</twTotPathDel><twClkSkew dest = "0.289" src = "0.301">0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.560</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y118.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twBEL></twPathDel><twLogDel>2.408</twLogDel><twRouteDel>10.774</twRouteDel><twTotDel>13.182</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.276</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twTotPathDel>13.157</twTotPathDel><twClkSkew dest = "0.289" src = "0.309">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.827</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>10.950</twRouteDel><twTotDel>13.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.273</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twTotPathDel>13.157</twTotPathDel><twClkSkew dest = "0.289" src = "0.306">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.740</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e1</twBEL></twPathDel><twLogDel>2.291</twLogDel><twRouteDel>10.866</twRouteDel><twTotDel>13.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6915" iCriticalPaths="2461" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3 (SLICE_X26Y117.CIN), 6915 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.283</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twTotPathDel>13.172</twTotPathDel><twClkSkew dest = "0.289" src = "0.301">0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.560</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y118.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twBEL></twPathDel><twLogDel>2.398</twLogDel><twRouteDel>10.774</twRouteDel><twTotDel>13.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.266</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twTotPathDel>13.147</twTotPathDel><twClkSkew dest = "0.289" src = "0.309">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.827</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twBEL></twPathDel><twLogDel>2.197</twLogDel><twRouteDel>10.950</twRouteDel><twTotDel>13.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.263</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twTotPathDel>13.147</twTotPathDel><twClkSkew dest = "0.289" src = "0.306">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.740</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e3</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>10.866</twRouteDel><twTotDel>13.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6915" iCriticalPaths="2406" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2 (SLICE_X26Y117.CIN), 6915 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.252</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twTotPathDel>13.141</twTotPathDel><twClkSkew dest = "0.289" src = "0.301">0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X26Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e7</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000063f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y118.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.560</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004e4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y118.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000097</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000b6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000112</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ba</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000116</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000be</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011a</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twBEL></twPathDel><twLogDel>2.367</twLogDel><twRouteDel>10.774</twRouteDel><twTotDel>13.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.235</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twTotPathDel>13.116</twTotPathDel><twClkSkew dest = "0.289" src = "0.309">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f3</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000631</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.827</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004f2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a5</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>10.950</twRouteDel><twTotDel>13.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.232</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twTotPathDel>13.116</twTotPathDel><twClkSkew dest = "0.289" src = "0.306">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ef</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000636</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.740</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000004ed</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y121.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000a0</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000011e</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000c6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000122</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000ca</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000126</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y124.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000000e8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y116.B3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">5.114</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000000ee</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig0000045f</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006c3</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk0000069c</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig000007d8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y117.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/sig00000463</twComp><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk00000676</twBEL><twBEL>withMbrot.mbCompute/latency3.withoutDsp.fmul_1/blk000006e2</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>10.866</twRouteDel><twTotDel>13.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X44Y59.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twDest><twTotPathDel>0.375</twTotPathDel><twClkSkew dest = "0.072" src = "0.067">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X48Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y59.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000021 (SLICE_X36Y102.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000025</twSrc><twDest BELType="FF">withMbrot.mbCompute/latency3.fmul_4/blk00000021</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000025</twSrc><twDest BELType='FF'>withMbrot.mbCompute/latency3.fmul_4/blk00000021</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X37Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000087</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000087</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withMbrot.mbCompute/latency3.fmul_4/sig00000060</twComp><twBEL>withMbrot.mbCompute/latency3.fmul_4/blk00000021</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X10Y20.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twSrc><twDest BELType="FF">mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twDest><twTotPathDel>0.386</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twSrc><twDest BELType='FF'>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twSrcClk><twPathDel><twSite>SLICE_X10Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y20.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twComp><twBEL>mcs_0/U0/iomodule_0/IOModule_Core_I1/FIT_I1/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">cpuClk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="5.148" period="10.000" constraintValue="10.000" deviceLimit="4.852" freqLimit="206.101" physResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" logResource="withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK" locationPin="DSP48_X0Y23.CLK" clockNet="cpuClk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="cpuClk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" logResource="mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="cpuClk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hdmiRxClk = PERIOD &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="124" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="125" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="126" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hdmiRx_n_3_ = PERIOD &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH 50%;" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.148" period="1.200" constraintValue="1.200" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0"/><twPinLimit anchorID="129" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="7.000" period="12.000" constraintValue="6.000" deviceLimit="2.500" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.898</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.794</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twTotPathDel>6.794</twTotPathDel><twClkSkew dest = "0.628" src = "0.616">-0.012</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X48Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.238</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>6.794</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (OLOGIC_X4Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.862</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twTotPathDel>6.727</twTotPathDel><twClkSkew dest = "0.628" src = "0.615">-0.013</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X42Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">6.195</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>6.195</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twTotPathDel>6.710</twTotPathDel><twClkSkew dest = "0.628" src = "0.615">-0.013</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/dataToggle</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X42Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/dataToggle</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">6.195</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/dataToggle</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>6.195</twRouteDel><twTotDel>6.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1 (SLICE_X47Y107.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twDest><twTotPathDel>0.686</twTotPathDel><twClkSkew dest = "1.042" src = "0.987">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X51Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;9&gt;_rt</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (SLICE_X47Y107.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1</twDest><twTotPathDel>0.723</twTotPathDel><twClkSkew dest = "1.042" src = "0.987">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X51Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;9&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.420</twRouteDel><twTotDel>0.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1 (SLICE_X42Y104.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twDest><twTotPathDel>0.759</twTotPathDel><twClkSkew dest = "1.036" src = "0.985">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X53Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/q&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB1</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB2/CK" locationPin="SLICE_X48Y95.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_2_BRB1/CK" locationPin="SLICE_X48Y95.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="150" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>6245</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>916</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.038</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0 (SLICE_X16Y81.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.346</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twTotPathDel>9.892</twTotPathDel><twClkSkew dest = "0.613" src = "0.624">0.011</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X33Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.719</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twBEL></twPathDel><twLogDel>0.979</twLogDel><twRouteDel>8.913</twRouteDel><twTotDel>9.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.475</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twTotPathDel>9.761</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twBEL></twPathDel><twLogDel>1.543</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>9.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.482</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twTotPathDel>9.754</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_0</twBEL></twPathDel><twLogDel>1.543</twLogDel><twRouteDel>8.211</twRouteDel><twTotDel>9.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3 (SLICE_X16Y81.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.369</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twTotPathDel>9.869</twTotPathDel><twClkSkew dest = "0.613" src = "0.624">0.011</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X33Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.719</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twBEL></twPathDel><twLogDel>0.956</twLogDel><twRouteDel>8.913</twRouteDel><twTotDel>9.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.498</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twTotPathDel>9.738</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>9.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.505</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twTotPathDel>9.731</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_3</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>8.211</twRouteDel><twTotDel>9.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2 (SLICE_X16Y81.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.371</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twTotPathDel>9.867</twTotPathDel><twClkSkew dest = "0.613" src = "0.624">0.011</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X33Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.719</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>8.913</twRouteDel><twTotDel>9.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.500</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twTotPathDel>9.736</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twBEL></twPathDel><twLogDel>1.518</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>9.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.507</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twTotPathDel>9.729</twTotPathDel><twClkSkew dest = "0.297" src = "0.310">0.013</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X24Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34809_7161</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>lut34809_7161</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut34809_7161</twComp><twBEL>lut34810_7162</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>lut34810_7162</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2</twComp><twBEL>lut34816_7168</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.194</twDelInfo><twComp>][48032_7169</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_2</twBEL></twPathDel><twLogDel>1.518</twLogDel><twRouteDel>8.211</twRouteDel><twTotDel>9.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg (SLICE_X44Y103.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">hdmiActiveTxIn</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg</twDest><twTotPathDel>0.249</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmiActiveTxIn</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X45Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hdmiActiveTxIn</twComp><twBEL>hdmiActiveTxIn</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y103.DI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>hdmiActiveTxIn</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y103.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X58Y107.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X58Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y107.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt&lt;4&gt;</twComp><twBEL>lut33943_6794</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (SLICE_X3Y73.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X3Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y73.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twComp><twBEL>lut36260_7518</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tmcbcper_P5CMDCLK" slack="13.884" period="15.384" constraintValue="15.384" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK" locationPin="MCB_X0Y1.P5CMDCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK" logResource="Mshreg_hdmiVsyncTxIn_BRB3/CLK" locationPin="SLICE_X44Y103.CLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="181" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X22Y35.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="185"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="187"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="188" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK" locationPin="SLICE_X52Y53.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="190" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR" locationPin="SLICE_X52Y53.SR" clockNet="][63836_50"/></twPinLimitRpt></twConst><twConst anchorID="191" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twConstName><twItemCnt>4627</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1800</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.565</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP (SLICE_X34Y34.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.256</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew dest = "1.998" src = "2.439">0.441</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y34.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata&lt;5&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.520</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X40Y28.C2), 6 paths
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.261</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>3.103</twTotPathDel><twClkSkew dest = "1.999" src = "2.411">0.412</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut30079_5461</twComp><twBEL>lut30079_5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>lut30079_5461</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.065</twRouteDel><twTotDel>3.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.691</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.673</twTotPathDel><twClkSkew dest = "1.999" src = "2.411">0.412</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;7&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut30079_5461</twComp><twBEL>lut30079_5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>lut30079_5461</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.635</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.860</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.501</twTotPathDel><twClkSkew dest = "1.999" src = "2.414">0.415</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X41Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut30079_5461</twComp><twBEL>lut30079_5461</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>lut30079_5461</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>lut30080_5462</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.463</twRouteDel><twTotDel>2.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (SLICE_X34Y30.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.311</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twDest><twTotPathDel>3.029</twTotPathDel><twClkSkew dest = "2.003" src = "2.439">0.436</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.DI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.598</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X34Y27.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.579</twTotPathDel><twClkSkew dest = "0.904" src = "0.866">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X41Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y27.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X34Y30.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "0.909" src = "0.864">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;9&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/cbnd/sdata&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP (SLICE_X34Y27.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType="RAM">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew dest = "0.904" src = "0.866">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twSrc><twDest BELType='RAM'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X41Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y27.DI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.386</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y27.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.386</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="208"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="209" type="MINPERIOD" name="Tbcper_I" slack="9.334" period="12.000" constraintValue="12.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1"/><twPinLimit anchorID="210" type="MINPERIOD" name="Tmcbcper_P4CMDCLK" slack="10.500" period="12.000" constraintValue="12.000" deviceLimit="1.500" freqLimit="666.667" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK" locationPin="MCB_X0Y1.P4CMDCLK" clockNet="hdmiRxClk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tcp" slack="10.743" period="12.000" constraintValue="12.000" deviceLimit="1.257" freqLimit="795.545" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata&lt;1&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X22Y35.CLK" clockNet="hdmiRxClk"/></twPinLimitRpt></twConst><twConst anchorID="212" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="213"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twConstName><twItemCnt>1204</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>536</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.634</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X44Y42.C4), 6 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>5.482</twTotPathDel><twClkSkew dest = "0.584" src = "0.643">0.059</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.999</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut28866_3871</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>lut28866_3871</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_G</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>4.329</twRouteDel><twTotDel>5.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.109</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "0.188" src = "0.204">0.016</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X44Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut28866_3871</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>lut28866_3871</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_G</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>1.580</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.577</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>2.316</twTotPathDel><twClkSkew dest = "0.188" src = "0.202">0.014</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X44Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>lut28866_3871</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>lut28866_3871</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_G</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.202</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>2.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2 (SLICE_X45Y42.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.633</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twTotPathDel>5.215</twTotPathDel><twClkSkew dest = "0.584" src = "0.643">0.059</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.175</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut28838_5192</twComp><twBEL>lut28838_5192</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>lut28838_5192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut28879_5208</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>4.107</twRouteDel><twTotDel>5.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.674</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twTotPathDel>4.180</twTotPathDel><twClkSkew dest = "0.584" src = "0.637">0.053</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut28838_5192</twComp><twBEL>lut28838_5192</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>lut28838_5192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut28879_5208</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.118</twRouteDel><twTotDel>4.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.823</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twTotPathDel>4.031</twTotPathDel><twClkSkew dest = "0.584" src = "0.637">0.053</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.037</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>lut28838_5192</twComp><twBEL>lut28838_5192</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>lut28838_5192</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>lut28879_5208</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>2.969</twRouteDel><twTotDel>4.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X44Y42.D5), 6 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.689</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>5.159</twTotPathDel><twClkSkew dest = "0.584" src = "0.643">0.059</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y43.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.552</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut28855_3872</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>lut28855_3872</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_F</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.184</twLogDel><twRouteDel>3.975</twRouteDel><twTotDel>5.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.306</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>2.587</twTotPathDel><twClkSkew dest = "0.188" src = "0.202">0.014</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X45Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut28855_3872</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>lut28855_3872</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_F</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>1.449</twRouteDel><twTotDel>2.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.438</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew dest = "0.188" src = "0.204">0.016</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X44Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y43.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y43.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d</twComp><twBEL>lut28855_3872</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>lut28855_3872</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7_F</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter[4]_PWR_166_o_mux_63_OUT&lt;3&gt;7</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>1.220</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (SLICE_X49Y52.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.925" src = "0.880">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">hdmiRxClk</twSrcClk><twPathDel><twSite>SLICE_X48Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle (SLICE_X42Y25.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X42Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twComp><twBEL>][44971_5107_INV_0</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data (SLICE_X54Y55.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twSrc><twDest BELType="FF">withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twSrc><twDest BELType='FF'>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X54Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twComp><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y55.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twComp><twBEL>lut36593_7676</twBEL><twBEL>withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/ce_data</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="239"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="240" type="MINPERIOD" name="Tbcper_I" slack="3.334" period="6.000" constraintValue="6.000" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tcp" slack="5.520" period="6.000" constraintValue="6.000" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/CLK" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/CK" locationPin="SLICE_X52Y53.CLK" clockNet="withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2"/><twPinLimit anchorID="242" type="MINHIGHPULSE" name="Trpw" slack="5.520" period="6.000" constraintValue="3.000" deviceLimit="0.240" physResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter&lt;3&gt;/SR" logResource="withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/counter_0/SR" locationPin="SLICE_X52Y53.SR" clockNet="][63836_50"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="243"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="13.293" errors="0" errorRollup="587" items="0" itemsRollup="30817411"/><twConstRollup name="TS_clkRst_CLK_100s" fullName="TS_clkRst_CLK_100s = PERIOD TIMEGRP &quot;clkRst_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.230" actualRollup="8.967" errors="0" errorRollup="0" items="936" itemsRollup="6351"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRst_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="6.898" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRst_CLK_100s / 6.5 HIGH 50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRst_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="10.038" actualRollup="N/A" errors="0" errorRollup="0" items="6245" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500_n" fullName="TS_clkRst_CLK_500_n = PERIOD TIMEGRP &quot;clkRst_CLK_500_n&quot; TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_clkGen_clkout5" fullName="TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRst_clkGen_clkout5&quot; TS_Clk / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="10.321" actualRollup="N/A" errors="0" errorRollup="0" items="18349" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_500" fullName="TS_clkRst_CLK_500 = PERIOD TIMEGRP &quot;clkRst_CLK_500&quot; TS_Clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRst_CLK_100c" fullName="TS_clkRst_CLK_100c = PERIOD TIMEGRP &quot;clkRst_CLK_100c&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="13.293" actualRollup="N/A" errors="587" errorRollup="0" items="30791775" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="244"><twConstRollup name="TS_hdmiRxClk" fullName="TS_hdmiRxClk = PERIOD TIMEGRP &quot;hdmiRxClk&quot; 12 ns HIGH 50%;" type="origin" depth="0" requirement="12.000" prefType="period" actual="1.052" actualRollup="11.268" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_hdmiRx_n_3_" fullName="TS_hdmiRx_n_3_ = PERIOD TIMEGRP &quot;hdmiRxClk_n&quot; TS_hdmiRxClk PHASE 6 ns HIGH         50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="1.052" actualRollup="11.268" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk&quot; TS_hdmiRx_n_3_ HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="5.000" actualRollup="11.268" errors="0" errorRollup="0" items="0" itemsRollup="5831"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;" type="child" depth="3" requirement="12.000" prefType="period" actual="7.565" actualRollup="N/A" errors="0" errorRollup="0" items="4627" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;" type="child" depth="3" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;" type="child" depth="3" requirement="6.000" prefType="period" actual="5.634" actualRollup="N/A" errors="0" errorRollup="0" items="1204" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0&quot; TS_hdmiRxClk HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="5.000" actualRollup="5.332" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;" type="child" depth="2" requirement="12.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;" type="child" depth="2" requirement="1.200" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0" fullName="TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP         &quot;withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0&quot;         TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="245">1</twUnmetConstCnt><twDataSheet anchorID="246" twNameLen="15"><twClk2SUList anchorID="247" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>15.469</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="248" twDestWidth="11"><twDest>hdmiRx_n&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.565</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.565</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="249" twDestWidth="11"><twDest>hdmiRx_p&lt;3&gt;</twDest><twClk2SU><twSrc>hdmiRx_n&lt;3&gt;</twSrc><twRiseRise>7.565</twRiseRise></twClk2SU><twClk2SU><twSrc>hdmiRx_p&lt;3&gt;</twSrc><twRiseRise>7.565</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="250"><twErrCnt>587</twErrCnt><twScore>788498</twScore><twSetupScore>788498</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>30823246</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28243</twConnCnt></twConstCov><twStats anchorID="251"><twMinPer>13.293</twMinPer><twFootnote number="1" /><twMaxFreq>75.228</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 26 11:01:17 2014 </twTimestamp></twFoot><twClientInfo anchorID="252"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 253 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
