Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:28:59 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SHI/fir_SHI_ED97_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 ModCount21_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ModCount21_instance/count_reg[0]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.115ns (3.211%)  route 3.466ns (96.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.950 - 4.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.151ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.950ns
    Common Clock Delay      (CCD):    1.944ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.602ns (routing 1.379ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.303ns (routing 1.252ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=4299, routed)        2.602     3.539    ModCount21_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y237       FDCE                                         r  ModCount21_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y237       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  ModCount21_instance/count_reg[0]/Q
                         net (fo=134, routed)         3.417     7.035    ModCount21_instance/Counter_out
    SLR Crossing[0->1]   
    SLICE_X130Y274       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.071 r  ModCount21_instance/count[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.049     7.120    ModCount21_instance/count[0]_rep__3_i_1_n_0
    SLICE_X130Y274       FDCE                                         r  ModCount21_instance/count_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=4299, routed)        2.303     6.950    ModCount21_instance/clk_IBUF_BUFG
    SLICE_X130Y274       FDCE                                         r  ModCount21_instance/count_reg[0]_rep__3/C
                         clock pessimism              0.422     7.371    
                         inter-SLR compensation      -0.151     7.221    
                         clock uncertainty           -0.035     7.185    
    SLICE_X130Y274       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.210    ModCount21_instance/count_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  0.090    




