{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462290425897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462290425898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  3 17:47:05 2016 " "Processing started: Tue May  3 17:47:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462290425898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462290425898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off root_2_leaf -c root_2_leaf " "Command: quartus_map --read_settings_files=on --write_settings_files=off root_2_leaf -c root_2_leaf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462290425898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462290426474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocpburst_testbench-rtl " "Found design unit 1: ocpburst_testbench-rtl" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocpburst_testbench " "Found entity 1: ocpburst_testbench" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_2_leaf-testbench " "Found design unit 1: root_2_leaf-testbench" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458224 ""} { "Info" "ISGN_ENTITY_NAME" "1 root_2_leaf " "Found entity 1: root_2_leaf" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routerport-rtl " "Found design unit 1: routerport-rtl" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458226 ""} { "Info" "ISGN_ENTITY_NAME" "1 routerport " "Found entity 1: routerport" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 router-structural " "Found design unit 1: router-structural" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458228 ""} { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2l_noc-structural " "Found design unit 1: r2l_noc-structural" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458229 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2l_noc " "Found entity 1: r2l_noc" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-list " "Found design unit 1: schedule_table-list" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458230 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_table-list " "Found design unit 1: routing_table-list" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458231 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_table " "Found entity 1: routing_table" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_package " "Found design unit 1: root_package" {  } { { "../../src/root/root_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root-rtl " "Found design unit 1: root-rtl" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458233 ""} { "Info" "ISGN_ENTITY_NAME" "1 root " "Found entity 1: root" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_timer-rtl " "Found design unit 1: refresh_timer-rtl" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458234 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_timer " "Found entity 1: refresh_timer" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../src/ocp/ocp_config.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../src/ocp/ocp.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_adapter-rtl " "Found design unit 1: network_adapter-rtl" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458238 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_adapter " "Found entity 1: network_adapter" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTreePackage " "Found design unit 1: MemoryTreePackage" {  } { { "../../src/common/memorytree_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462290458239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462290458239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "root_2_leaf " "Elaborating entity \"root_2_leaf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462290458445 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ocp_s top.vhd(46) " "VHDL Signal Declaration warning at top.vhd(46): used implicit default value for signal \"ocp_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462290458453 "|root_2_leaf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2l_noc r2l_noc:noc " "Elaborating entity \"r2l_noc\" for hierarchy \"r2l_noc:noc\"" {  } { { "top.vhd" "noc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:noc\|router:\\routers:0:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458571 "|root_2_leaf|r2l_noc:noc|router:\routers:0:levels:0:router_inst|routerport:\ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:0:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458574 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458581 "|root_2_leaf|r2l_noc:noc|router:\routers:0:levels:0:router_inst|routerport:\ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router r2l_noc:noc\|router:\\routers:1:levels:0:router_inst " "Elaborating entity \"router\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458588 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458589 "|root_2_leaf|r2l_noc:noc|router:\routers:1:levels:0:router_inst|routerport:\ports:0:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routerport r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport " "Elaborating entity \"routerport\" for hierarchy \"r2l_noc:noc\|router:\\routers:1:levels:0:router_inst\|routerport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data routerpart.vhd(64) " "VHDL Process Statement warning at routerpart.vhd(64): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458591 "|root_2_leaf|r2l_noc:noc|router:\routers:1:levels:0:router_inst|routerport:\ports:1:outport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root root:root_module " "Elaborating entity \"root\" for hierarchy \"root:root_module\"" {  } { { "top.vhd" "root_module" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref root.vhd(48) " "Verilog HDL or VHDL warning at root.vhd(48): object \"ref\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462290458617 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send root.vhd(50) " "Verilog HDL or VHDL warning at root.vhd(50): object \"send\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "route root.vhd(80) " "VHDL Process Statement warning at root.vhd(80): signal \"route\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2l root.vhd(67) " "VHDL Process Statement warning at root.vhd(67): inferring latch(es) for signal or variable \"r2l\", which holds its previous value in one or more paths through the process" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "r2l.payload\[31..4\] root.vhd(40) " "Using initial value X (don't care) for net \"r2l.payload\[31..4\]\" at root.vhd(40)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[0\] root.vhd(67) " "Inferred latch for \"r2l.payload\[0\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[1\] root.vhd(67) " "Inferred latch for \"r2l.payload\[1\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[2\] root.vhd(67) " "Inferred latch for \"r2l.payload\[2\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2l.payload\[3\] root.vhd(67) " "Inferred latch for \"r2l.payload\[3\]\" at root.vhd(67)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458631 "|root_2_leaf|root:root_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_timer root:root_module\|refresh_timer:ref_timer " "Elaborating entity \"refresh_timer\" for hierarchy \"root:root_module\|refresh_timer:ref_timer\"" {  } { { "../../src/root/root.vhd" "ref_timer" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_table root:root_module\|schedule_table:sched_tab " "Elaborating entity \"schedule_table\" for hierarchy \"root:root_module\|schedule_table:sched_tab\"" {  } { { "../../src/root/root.vhd" "sched_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routing_table root:root_module\|routing_table:route_tab " "Elaborating entity \"routing_table\" for hierarchy \"root:root_module\|routing_table:route_tab\"" {  } { { "../../src/root/root.vhd" "route_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter network_adapter:\\leafs:0:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"network_adapter:\\leafs:0:leaf_node\"" {  } { { "top.vhd" "\\leafs:0:leaf_node" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458657 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ocp_s na.vhd(40) " "VHDL Signal Declaration warning at na.vhd(40): used implicit default value for signal \"ocp_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462290458660 "|root_2_leaf|network_adapter:\leafs:0:leaf_node"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocpburst_testbench ocpburst_testbench:ocpburst " "Elaborating entity \"ocpburst_testbench\" for hierarchy \"ocpburst_testbench:ocpburst\"" {  } { { "top.vhd" "ocpburst" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462290458664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocp_s ocpburst.vhd(63) " "VHDL Process Statement warning at ocpburst.vhd(63): signal \"ocp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458674 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ocp_s ocpburst.vhd(75) " "VHDL Process Statement warning at ocpburst.vhd(75): signal \"ocp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1462290458674 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_next ocpburst.vhd(48) " "VHDL Process Statement warning at ocpburst.vhd(48): inferring latch(es) for signal or variable \"counter_next\", which holds its previous value in one or more paths through the process" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462290458675 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[0\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[0\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458687 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[1\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[1\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458699 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[2\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[2\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[3\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[3\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[4\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[4\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[5\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[5\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[6\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[6\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[7\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[7\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[8\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[8\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458703 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[9\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[9\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458707 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[10\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[10\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[11\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[11\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[12\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[12\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[13\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[13\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[14\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[14\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[15\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[15\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[16\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[16\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458711 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[17\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[17\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[18\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[18\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[19\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[19\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[20\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[20\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[21\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[21\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[22\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[22\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[23\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[23\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[24\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[24\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[25\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[25\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458712 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[26\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[26\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[27\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[27\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[28\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[28\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[29\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[29\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[30\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[30\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_next\[31\] ocpburst.vhd(48) " "Inferred latch for \"counter_next\[31\]\" at ocpburst.vhd(48)" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462290458713 "|root_2_leaf|ocpburst_testbench:ocpburst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|routing_table:route_tab\|routingtable " "RAM logic \"root:root_module\|routing_table:route_tab\|routingtable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/routing_table.vhd" "routingtable" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462290459436 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|schedule_table:sched_tab\|scheduletable " "RAM logic \"root:root_module\|schedule_table:sched_tab\|scheduletable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/schedule_table.vhd" "scheduletable" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462290459436 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1462290459436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[24\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[24\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[10\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[10\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[11\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[11\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[12\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[12\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[13\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[13\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[31\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[31\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[30\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[30\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[29\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[29\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[28\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[28\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[27\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[27\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[26\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[26\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[25\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[25\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[9\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[9\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[23\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[23\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[22\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[22\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[21\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[21\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[20\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[20\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[19\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[19\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[18\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[18\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[17\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[17\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[16\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[16\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[15\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[15\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[14\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[14\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[8\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[8\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[7\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[7\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[6\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[6\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[5\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[5\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[4\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[4\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[3\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[3\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[2\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[2\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[1\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[1\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ocpburst_testbench:ocpburst\|counter_next\[0\] " "LATCH primitive \"ocpburst_testbench:ocpburst\|counter_next\[0\]\" is permanently disabled" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 48 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1462290459492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462290459949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462290460264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462290460264 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462290460462 "|root_2_leaf|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_leaf/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462290460462 "|root_2_leaf|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462290460462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462290460463 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462290460463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462290460463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462290460476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  3 17:47:40 2016 " "Processing ended: Tue May  3 17:47:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462290460476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462290460476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462290460476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462290460476 ""}
