\hypertarget{struct_s_d_i_o___type_def}{}\section{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}


SD host Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{P\+O\+W\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{C\+L\+K\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{A\+RG}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{C\+MD}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{R\+E\+S\+P\+C\+MD}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{R\+E\+S\+P1}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{R\+E\+S\+P2}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{R\+E\+S\+P3}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{R\+E\+S\+P4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{D\+T\+I\+M\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{D\+L\+EN}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{D\+C\+T\+RL}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{D\+C\+O\+U\+NT}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{S\+TA}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{I\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{M\+A\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{F\+I\+F\+O\+C\+NT}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}13\mbox{]}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{F\+I\+FO}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

\subsection{Member Data Documentation}
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!A\+RG@{A\+RG}}
\index{A\+RG@{A\+RG}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RG}{ARG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+A\+RG}\hypertarget{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{}\label{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}
S\+D\+IO argument register, Address offset\+: 0x08 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+L\+K\+CR@{C\+L\+K\+CR}}
\index{C\+L\+K\+CR@{C\+L\+K\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+K\+CR}{CLKCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+C\+L\+K\+CR}\hypertarget{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{}\label{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}
S\+DI clock control register, Address offset\+: 0x04 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+MD}{CMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+C\+MD}\hypertarget{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{}\label{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}
S\+D\+IO command register, Address offset\+: 0x0C \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}}
\index{D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+O\+U\+NT}{DCOUNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+C\+O\+U\+NT}\hypertarget{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}{}\label{struct_s_d_i_o___type_def_a0366564e2795952d520c0de4be70020f}
S\+D\+IO data counter register, Address offset\+: 0x30 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+C\+T\+RL}{DCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+C\+T\+RL}\hypertarget{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{}\label{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}
S\+D\+IO data control register, Address offset\+: 0x2C \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+L\+EN@{D\+L\+EN}}
\index{D\+L\+EN@{D\+L\+EN}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+L\+EN}{DLEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+L\+EN}\hypertarget{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{}\label{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}
S\+D\+IO data length register, Address offset\+: 0x28 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}}
\index{D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+T\+I\+M\+ER}{DTIMER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+D\+T\+I\+M\+ER}\hypertarget{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{}\label{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}
S\+D\+IO data timer register, Address offset\+: 0x24 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+FO@{F\+I\+FO}}
\index{F\+I\+FO@{F\+I\+FO}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+FO}{FIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+F\+I\+FO}\hypertarget{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{}\label{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}
S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}}
\index{F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+C\+NT}{FIFOCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+F\+I\+F\+O\+C\+NT}\hypertarget{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}{}\label{struct_s_d_i_o___type_def_ae30d52b6556f5d17db8e5cfd2641e7b4}
S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+I\+CR}\hypertarget{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{}\label{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}
S\+D\+IO interrupt clear register, Address offset\+: 0x38 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+A\+SK}{MASK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+M\+A\+SK}\hypertarget{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{}\label{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}
S\+D\+IO mask register, Address offset\+: 0x3C \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+O\+W\+ER}{POWER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+P\+O\+W\+ER}\hypertarget{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{}\label{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}
S\+D\+IO power control register, Address offset\+: 0x00 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}\hypertarget{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}{}\label{struct_s_d_i_o___type_def_a33cb9d9c17ad0f0c3071cac5e75297a9}
Reserved, 0x40-\/0x44 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}13\mbox{]}}\hypertarget{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}{}\label{struct_s_d_i_o___type_def_a4017b35303754e115249d3c75bdf6894}
Reserved, 0x4\+C-\/0x7C \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P1}{RESP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P1}\hypertarget{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}{}\label{struct_s_d_i_o___type_def_a2b6f1ca5a5a50f8ef5417fe7be22553c}
S\+D\+IO response 1 register, Address offset\+: 0x14 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P2}{RESP2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P2}\hypertarget{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}{}\label{struct_s_d_i_o___type_def_a9228c8a38c07c508373644220dd322f0}
S\+D\+IO response 2 register, Address offset\+: 0x18 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P3}{RESP3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P3}\hypertarget{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}{}\label{struct_s_d_i_o___type_def_a70f3e911570bd326bff852664fd8a7d5}
S\+D\+IO response 3 register, Address offset\+: 0x1C \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P4@{R\+E\+S\+P4}}
\index{R\+E\+S\+P4@{R\+E\+S\+P4}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P4}{RESP4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P4}\hypertarget{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}{}\label{struct_s_d_i_o___type_def_ac7b45c7672922d38ffb0a1415a122716}
S\+D\+IO response 4 register, Address offset\+: 0x20 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}}
\index{R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+P\+C\+MD}{RESPCMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+R\+E\+S\+P\+C\+MD}\hypertarget{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}{}\label{struct_s_d_i_o___type_def_a9d881ed6c2fdecf77e872bcc6b404774}
S\+D\+IO command response register, Address offset\+: 0x10 \index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!S\+TA@{S\+TA}}
\index{S\+TA@{S\+TA}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+TA}{STA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+I\+O\+\_\+\+Type\+Def\+::\+S\+TA}\hypertarget{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}{}\label{struct_s_d_i_o___type_def_a6b917b09c127e77bd3128bbe19a00499}
S\+D\+IO status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
