// Seed: 689666345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    output tri0 id_0,
    input tri0 id_1,
    input uwire _id_2,
    input tri0 id_3,
    output wire id_4,
    input wand id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri id_9,
    input wand id_10,
    input wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15
    , id_28,
    input supply0 id_16,
    input supply1 id_17
    , id_29,
    output tri1 id_18,
    output wor id_19,
    input wand id_20,
    input tri id_21,
    input tri1 id_22,
    output supply1 id_23
    , id_30,
    output wire id_24,
    input tri0 id_25,
    input supply0 id_26
);
  genvar id_31;
  wire id_32[id_2 : -1];
  localparam id_33 = 1;
  wire id_34;
  assign id_30 = id_31 * id_26;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_28,
      id_29
  );
  wire id_35;
endmodule
