// Seed: 3616769587
module module_0 (
    input  wor   id_0,
    output uwire id_1
);
  logic id_3;
  wire [1 : 1] id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wire id_2,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5#(1, -1),
    output supply0 id_6
);
  genvar id_8;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign id_1 = id_8;
  logic id_9 = 1;
  logic id_10;
  parameter id_11 = 1;
endmodule
