{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694892401462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694892401467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 13:26:41 2023 " "Processing started: Sat Sep 16 13:26:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694892401467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892401467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892401467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694892401803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694892401803 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Default.v(94) " "Verilog HDL warning at DE10_LITE_Default.v(94): extended using \"x\" or \"z\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1694892408476 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Default.v(129) " "Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(129): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1694892408476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_Audio_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694892408494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408501 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1694892408504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC DE10_LITE_Default.v(145) " "Verilog HDL Implicit Net warning at DE10_LITE_Default.v(145): created implicit net for \"VGA_SYNC\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694892408552 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Default.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Default.v(14) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408553 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Default.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Default.v(15) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408553 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Default.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Default.v(16) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Default.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Default.v(17) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Default.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Default.v(18) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Default.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Default.v(19) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Default.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Default.v(21) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Default.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Default.v(22) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Default.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Default.v(23) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Default.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Default.v(24) has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694892408554 "|DE10_LITE_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE10_LITE_Default.v" "r0" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "v/Reset_Delay.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408555 "|DE10_LITE_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "DE10_LITE_Default.v" "u0" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_6.v" "u0" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE10_LITE_Default.v" "p1" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 277778 " "Parameter \"clk1_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 166667 " "Parameter \"clk2_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_Audio_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_Audio_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408605 ""}  } { { "VGA_Audio_PLL.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_Audio_PLL.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694892408605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL_altpll " "Found entity 1: VGA_Audio_PLL_altpll" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL_altpll VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated " "Elaborating entity \"VGA_Audio_PLL_altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE10_LITE_Default.v" "u1" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(103) " "Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(104) " "Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (20)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(163) " "Verilog HDL assignment warning at VGA_Controller.v(163): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(189) " "Verilog HDL assignment warning at VGA_Controller.v(189): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(206) " "Verilog HDL assignment warning at VGA_Controller.v(206): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(209) " "Verilog HDL assignment warning at VGA_Controller.v(209): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(212) " "Verilog HDL assignment warning at VGA_Controller.v(212): truncated value with size 32 to match size of target (4)" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408661 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "DE10_LITE_Default.v" "u2" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "u0" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_DATA/Img_RAM.v" "altsyncram_component" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/Img_DATA.hex " "Parameter \"init_file\" = \"./VGA_DATA/Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694892408712 ""}  } { { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694892408712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3lq1 " "Found entity 1: altsyncram_3lq1" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3lq1 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated " "Elaborating entity \"altsyncram_3lq1\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/decode_79a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2 " "Elaborating entity \"decode_79a\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2\"" {  } { { "db/altsyncram_3lq1.tdf" "decode2" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b " "Elaborating entity \"decode_0l9\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b\"" {  } { { "db/altsyncram_3lq1.tdf" "rden_decode_b" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n3b " "Found entity 1: mux_n3b" {  } { { "db/mux_n3b.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/mux_n3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694892408923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892408923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n3b VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3 " "Elaborating entity \"mux_n3b\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3\"" {  } { { "db/altsyncram_3lq1.tdf" "mux3" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "DE10_LITE_Default.v" "u_spi_ee_config" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408949 "|DE10_LITE_Default|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "v/spi_ee_config.v" "u_spi_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "DE10_LITE_Default.v" "u_led_driver" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892408951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694892408953 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694892408953 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694892410057 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1694892410071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1694892410071 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1694892410071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 59 -1 0 } } { "v/spi_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_controller.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694892410074 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694892410075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694892410262 "|DE10_LITE_Default|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694892410262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694892410324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694892412318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.map.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694892412514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694892412514 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412543 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412543 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1345 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 827 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412545 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412546 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412547 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412548 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1086 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412549 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412550 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694892412592 "|DE10_LITE_Default|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694892412592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "900 " "Implemented 900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694892412592 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694892412592 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694892412592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "676 " "Implemented 676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694892412592 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694892412592 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694892412592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694892412592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694892412617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 13:26:52 2023 " "Processing ended: Sat Sep 16 13:26:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694892412617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694892412617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694892412617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694892412617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1694892413709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694892413713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 13:26:53 2023 " "Processing started: Sat Sep 16 13:26:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694892413713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694892413713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694892413713 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694892413817 ""}
{ "Info" "0" "" "Project  = DE10_LITE_Default" {  } {  } 0 0 "Project  = DE10_LITE_Default" 0 0 "Fitter" 0 0 1694892413818 ""}
{ "Info" "0" "" "Revision = DE10_LITE_Default" {  } {  } 0 0 "Revision = DE10_LITE_Default" 0 0 "Fitter" 0 0 1694892413818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1694892414143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1694892414144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_Default 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_Default\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694892414155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694892414182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1694892414182 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1694892414458 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 200 277778 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 200 degrees (277778 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1694892414458 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1694892414458 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1694892414458 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33 " "Atom \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1694892414459 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a33"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1694892414459 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414578 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414579 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414579 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1345 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 827 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 901 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414580 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 753 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414581 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414583 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414584 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1086 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414585 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414585 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414585 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "VGA_DATA/Img_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } } { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 165 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1694892414585 "|DE10_LITE_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_3lq1:auto_generated|ram_block1a26"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694892414588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1694892414593 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1694892414710 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694892414710 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1694892414713 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694892414713 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694892414714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694892414714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694892414714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1694892414714 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694892414716 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694892414828 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 185 " "No exact pin location assignment(s) for 36 pins of 185 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1694892415092 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Default.SDC " "Reading SDC File: 'DE10_LITE_Default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694892416160 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892416165 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892416165 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892416165 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1694892416165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1694892416165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1694892416172 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1694892416173 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 500.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " 500.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1694892416188 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1694892416188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|VGA_Audio_PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "db/vga_audio_pll_altpll.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/db/vga_audio_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 3014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_driver:u_led_driver\|int2_d\[0\] " "Destination node led_driver:u_led_driver\|int2_d\[0\]" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_driver:u_led_driver\|int2_d\[1\] " "Destination node led_driver:u_led_driver\|int2_d\[1\]" {  } { { "v/led_driver.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/led_driver.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|oDATA_H\[1\]~1 " "Destination node spi_ee_config:u_spi_ee_config\|oDATA_H\[1\]~1" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|low_byte_data\[7\]~0 " "Destination node spi_ee_config:u_spi_ee_config\|low_byte_data\[7\]~0" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\|oS2P_DATA\[1\]~0 " "Destination node spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\|oS2P_DATA\[1\]~0" {  } { { "v/spi_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_controller.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|read_ready~1 " "Destination node spi_ee_config:u_spi_ee_config\|read_ready~1" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|p2s_data\[15\]~12 " "Destination node spi_ee_config:u_spi_ee_config\|p2s_data\[15\]~12" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ee_config:u_spi_ee_config\|p2s_data\[6\]~13 " "Destination node spi_ee_config:u_spi_ee_config\|p2s_data\[6\]~13" {  } { { "v/spi_ee_config.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/spi_ee_config.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1694892416267 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1694892416267 ""}  } { { "v/Reset_Delay.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/v/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694892416267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694892416817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694892416818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694892416819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694892416834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694892416835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694892416837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694892416837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694892416838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694892416876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1694892416877 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694892416877 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 0 0 36 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 36 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1694892416918 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1694892416918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1694892416918 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1694892416918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1694892416918 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1694892416918 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694892417205 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1694892417209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694892418477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694892418657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694892418684 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694892419860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694892419860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694892424349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1694892425702 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694892425702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1694892425821 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1694892425821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694892425821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694892425822 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1694892426160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694892426176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694892426772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694892426772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694892428596 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694892429556 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1694892429941 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1694892429941 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "70 " "Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "x:/quartus18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "x:/quartus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/quartus18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "DE10_LITE_Default.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1694892429944 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1694892429944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.fit.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogic/Homework1Practical/DE10_LITE_Default/DE10_LITE_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694892430145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6235 " "Peak virtual memory: 6235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694892431145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 13:27:11 2023 " "Processing ended: Sat Sep 16 13:27:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694892431145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694892431145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694892431145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694892431145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694892432259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694892432263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 13:27:12 2023 " "Processing started: Sat Sep 16 13:27:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694892432263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694892432263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694892432263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1694892432563 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694892434031 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694892434136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694892435228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 13:27:15 2023 " "Processing ended: Sat Sep 16 13:27:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694892435228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694892435228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694892435228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694892435228 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694892435885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694892436363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694892436367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 13:27:16 2023 " "Processing started: Sat Sep 16 13:27:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694892436367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1694892436367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_sta DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1694892436367 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1694892436469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1694892436676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1694892436676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892436702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892436702 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Default.SDC " "Reading SDC File: 'DE10_LITE_Default.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1694892436931 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892436934 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892436934 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{p1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1694892436934 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892436934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1694892436935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892436941 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1694892436942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1694892436989 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1694892436997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.360 " "Worst-case setup slack is 9.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.360               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.360               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.291               0.000 MAX10_CLK1_50  " "   15.291               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.671               0.000 MAX10_CLK2_50  " "   16.671               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.811               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.811               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892437001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 MAX10_CLK1_50  " "    0.341               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.341               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 MAX10_CLK2_50  " "    0.363               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892437006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.890 " "Worst-case recovery slack is 7.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.890               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.890               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.221               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.221               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.616               0.000 MAX10_CLK1_50  " "   14.616               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892437008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.762 " "Worst-case removal slack is 4.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.762               0.000 MAX10_CLK1_50  " "    4.762               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.923               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.923               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.269               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.269               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892437010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 MAX10_CLK1_50  " "    9.648               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671               0.000 MAX10_CLK2_50  " "    9.671               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.698               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.719               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.719               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892437012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892437012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.011 ns " "Worst Case Available Settling Time: 78.011 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892437019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892437019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694892437022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1694892437041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1694892439815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892440067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.263 " "Worst-case setup slack is 10.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.263               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.263               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.593               0.000 MAX10_CLK1_50  " "   15.593               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.016               0.000 MAX10_CLK2_50  " "   17.016               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.447               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.447               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 MAX10_CLK1_50  " "    0.307               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.307               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 MAX10_CLK2_50  " "    0.328               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.965 " "Worst-case recovery slack is 8.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.965               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.965               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.282               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.282               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.040               0.000 MAX10_CLK1_50  " "   15.040               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.284 " "Worst-case removal slack is 4.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.284               0.000 MAX10_CLK1_50  " "    4.284               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.937               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.937               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.265               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.658 " "Worst-case minimum pulse width slack is 9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 MAX10_CLK1_50  " "    9.658               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.677               0.000 MAX10_CLK2_50  " "    9.677               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.708               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.710               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.710               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440089 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.188 ns " "Worst Case Available Settling Time: 78.188 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892440095 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1694892440098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892440251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.753 " "Worst-case setup slack is 13.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.753               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   13.753               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.761               0.000 MAX10_CLK1_50  " "   17.761               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.686               0.000 MAX10_CLK2_50  " "   18.686               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.396               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.396               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK1_50  " "    0.148               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.149               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 MAX10_CLK2_50  " "    0.156               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.898 " "Worst-case recovery slack is 12.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.898               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   12.898               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.150               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.150               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.324               0.000 MAX10_CLK1_50  " "   17.324               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.248 " "Worst-case removal slack is 2.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.248               0.000 MAX10_CLK1_50  " "    2.248               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.678               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.678               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.932               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.932               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.327 " "Worst-case minimum pulse width slack is 9.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 MAX10_CLK1_50  " "    9.327               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 MAX10_CLK2_50  " "    9.336               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.719               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.719               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.776               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  249.776               0.000 p1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1694892440268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1694892440268 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 79.139 ns " "Worst Case Available Settling Time: 79.139 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1694892440275 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1694892440275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694892441467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1694892441469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694892441538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 13:27:21 2023 " "Processing ended: Sat Sep 16 13:27:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694892441538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694892441538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694892441538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694892441538 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 158 s " "Quartus Prime Full Compilation was successful. 0 errors, 158 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1694892442270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694892767558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694892767563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 13:32:47 2023 " "Processing started: Sat Sep 16 13:32:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694892767563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694892767563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10_LITE_Default -c DE10_LITE_Default --netlist_type=sgate " "Command: quartus_npp DE10_LITE_Default -c DE10_LITE_Default --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694892767563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1694892767736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694892767921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 13:32:47 2023 " "Processing ended: Sat Sep 16 13:32:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694892767921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694892767921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694892767921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1694892767921 ""}
