# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_2_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_4_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_6_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_8_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_10_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_12_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_14_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_1_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_1_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_2_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_3_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_3_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_5_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_4_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_7_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_5_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_9_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_6_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_11_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_7_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_13_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {A_fifo_8_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_fifo_w32_d9_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {B_fifo_15_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_0_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_1_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_2_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_3_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_4_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_5_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_6_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_PE_kernel_modulate_7_0_1_U0_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_U}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 139 \
    name v168_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v168_0 \
    op interface \
    ports { v168_0_address0 { O 3 vector } v168_0_ce0 { O 1 bit } v168_0_d0 { O 32 vector } v168_0_q0 { I 32 vector } v168_0_we0 { O 1 bit } v168_0_address1 { O 3 vector } v168_0_ce1 { O 1 bit } v168_0_d1 { O 32 vector } v168_0_q1 { I 32 vector } v168_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v168_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 140 \
    name v169_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_0 \
    op interface \
    ports { v169_0_address0 { O 3 vector } v169_0_ce0 { O 1 bit } v169_0_d0 { O 32 vector } v169_0_q0 { I 32 vector } v169_0_we0 { O 1 bit } v169_0_address1 { O 3 vector } v169_0_ce1 { O 1 bit } v169_0_d1 { O 32 vector } v169_0_q1 { I 32 vector } v169_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 141 \
    name v169_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_1 \
    op interface \
    ports { v169_1_address0 { O 3 vector } v169_1_ce0 { O 1 bit } v169_1_d0 { O 32 vector } v169_1_q0 { I 32 vector } v169_1_we0 { O 1 bit } v169_1_address1 { O 3 vector } v169_1_ce1 { O 1 bit } v169_1_d1 { O 32 vector } v169_1_q1 { I 32 vector } v169_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 142 \
    name v169_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_2 \
    op interface \
    ports { v169_2_address0 { O 3 vector } v169_2_ce0 { O 1 bit } v169_2_d0 { O 32 vector } v169_2_q0 { I 32 vector } v169_2_we0 { O 1 bit } v169_2_address1 { O 3 vector } v169_2_ce1 { O 1 bit } v169_2_d1 { O 32 vector } v169_2_q1 { I 32 vector } v169_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 143 \
    name v169_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_3 \
    op interface \
    ports { v169_3_address0 { O 3 vector } v169_3_ce0 { O 1 bit } v169_3_d0 { O 32 vector } v169_3_q0 { I 32 vector } v169_3_we0 { O 1 bit } v169_3_address1 { O 3 vector } v169_3_ce1 { O 1 bit } v169_3_d1 { O 32 vector } v169_3_q1 { I 32 vector } v169_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 144 \
    name v169_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_4 \
    op interface \
    ports { v169_4_address0 { O 3 vector } v169_4_ce0 { O 1 bit } v169_4_d0 { O 32 vector } v169_4_q0 { I 32 vector } v169_4_we0 { O 1 bit } v169_4_address1 { O 3 vector } v169_4_ce1 { O 1 bit } v169_4_d1 { O 32 vector } v169_4_q1 { I 32 vector } v169_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 145 \
    name v169_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_5 \
    op interface \
    ports { v169_5_address0 { O 3 vector } v169_5_ce0 { O 1 bit } v169_5_d0 { O 32 vector } v169_5_q0 { I 32 vector } v169_5_we0 { O 1 bit } v169_5_address1 { O 3 vector } v169_5_ce1 { O 1 bit } v169_5_d1 { O 32 vector } v169_5_q1 { I 32 vector } v169_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 146 \
    name v169_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_6 \
    op interface \
    ports { v169_6_address0 { O 3 vector } v169_6_ce0 { O 1 bit } v169_6_d0 { O 32 vector } v169_6_q0 { I 32 vector } v169_6_we0 { O 1 bit } v169_6_address1 { O 3 vector } v169_6_ce1 { O 1 bit } v169_6_d1 { O 32 vector } v169_6_q1 { I 32 vector } v169_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 147 \
    name v169_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v169_7 \
    op interface \
    ports { v169_7_address0 { O 3 vector } v169_7_ce0 { O 1 bit } v169_7_d0 { O 32 vector } v169_7_q0 { I 32 vector } v169_7_we0 { O 1 bit } v169_7_address1 { O 3 vector } v169_7_ce1 { O 1 bit } v169_7_d1 { O 32 vector } v169_7_q1 { I 32 vector } v169_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v169_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name v170_0_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_0_0 \
    op interface \
    ports { v170_0_0 { O 32 vector } v170_0_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name v170_1_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_1_0 \
    op interface \
    ports { v170_1_0 { O 32 vector } v170_1_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name v170_2_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_2_0 \
    op interface \
    ports { v170_2_0 { O 32 vector } v170_2_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name v170_3_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_3_0 \
    op interface \
    ports { v170_3_0 { O 32 vector } v170_3_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name v170_4_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_4_0 \
    op interface \
    ports { v170_4_0 { O 32 vector } v170_4_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name v170_5_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_5_0 \
    op interface \
    ports { v170_5_0 { O 32 vector } v170_5_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name v170_6_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_6_0 \
    op interface \
    ports { v170_6_0 { O 32 vector } v170_6_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name v170_7_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_v170_7_0 \
    op interface \
    ports { v170_7_0 { O 32 vector } v170_7_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


