Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/testCarry101Counter_isim_beh.exe" -prj "C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/testCarry101Counter_beh.prj" "work.testCarry101Counter" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/src/DFF.v" into library work
Analyzing Verilog file "C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/src/DCounter.v" into library work
Analyzing Verilog file "C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/src/carry101Counter.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DFF
Compiling module DCounter(COUNTER_BIT=7)
Compiling module carry101Counter
Compiling module testCarry101Counter
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/cn/Desktop/Project/DigitalCircuit/Assignment3/testCarry101Counter_isim_beh.exe
Fuse Memory Usage: 28252 KB
Fuse CPU Usage: 390 ms
