// Seed: 2181101303
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6
);
  output wire id_6;
  inout wand id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5#(
      .id_1(1 - -1),
      .id_5(1)
  ) = (id_4) == 1 && id_2;
  wire id_7;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    input wire id_7
    , id_16,
    output wire id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output supply1 id_14
);
  assign id_1 = 1;
  assign id_5 = id_0;
  assign id_3 = id_16 < 1;
  assign id_1#(
      .id_7 (1),
      .id_9 (1),
      .id_9 (1),
      .id_6 (1),
      .id_16(1)
  ) = id_7;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
