From aa5142594f382a3a733e75788e17ddd2a9a07628 Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Date: Fri, 18 Jan 2019 16:38:51 +0200
Subject: [PATCH] rcw: Support for LS1012ARDB added, mirroring binary values in
 LSDK rocko as found in Jan 2018 in public

Signed-off-by: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Signed-off-by: Dan Nica <dan.nica@nxp.com>
---
 ls1012ardb/README                                  |  3 +-
 .../PBL_0x35_0x08_800_250_1000_default.rcw         | 39 ++++++++++++++++++++
 .../PBL_0x35_0x08_800_250_1000_sben.rcw            | 42 ++++++++++++++++++++++
 .../PBL_0x35_0x08_800_250_1000_default.rcw         | 39 ++++++++++++++++++++
 .../PBL_0x35_0x08_800_250_1000_sben.rcw            | 41 +++++++++++++++++++++
 ls1012ardb/a010554.rcw                             |  7 ++++
 ls1012ardb/bootlocptr_qspi_p1.rcw                  |  7 ++++
 ls1012ardb/bootlocptr_qspi_p2.rcw                  |  6 ++++
 ls1012ardb/clkpcsr.rcw                             |  6 ++++
 ls1012ardb/enablepcieepcfg.rcw                     |  7 ++++
 ls1012ardb/ls1012a.rcwi                            | 10 +++---
 ls1012ardb/qspi_cfg.rcw                            |  6 ++++
 ls1012ardb/qspi_endianess.rcw                      |  6 ++++
 ls1012ardb/sata6gbaud.rcw                          |  6 ++++
 ls1012ardb/scratchrw1_esbc.rcw                     |  6 ++++
 ls1012ardb/usb_phy_ctrl.rcw                        |  6 ++++
 16 files changed, 231 insertions(+), 6 deletions(-)
 create mode 100644 ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
 create mode 100644 ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
 create mode 100644 ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
 create mode 100644 ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
 create mode 100644 ls1012ardb/a010554.rcw
 create mode 100644 ls1012ardb/bootlocptr_qspi_p1.rcw
 create mode 100644 ls1012ardb/bootlocptr_qspi_p2.rcw
 create mode 100644 ls1012ardb/clkpcsr.rcw
 create mode 100644 ls1012ardb/enablepcieepcfg.rcw
 create mode 100644 ls1012ardb/qspi_cfg.rcw
 create mode 100644 ls1012ardb/qspi_endianess.rcw
 create mode 100644 ls1012ardb/sata6gbaud.rcw
 create mode 100644 ls1012ardb/scratchrw1_esbc.rcw
 create mode 100644 ls1012ardb/usb_phy_ctrl.rcw

diff --git a/ls1012ardb/README b/ls1012ardb/README
index 6f735d8..b687bfd 100644
--- a/ls1012ardb/README
+++ b/ls1012ardb/README
@@ -13,7 +13,8 @@ e = What is available in SerDes1 Lane2
 
 For the Slots (c..j):
  'N' is NULL, not available/not used
- 'P' is PCIe
+ 'P' is PCIe RC
+ 'E' is PCIe EP
  'S' is SGMII
  'H' is SATA
 
diff --git a/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_default.rcw b/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
new file mode 100644
index 0000000..6481c92
--- /dev/null
+++ b/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
@@ -0,0 +1,39 @@
+#include <ls1012a.rcwi>
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=8
+SRDS_PRTCL_S1=0x3508
+SRDS_PLL_REF_CLK_SEL_S1=3
+RESERVED188_1=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_BASE=1
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=1
+SDHC2_BASE_BASE=1
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=1
+SDHC1_CD=1
+SDHC1_WP=1
+QSPI_IIC2=3
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_SEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=0x258
+HOST_AGT_PEX=1
+
+#include <bootlocptr_qspi_p1.rcw>
+#include <qspi_cfg.rcw>
+#include <bootlocptr_qspi_p2.rcw>
+#include <usb_phy_ctrl.rcw>
+#include <sata6gbaud.rcw>
+#include <a010554.rcw>
+#include <clkpcsr.rcw>
+#include <qspi_endianess.rcw>
+/* CRC and Stop command (CRC 0x15c98e05)*/
diff --git a/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw b/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
new file mode 100644
index 0000000..3c01a65
--- /dev/null
+++ b/ls1012ardb/R_SENH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
@@ -0,0 +1,42 @@
+#include <ls1012a.rcwi>
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=8
+SRDS_PRTCL_S1=0x3508
+SRDS_PLL_REF_CLK_SEL_S1=3
+RESERVED188_1=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+BOOT_HO=1
+SB_EN=1
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_BASE=1
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=1
+SDHC2_BASE_BASE=1
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=1
+SDHC1_CD=1
+SDHC1_WP=1
+QSPI_IIC2=3
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_SEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=0x258
+HOST_AGT_PEX=1
+
+#include <bootlocptr_qspi_p1.rcw>
+#include <qspi_cfg.rcw>
+#include <bootlocptr_qspi_p2.rcw>
+#include <usb_phy_ctrl.rcw>
+#include <sata6gbaud.rcw>
+#include <a010554.rcw>
+#include <clkpcsr.rcw>
+#include <scratchrw1_esbc.rcw>
+#include <qspi_endianess.rcw>
+/* CRC and Stop command (CRC 0xf4688703)*/
diff --git a/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_default.rcw b/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
new file mode 100644
index 0000000..e4eba1b
--- /dev/null
+++ b/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_default.rcw
@@ -0,0 +1,39 @@
+#include <ls1012a.rcwi>
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=8
+SRDS_PRTCL_S1=0x3508
+SRDS_PLL_REF_CLK_SEL_S1=3
+RESERVED188_1=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_BASE=1
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=1
+SDHC2_BASE_BASE=1
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=1
+SDHC1_CD=1
+SDHC1_WP=1
+QSPI_IIC2=3
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_SEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=0x258
+
+#include <bootlocptr_qspi_p1.rcw>
+#include <qspi_cfg.rcw>
+#include <bootlocptr_qspi_p2.rcw>
+#include <usb_phy_ctrl.rcw>
+#include <sata6gbaud.rcw>
+#include <a010554.rcw>
+#include <clkpcsr.rcw>
+#include <enablepcieepcfg.rcw>
+#include <qspi_endianess.rcw>
+/* CRC and Stop command (CRC 0x15c98e05)*/
diff --git a/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw b/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
new file mode 100644
index 0000000..8da04e5
--- /dev/null
+++ b/ls1012ardb/R_SPNH_3508/PBL_0x35_0x08_800_250_1000_sben.rcw
@@ -0,0 +1,41 @@
+#include <ls1012a.rcwi>
+
+SYS_PLL_RAT=4
+CGA_PLL1_RAT=8
+SRDS_PRTCL_S1=0x3508
+SRDS_PLL_REF_CLK_SEL_S1=3
+RESERVED188_1=1
+SRDS_INT_REFCLK=1
+PBI_SRC=4
+BOOT_HO=1
+SB_EN=1
+SYS_PLL_SPD=1
+CGA_PLL1_SPD=1
+EC1_BASE=1
+UART1_BASE=1
+SDHC1_BASE=1
+SDHC2_BASE_DAT321=1
+SDHC2_BASE_BASE=1
+UART2_BASE_DATA=1
+EMI1_BASE=1
+CLK_OUT_BASE=1
+SDHC1_CD=1
+SDHC1_WP=1
+QSPI_IIC2=3
+USB1_DRVVBUS_BASE=1
+USB1_PWRFAULT_BASE=1
+SDHC1_VSEL=1
+EVDD_SEL=2
+IIC1_BASE=1
+SYSCLK_FREQ=0x258
+
+#include <bootlocptr_qspi_p1.rcw>
+#include <bootlocptr_qspi_p2.rcw>
+#include <usb_phy_ctrl.rcw>
+#include <sata6gbaud.rcw>
+#include <a010554.rcw>
+#include <clkpcsr.rcw>
+#include <enablepcieepcfg.rcw>
+#include <scratchrw1_esbc.rcw>
+#include <qspi_endianess.rcw>
+/* CRC and Stop command (CRC 0xa194d035)*/
diff --git a/ls1012ardb/a010554.rcw b/ls1012ardb/a010554.rcw
new file mode 100644
index 0000000..cbb0b38
--- /dev/null
+++ b/ls1012ardb/a010554.rcw
@@ -0,0 +1,7 @@
+/*
+ * Errata workaround for
+ * A-010554: SATA controller might fail to detect some hard drives
+ */
+.pbi
+write 0x00ea1300,0x80104e20
+.end
diff --git a/ls1012ardb/bootlocptr_qspi_p1.rcw b/ls1012ardb/bootlocptr_qspi_p1.rcw
new file mode 100644
index 0000000..33352f3
--- /dev/null
+++ b/ls1012ardb/bootlocptr_qspi_p1.rcw
@@ -0,0 +1,7 @@
+/*
+ * Booting from QSPI, Part 1
+ */
+.pbi
+/* BOOTLOCPTR */
+write 0x00570604,0x40100000
+.end
diff --git a/ls1012ardb/bootlocptr_qspi_p2.rcw b/ls1012ardb/bootlocptr_qspi_p2.rcw
new file mode 100644
index 0000000..902229b
--- /dev/null
+++ b/ls1012ardb/bootlocptr_qspi_p2.rcw
@@ -0,0 +1,6 @@
+/*
+ * Booting from QSPI, Part 2
+ */
+.pbi
+write 0x00570600,0x00000000
+.end
diff --git a/ls1012ardb/clkpcsr.rcw b/ls1012ardb/clkpcsr.rcw
new file mode 100644
index 0000000..de5b431
--- /dev/null
+++ b/ls1012ardb/clkpcsr.rcw
@@ -0,0 +1,6 @@
+/*
+ * Update CLKPCSR to enable CLK_OUT with Divide-by-1
+ */
+.pbi
+write 0x00ee1a00,0x00010000
+.end
diff --git a/ls1012ardb/enablepcieepcfg.rcw b/ls1012ardb/enablepcieepcfg.rcw
new file mode 100644
index 0000000..f57beb9
--- /dev/null
+++ b/ls1012ardb/enablepcieepcfg.rcw
@@ -0,0 +1,7 @@
+/*
+ * Set PEX_PF0_CONFIG[CFG_READY]
+ */
+.pbi
+write 0x00570158,0x00000200
+awrite 0x004c0014,0x00000001
+.end
diff --git a/ls1012ardb/ls1012a.rcwi b/ls1012ardb/ls1012a.rcwi
index 0983839..001932c 100644
--- a/ls1012ardb/ls1012a.rcwi
+++ b/ls1012ardb/ls1012a.rcwi
@@ -1,6 +1,8 @@
 %size=512
-%sysaddr=ee0100
-%pbladdr=610000
+%sysaddr=01ee0100
+%pbladdr=01610000
+%littleendian64b=1
+%dont64bswapcrc=1
 
 SYS_PLL_CFG[0:1]
 SYS_PLL_RAT[2:6]
@@ -12,9 +14,7 @@ FM1_MAC_RAT[158]
 SRDS_PLL1_REF_CLK_SEL_S1[160]
 SRDS_PLL2_REF_CLK_SEL_S1[161]
 USB_REFCLK_SEL[164]
-RGMII_REFCLK_SEL[165]
-RGMII_CLK_DCC[166]
-HDLC2_MODE[167]
+RESERVED165_167_1[165:167]
 SRDS_PLL_PD_S1[168:169]
 SRDS_DIV_PEX[176:177]
 SRDS_REFCLK_SEL[188]
diff --git a/ls1012ardb/qspi_cfg.rcw b/ls1012ardb/qspi_cfg.rcw
new file mode 100644
index 0000000..18dc5f3
--- /dev/null
+++ b/ls1012ardb/qspi_cfg.rcw
@@ -0,0 +1,6 @@
+/*
+ * Update QSPI clock configuration, Booting from QPSI, Part 3
+ */
+.pbi
+write 0x0057015c,0x50100000
+.end
diff --git a/ls1012ardb/qspi_endianess.rcw b/ls1012ardb/qspi_endianess.rcw
new file mode 100644
index 0000000..fb10ec8
--- /dev/null
+++ b/ls1012ardb/qspi_endianess.rcw
@@ -0,0 +1,6 @@
+/*
+ * Update QSPI endianess to 64b LE
+ */
+.pbi
+write 0x00550000,0x000f400c
+.end
diff --git a/ls1012ardb/sata6gbaud.rcw b/ls1012ardb/sata6gbaud.rcw
new file mode 100644
index 0000000..f18e98a
--- /dev/null
+++ b/ls1012ardb/sata6gbaud.rcw
@@ -0,0 +1,6 @@
+/*
+ * Update SATA SerDes settings for 6Gbaud support
+ */
+.pbi
+write 0x00ea08dc,0x00502880
+.end
diff --git a/ls1012ardb/scratchrw1_esbc.rcw b/ls1012ardb/scratchrw1_esbc.rcw
new file mode 100644
index 0000000..1674e3f
--- /dev/null
+++ b/ls1012ardb/scratchrw1_esbc.rcw
@@ -0,0 +1,6 @@
+/*
+ * Set ESBC pointer for secure boot
+ */
+.pbi
+write 0x00ee0200,0x406c0000
+.end
diff --git a/ls1012ardb/usb_phy_ctrl.rcw b/ls1012ardb/usb_phy_ctrl.rcw
new file mode 100644
index 0000000..574b80b
--- /dev/null
+++ b/ls1012ardb/usb_phy_ctrl.rcw
@@ -0,0 +1,6 @@
+/*
+ * Update USB PHY configuration
+ */
+.pbi
+write 0x00570418,0x0000009c
+.end
-- 
2.7.4

