<profile>

<section name = "Vitis HLS Report for 'Matrix_Vector_Activate_Batch_5'" level="0">
<item name = "Date">Thu May 29 09:37:09 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56">Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 629, 955, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 65, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56">Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1, 0, 0, 629, 955, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="numReps_c141_blk_n">9, 2, 1, 2</column>
<column name="wa_in_2_read">9, 2, 1, 2</column>
<column name="wa_out_m_buffer_2_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_reg_80">17, 0, 32, 15</column>
<column name="grp_Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="numReps_read_reg_75">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.5, return value</column>
<column name="wa_in_2_dout">in, 4, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_num_data_valid">in, 3, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_fifo_cap">in, 3, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_empty_n">in, 1, ap_fifo, wa_in_2, pointer</column>
<column name="wa_in_2_read">out, 1, ap_fifo, wa_in_2, pointer</column>
<column name="wa_out_m_buffer_2_din">out, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_num_data_valid">in, 3, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_fifo_cap">in, 3, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_full_n">in, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="wa_out_m_buffer_2_write">out, 1, ap_fifo, wa_out_m_buffer_2, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_num_data_valid">in, 3, ap_fifo, numReps, pointer</column>
<column name="numReps_fifo_cap">in, 3, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_c141_din">out, 32, ap_fifo, numReps_c141, pointer</column>
<column name="numReps_c141_num_data_valid">in, 3, ap_fifo, numReps_c141, pointer</column>
<column name="numReps_c141_fifo_cap">in, 3, ap_fifo, numReps_c141, pointer</column>
<column name="numReps_c141_full_n">in, 1, ap_fifo, numReps_c141, pointer</column>
<column name="numReps_c141_write">out, 1, ap_fifo, numReps_c141, pointer</column>
<column name="weights6_address0">out, 15, ap_memory, weights6, array</column>
<column name="weights6_ce0">out, 1, ap_memory, weights6, array</column>
<column name="weights6_q0">in, 4, ap_memory, weights6, array</column>
<column name="threshs6_address0">out, 9, ap_memory, threshs6, array</column>
<column name="threshs6_ce0">out, 1, ap_memory, threshs6, array</column>
<column name="threshs6_q0">in, 16, ap_memory, threshs6, array</column>
</table>
</item>
</section>
</profile>
