Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 16 12:42:48 2019
| Host         : DESKTOP-1J9QJ8V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           13 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |              30 |           11 |
| Yes          | Yes                   | No                     |              14 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+-----------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+-----------------------+------------------+----------------+
|  getscore/oclk        |                         | rst_IBUF              |                1 |              1 |
|  myvga/myclk/clk_temp |                         | rst_IBUF              |                1 |              1 |
|  clk_IBUF_BUFG        | dis_s/sseg[5]_i_1_n_0   |                       |                2 |              3 |
|  clk_IBUF_BUFG        | getscore/E[0]           |                       |                1 |              3 |
|  clk_IBUF_BUFG        | dis_s/sseg[5]_i_1_n_0   | dis_s/sseg[6]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG        | getscore/E[0]           | rst_IBUF              |                3 |              6 |
|  down_IBUF_BUFG       | getscore/bool17_out     | rst_IBUF              |                2 |              6 |
|  left_IBUF_BUFG       | getscore/bool13_out     | rst_IBUF              |                2 |              6 |
|  right_IBUF_BUFG      | getscore/s4_reg[6]_0[0] | rst_IBUF              |                2 |              6 |
|  up_IBUF_BUFG         | getscore/bool111_out    | rst_IBUF              |                2 |              6 |
|  myvga/myclk/CLK      |                         | myvga/h_over          |                7 |             10 |
|  myvga/myclk/CLK      | myvga/h_over            | myvga/vcnt            |                6 |             10 |
|  clk_IBUF_BUFG        |                         | rst_IBUF              |               11 |             39 |
+-----------------------+-------------------------+-----------------------+------------------+----------------+


