#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 10 22:14:01 2025
# Process ID: 19636
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23156 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI_UDP_sobel___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_gray___/project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/uart/top_uart_tb.v', nor could it be found using path 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_gray___/src/uart/top_uart_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.340 ; gain = 285.309
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/sobel_ctrl/sobel_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_pic -dir d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_pic} CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {4096} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {4094} CONFIG.Full_Threshold_Negate_Value {4093} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_pic]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_pic' to 'fifo_pic' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_pic'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_pic'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_pic'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_pic'...
catch { config_ip_cache -export [get_ips -all fifo_pic] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci]
launch_runs -jobs 12 fifo_pic_synth_1
[Mon Mar 10 22:31:22 2025] Launched fifo_pic_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/fifo_pic_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.srcs/sources_1/ip/fifo_pic/fifo_pic.xci] -directory D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 22:38:46 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/synth_1/runme.log
[Mon Mar 10 22:38:46 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.719 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 10 22:42:07 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/synth_1/runme.log
[Mon Mar 10 22:42:07 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 23:01:05 2025...
