Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.34 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "E:/Nexys2_LCD_UART_EPC/blaze/hdl/blaze.v" in library work
Module <blaze> compiled
Module <blaze_microblaze_0_wrapper> compiled
Module <blaze_mb_plb_wrapper> compiled
Module <blaze_ilmb_wrapper> compiled
Module <blaze_dlmb_wrapper> compiled
Module <blaze_dlmb_cntlr_wrapper> compiled
Module <blaze_ilmb_cntlr_wrapper> compiled
Module <blaze_lmb_bram_wrapper> compiled
Module <blaze_dip_switches_wrapper> compiled
Module <blaze_leds_wrapper> compiled
Module <blaze_rs232_wrapper> compiled
Module <blaze_clock_generator_0_wrapper> compiled
Module <blaze_mdm_0_wrapper> compiled
Module <blaze_proc_sys_reset_0_wrapper> compiled
Compiling verilog file "uart.v" in library work
Module <blaze_xps_epc_0_wrapper> compiled
Compiling verilog file "SevenSegment.v" in library work
Module <uart> compiled
Module <SevenSegment> compiled
Module <SegmentDecoder> compiled
Compiling verilog file "Lcd_Controller.v" in library work
Module <CounterRefresh> compiled
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 23 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 24 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 25 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 26 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 27 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 28 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 29 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "Lcd_Controller.v" line 30 Too many digits specified in binary constant
Compiling verilog file "top.v" in library work
Module <Lcd_Controller> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 
Compiling vhdl file "E:/Nexys2_LCD_UART_EPC/RS232RefComp.vhd" in Library work.
Architecture behavioral of Entity rs232refcomp is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	LCD_CONTROL_ADDR = "100100"
	LCD_DATA_ADDR = "100000"
	UART_DATA_ADDR = "000100"
	UART_STATUS_ADDR = "001000"

Analyzing hierarchy for module <Lcd_Controller> in library <work> with parameters.
	stClearEn = "110"
	stElevenDelay = "101"
	stFourteenDelay = "111"
	stIdle = "000"
	stRead = "001"
	stSetEn = "100"
	stTwoDelay = "011"
	stWrite = "010"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	RECEIVE_0 = "000"
	RECEIVE_1 = "001"
	RECEIVE_2 = "010"
	RECEIVE_3 = "011"
	RECEIVE_4 = "100"
	SEND_0 = "000"
	SEND_1 = "001"
	SEND_2 = "010"
	SEND_3 = "011"
	SEND_4 = "100"

Analyzing hierarchy for module <SevenSegment> in library <work>.

Analyzing hierarchy for entity <rs232refcomp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <SegmentDecoder> in library <work> with parameters.
	BLANK = "1111111"
	EIGHT = "0000000"
	ELEVEN = "1100000"
	FIFTEEN = "0111000"
	FIVE = "0100100"
	FOUR = "1001100"
	FOURTEEN = "0110000"
	NINE = "0000100"
	ONE = "1001111"
	SEVEN = "0001111"
	SIX = "0100000"
	TEN = "0001000"
	THIRTEEN = "1000010"
	THREE = "0000110"
	TWELVE = "0110001"
	TWO = "0010010"
	ZERO = "0000001"

Analyzing hierarchy for module <CounterRefresh> in library <work> with parameters.
	DESIRED_FREQ = "00000000000000000000000011110000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	LCD_CONTROL_ADDR = 6'b100100
	LCD_DATA_ADDR = 6'b100000
	UART_DATA_ADDR = 6'b000100
	UART_STATUS_ADDR = 6'b001000
Module <top> is correct for synthesis.
 
    Set property "BOX_TYPE = user_black_box" for instance <blaze> in unit <top>.
Analyzing module <Lcd_Controller> in library <work>.
	stClearEn = 3'b110
	stElevenDelay = 3'b101
	stFourteenDelay = 3'b111
	stIdle = 3'b000
	stRead = 3'b001
	stSetEn = 3'b100
	stTwoDelay = 3'b011
	stWrite = 3'b010
WARNING:Xst:1643 - "Lcd_Controller.v" line 57: You are giving the signal count a default value. count already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "Lcd_Controller.v" line 54: You are giving the signal stCur a default value. stCur already had a default value, which will be overridden by this one.
WARNING:Xst:1643 - "Lcd_Controller.v" line 55: You are giving the signal stNext a default value. stNext already had a default value, which will be overridden by this one.
Module <Lcd_Controller> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	RECEIVE_0 = 3'b000
	RECEIVE_1 = 3'b001
	RECEIVE_2 = 3'b010
	RECEIVE_3 = 3'b011
	RECEIVE_4 = 3'b100
	SEND_0 = 3'b000
	SEND_1 = 3'b001
	SEND_2 = 3'b010
	SEND_3 = 3'b011
	SEND_4 = 3'b100
Module <uart> is correct for synthesis.
 
Analyzing Entity <rs232refcomp> in library <work> (Architecture <behavioral>).
Entity <rs232refcomp> analyzed. Unit <rs232refcomp> generated.

Analyzing module <SevenSegment> in library <work>.
Module <SevenSegment> is correct for synthesis.
 
Analyzing module <SegmentDecoder> in library <work>.
	BLANK = 7'b1111111
	EIGHT = 7'b0000000
	ELEVEN = 7'b1100000
	FIFTEEN = 7'b0111000
	FIVE = 7'b0100100
	FOUR = 7'b1001100
	FOURTEEN = 7'b0110000
	NINE = 7'b0000100
	ONE = 7'b1001111
	SEVEN = 7'b0001111
	SIX = 7'b0100000
	TEN = 7'b0001000
	THIRTEEN = 7'b1000010
	THREE = 7'b0000110
	TWELVE = 7'b0110001
	TWO = 7'b0010010
	ZERO = 7'b0000001
Module <SegmentDecoder> is correct for synthesis.
 
Analyzing module <CounterRefresh> in library <work>.
	DESIRED_FREQ = 32'sb00000000000000000000000011110000
Module <CounterRefresh> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Lcd_Controller>.
    Related source file is "Lcd_Controller.v".
    Using one-hot encoding for signal <stCur>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <RW>.
    Found 1-bit register for signal <RDY>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <stCur>.
    Found 8-bit register for signal <stNext>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <Lcd_Controller> synthesized.


Synthesizing Unit <rs232refcomp>.
    Related source file is "E:/Nexys2_LCD_UART_EPC/RS232RefComp.vhd".
    Found finite state machine <FSM_0> for signal <sttCur>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | tClk                      (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sttidle                                        |
    | Power Up State     | sttidle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <stbeCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stbeidle                                       |
    | Power Up State     | stbeidle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <strCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | rClk                      (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stridle                                        |
    | Power Up State     | stridle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <TBE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <FE>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <PE>.
    Found 1-bit register for signal <RDA>.
    Found 9-bit up counter for signal <clkDiv>.
    Found 4-bit up counter for signal <ctr>.
    Found 4-bit up counter for signal <dataCtr>.
    Found 1-bit xor8 for signal <par$xor0000> created at line 117.
    Found 1-bit xor9 for signal <parError$xor0000> created at line 114.
    Found 1-bit register for signal <rClk>.
    Found 4-bit up counter for signal <rClkDiv>.
    Found 8-bit register for signal <rdReg>.
    Found 10-bit register for signal <rdSReg>.
    Found 4-bit up counter for signal <tfCtr>.
    Found 11-bit register for signal <tfSReg>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Xor(s).
Unit <rs232refcomp> synthesized.


Synthesizing Unit <SegmentDecoder>.
    Related source file is "SevenSegment.v".
    Found 16x7-bit ROM for signal <Display>.
    Summary:
	inferred   1 ROM(s).
Unit <SegmentDecoder> synthesized.


Synthesizing Unit <CounterRefresh>.
    Related source file is "SevenSegment.v".
    Found 1-bit register for signal <OutClk>.
    Found 20-bit comparator greater for signal <OutClk$cmp_gt0000> created at line 140.
    Found 20-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CounterRefresh> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
WARNING:Xst:647 - Input <iBtnSwitch<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit up counter for signal <CounterFE>.
    Found 16-bit up counter for signal <CounterOE>.
    Found 16-bit up counter for signal <CounterPE>.
    Found 16-bit up counter for signal <CounterReceived>.
    Found 8-bit up counter for signal <CounterWait_rda>.
    Found 8-bit up counter for signal <CounterWait_tbe>.
    Found 8-bit register for signal <dbInSig>.
    Found 8-bit register for signal <dbOutLatch>.
    Found 1-bit register for signal <FlagFrameError>.
    Found 1-bit register for signal <FlagOverrunError>.
    Found 1-bit register for signal <FlagPatityError>.
    Found 1-bit register for signal <rdSig>.
    Found 3-bit register for signal <stRcvCur>.
    Found 3-bit register for signal <stRcvNext>.
    Found 3-bit register for signal <stSendCur>.
    Found 3-bit register for signal <stSendNext>.
    Found 1-bit register for signal <wrSig>.
    Summary:
	inferred   6 Counter(s).
	inferred  33 D-type flip-flop(s).
Unit <uart> synthesized.


Synthesizing Unit <SevenSegment>.
    Related source file is "SevenSegment.v".
    Found finite state machine <FSM_3> for signal <TmpCnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | DownClk                   (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <o_ControlLed>.
    Found 4-bit register for signal <Value>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <SevenSegment> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <nBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dummy_rx> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:2474 - Clock and clock enable of register <RS> are driven by the same logic. The clock enable is removed.
WARNING:Xst:2110 - Clock of register <Digit_Sig> seems to be also used in the data or control logic of that element.
    Found 8-bit tristate buffer for signal <JA>.
    Found 8-bit register for signal <BlazeDataIn>.
    Found 16-bit register for signal <Digit>.
    Found 16-bit register for signal <Digit_Addr>.
    Found 16-bit register for signal <Digit_Data>.
    Found 16-bit register for signal <Digit_Sig>.
    Found 1-bit register for signal <RS>.
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 20-bit up counter                                     : 1
 4-bit up counter                                      : 4
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 31
 10-bit register                                       : 1
 11-bit register                                       : 1
 16-bit register                                       : 3
 3-bit register                                        : 4
 4-bit register                                        : 2
 8-bit register                                        : 6
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator greater                             : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <SevenSegment/TmpCnt/FSM> on signal <TmpCnt[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart/UART/strCur/FSM> on signal <strCur[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stridle       | 00
 streightdelay | 01
 strgetdata    | 11
 strcheckstop  | 10
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart/UART/stbeCur/FSM> on signal <stbeCur[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stbeidle      | 00
 stbesettbe    | 01
 stbewaitload  | 11
 stbewaitwrite | 10
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <uart/UART/sttCur/FSM> on signal <sttCur[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 sttidle     | 00
 stttransfer | 01
 sttshift    | 10
-------------------------
Reading core <blaze.ngc>.
Reading core <blaze_microblaze_0_wrapper.ngc>.
Reading core <blaze_mb_plb_wrapper.ngc>.
Reading core <blaze_ilmb_wrapper.ngc>.
Reading core <blaze_dlmb_wrapper.ngc>.
Reading core <blaze_dlmb_cntlr_wrapper.ngc>.
Reading core <blaze_ilmb_cntlr_wrapper.ngc>.
Reading core <blaze_lmb_bram_wrapper.ngc>.
Reading core <blaze_dip_switches_wrapper.ngc>.
Reading core <blaze_leds_wrapper.ngc>.
Reading core <blaze_rs232_wrapper.ngc>.
Reading core <blaze_clock_generator_0_wrapper.ngc>.
Reading core <blaze_mdm_0_wrapper.ngc>.
Reading core <blaze_proc_sys_reset_0_wrapper.ngc>.
Reading core <blaze_xps_epc_0_wrapper.ngc>.
Loading core <blaze_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <blaze_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <blaze_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <blaze_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <blaze_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <blaze_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <blaze_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <blaze_dip_switches_wrapper> for timing and area information for instance <DIP_Switches>.
Loading core <blaze_leds_wrapper> for timing and area information for instance <LEDS>.
Loading core <blaze_rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <blaze_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <blaze_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <blaze_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <blaze_xps_epc_0_wrapper> for timing and area information for instance <xps_epc_0>.
Loading core <blaze> for timing and area information for instance <blaze>.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <UART>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 20-bit up counter                                     : 1
 4-bit up counter                                      : 4
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 168
 Flip-Flops                                            : 168
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 20-bit comparator greater                             : 1
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <rs232refcomp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Sig_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Digit_Addr_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Digit_Sig_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Digit_Sig_5> 

Optimizing unit <top> ...

Optimizing unit <rs232refcomp> ...

Optimizing unit <Lcd_Controller> ...

Optimizing unit <uart> ...

Optimizing unit <SevenSegment> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Digit_Data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart/dbInSig_1> 
INFO:Xst:2261 - The FF/Latch <Digit_Data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart/dbInSig_2> 
INFO:Xst:2261 - The FF/Latch <Digit_Data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart/dbInSig_3> 
INFO:Xst:2261 - The FF/Latch <Digit_Data_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart/dbInSig_4> 
INFO:Xst:2261 - The FF/Latch <Digit_Data_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <uart/dbInSig_7> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 24.
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 7 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
Latch uart/UART/TBE has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 205
 Flip-Flops                                            : 205

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 43

Cell Usage :
# BELS                             : 3666
#      GND                         : 16
#      INV                         : 60
#      LUT1                        : 73
#      LUT2                        : 318
#      LUT2_D                      : 15
#      LUT2_L                      : 9
#      LUT3                        : 727
#      LUT3_D                      : 51
#      LUT3_L                      : 16
#      LUT4                        : 1352
#      LUT4_D                      : 25
#      LUT4_L                      : 45
#      MULT_AND                    : 55
#      MUXCY                       : 206
#      MUXCY_L                     : 136
#      MUXF5                       : 359
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 10
#      XORCY                       : 184
# FlipFlops/Latches                : 2504
#      FD                          : 325
#      FD_1                        : 15
#      FDC                         : 33
#      FDC_1                       : 5
#      FDCE                        : 19
#      FDE                         : 336
#      FDE_1                       : 8
#      FDP                         : 10
#      FDR                         : 1114
#      FDRE                        : 418
#      FDRE_1                      : 1
#      FDRS                        : 32
#      FDRSE                       : 13
#      FDS                         : 104
#      FDSE                        : 69
#      LD_1                        : 2
# RAMS                             : 144
#      RAM16X1D                    : 128
#      RAMB16_S2_S2                : 16
# Shift Registers                  : 150
#      SRL16                       : 25
#      SRL16E                      : 117
#      SRLC16E                     : 8
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 43
#      IBUF                        : 10
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 24
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     2104  out of   8672    24%  
 Number of Slice Flip Flops:           2503  out of  17344    14%  
 Number of 4 input LUTs:               3097  out of  17344    17%  
    Number used as logic:              2691
    Number used as Shift registers:     150
    Number used as RAMs:                256
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    250    17%  
    IOB Flip Flops:                       1
 Number of BRAMs:                        16  out of     28    57%  
 Number of MULT18X18SIOs:                 3  out of     28    10%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                                 | Load  |
---------------------------------------------+-------------------------------------------------------+-------+
clk                                          | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0| 2446  |
blaze/mdm_0/mdm_0/drck_i                     | BUFG                                                  | 212   |
blaze/mdm_0/mdm_0/update1                    | BUFG                                                  | 43    |
fallingRW(fallingRW1:O)                      | NONE(*)(RS)                                           | 7     |
blaze/xps_epc_0/PRH_Wr_n                     | NONE(Digit_Data_5)                                    | 11    |
blaze/xps_epc_0/PRH_Rd_n                     | NONE(Digit_Data_15)                                   | 8     |
Lcd_Controller/EN                            | NONE(Digit_Sig_0)                                     | 8     |
uart/UART/rClk1                              | BUFG                                                  | 36    |
uart/UART/rClkDiv_3                          | NONE(uart/UART/tfSReg_0)                              | 16    |
uart/UART/stbeCur_FSM_FFd1                   | NONE(uart/UART/TBE)                                   | 2     |
SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk| NONE(SevenSegment/TmpCnt_FSM_FFd1)                    | 12    |
---------------------------------------------+-------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                 | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                 | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                | 23    |
btn<0>                                                                                                                                                                                                                                        | IBUF                                                                                                                            | 18    |
blaze/mdm_0/mdm_0/MDM_Core_I1/SEL_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                         | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                             | 12    |
uart/UART/FE_or0000(uart/UART/FE_or00001:O)                                                                                                                                                                                                   | NONE(uart/UART/FE)                                                                                                              | 4     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)         | 2     |
blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                 | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                      | 1     |
blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                          | NONE(blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                        | 1     |
blaze/mdm_0/mdm_0/update1(blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                             | BUFG(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock)         | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk)| 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1:O)     | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk)       | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0:O)     | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_wakeup_i)          | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1:O)   | NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk)      | 1     |
blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step:Q)| NONE(blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk)      | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.050ns (Maximum Frequency: 62.305MHz)
   Minimum input arrival time before clock: 7.393ns
   Maximum output required time after clock: 12.965ns
   Maximum combinational path delay: 5.077ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.524ns (frequency: 79.845MHz)
  Total number of paths / destination ports: 178122 / 6826
-------------------------------------------------------------------------
Delay:               12.524ns (Levels of Logic = 39)
  Source:            blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to blaze/lmb_bram/lmb_bram/ramb16_s2_s2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             67   0.591   1.448  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (microblaze_0/MicroBlaze_Core_I/buffer_Addr<1>)
     LUT3_L:I0->LO         1   0.704   0.179  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PC_Incr_0_and0000_SW0 (N239)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PC_Incr_0_and0000 (microblaze_0/MicroBlaze_Core_I/pc_Incr)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.464   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.804   0.595  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            8   0.704   0.836  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
     end scope: 'microblaze_0'
     begin scope: 'ilmb'
     end scope: 'ilmb'
     begin scope: 'ilmb_cntlr'
     LUT3:I1->O            4   0.704   0.587  ilmb_cntlr/lmb_we_3_and00001 (BRAM_WEN_A<3>)
     end scope: 'ilmb_cntlr'
     begin scope: 'lmb_bram'
     begin scope: 'lmb_bram'
     RAMB16_S2_S2:WEA          1.253          ramb16_s2_s2_12
    ----------------------------------------
    Total                     12.524ns (8.284ns logic, 4.240ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Clock period: 12.228ns (frequency: 81.780MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 5)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      blaze/mdm_0/mdm_0/drck_i falling
  Destination Clock: blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.499  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.704   0.424  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      6.114ns (3.614ns logic, 2.500ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'blaze/mdm_0/mdm_0/update1'
  Clock period: 16.050ns (frequency: 62.305MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               8.025ns (Levels of Logic = 6)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0 (FF)
  Source Clock:      blaze/mdm_0/mdm_0/update1 falling
  Destination Clock: blaze/mdm_0/mdm_0/update1 rising

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.704   0.622  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.704   0.762  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N4)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N16)
     LUT3:I0->O           10   0.704   0.882  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/dbg_wakeup_i
    ----------------------------------------
    Total                      8.025ns (3.962ns logic, 4.063ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fallingRW'
  Clock period: 2.351ns (frequency: 425.351MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.351ns (Levels of Logic = 1)
  Source:            RS (FF)
  Destination:       RS (FF)
  Source Clock:      fallingRW falling
  Destination Clock: fallingRW falling

  Data Path: RS to RS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.591   0.748  RS (RS)
     LUT4:I1->O            1   0.704   0.000  RS_mux0000 (RS_mux0000)
     FD_1:D                    0.308          RS
    ----------------------------------------
    Total                      2.351ns (1.603ns logic, 0.748ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart/UART/rClk1'
  Clock period: 5.388ns (frequency: 185.598MHz)
  Total number of paths / destination ports: 241 / 68
-------------------------------------------------------------------------
Delay:               5.388ns (Levels of Logic = 3)
  Source:            uart/UART/ctr_0 (FF)
  Destination:       uart/UART/ctr_0 (FF)
  Source Clock:      uart/UART/rClk1 rising
  Destination Clock: uart/UART/rClk1 rising

  Data Path: uart/UART/ctr_0 to uart/UART/ctr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  uart/UART/ctr_0 (uart/UART/ctr_0)
     LUT3:I0->O            4   0.704   0.762  uart/UART/ctRst111 (uart/UART/strCur_cmp_eq0000)
     LUT3:I0->O            1   0.704   0.000  uart/UART/ctRst1 (uart/UART/ctRst1)
     MUXF5:I1->O           4   0.321   0.587  uart/UART/ctRst_f5 (uart/UART/ctRst)
     FDR:R                     0.911          uart/UART/ctr_0
    ----------------------------------------
    Total                      5.388ns (3.231ns logic, 2.157ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart/UART/rClkDiv_3'
  Clock period: 3.811ns (frequency: 262.398MHz)
  Total number of paths / destination ports: 62 / 31
-------------------------------------------------------------------------
Delay:               3.811ns (Levels of Logic = 1)
  Source:            uart/UART/sttCur_FSM_FFd1 (FF)
  Destination:       uart/UART/tfSReg_0 (FF)
  Source Clock:      uart/UART/rClkDiv_3 rising
  Destination Clock: uart/UART/rClkDiv_3 rising

  Data Path: uart/UART/sttCur_FSM_FFd1 to uart/UART/tfSReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            14   0.591   1.079  uart/UART/sttCur_FSM_FFd1 (uart/UART/sttCur_FSM_FFd1)
     LUT2:I1->O           10   0.704   0.882  uart/UART/tfSReg_not00011 (uart/UART/tfSReg_not0001)
     FDE:CE                    0.555          uart/UART/tfSReg_0
    ----------------------------------------
    Total                      3.811ns (1.850ns logic, 1.961ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk'
  Clock period: 3.470ns (frequency: 288.184MHz)
  Total number of paths / destination ports: 24 / 16
-------------------------------------------------------------------------
Delay:               3.470ns (Levels of Logic = 1)
  Source:            SevenSegment/TmpCnt_FSM_FFd1 (FF)
  Destination:       SevenSegment/Value_3 (FF)
  Source Clock:      SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising
  Destination Clock: SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising

  Data Path: SevenSegment/TmpCnt_FSM_FFd1 to SevenSegment/Value_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  SevenSegment/TmpCnt_FSM_FFd1 (SevenSegment/TmpCnt_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.420  SevenSegment/Value_mux0000<3>4 (SevenSegment/Value_mux0000<3>4)
     FDS:S                     0.911          SevenSegment/Value_3
    ----------------------------------------
    Total                      3.470ns (2.206ns logic, 1.264ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 123 / 99
-------------------------------------------------------------------------
Offset:              4.704ns (Levels of Logic = 4)
  Source:            blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.704ns (3.127ns logic, 1.577ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 242 / 73
-------------------------------------------------------------------------
Offset:              7.393ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       Digit_1 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to Digit_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.072  sw_0_IBUF (sw_0_IBUF)
     LUT4:I3->O            1   0.704   0.000  Digit_and00001 (Digit_and00001)
     MUXF5:I0->O           4   0.321   0.591  Digit_and0000_f5 (Digit_and0000)
     LUT4:I3->O            6   0.704   0.748  Digit_mux0000<1>11 (N12)
     LUT4:I1->O            1   0.704   0.420  Digit_mux0000<5>_SW0 (N45)
     FDS:S                     0.911          Digit_5
    ----------------------------------------
    Total                      7.393ns (4.562ns logic, 2.831ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: blaze/mdm_0/mdm_0/update1 falling

  Data Path: blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.704   0.743  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.704   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.555          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      4.085ns (2.585ns logic, 1.500ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'blaze/xps_epc_0/PRH_Rd_n'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            JA<7> (PAD)
  Destination:       Digit_Data_15 (FF)
  Destination Clock: blaze/xps_epc_0/PRH_Rd_n rising

  Data Path: JA<7> to Digit_Data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  JA_7_IOBUF (N70)
     FD:D                      0.308          Digit_Data_15
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART/rClk1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 3)
  Source:            RXD (PAD)
  Destination:       uart/UART/ctr_0 (FF)
  Destination Clock: uart/UART/rClk1 rising

  Data Path: RXD to uart/UART/ctr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  RXD_IBUF (RXD_IBUF)
     LUT2:I0->O            1   0.704   0.000  uart/UART/ctRst2 (uart/UART/ctRst2)
     MUXF5:I0->O           4   0.321   0.587  uart/UART/ctRst_f5 (uart/UART/ctRst)
     FDR:R                     0.911          uart/UART/ctr_0
    ----------------------------------------
    Total                      4.503ns (3.154ns logic, 1.349ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART/rClkDiv_3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.197ns (Levels of Logic = 1)
  Source:            sw<0> (PAD)
  Destination:       uart/UART/sttCur_FSM_FFd2 (FF)
  Destination Clock: uart/UART/rClkDiv_3 rising

  Data Path: sw<0> to uart/UART/sttCur_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.068  sw_0_IBUF (sw_0_IBUF)
     FDR:R                     0.911          uart/UART/sttCur_FSM_FFd2
    ----------------------------------------
    Total                      3.197ns (2.129ns logic, 1.068ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart/UART/rClkDiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            uart/UART/tfSReg_0 (FF)
  Destination:       TXD (PAD)
  Source Clock:      uart/UART/rClkDiv_3 rising

  Data Path: uart/UART/tfSReg_0 to TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  uart/UART/tfSReg_0 (uart/UART/tfSReg_0)
     OBUF:I->O                 3.272          TXD_OBUF (TXD)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23 / 15
-------------------------------------------------------------------------
Offset:              5.124ns (Levels of Logic = 2)
  Source:            blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n (FF)
  Destination:       JA<7> (PAD)
  Source Clock:      clk rising

  Data Path: blaze/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n to JA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.591   1.261  xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_Wr_n (PRH_Wr_n)
     end scope: 'xps_epc_0'
     end scope: 'blaze'
     IOBUF:T->IO               3.272          JA_7_IOBUF (JA<7>)
    ----------------------------------------
    Total                      5.124ns (3.863ns logic, 1.261ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SevenSegment/Value_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk rising

  Data Path: SevenSegment/Value_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.591   0.883  SevenSegment/Value_1 (SevenSegment/Value_1)
     LUT4:I0->O            1   0.704   0.420  SevenSegment/SegmentDecoder/Mrom_Display41 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fallingRW'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            RS (FF)
  Destination:       JB<4> (PAD)
  Source Clock:      fallingRW falling

  Data Path: RS to JB<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.591   0.669  RS (RS)
     OBUF:I->O                 3.272          JB_4_OBUF (JB<4>)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart/UART/stbeCur_FSM_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            uart/UART/TBE_1 (LATCH)
  Destination:       Led<1> (PAD)
  Source Clock:      uart/UART/stbeCur_FSM_FFd1 rising

  Data Path: uart/UART/TBE_1 to Led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  uart/UART/TBE_1 (uart/UART/TBE_1)
     OBUF:I->O                 3.272          Led_1_OBUF (Led<1>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart/UART/rClk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.683ns (Levels of Logic = 1)
  Source:            uart/UART/RDA (FF)
  Destination:       Led<0> (PAD)
  Source Clock:      uart/UART/rClk1 rising

  Data Path: uart/UART/RDA to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.820  uart/UART/RDA (uart/UART/RDA)
     OBUF:I->O                 3.272          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      4.683ns (3.863ns logic, 0.820ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'blaze/mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 134 / 1
-------------------------------------------------------------------------
Offset:              12.965ns (Levels of Logic = 11)
  Source:            blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      blaze/mdm_0/mdm_0/drck_i rising

  Data Path: blaze/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 to blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         2   3.706   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/tdo_config_word1<14>)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162)
     MUXF5:I0->O           1   0.321   0.424  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16_f5 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16)
     LUT4:I3->O            1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30)
     LUT3:I2->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84_G (N393)
     MUXF5:I1->O           1   0.321   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N294)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     12.965ns (9.276ns logic, 3.689ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'blaze/mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              8.921ns (Levels of Logic = 10)
  Source:            blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      blaze/mdm_0/mdm_0/update1 falling

  Data Path: blaze/mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to blaze/mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.704   0.708  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.739   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N294)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                      8.921ns (4.850ns logic, 4.071ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.077ns (Levels of Logic = 2)
  Source:            RXD (PAD)
  Destination:       Led<2> (PAD)

  Data Path: RXD to Led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  RXD_IBUF (RXD_IBUF)
     OBUF:I->O                 3.272          Led_2_OBUF (Led<2>)
    ----------------------------------------
    Total                      5.077ns (4.490ns logic, 0.587ns route)
                                       (88.4% logic, 11.6% route)

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.20 secs
 
--> 

Total memory usage is 408988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :   18 (   0 filtered)

