design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/ALU,alu_32_bit,RUN_2025.07.18_08.04.31,flow failed,0h12m56s0ms,0h10m24s0ms,103087.93932745114,0.1930875729,20617.58786549023,20.58,-1,770.8,3766,0,0,0,0,0,0,0,9,7,0,-1,-1,168783,32739,-3.88,-1,-1,-1,-3.02,-40.77,-1,-1,-1,-31.83,139474519.0,0.0,23.86,24.83,6.2,10.72,0.0,4718,4814,5,101,0,0,0,4746,473,0,257,127,640,870,250,290,68,33,33,11307,2512,22,3077,3981,20899,178227.184,-1,-1,-1,0.00282,0.00398,2.82e-08,-1,-1,-1,8.77,13.02,76.80491551459293,10.0,1,20,153.18,153.6,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
