# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.Subset i8 18600 18000 @N 1001 32 18 0 0000000000001001101_B 1.0E-8
hades.models.rtlib.io.Subset i7 31800 12000 @N 1001 32 20 16 01011_B 1.0E-8
hades.models.rtlib.memory.ROM i6 22200 5400 @N 1001 524288 32 
hades.models.io.Ipin i5 10800 3600 @N 1001  U
hades.models.rtlib.io.Constant i4 13800 10200 @N 1001 32 00000000000000000000000000000001_B 1.0E-8
hades.models.rtlib.arith.Add i3 8400 10200 @N 1001 32 00000000000000000000000001001110_B 1.0E-8
hades.models.io.Ipin i2 10800 6600 @N 1001  U
hades.models.io.ClockGen i1 5400 4200 @N 1001 1.0 0.5 0.0 null
hades.models.rtlib.register.RegRE i0 13200 4200 @N 1001 32 00000000000000000000000001001101_B 1.0E-8
hades.models.Design unnamed 26400 18000 @N 1001 C:/Users/Gabriel/Documents/1ENGENHARIA\u0020DA\u0020COMPUTA\u00c7\u00c3O/HADES\u0020AOC/PASSARVALOR.hds
hades.models.rtlib.io.Subset i12 31800 15600 @N 1001 32 15 0 0001011000101110_B 1.0E-8
hades.models.rtlib.io.Subset i11 31800 13800 @N 1001 32 15 11 00010_B 1.0E-8
hades.models.rtlib.io.Subset i10 31800 10200 @N 1001 32 25 21 00101_B 1.0E-8
hades.models.rtlib.io.Subset i9 31800 8400 @N 1001 32 31 26 111100_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogicVector n7 19 2 i8 Y i6 A 3 2 18600 18600 18600 19800 2 18600 19800 22200 19800 2 22200 19800 22200 7800 0 
hades.signals.SignalStdLogicVector n6 32 6 i6 D i9 A i10 A i7 A i11 A i12 A 18 2 25800 10200 25800 11400 2 25800 11400 29400 11400 2 29400 10200 29400 7800 2 29400 7800 31800 7800 2 31800 7800 31800 8400 2 29400 11400 29400 10200 2 29400 10200 30000 10200 2 30000 10200 30000 9600 2 30000 9600 31800 9600 2 31800 9600 31800 10200 2 29400 11400 31800 11400 2 31800 11400 31800 12000 2 29400 11400 29400 13200 2 29400 13200 31800 13200 2 31800 13200 31800 13800 2 29400 13200 29400 15000 2 29400 15000 31800 15000 2 31800 15000 31800 15600 3 29400 11400 29400 13200 29400 10200 
hades.signals.SignalStdLogic1164 n5 2 i1 clk i0 CLK 1 2 7800 5400 13200 5400 0 
hades.signals.SignalStdLogic1164 n4 2 i2 Y i0 NR 3 2 13200 6000 11400 6000 2 11400 6000 11400 6600 2 11400 6600 10800 6600 0 
hades.signals.SignalStdLogic1164 n3 2 i5 Y i0 ENA 3 2 10800 3600 12000 3600 2 12000 3600 12000 4800 2 12000 4800 13200 4800 0 
hades.signals.SignalStdLogicVector n2 32 2 i3 SUM i0 D 5 2 10800 12600 10800 15000 2 10800 15000 21000 15000 2 21000 15000 21000 3000 2 21000 3000 15000 3000 2 15000 3000 15000 4200 0 
hades.signals.SignalStdLogicVector n1 32 3 i0 Q i3 A i8 A 9 2 15000 7200 15000 7800 2 15000 7800 9600 7800 2 9600 9000 9600 10200 2 15000 6600 15000 7200 2 9600 7800 9600 9000 2 9600 9000 5400 9000 2 5400 9000 5400 16800 2 5400 16800 18600 16800 2 18600 16800 18600 18000 1 9600 9000 
hades.signals.SignalStdLogicVector n0 32 2 i4 Y i3 B 5 2 15600 12000 15600 13200 2 15600 13200 19200 13200 2 19200 13200 19200 9000 2 19200 9000 12000 9000 2 12000 9000 12000 10200 0 
[end signals]
[end]
