<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa2fec337fbbb376faca224ff77695fd2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaa2fec337fbbb376faca224ff77695fd2">LL_DMA_EnableChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaa2fec337fbbb376faca224ff77695fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA channel.  CCR EN LL_DMA_EnableChannel.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaa2fec337fbbb376faca224ff77695fd2">More...</a><br /></td></tr>
<tr class="separator:gaa2fec337fbbb376faca224ff77695fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14b17aca28dca3f3e6a654f77533756"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gae14b17aca28dca3f3e6a654f77533756">LL_DMA_DisableChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gae14b17aca28dca3f3e6a654f77533756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA channel.  CCR EN LL_DMA_DisableChannel.  <a href="group___d_m_a___l_l___e_f___configuration.html#gae14b17aca28dca3f3e6a654f77533756">More...</a><br /></td></tr>
<tr class="separator:gae14b17aca28dca3f3e6a654f77533756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885f76aed110ef1d7d9facb28ba42358"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga885f76aed110ef1d7d9facb28ba42358">LL_DMA_IsEnabledChannel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga885f76aed110ef1d7d9facb28ba42358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA channel is enabled or disabled.  CCR EN LL_DMA_IsEnabledChannel.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga885f76aed110ef1d7d9facb28ba42358">More...</a><br /></td></tr>
<tr class="separator:ga885f76aed110ef1d7d9facb28ba42358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcb21cbcba83b21a6436c9bffa789f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">LL_DMA_ConfigTransfer</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr class="memdesc:gaddcb21cbcba83b21a6436c9bffa789f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure all parameters link to DMA transfer.  CCR DIR LL_DMA_ConfigTransfer<br />
 CCR MEM2MEM LL_DMA_ConfigTransfer<br />
 CCR CIRC LL_DMA_ConfigTransfer<br />
 CCR PINC LL_DMA_ConfigTransfer<br />
 CCR MINC LL_DMA_ConfigTransfer<br />
 CCR PSIZE LL_DMA_ConfigTransfer<br />
 CCR MSIZE LL_DMA_ConfigTransfer<br />
 CCR PL LL_DMA_ConfigTransfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaddcb21cbcba83b21a6436c9bffa789f3">More...</a><br /></td></tr>
<tr class="separator:gaddcb21cbcba83b21a6436c9bffa789f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bba4e21869b4a9b2a7f3037a395ec9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">LL_DMA_SetDataTransferDirection</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)</td></tr>
<tr class="memdesc:ga4bba4e21869b4a9b2a7f3037a395ec9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Data transfer direction (read from peripheral or from memory).  CCR DIR LL_DMA_SetDataTransferDirection<br />
 CCR MEM2MEM LL_DMA_SetDataTransferDirection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga4bba4e21869b4a9b2a7f3037a395ec9a">More...</a><br /></td></tr>
<tr class="separator:ga4bba4e21869b4a9b2a7f3037a395ec9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52729b0b0f4b2059076bec5942c6488b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga52729b0b0f4b2059076bec5942c6488b">LL_DMA_GetDataTransferDirection</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga52729b0b0f4b2059076bec5942c6488b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Data transfer direction (read from peripheral or from memory).  CCR DIR LL_DMA_GetDataTransferDirection<br />
 CCR MEM2MEM LL_DMA_GetDataTransferDirection.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga52729b0b0f4b2059076bec5942c6488b">More...</a><br /></td></tr>
<tr class="separator:ga52729b0b0f4b2059076bec5942c6488b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429e169ec04dcad521165499caf236cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga429e169ec04dcad521165499caf236cf">LL_DMA_SetMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)</td></tr>
<tr class="memdesc:ga429e169ec04dcad521165499caf236cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA mode circular or normal.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga429e169ec04dcad521165499caf236cf">More...</a><br /></td></tr>
<tr class="separator:ga429e169ec04dcad521165499caf236cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677a348893969f1c24d4ec597f88c449"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga677a348893969f1c24d4ec597f88c449">LL_DMA_GetMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga677a348893969f1c24d4ec597f88c449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA mode circular or normal.  CCR CIRC LL_DMA_GetMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga677a348893969f1c24d4ec597f88c449">More...</a><br /></td></tr>
<tr class="separator:ga677a348893969f1c24d4ec597f88c449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c1cbfbdbc83a847f42fc1d98f572e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">LL_DMA_SetPeriphIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</td></tr>
<tr class="memdesc:ga25c1cbfbdbc83a847f42fc1d98f572e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral increment mode.  CCR PINC LL_DMA_SetPeriphIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga25c1cbfbdbc83a847f42fc1d98f572e1">More...</a><br /></td></tr>
<tr class="separator:ga25c1cbfbdbc83a847f42fc1d98f572e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d9041ccfeb58b064786ff0398ea133"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gac4d9041ccfeb58b064786ff0398ea133">LL_DMA_GetPeriphIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gac4d9041ccfeb58b064786ff0398ea133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral increment mode.  CCR PINC LL_DMA_GetPeriphIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gac4d9041ccfeb58b064786ff0398ea133">More...</a><br /></td></tr>
<tr class="separator:gac4d9041ccfeb58b064786ff0398ea133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec13ab78b429dba909a65a8caae82a57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaec13ab78b429dba909a65a8caae82a57">LL_DMA_SetMemoryIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</td></tr>
<tr class="memdesc:gaec13ab78b429dba909a65a8caae82a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory increment mode.  CCR MINC LL_DMA_SetMemoryIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaec13ab78b429dba909a65a8caae82a57">More...</a><br /></td></tr>
<tr class="separator:gaec13ab78b429dba909a65a8caae82a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab221e7f7adefac14d46eb0092fce22f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gab221e7f7adefac14d46eb0092fce22f2">LL_DMA_GetMemoryIncMode</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gab221e7f7adefac14d46eb0092fce22f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory increment mode.  CCR MINC LL_DMA_GetMemoryIncMode.  <a href="group___d_m_a___l_l___e_f___configuration.html#gab221e7f7adefac14d46eb0092fce22f2">More...</a><br /></td></tr>
<tr class="separator:gab221e7f7adefac14d46eb0092fce22f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9b7f3ebdb9ee07a029f2ba433cb001"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">LL_DMA_SetPeriphSize</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</td></tr>
<tr class="memdesc:ga8e9b7f3ebdb9ee07a029f2ba433cb001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Peripheral size.  CCR PSIZE LL_DMA_SetPeriphSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga8e9b7f3ebdb9ee07a029f2ba433cb001">More...</a><br /></td></tr>
<tr class="separator:ga8e9b7f3ebdb9ee07a029f2ba433cb001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba94111c0724b80172a298684f1681a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gabba94111c0724b80172a298684f1681a">LL_DMA_GetPeriphSize</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gabba94111c0724b80172a298684f1681a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral size.  CCR PSIZE LL_DMA_GetPeriphSize.  <a href="group___d_m_a___l_l___e_f___configuration.html#gabba94111c0724b80172a298684f1681a">More...</a><br /></td></tr>
<tr class="separator:gabba94111c0724b80172a298684f1681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f99b1dc67e489591c69aa1dedf7d5d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">LL_DMA_SetMemorySize</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</td></tr>
<tr class="memdesc:ga2f99b1dc67e489591c69aa1dedf7d5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Memory size.  CCR MSIZE LL_DMA_SetMemorySize.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga2f99b1dc67e489591c69aa1dedf7d5d2">More...</a><br /></td></tr>
<tr class="separator:ga2f99b1dc67e489591c69aa1dedf7d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa936b8c7b8826be6f69724430655b5c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaaa936b8c7b8826be6f69724430655b5c">LL_DMA_GetMemorySize</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaaa936b8c7b8826be6f69724430655b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory size.  CCR MSIZE LL_DMA_GetMemorySize.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaaa936b8c7b8826be6f69724430655b5c">More...</a><br /></td></tr>
<tr class="separator:gaaa936b8c7b8826be6f69724430655b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bf4efa94c7a28e0acd72e9627454b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">LL_DMA_SetChannelPriorityLevel</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)</td></tr>
<tr class="memdesc:ga26bf4efa94c7a28e0acd72e9627454b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Channel priority level.  CCR PL LL_DMA_SetChannelPriorityLevel.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga26bf4efa94c7a28e0acd72e9627454b3">More...</a><br /></td></tr>
<tr class="separator:ga26bf4efa94c7a28e0acd72e9627454b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e453638386faab127d194dc2aa98261"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga7e453638386faab127d194dc2aa98261">LL_DMA_GetChannelPriorityLevel</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga7e453638386faab127d194dc2aa98261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel priority level.  CCR PL LL_DMA_GetChannelPriorityLevel.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga7e453638386faab127d194dc2aa98261">More...</a><br /></td></tr>
<tr class="separator:ga7e453638386faab127d194dc2aa98261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655f289deac644bd5726946267b020e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga655f289deac644bd5726946267b020e0">LL_DMA_SetDataLength</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)</td></tr>
<tr class="memdesc:ga655f289deac644bd5726946267b020e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Number of data to transfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga655f289deac644bd5726946267b020e0">More...</a><br /></td></tr>
<tr class="separator:ga655f289deac644bd5726946267b020e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662f7fb5847f260a0faf841b906d4c7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">LL_DMA_GetDataLength</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga662f7fb5847f260a0faf841b906d4c7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Number of data to transfer.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga662f7fb5847f260a0faf841b906d4c7c">More...</a><br /></td></tr>
<tr class="separator:ga662f7fb5847f260a0faf841b906d4c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcbb82b7aad98dda234559fce06d8e8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">LL_DMA_ConfigAddresses</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</td></tr>
<tr class="memdesc:ga5fcbb82b7aad98dda234559fce06d8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Source and Destination addresses.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga5fcbb82b7aad98dda234559fce06d8e8">More...</a><br /></td></tr>
<tr class="separator:ga5fcbb82b7aad98dda234559fce06d8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc21978aa24bfdd74e6bfe1434b6e14"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">LL_DMA_SetMemoryAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:ga0fc21978aa24bfdd74e6bfe1434b6e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory address.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga0fc21978aa24bfdd74e6bfe1434b6e14">More...</a><br /></td></tr>
<tr class="separator:ga0fc21978aa24bfdd74e6bfe1434b6e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5517371e36dbefaea3403ab206107f6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga5517371e36dbefaea3403ab206107f6a">LL_DMA_SetPeriphAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)</td></tr>
<tr class="memdesc:ga5517371e36dbefaea3403ab206107f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Peripheral address.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga5517371e36dbefaea3403ab206107f6a">More...</a><br /></td></tr>
<tr class="separator:ga5517371e36dbefaea3403ab206107f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57bdd9b3ec1da561e1af71aeaff547c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">LL_DMA_GetMemoryAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaa57bdd9b3ec1da561e1af71aeaff547c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Memory address.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaa57bdd9b3ec1da561e1af71aeaff547c">More...</a><br /></td></tr>
<tr class="separator:gaa57bdd9b3ec1da561e1af71aeaff547c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4a415f8ce219a477be9cec29f76de6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gafd4a415f8ce219a477be9cec29f76de6">LL_DMA_GetPeriphAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gafd4a415f8ce219a477be9cec29f76de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral address.  <a href="group___d_m_a___l_l___e_f___configuration.html#gafd4a415f8ce219a477be9cec29f76de6">More...</a><br /></td></tr>
<tr class="separator:gafd4a415f8ce219a477be9cec29f76de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60201823de6a476bf29da62f138a7b65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga60201823de6a476bf29da62f138a7b65">LL_DMA_SetM2MSrcAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:ga60201823de6a476bf29da62f138a7b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Source address.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga60201823de6a476bf29da62f138a7b65">More...</a><br /></td></tr>
<tr class="separator:ga60201823de6a476bf29da62f138a7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab16c2234eac7722c365fed8dbe75a9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">LL_DMA_SetM2MDstAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:ga1ab16c2234eac7722c365fed8dbe75a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Memory to Memory Destination address.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga1ab16c2234eac7722c365fed8dbe75a9">More...</a><br /></td></tr>
<tr class="separator:ga1ab16c2234eac7722c365fed8dbe75a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab27b45dc1f4f2dfc4ec229391ec1239"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">LL_DMA_GetM2MSrcAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaab27b45dc1f4f2dfc4ec229391ec1239"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Source address.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaab27b45dc1f4f2dfc4ec229391ec1239">More...</a><br /></td></tr>
<tr class="separator:gaab27b45dc1f4f2dfc4ec229391ec1239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad730e2c081cd2717afe3a91aa59e7b6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">LL_DMA_GetM2MDstAddress</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gad730e2c081cd2717afe3a91aa59e7b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory to Memory Destination address.  <a href="group___d_m_a___l_l___e_f___configuration.html#gad730e2c081cd2717afe3a91aa59e7b6e">More...</a><br /></td></tr>
<tr class="separator:gad730e2c081cd2717afe3a91aa59e7b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f718a5822e83668e9d99f6d023540f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#ga1f718a5822e83668e9d99f6d023540f1">LL_DMA_SetPeriphRequest</a> (DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)</td></tr>
<tr class="memdesc:ga1f718a5822e83668e9d99f6d023540f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA request for DMA Channels on DMAMUX Channel x.  <a href="group___d_m_a___l_l___e_f___configuration.html#ga1f718a5822e83668e9d99f6d023540f1">More...</a><br /></td></tr>
<tr class="separator:ga1f718a5822e83668e9d99f6d023540f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd4d5928efa76429285a886061bbbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___configuration.html#gaedd4d5928efa76429285a886061bbbf0">LL_DMA_GetPeriphRequest</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaedd4d5928efa76429285a886061bbbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA request for DMA Channels on DMAMUX Channel x.  <a href="group___d_m_a___l_l___e_f___configuration.html#gaedd4d5928efa76429285a886061bbbf0">More...</a><br /></td></tr>
<tr class="separator:gaedd4d5928efa76429285a886061bbbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa316bac25f83ccd141643cf2848f0f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 global interrupt flag.  ISR GIF1 LL_DMA_IsActiveFlag_GI1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa316bac25f83ccd141643cf2848f0f8b">More...</a><br /></td></tr>
<tr class="separator:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 global interrupt flag.  ISR GIF2 LL_DMA_IsActiveFlag_GI2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">More...</a><br /></td></tr>
<tr class="separator:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c2a2763ce3079528499c02a8721e9d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac6c2a2763ce3079528499c02a8721e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 global interrupt flag.  ISR GIF3 LL_DMA_IsActiveFlag_GI3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6c2a2763ce3079528499c02a8721e9d">More...</a><br /></td></tr>
<tr class="separator:gac6c2a2763ce3079528499c02a8721e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab066c0016fa1af8aeba5977adf8366cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab066c0016fa1af8aeba5977adf8366cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 global interrupt flag.  ISR GIF4 LL_DMA_IsActiveFlag_GI4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab066c0016fa1af8aeba5977adf8366cd">More...</a><br /></td></tr>
<tr class="separator:gab066c0016fa1af8aeba5977adf8366cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 global interrupt flag.  ISR GIF5 LL_DMA_IsActiveFlag_GI5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">More...</a><br /></td></tr>
<tr class="separator:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac49a6b70362b583c1dadebf67c94a9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 global interrupt flag.  ISR GIF6 LL_DMA_IsActiveFlag_GI6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac49a6b70362b583c1dadebf67c94a9dd">More...</a><br /></td></tr>
<tr class="separator:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 global interrupt flag.  ISR GIF7 LL_DMA_IsActiveFlag_GI7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gafa5e45b72d0a87225dbfc38facbd92b6">More...</a><br /></td></tr>
<tr class="separator:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a4925f480626eba26a0143804c7331"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga02a4925f480626eba26a0143804c7331">LL_DMA_IsActiveFlag_GI8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga02a4925f480626eba26a0143804c7331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 global interrupt flag.  ISR GIF8 LL_DMA_IsActiveFlag_GI8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga02a4925f480626eba26a0143804c7331">More...</a><br /></td></tr>
<tr class="separator:ga02a4925f480626eba26a0143804c7331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f1df8baadb1444c316b3e2ad3757607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer complete flag.  ISR TCIF1 LL_DMA_IsActiveFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">More...</a><br /></td></tr>
<tr class="separator:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer complete flag.  ISR TCIF2 LL_DMA_IsActiveFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">More...</a><br /></td></tr>
<tr class="separator:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84386b5251306cdcff214c8d1e6884c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga84386b5251306cdcff214c8d1e6884c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer complete flag.  ISR TCIF3 LL_DMA_IsActiveFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">More...</a><br /></td></tr>
<tr class="separator:ga84386b5251306cdcff214c8d1e6884c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3fb16e832559d5c3b4216b410c1e2305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer complete flag.  ISR TCIF4 LL_DMA_IsActiveFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">More...</a><br /></td></tr>
<tr class="separator:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer complete flag.  ISR TCIF5 LL_DMA_IsActiveFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">More...</a><br /></td></tr>
<tr class="separator:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer complete flag.  ISR TCIF6 LL_DMA_IsActiveFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">More...</a><br /></td></tr>
<tr class="separator:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c971a3043088ae6d84a4db8693615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab7c971a3043088ae6d84a4db8693615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer complete flag.  ISR TCIF7 LL_DMA_IsActiveFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">More...</a><br /></td></tr>
<tr class="separator:gab7c971a3043088ae6d84a4db8693615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab584e6a3b828bcbdceef478be21e73db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab584e6a3b828bcbdceef478be21e73db">LL_DMA_IsActiveFlag_TC8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab584e6a3b828bcbdceef478be21e73db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 transfer complete flag.  ISR TCIF8 LL_DMA_IsActiveFlag_TC8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab584e6a3b828bcbdceef478be21e73db">More...</a><br /></td></tr>
<tr class="separator:gab584e6a3b828bcbdceef478be21e73db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0772fe1dd8f348727183cc73546ba02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaf0772fe1dd8f348727183cc73546ba02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 half transfer flag.  ISR HTIF1 LL_DMA_IsActiveFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">More...</a><br /></td></tr>
<tr class="separator:gaf0772fe1dd8f348727183cc73546ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 half transfer flag.  ISR HTIF2 LL_DMA_IsActiveFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">More...</a><br /></td></tr>
<tr class="separator:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0e73a912871070c3dd17cad9cc0a8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 half transfer flag.  ISR HTIF3 LL_DMA_IsActiveFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">More...</a><br /></td></tr>
<tr class="separator:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 half transfer flag.  ISR HTIF4 LL_DMA_IsActiveFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">More...</a><br /></td></tr>
<tr class="separator:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 half transfer flag.  ISR HTIF5 LL_DMA_IsActiveFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">More...</a><br /></td></tr>
<tr class="separator:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e74972d93953a926f16f00fbdea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab86e74972d93953a926f16f00fbdea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 half transfer flag.  ISR HTIF6 LL_DMA_IsActiveFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">More...</a><br /></td></tr>
<tr class="separator:gab86e74972d93953a926f16f00fbdea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 half transfer flag.  ISR HTIF7 LL_DMA_IsActiveFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">More...</a><br /></td></tr>
<tr class="separator:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e288c5dd160a0eadb63c010c701623"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga36e288c5dd160a0eadb63c010c701623">LL_DMA_IsActiveFlag_HT8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga36e288c5dd160a0eadb63c010c701623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 half transfer flag.  ISR HTIF8 LL_DMA_IsActiveFlag_HT8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga36e288c5dd160a0eadb63c010c701623">More...</a><br /></td></tr>
<tr class="separator:ga36e288c5dd160a0eadb63c010c701623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ded677164982bf81ef1268207d87793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga5ded677164982bf81ef1268207d87793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer error flag.  ISR TEIF1 LL_DMA_IsActiveFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">More...</a><br /></td></tr>
<tr class="separator:ga5ded677164982bf81ef1268207d87793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer error flag.  ISR TEIF2 LL_DMA_IsActiveFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">More...</a><br /></td></tr>
<tr class="separator:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59359d0aa3ca6046980329f6f94a959"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa59359d0aa3ca6046980329f6f94a959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer error flag.  ISR TEIF3 LL_DMA_IsActiveFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">More...</a><br /></td></tr>
<tr class="separator:gaa59359d0aa3ca6046980329f6f94a959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer error flag.  ISR TEIF4 LL_DMA_IsActiveFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">More...</a><br /></td></tr>
<tr class="separator:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer error flag.  ISR TEIF5 LL_DMA_IsActiveFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">More...</a><br /></td></tr>
<tr class="separator:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0f9d3f618642acf138876452f9945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa4c0f9d3f618642acf138876452f9945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer error flag.  ISR TEIF6 LL_DMA_IsActiveFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">More...</a><br /></td></tr>
<tr class="separator:gaa4c0f9d3f618642acf138876452f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82414c57433b322e99121dec7e3b804e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82414c57433b322e99121dec7e3b804e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer error flag.  ISR TEIF7 LL_DMA_IsActiveFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">More...</a><br /></td></tr>
<tr class="separator:ga82414c57433b322e99121dec7e3b804e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73b35d2880afb83472bce3d1b379b5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac73b35d2880afb83472bce3d1b379b5a">LL_DMA_IsActiveFlag_TE8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac73b35d2880afb83472bce3d1b379b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 transfer error flag.  ISR TEIF8 LL_DMA_IsActiveFlag_TE8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac73b35d2880afb83472bce3d1b379b5a">More...</a><br /></td></tr>
<tr class="separator:gac73b35d2880afb83472bce3d1b379b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2c6c465b93c043c71f9bb822b25265ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 global interrupt flag.  IFCR CGIF1 LL_DMA_ClearFlag_GI1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2c6c465b93c043c71f9bb822b25265ba">More...</a><br /></td></tr>
<tr class="separator:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 global interrupt flag.  IFCR CGIF2 LL_DMA_ClearFlag_GI2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">More...</a><br /></td></tr>
<tr class="separator:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915a43cebac8930b6f4a11584c276c6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga915a43cebac8930b6f4a11584c276c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 global interrupt flag.  IFCR CGIF3 LL_DMA_ClearFlag_GI3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga915a43cebac8930b6f4a11584c276c6f">More...</a><br /></td></tr>
<tr class="separator:ga915a43cebac8930b6f4a11584c276c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 global interrupt flag.  IFCR CGIF4 LL_DMA_ClearFlag_GI4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga497363730ab0ed8abf19bc39e1d8eab3">More...</a><br /></td></tr>
<tr class="separator:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57132f8f894dce33198419ebba0d544d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga57132f8f894dce33198419ebba0d544d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 global interrupt flag.  IFCR CGIF5 LL_DMA_ClearFlag_GI5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga57132f8f894dce33198419ebba0d544d">More...</a><br /></td></tr>
<tr class="separator:ga57132f8f894dce33198419ebba0d544d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 global interrupt flag.  IFCR CGIF6 LL_DMA_ClearFlag_GI6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">More...</a><br /></td></tr>
<tr class="separator:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 global interrupt flag.  IFCR CGIF7 LL_DMA_ClearFlag_GI7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">More...</a><br /></td></tr>
<tr class="separator:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5935da198287926a6ea982b9b8bce1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5b5935da198287926a6ea982b9b8bce1">LL_DMA_ClearFlag_GI8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga5b5935da198287926a6ea982b9b8bce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 global interrupt flag.  IFCR CGIF8 LL_DMA_ClearFlag_GI8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5b5935da198287926a6ea982b9b8bce1">More...</a><br /></td></tr>
<tr class="separator:ga5b5935da198287926a6ea982b9b8bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer complete flag.  IFCR CTCIF1 LL_DMA_ClearFlag_TC1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">More...</a><br /></td></tr>
<tr class="separator:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer complete flag.  IFCR CTCIF2 LL_DMA_ClearFlag_TC2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">More...</a><br /></td></tr>
<tr class="separator:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer complete flag.  IFCR CTCIF3 LL_DMA_ClearFlag_TC3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">More...</a><br /></td></tr>
<tr class="separator:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53093771a97671bb20de72f77d52d56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad53093771a97671bb20de72f77d52d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer complete flag.  IFCR CTCIF4 LL_DMA_ClearFlag_TC4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">More...</a><br /></td></tr>
<tr class="separator:gad53093771a97671bb20de72f77d52d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96312133ee32d0e51500a12baf111213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga96312133ee32d0e51500a12baf111213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer complete flag.  IFCR CTCIF5 LL_DMA_ClearFlag_TC5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">More...</a><br /></td></tr>
<tr class="separator:ga96312133ee32d0e51500a12baf111213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2121035f08a8085389e87b808112fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2121035f08a8085389e87b808112fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer complete flag.  IFCR CTCIF6 LL_DMA_ClearFlag_TC6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">More...</a><br /></td></tr>
<tr class="separator:ga2121035f08a8085389e87b808112fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer complete flag.  IFCR CTCIF7 LL_DMA_ClearFlag_TC7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">More...</a><br /></td></tr>
<tr class="separator:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a774fb0c87de704e4c563dbec9990a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1a774fb0c87de704e4c563dbec9990a6">LL_DMA_ClearFlag_TC8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1a774fb0c87de704e4c563dbec9990a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 transfer complete flag.  IFCR CTCIF8 LL_DMA_ClearFlag_TC8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1a774fb0c87de704e4c563dbec9990a6">More...</a><br /></td></tr>
<tr class="separator:ga1a774fb0c87de704e4c563dbec9990a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 half transfer flag.  IFCR CHTIF1 LL_DMA_ClearFlag_HT1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">More...</a><br /></td></tr>
<tr class="separator:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 half transfer flag.  IFCR CHTIF2 LL_DMA_ClearFlag_HT2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">More...</a><br /></td></tr>
<tr class="separator:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga15be2f406a11fc6cf74e888be17b19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 half transfer flag.  IFCR CHTIF3 LL_DMA_ClearFlag_HT3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">More...</a><br /></td></tr>
<tr class="separator:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807e20c4d40a4b4e4201649aa39a577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac807e20c4d40a4b4e4201649aa39a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 half transfer flag.  IFCR CHTIF4 LL_DMA_ClearFlag_HT4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">More...</a><br /></td></tr>
<tr class="separator:gac807e20c4d40a4b4e4201649aa39a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 half transfer flag.  IFCR CHTIF5 LL_DMA_ClearFlag_HT5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">More...</a><br /></td></tr>
<tr class="separator:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d372f40dbea186613aa4c433d51433"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab4d372f40dbea186613aa4c433d51433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 half transfer flag.  IFCR CHTIF6 LL_DMA_ClearFlag_HT6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">More...</a><br /></td></tr>
<tr class="separator:gab4d372f40dbea186613aa4c433d51433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 half transfer flag.  IFCR CHTIF7 LL_DMA_ClearFlag_HT7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">More...</a><br /></td></tr>
<tr class="separator:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b2a582286b552e885c6bef7277bae0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga34b2a582286b552e885c6bef7277bae0">LL_DMA_ClearFlag_HT8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga34b2a582286b552e885c6bef7277bae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 half transfer flag.  IFCR CHTIF8 LL_DMA_ClearFlag_HT8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga34b2a582286b552e885c6bef7277bae0">More...</a><br /></td></tr>
<tr class="separator:ga34b2a582286b552e885c6bef7277bae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2925a3b38decf6b915191097251cc2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa2925a3b38decf6b915191097251cc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer error flag.  IFCR CTEIF1 LL_DMA_ClearFlag_TE1.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">More...</a><br /></td></tr>
<tr class="separator:gaa2925a3b38decf6b915191097251cc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga11136f3aa1116d9d524642ade3bc4e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer error flag.  IFCR CTEIF2 LL_DMA_ClearFlag_TE2.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">More...</a><br /></td></tr>
<tr class="separator:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer error flag.  IFCR CTEIF3 LL_DMA_ClearFlag_TE3.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">More...</a><br /></td></tr>
<tr class="separator:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer error flag.  IFCR CTEIF4 LL_DMA_ClearFlag_TE4.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">More...</a><br /></td></tr>
<tr class="separator:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga4a399deba27a6425f8c0bef8f0d87514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer error flag.  IFCR CTEIF5 LL_DMA_ClearFlag_TE5.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">More...</a><br /></td></tr>
<tr class="separator:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer error flag.  IFCR CTEIF6 LL_DMA_ClearFlag_TE6.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">More...</a><br /></td></tr>
<tr class="separator:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer error flag.  IFCR CTEIF7 LL_DMA_ClearFlag_TE7.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">More...</a><br /></td></tr>
<tr class="separator:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab158e7eca94e8bce998258ecfa8afcd9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab158e7eca94e8bce998258ecfa8afcd9">LL_DMA_ClearFlag_TE8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab158e7eca94e8bce998258ecfa8afcd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 transfer error flag.  IFCR CTEIF8 LL_DMA_ClearFlag_TE8.  <a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab158e7eca94e8bce998258ecfa8afcd9">More...</a><br /></td></tr>
<tr class="separator:gab158e7eca94e8bce998258ecfa8afcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb28fa71ac9d69bbcf98d8e13986bb42"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">LL_DMA_EnableIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gabb28fa71ac9d69bbcf98d8e13986bb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer complete interrupt.  CCR TCIE LL_DMA_EnableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gabb28fa71ac9d69bbcf98d8e13986bb42">More...</a><br /></td></tr>
<tr class="separator:gabb28fa71ac9d69bbcf98d8e13986bb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c181f79efcc225a109c64524f65f4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga71c181f79efcc225a109c64524f65f4f">LL_DMA_EnableIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga71c181f79efcc225a109c64524f65f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Half transfer interrupt.  CCR HTIE LL_DMA_EnableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga71c181f79efcc225a109c64524f65f4f">More...</a><br /></td></tr>
<tr class="separator:ga71c181f79efcc225a109c64524f65f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b66fc154643f73d81ed7018a4b4b94"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga71b66fc154643f73d81ed7018a4b4b94">LL_DMA_EnableIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga71b66fc154643f73d81ed7018a4b4b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer error interrupt.  CCR TEIE LL_DMA_EnableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga71b66fc154643f73d81ed7018a4b4b94">More...</a><br /></td></tr>
<tr class="separator:ga71b66fc154643f73d81ed7018a4b4b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6c77385e8683f2e661b7bbe7551bc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gaef6c77385e8683f2e661b7bbe7551bc6">LL_DMA_DisableIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gaef6c77385e8683f2e661b7bbe7551bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer complete interrupt.  CCR TCIE LL_DMA_DisableIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gaef6c77385e8683f2e661b7bbe7551bc6">More...</a><br /></td></tr>
<tr class="separator:gaef6c77385e8683f2e661b7bbe7551bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ca9802e155492dba9220c47b517ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga0a0ca9802e155492dba9220c47b517ce">LL_DMA_DisableIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga0a0ca9802e155492dba9220c47b517ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Half transfer interrupt.  CCR HTIE LL_DMA_DisableIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga0a0ca9802e155492dba9220c47b517ce">More...</a><br /></td></tr>
<tr class="separator:ga0a0ca9802e155492dba9220c47b517ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdf0207cc5f2f437c647df81a1455d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga6cdf0207cc5f2f437c647df81a1455d5">LL_DMA_DisableIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga6cdf0207cc5f2f437c647df81a1455d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer error interrupt.  CCR TEIE LL_DMA_DisableIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga6cdf0207cc5f2f437c647df81a1455d5">More...</a><br /></td></tr>
<tr class="separator:ga6cdf0207cc5f2f437c647df81a1455d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4a32b6bccb5ad1d93c308ae1c20eb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">LL_DMA_IsEnabledIT_TC</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga3f4a32b6bccb5ad1d93c308ae1c20eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer complete Interrupt is enabled.  CCR TCIE LL_DMA_IsEnabledIT_TC.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga3f4a32b6bccb5ad1d93c308ae1c20eb6">More...</a><br /></td></tr>
<tr class="separator:ga3f4a32b6bccb5ad1d93c308ae1c20eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf40d6ff093379a8890aed282538551"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#ga5bf40d6ff093379a8890aed282538551">LL_DMA_IsEnabledIT_HT</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga5bf40d6ff093379a8890aed282538551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Half transfer Interrupt is enabled.  CCR HTIE LL_DMA_IsEnabledIT_HT.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#ga5bf40d6ff093379a8890aed282538551">More...</a><br /></td></tr>
<tr class="separator:ga5bf40d6ff093379a8890aed282538551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad475da99881260cb17abe245765855ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___i_t___management.html#gad475da99881260cb17abe245765855ae">LL_DMA_IsEnabledIT_TE</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:gad475da99881260cb17abe245765855ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Transfer error Interrupt is enabled.  CCR TEIE LL_DMA_IsEnabledIT_TE.  <a href="group___d_m_a___l_l___e_f___i_t___management.html#gad475da99881260cb17abe245765855ae">More...</a><br /></td></tr>
<tr class="separator:gad475da99881260cb17abe245765855ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa5b01fc52532edce665beed46a8576"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___init.html#gaaaa5b01fc52532edce665beed46a8576">LL_DMA_Init</a> (DMA_TypeDef *DMAx, uint32_t Channel, <a class="el" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:gaaaa5b01fc52532edce665beed46a8576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DMA registers according to the specified parameters in DMA_InitStruct.  <a href="group___d_m_a___l_l___e_f___init.html#gaaaa5b01fc52532edce665beed46a8576">More...</a><br /></td></tr>
<tr class="separator:gaaaa5b01fc52532edce665beed46a8576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c95a9ce44227ce7f02922922278872e"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___init.html#ga5c95a9ce44227ce7f02922922278872e">LL_DMA_DeInit</a> (DMA_TypeDef *DMAx, uint32_t Channel)</td></tr>
<tr class="memdesc:ga5c95a9ce44227ce7f02922922278872e"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the DMA registers to their default reset values.  <a href="group___d_m_a___l_l___e_f___init.html#ga5c95a9ce44227ce7f02922922278872e">More...</a><br /></td></tr>
<tr class="separator:ga5c95a9ce44227ce7f02922922278872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad828fb5e4097e52a8bfeb562fde05512"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___init.html#gad828fb5e4097e52a8bfeb562fde05512">LL_DMA_StructInit</a> (<a class="el" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:gad828fb5e4097e52a8bfeb562fde05512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a> field to default value.  <a href="group___d_m_a___l_l___e_f___init.html#gad828fb5e4097e52a8bfeb562fde05512">More...</a><br /></td></tr>
<tr class="separator:gad828fb5e4097e52a8bfeb562fde05512"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of DMA LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
