--
-- VHDL Architecture Cursor.Compteur_nbit.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 15:26:16 13.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;

ARCHITECTURE struct OF Compteur_nbit IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL en : unsigned(n DOWNTO 0);


    -- Component Declarations
    COMPONENT compteur_universel_1bit
    PORT (
        clock      : IN     std_ulogic ;
        en         : IN     std_uLogic ;
        load       : IN     std_uLogic ;
        reset_fonc : IN     std_uLogic ;
        rst        : IN     std_uLogic ;
        set        : IN     std_uLogic ;
        up_down    : IN     std_uLogic ;
        value      : IN     std_uLogic ;
        qi         : OUT    std_uLogic ;
        rco_i      : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT bufferUlogic
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : bufferUlogic USE ENTITY gates.bufferUlogic;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_1 : bufferUlogic
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => en_in,
            out1 => en(0)
        );
    U_2 : bufferUlogic
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => en(n),
            out1 => en_out
        );

    g0: FOR i IN 1 TO n GENERATE
    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : compteur_universel_1bit USE ENTITY Cursor.compteur_universel_1bit;
    -- pragma synthesis_on

    BEGIN
        U_0 : compteur_universel_1bit
            PORT MAP (
                clock      => clock,
                en         => en(i-1),
                load       => load,
                reset_fonc => reset_fonc,
                rst        => rst,
                set        => set,
                up_down    => up_down,
                value      => value(i),
                qi         => q(i),
                rco_i      => en(i)
            );
    END GENERATE g0;

END struct;
