{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699227133912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699227133912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:32:13 2023 " "Processing started: Sun Nov 05 17:32:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699227133912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227133912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227133913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699227134639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699227134639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behaivoral " "Found design unit 1: vga-behaivoral" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699227149606 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699227149606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699227149663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(117) " "VHDL Process Statement warning at vga.vhd(117): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149666 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(117) " "VHDL Process Statement warning at vga.vhd(117): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149666 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(121) " "VHDL Process Statement warning at vga.vhd(121): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149667 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(121) " "VHDL Process Statement warning at vga.vhd(121): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149667 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(125) " "VHDL Process Statement warning at vga.vhd(125): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149667 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(125) " "VHDL Process Statement warning at vga.vhd(125): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149667 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(129) " "VHDL Process Statement warning at vga.vhd(129): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149667 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(129) " "VHDL Process Statement warning at vga.vhd(129): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(136) " "VHDL Process Statement warning at vga.vhd(136): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(136) " "VHDL Process Statement warning at vga.vhd(136): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(140) " "VHDL Process Statement warning at vga.vhd(140): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(140) " "VHDL Process Statement warning at vga.vhd(140): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(145) " "VHDL Process Statement warning at vga.vhd(145): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(145) " "VHDL Process Statement warning at vga.vhd(145): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149668 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(149) " "VHDL Process Statement warning at vga.vhd(149): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(149) " "VHDL Process Statement warning at vga.vhd(149): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(154) " "VHDL Process Statement warning at vga.vhd(154): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(154) " "VHDL Process Statement warning at vga.vhd(154): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(158) " "VHDL Process Statement warning at vga.vhd(158): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(158) " "VHDL Process Statement warning at vga.vhd(158): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149669 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(162) " "VHDL Process Statement warning at vga.vhd(162): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(162) " "VHDL Process Statement warning at vga.vhd(162): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(166) " "VHDL Process Statement warning at vga.vhd(166): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(166) " "VHDL Process Statement warning at vga.vhd(166): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(175) " "VHDL Process Statement warning at vga.vhd(175): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(175) " "VHDL Process Statement warning at vga.vhd(175): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149670 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(179) " "VHDL Process Statement warning at vga.vhd(179): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(179) " "VHDL Process Statement warning at vga.vhd(179): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(188) " "VHDL Process Statement warning at vga.vhd(188): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(188) " "VHDL Process Statement warning at vga.vhd(188): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149671 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(196) " "VHDL Process Statement warning at vga.vhd(196): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149672 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(196) " "VHDL Process Statement warning at vga.vhd(196): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(200) " "VHDL Process Statement warning at vga.vhd(200): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(200) " "VHDL Process Statement warning at vga.vhd(200): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(204) " "VHDL Process Statement warning at vga.vhd(204): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(204) " "VHDL Process Statement warning at vga.vhd(204): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(209) " "VHDL Process Statement warning at vga.vhd(209): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149673 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(209) " "VHDL Process Statement warning at vga.vhd(209): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(213) " "VHDL Process Statement warning at vga.vhd(213): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(213) " "VHDL Process Statement warning at vga.vhd(213): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(217) " "VHDL Process Statement warning at vga.vhd(217): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(217) " "VHDL Process Statement warning at vga.vhd(217): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(221) " "VHDL Process Statement warning at vga.vhd(221): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149674 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(221) " "VHDL Process Statement warning at vga.vhd(221): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(223) " "VHDL Process Statement warning at vga.vhd(223): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(223) " "VHDL Process Statement warning at vga.vhd(223): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(225) " "VHDL Process Statement warning at vga.vhd(225): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(225) " "VHDL Process Statement warning at vga.vhd(225): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(227) " "VHDL Process Statement warning at vga.vhd(227): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(227) " "VHDL Process Statement warning at vga.vhd(227): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(229) " "VHDL Process Statement warning at vga.vhd(229): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149675 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(229) " "VHDL Process Statement warning at vga.vhd(229): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(231) " "VHDL Process Statement warning at vga.vhd(231): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(231) " "VHDL Process Statement warning at vga.vhd(231): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(233) " "VHDL Process Statement warning at vga.vhd(233): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(233) " "VHDL Process Statement warning at vga.vhd(233): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(235) " "VHDL Process Statement warning at vga.vhd(235): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(235) " "VHDL Process Statement warning at vga.vhd(235): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(237) " "VHDL Process Statement warning at vga.vhd(237): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149676 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(237) " "VHDL Process Statement warning at vga.vhd(237): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149677 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(239) " "VHDL Process Statement warning at vga.vhd(239): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149677 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(239) " "VHDL Process Statement warning at vga.vhd(239): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149677 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(242) " "VHDL Process Statement warning at vga.vhd(242): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149678 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(242) " "VHDL Process Statement warning at vga.vhd(242): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149678 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(244) " "VHDL Process Statement warning at vga.vhd(244): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149678 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(244) " "VHDL Process Statement warning at vga.vhd(244): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149678 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(246) " "VHDL Process Statement warning at vga.vhd(246): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149678 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(246) " "VHDL Process Statement warning at vga.vhd(246): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149679 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(248) " "VHDL Process Statement warning at vga.vhd(248): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149679 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(248) " "VHDL Process Statement warning at vga.vhd(248): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149679 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(250) " "VHDL Process Statement warning at vga.vhd(250): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149679 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(250) " "VHDL Process Statement warning at vga.vhd(250): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149680 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(252) " "VHDL Process Statement warning at vga.vhd(252): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149680 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(252) " "VHDL Process Statement warning at vga.vhd(252): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149680 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(254) " "VHDL Process Statement warning at vga.vhd(254): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149681 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(254) " "VHDL Process Statement warning at vga.vhd(254): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149681 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x vga.vhd(256) " "VHDL Process Statement warning at vga.vhd(256): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149682 "|vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y vga.vhd(256) " "VHDL Process Statement warning at vga.vhd(256): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699227149682 "|vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green vga.vhd(113) " "VHDL Process Statement warning at vga.vhd(113): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699227149685 "|vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue vga.vhd(113) " "VHDL Process Statement warning at vga.vhd(113): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699227149685 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] vga.vhd(113) " "Inferred latch for \"blue\[0\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149695 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] vga.vhd(113) " "Inferred latch for \"blue\[1\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149696 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] vga.vhd(113) " "Inferred latch for \"blue\[2\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149697 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] vga.vhd(113) " "Inferred latch for \"blue\[3\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149697 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] vga.vhd(113) " "Inferred latch for \"green\[0\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149697 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] vga.vhd(113) " "Inferred latch for \"green\[1\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149698 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] vga.vhd(113) " "Inferred latch for \"green\[2\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149698 "|vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] vga.vhd(113) " "Inferred latch for \"green\[3\]\" at vga.vhd(113)" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227149698 "|vga"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR LessThan62~synth " "Ports ENA and CLR on the latch are fed by the same signal LessThan62~synth" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150709 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[1\]\$latch " "Latch green\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR LessThan62~synth " "Ports ENA and CLR on the latch are fed by the same signal LessThan62~synth" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[2\]\$latch " "Latch green\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR LessThan62~synth " "Ports ENA and CLR on the latch are fed by the same signal LessThan62~synth" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[3\]\$latch " "Latch green\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR LessThan62~synth " "Ports ENA and CLR on the latch are fed by the same signal LessThan62~synth" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150710 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150711 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[1\]\$latch " "Latch blue\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150711 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[2\]\$latch " "Latch blue\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150711 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[3\]\$latch " "Latch blue\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE row\[31\] " "Ports ENA and PRE on the latch are fed by the same signal row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699227150711 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699227150711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699227151853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699227153413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699227153413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "868 " "Implemented 868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699227153528 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699227153528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "849 " "Implemented 849 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699227153528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699227153528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699227153563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:32:33 2023 " "Processing ended: Sun Nov 05 17:32:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699227153563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699227153563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699227153563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699227153563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699227155318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699227155319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:32:34 2023 " "Processing started: Sun Nov 05 17:32:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699227155319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699227155319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699227155319 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699227155534 ""}
{ "Info" "0" "" "Project  = Practica10" {  } {  } 0 0 "Project  = Practica10" 0 0 "Fitter" 0 0 1699227155535 ""}
{ "Info" "0" "" "Revision = Practica10" {  } {  } 0 0 "Revision = Practica10" 0 0 "Fitter" 0 0 1699227155535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699227155669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699227155669 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica10 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Practica10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699227155697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699227155755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699227155755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699227156070 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699227156083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699227156354 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699227156354 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699227156359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699227156359 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699227156360 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699227156360 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699227156360 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699227156360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699227156361 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699227157416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica10.sdc " "Synopsys Design Constraints File file not found: 'Practica10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699227157418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699227157418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699227157427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699227157428 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699227157428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_pixel  " "Automatically promoted node reloj_pixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[0\] " "Destination node row\[0\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[1\] " "Destination node row\[1\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[2\] " "Destination node row\[2\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[3\] " "Destination node row\[3\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[4\] " "Destination node row\[4\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[5\] " "Destination node row\[5\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[6\] " "Destination node row\[6\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[7\] " "Destination node row\[7\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[8\] " "Destination node row\[8\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row\[31\] " "Destination node row\[31\]" {  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699227157488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1699227157488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699227157488 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699227157488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "green\[3\]~13  " "Automatically promoted node green\[3\]~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699227157489 ""}  } { { "vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/vga.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 0 { 0 ""} 0 1363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699227157489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699227158104 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699227158104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699227158105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699227158106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699227158107 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699227158108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699227158108 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699227158108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699227158182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699227158182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699227158182 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699227158308 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699227158323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699227161391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699227161777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699227161816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699227165427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699227165427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699227166173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699227169540 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699227169540 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1699227189284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699227203843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699227203843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699227203847 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699227204128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699227204141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699227205377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699227205377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699227206943 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699227207820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/output_files/Practica10.fit.smsg " "Generated suppressed messages file C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/output_files/Practica10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699227208324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5415 " "Peak virtual memory: 5415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699227209169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:33:29 2023 " "Processing ended: Sun Nov 05 17:33:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699227209169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699227209169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699227209169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699227209169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699227210556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699227210557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:33:30 2023 " "Processing started: Sun Nov 05 17:33:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699227210557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699227210557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699227210557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699227211102 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699227213564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699227213765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699227215047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:33:35 2023 " "Processing ended: Sun Nov 05 17:33:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699227215047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699227215047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699227215047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699227215047 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699227215699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699227216692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699227216693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:33:36 2023 " "Processing started: Sun Nov 05 17:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699227216693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699227216693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica10 -c Practica10 " "Command: quartus_sta Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699227216693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699227216916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699227217262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699227217262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699227217671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica10.sdc " "Synopsys Design Constraints File file not found: 'Practica10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699227217714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217714 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_pixel reloj_pixel " "create_clock -period 1.000 -name reloj_pixel reloj_pixel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699227217717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699227217717 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name column\[0\] column\[0\] " "create_clock -period 1.000 -name column\[0\] column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699227217717 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699227217717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699227217724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699227217725 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699227217726 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699227217741 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699227217752 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699227217753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.532 " "Worst-case setup slack is -3.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532            -117.922 reloj_pixel  " "   -3.532            -117.922 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960              -0.960 clk50MHz  " "   -0.960              -0.960 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.615 " "Worst-case hold slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 reloj_pixel  " "    0.615               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 clk50MHz  " "    0.817               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.517 " "Worst-case recovery slack is -10.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.517             -82.213 column\[0\]  " "  -10.517             -82.213 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.969 " "Worst-case removal slack is -7.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.969             -57.977 column\[0\]  " "   -7.969             -57.977 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.866 " "Worst-case minimum pulse width slack is -3.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866            -319.519 column\[0\]  " "   -3.866            -319.519 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 clk50MHz  " "   -3.000             -15.627 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 reloj_pixel  " "   -1.403             -60.329 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227217814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227217814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699227217832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699227217871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699227219779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699227219961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699227219967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.122 " "Worst-case setup slack is -3.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122            -104.316 reloj_pixel  " "   -3.122            -104.316 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -0.748 clk50MHz  " "   -0.748              -0.748 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227219978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.575 " "Worst-case hold slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 reloj_pixel  " "    0.575               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 clk50MHz  " "    0.645               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227219985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.866 " "Worst-case recovery slack is -9.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.866             -77.186 column\[0\]  " "   -9.866             -77.186 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227219997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227219997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -7.332 " "Worst-case removal slack is -7.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.332             -53.471 column\[0\]  " "   -7.332             -53.471 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.398 " "Worst-case minimum pulse width slack is -3.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398            -285.516 column\[0\]  " "   -3.398            -285.516 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 clk50MHz  " "   -3.000             -15.627 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -60.329 reloj_pixel  " "   -1.403             -60.329 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220023 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699227220039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699227220286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699227220288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.108 " "Worst-case setup slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108             -28.854 reloj_pixel  " "   -1.108             -28.854 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 clk50MHz  " "   -0.293              -0.293 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 reloj_pixel  " "    0.246               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 clk50MHz  " "    0.494               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.283 " "Worst-case recovery slack is -4.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.283             -33.857 column\[0\]  " "   -4.283             -33.857 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.388 " "Worst-case removal slack is -3.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388             -24.954 column\[0\]  " "   -3.388             -24.954 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.207 clk50MHz  " "   -3.000             -13.207 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433             -96.214 column\[0\]  " "   -1.433             -96.214 column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -43.000 reloj_pixel  " "   -1.000             -43.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699227220351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699227220351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699227221454 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699227221459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699227221547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:33:41 2023 " "Processing ended: Sun Nov 05 17:33:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699227221547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699227221547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699227221547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699227221547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699227222859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699227222860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:33:42 2023 " "Processing started: Sun Nov 05 17:33:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699227222860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699227222860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practica10 -c Practica10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practica10 -c Practica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699227222860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699227223688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practica10.vo C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/simulation/modelsim/ simulation " "Generated file Practica10.vo in folder \"C:/Users/IsraCode/Documents/FI/2024-1/VLSI/p10/compproo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699227223893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699227223954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:33:43 2023 " "Processing ended: Sun Nov 05 17:33:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699227223954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699227223954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699227223954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699227223954 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699227224652 ""}
