#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "TETRIS"
TETRIS
set CYCLE 10
10
set INPUT_DLY [expr 0.5*$CYCLE]
5.0
set OUTPUT_DLY [expr 0.5*$CYCLE]
5.0
#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
TRUE
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/TETRIS.v
Presto compilation completed successfully.
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
1
elaborate $DESIGN  
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 72 in file
        '../01_RTL/TETRIS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 120 in file
        '../01_RTL/TETRIS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           121            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 366 in file
        '../01_RTL/TETRIS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           374            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine TETRIS line 65 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 109 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     in_cnt_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 209 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_high_reg      | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 366 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      grid_reg       | Flip-flop |  90   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 683 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 722 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   score_store_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine TETRIS line 851 in file
                '../01_RTL/TETRIS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      score_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   score_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  tetris_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      fail_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (TETRIS)
Elaborated 1 design.
Current design is now 'TETRIS'.
1
# (B-2) read_sverilog
#read_sverilog $DESIGN\.v
# (B-3) set current design
current_design $DESIGN
Current design is 'TETRIS'.
{TETRIS}
link

  Linking design 'TETRIS'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  TETRIS                      /RAID2/COURSE/iclab/iclab143/Lab03/02_SYN/TETRIS.db
  slow (library)              /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (C) Global Setting
#======================================================
set_wire_load_mode top
1
# set_operating_conditions -max WCCOM -min BCCOM
# set_wire_load_model -name umc18_wl10 -library slow
#======================================================
#  (D) Set Design Constraints
#======================================================
# (D-1) Setting Clock Constraints
create_clock -name clk -period $CYCLE [get_ports clk] 
1
set_dont_touch_network             [get_clocks clk]
1
set_fix_hold                       [get_clocks clk]
1
set_clock_uncertainty       0.1    [get_clocks clk]
1
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
set_input_transition        0.5    [all_inputs] 
1
set_clock_transition        0.1    [all_clocks] 
1
# (D-2) Setting in/out Constraints
set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
1
set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
1
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
1
set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
#set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
# (D-3) Setting Design Environment
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [get_ports clk]
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [remove_from_collection [all_inputs] [get_ports clk]]
# set_load  [load_of "umc18io3v5v_slow/P8C/A"]       [all_outputs] ; # ~= 0.038
set_load 0.05 [all_outputs]
1
# (D-4) Setting DRC Constraint
#set_max_delay           0     ; # Optimize delay max effort                 
#set_max_area            0      ; # Optimize area max effort           
set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  
1
set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value
1
set_max_fanout          10      [all_inputs]
1
# set_dont_use slow/JKFF*
#set_dont_touch [get_cells core_reg_macro]
#set hdlin_ff_always_sync_set_reset true
# (D-5) Report Clock skew
report_clock -skew clk
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'TETRIS' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clock_skew
Design : TETRIS
Version: T-2022.03
Date   : Mon Sep 30 15:23:45 2024
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 19744                                  |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 141                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 7161                                   |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 24 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'TETRIS'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'TETRIS'
Information: Added key list 'DesignWare' to design 'TETRIS'. (DDB-72)
Information: The register 'y_high_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_high_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_high_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_high_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_high_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'y_high_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'grid_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: In design 'TETRIS', the register 'state_reg[0]' is removed because it is merged to 'state_reg[1]'. (OPT-1215)
Information: In design 'TETRIS', the register 'score_valid_reg' is removed because it is merged to 'tetris_valid_reg'. (OPT-1215)
 Implement Synthetic for 'TETRIS'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:15   60886.4      0.33      18.9       3.2                           7739301.5000      0.00  
    0:00:15   60623.6      0.94      36.2       3.2                           7710194.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:15   60623.6      0.94      36.2       3.2                           7710194.0000      0.00  
    0:00:15   60417.4      1.05      39.9       3.2                           7689725.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:15   34039.1      1.04      61.7       1.0                           2685481.2500      0.00  
    0:00:16   38213.7      0.17       6.5       1.0                           3461352.0000      0.00  
    0:00:16   38213.7      0.17       6.5       1.0                           3461352.0000      0.00  
    0:00:17   37891.0      0.16       4.6       1.0                           3366294.0000      0.00  
    0:00:17   37678.1      0.15       4.3       1.0                           3349402.2500      0.00  
    0:00:17   37661.5      0.15       4.8       1.0                           3348354.7500      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:17   37279.0      0.14       4.1       1.0                           3278479.5000      0.00  
    0:00:17   37169.2      0.10       2.6       1.0                           3259004.5000      0.00  
    0:00:17   37169.2      0.10       2.6       1.0                           3259004.5000      0.00  
    0:00:18   36723.5      0.10       1.6       1.0                           3098531.2500      0.00  
    0:00:18   36723.5      0.10       1.6       1.0                           3098531.2500      0.00  
    0:00:18   38785.8      0.11       3.5       1.0                           3447061.7500      0.00  
    0:00:18   38785.8      0.11       3.5       1.0                           3447061.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:18   38982.1      0.00       0.0       1.0                           3495724.7500      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:18   39002.0      0.00       0.0       0.0                           3496219.5000      0.00  
    0:00:18   39002.0      0.00       0.0       0.0                           3496219.5000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:18   39002.0      0.00       0.0       0.0                           3496219.5000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:19   36447.4      0.00       0.0       0.0                           2866849.7500      0.00  
    0:00:19   36447.4      0.00       0.0       0.0                           2866849.7500      0.00  
    0:00:19   36447.4      0.00       0.0       0.0                           2866849.7500      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:19   36261.1      0.00       0.0       0.0                           2857848.5000      0.00  
    0:00:19   35472.7      0.00       0.0       0.0                           2824109.2500      0.00  
    0:00:19   35472.7      0.00       0.0       0.0                           2824109.2500      0.00  
    0:00:19   35472.7      0.00       0.0       0.0                           2824109.2500      0.00  
    0:00:20   35469.4      0.00       0.0       0.0                           2821517.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   35369.6      0.00       0.0       0.0                           2780242.7500      0.00  
    0:00:20   34797.5      0.00       0.0       0.0                           2676385.5000      0.00  
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab143/Lab03/02_SYN/Netlist/TETRIS_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'TETRIS_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab143/Lab03/02_SYN/Netlist/TETRIS_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : TETRIS
Version: T-2022.03
Date   : Mon Sep 30 15:24:08 2024
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db)

Number of ports:                           88
Number of nets:                          1930
Number of cells:                         1877
Number of combinational cells:           1750
Number of sequential cells:               127
Number of macros/black boxes:               0
Number of buf/inv:                        289
Number of references:                     108

Combinational area:              27482.717281
Buf/Inv area:                     3216.628897
Noncombinational area:            7314.753639
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 34797.470921
Total area:                 undefined
1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TETRIS
Version: T-2022.03
Date   : Mon Sep 30 15:24:08 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: position[0]
              (input port clocked by clk)
  Endpoint: grid_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     5.00       5.00 r
  position[0] (in)                         0.00       5.00 r
  U2428/Y (NAND2X4)                        0.13       5.13 f
  U2429/Y (BUFX12)                         0.20       5.32 f
  U2395/Y (NAND2X4)                        0.09       5.42 r
  U2437/Y (NOR2X4)                         0.06       5.48 f
  U1552/Y (BUFX8)                          0.19       5.67 f
  U2440/Y (NAND2X1)                        0.09       5.76 r
  U2501/Y (NAND4X1)                        0.16       5.91 f
  U1541/Y (BUFX4)                          0.24       6.16 f
  U1537/Y (INVX2)                          0.12       6.27 r
  U2600/Y (NAND2XL)                        0.09       6.36 f
  U2383/Y (OAI21X1)                        0.19       6.55 r
  U1611/Y (AOI21X1)                        0.11       6.66 f
  U1532/Y (OR2X2)                          0.28       6.94 f
  U2390/Y (NAND2X4)                        0.09       7.04 r
  U2384/Y (NOR2X2)                         0.06       7.10 f
  U2387/Y (NOR3X2)                         0.21       7.31 r
  U2389/Y (NAND2BX2)                       0.09       7.41 f
  U2386/Y (NAND2X1)                        0.13       7.53 r
  U2633/Y (NAND3X2)                        0.13       7.66 f
  U2634/Y (BUFX8)                          0.21       7.87 f
  U2655/Y (INVX8)                          0.09       7.96 r
  U2656/Y (NOR2X4)                         0.09       8.05 f
  U2657/Y (NAND2X2)                        0.10       8.14 r
  U1519/Y (INVX2)                          0.08       8.23 f
  U1936/Y (CLKINVX3)                       0.06       8.29 r
  U1506/Y (NAND2X2)                        0.08       8.36 f
  U2098/Y (AOI222X1)                       0.48       8.85 r
  U1744/Y (NOR2X1)                         0.08       8.93 f
  U3008/Y (AOI211XL)                       0.21       9.14 r
  U3009/Y (AND2X2)                         0.20       9.35 r
  U3010/Y (MXI2X1)                         0.15       9.50 f
  grid_reg_1__7_/D (DFFHQX1)               0.00       9.50 f
  data arrival time                                   9.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.10       9.90
  grid_reg_1__7_/CK (DFFHQX1)              0.00       9.90 r
  library setup time                      -0.40       9.50
  data required time                                  9.50
  -----------------------------------------------------------
  data required time                                  9.50
  data arrival time                                  -9.50
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
exit

Memory usage for this session 240 Mbytes.
Memory usage for this session including child processes 513 Mbytes.
CPU usage for this session 39 seconds ( 0.01 hours ).
Elapsed time for this session 31 seconds ( 0.01 hours ).

Thank you...

