;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, 392
	SUB #0, -33
	SUB @3, 0
	MOV 10, @9
	MOV 10, 7
	SUB 20, 312
	SUB 10, 30
	CMP -209, <-120
	SUB @3, 0
	CMP -209, <-120
	MOV -1, <-20
	DAT #0, <2
	DAT #0, <2
	ADD 10, 7
	SPL 0, <402
	ADD 10, 7
	SUB 20, 312
	ADD 10, 7
	SUB 3, 20
	SUB 10, 30
	MOV @701, 1
	MOV 0, @2
	SPL 0, <402
	CMP @-129, 100
	SUB 3, 20
	SPL 0, <402
	SUB -0, -0
	SPL 0, <402
	ADD #-290, <1
	CMP -209, <-120
	SUB <0, @0
	ADD #-290, <1
	SPL 0, <402
	CMP -209, <-120
	CMP -209, <-120
	CMP -209, <-120
	SUB 100, 300
	MOV -1, <-20
	CMP @-129, 100
	CMP -209, <-120
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	SUB #0, -33
	CMP -209, <-120
	MOV -7, <-20
	ADD 210, 30
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <3, 0
	SUB <3, 0
	ADD 10, 30
	ADD 211, 60
	SUB @121, 206
	DJN -1, @-20
	ADD 211, 60
	SUB #0, 0
	SUB @121, 106
	MOV #3, <-80
	MOV -1, <-30
	SUB @121, 106
	SUB @1, @2
	MOV #3, <-80
	MOV -1, <-20
	SUB 0, 100
	SUB 123, 696
	MOV -1, <-30
	MOV -1, <-30
	SUB #0, 0
	SUB @1, @2
	DJN -1, @-20
	SUB @-127, 100
	SLT -40, 9
	SUB @121, 106
	SUB <121, 106
	SUB <121, 106
	SUB <121, 106
	ADD 10, 30
	ADD 10, 30
	SUB <20, @512
	SUB @121, 106
	SUB <121, 106
	ADD #270, <0
	SUB @-127, 100
	MOV -1, <-30
	SUB @1, @2
	MOV -1, <-20
	SPL 0, 902
	SPL 0, <732
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, -163
	DJN -1, @-20
	SUB @121, -163
