// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include "hw/ip/aes/model/aes_modes.h"
#include "sw/device/lib/base/bitfield.h"
#include "sw/device/lib/base/mmio.h"
#include "sw/device/lib/dif/dif_aes.h"
#include "sw/device/lib/dif/dif_cmod.h"
#include "sw/device/lib/runtime/ibex.h"
#include "sw/device/lib/runtime/log.h"
#include "sw/device/lib/testing/test_framework/check.h"
#include "sw/device/lib/testing/test_framework/ottf_main.h"

#include "aes_regs.h"   // Generated
#include "cmod_regs.h"  // Generated
#include "hw/top_earlgrey/sw/autogen/top_earlgrey.h"

static const uint8_t plainText[80] = {
    0x6b, 0xc1, 0xbe, 0xe2, 0x2e, 0x40, 0x9f, 0x96, 0xe9, 0x3d, 0x7e, 0x11,
    0x73, 0x93, 0x17, 0x2a, 0xae, 0x2d, 0x8a, 0x57, 0x1e, 0x03, 0xac, 0x9c,
    0x9e, 0xb7, 0x6f, 0xac, 0x45, 0xaf, 0x8e, 0x51, 0x30, 0xc8, 0x1c, 0x46,
    0xa3, 0x5c, 0xe4, 0x11, 0xe5, 0xfb, 0xc1, 0x19, 0x1a, 0x0a, 0x52, 0xef,
    0xf6, 0x9f, 0x24, 0x45, 0xdf, 0x4f, 0x9b, 0x17, 0xad, 0x2b, 0x41, 0x7b,
    0xe6, 0x6c, 0x37, 0x10, 0x6b, 0xc1, 0xbe, 0xe2, 0x11, 0x73, 0x93, 0x17,
    0xac, 0x9c, 0x9e, 0xb7, 0xc8, 0x1c, 0x46, 0xa3,
};

static const uint8_t cipherTexts[3][5][80] = {
    // 128-bit key
    {
        // ECB
        {0x3a, 0xd7, 0x7b, 0xb4, 0x0d, 0x7a, 0x36, 0x60, 0xa8, 0x9e, 0xca, 0xf3,
         0x24, 0x66, 0xef, 0x97, 0xf5, 0xd3, 0xd5, 0x85, 0x03, 0xb9, 0x69, 0x9d,
         0xe7, 0x85, 0x89, 0x5a, 0x96, 0xfd, 0xba, 0xaf, 0x43, 0xb1, 0xcd, 0x7f,
         0x59, 0x8e, 0xce, 0x23, 0x88, 0x1b, 0x00, 0xe3, 0xed, 0x03, 0x06, 0x88,
         0x7b, 0x0c, 0x78, 0x5e, 0x27, 0xe8, 0xad, 0x3f, 0x82, 0x23, 0x20, 0x71,
         0x04, 0x72, 0x5d, 0xd4, 0x3b, 0xf4, 0x10, 0x77, 0x8b, 0xb6, 0x71, 0xe5,
         0xef, 0xf5, 0x64, 0xec, 0x37, 0xf0, 0xfc, 0x6a},
        // CBC
        {0x76, 0x49, 0xab, 0xac, 0x81, 0x19, 0xb2, 0x46, 0xce, 0xe9, 0x8e, 0x9b,
         0x12, 0xe9, 0x19, 0x7d, 0x50, 0x86, 0xcb, 0x9b, 0x50, 0x72, 0x19, 0xee,
         0x95, 0xdb, 0x11, 0x3a, 0x91, 0x76, 0x78, 0xb2, 0x73, 0xbe, 0xd6, 0xb8,
         0xe3, 0xc1, 0x74, 0x3b, 0x71, 0x16, 0xe6, 0x9e, 0x22, 0x22, 0x95, 0x16,
         0x3f, 0xf1, 0xca, 0xa1, 0x68, 0x1f, 0xac, 0x09, 0x12, 0x0e, 0xca, 0x30,
         0x75, 0x86, 0xe1, 0xa7, 0x6e, 0x9f, 0x6a, 0x38, 0x98, 0x4e, 0x81, 0xba,
         0x3a, 0x90, 0x17, 0xd0, 0x9d, 0xfc, 0x91, 0x6a},
        // CFB
        {0x3b, 0x3f, 0xd9, 0x2e, 0xb7, 0x2d, 0xad, 0x20, 0x33, 0x34, 0x49, 0xf8,
         0xe8, 0x3c, 0xfb, 0x4a, 0xc8, 0xa6, 0x45, 0x37, 0xa0, 0xb3, 0xa9, 0x3f,
         0xcd, 0xe3, 0xcd, 0xad, 0x9f, 0x1c, 0xe5, 0x8b, 0x26, 0x75, 0x1f, 0x67,
         0xa3, 0xcb, 0xb1, 0x40, 0xb1, 0x80, 0x8c, 0xf1, 0x87, 0xa4, 0xf4, 0xdf,
         0xc0, 0x4b, 0x05, 0x35, 0x7c, 0x5d, 0x1c, 0x0e, 0xea, 0xc4, 0xc6, 0x6f,
         0x9f, 0xf7, 0xf2, 0xe6, 0xcc, 0x55, 0x8f, 0x3e, 0x71, 0x0c, 0x14, 0xcf,
         0xae, 0x38, 0x07, 0x3d, 0x27, 0x08, 0xe4, 0xbc},
        // OFB
        {0x3b, 0x3f, 0xd9, 0x2e, 0xb7, 0x2d, 0xad, 0x20, 0x33, 0x34, 0x49, 0xf8,
         0xe8, 0x3c, 0xfb, 0x4a, 0x77, 0x89, 0x50, 0x8d, 0x16, 0x91, 0x8f, 0x03,
         0xf5, 0x3c, 0x52, 0xda, 0xc5, 0x4e, 0xd8, 0x25, 0x97, 0x40, 0x05, 0x1e,
         0x9c, 0x5f, 0xec, 0xf6, 0x43, 0x44, 0xf7, 0xa8, 0x22, 0x60, 0xed, 0xcc,
         0x30, 0x4c, 0x65, 0x28, 0xf6, 0x59, 0xc7, 0x78, 0x66, 0xa5, 0x10, 0xd9,
         0xc1, 0xd6, 0xae, 0x5e, 0x01, 0x5b, 0x24, 0x00, 0x2a, 0xed, 0xd4, 0xc2,
         0x60, 0xe1, 0xfc, 0x54, 0xb0, 0x1f, 0x52, 0xa8},
        // CTR
        {0x87, 0x4d, 0x61, 0x91, 0xb6, 0x20, 0xe3, 0x26, 0x1b, 0xef, 0x68, 0x64,
         0x99, 0x0d, 0xb6, 0xce, 0x98, 0x06, 0xf6, 0x6b, 0x79, 0x70, 0xfd, 0xff,
         0x86, 0x17, 0x18, 0x7b, 0xb9, 0xff, 0xfd, 0xff, 0x5a, 0xe4, 0xdf, 0x3e,
         0xdb, 0xd5, 0xd3, 0x5e, 0x5b, 0x4f, 0x09, 0x02, 0x0d, 0xb0, 0x3e, 0xab,
         0x1e, 0x03, 0x1d, 0xda, 0x2f, 0xbe, 0x03, 0xd1, 0x79, 0x21, 0x70, 0xa0,
         0xf3, 0x00, 0x9c, 0xee, 0xdb, 0xcc, 0xf9, 0x1a, 0x05, 0xf9, 0x02, 0x19,
         0x5c, 0xf4, 0xae, 0x20, 0x58, 0x57, 0xe3, 0xa1},
    },
    // 192-bit key
    {
        // ECB
        {0xbd, 0x33, 0x4f, 0x1d, 0x6e, 0x45, 0xf2, 0x5f, 0xf7, 0x12, 0xa2, 0x14,
         0x57, 0x1f, 0xa5, 0xcc, 0x97, 0x41, 0x04, 0x84, 0x6d, 0x0a, 0xd3, 0xad,
         0x77, 0x34, 0xec, 0xb3, 0xec, 0xee, 0x4e, 0xef, 0xef, 0x7a, 0xfd, 0x22,
         0x70, 0xe2, 0xe6, 0x0a, 0xdc, 0xe0, 0xba, 0x2f, 0xac, 0xe6, 0x44, 0x4e,
         0x9a, 0x4b, 0x41, 0xba, 0x73, 0x8d, 0x6c, 0x72, 0xfb, 0x16, 0x69, 0x16,
         0x03, 0xc1, 0x8e, 0x0e, 0x1f, 0x0b, 0x8f, 0x27, 0x20, 0x99, 0xba, 0xa5,
         0x23, 0xb5, 0xa6, 0xbc, 0xcb, 0x73, 0xf9, 0xe5},
        // CBC
        {0x4f, 0x02, 0x1d, 0xb2, 0x43, 0xbc, 0x63, 0x3d, 0x71, 0x78, 0x18, 0x3a,
         0x9f, 0xa0, 0x71, 0xe8, 0xb4, 0xd9, 0xad, 0xa9, 0xad, 0x7d, 0xed, 0xf4,
         0xe5, 0xe7, 0x38, 0x76, 0x3f, 0x69, 0x14, 0x5a, 0x57, 0x1b, 0x24, 0x20,
         0x12, 0xfb, 0x7a, 0xe0, 0x7f, 0xa9, 0xba, 0xac, 0x3d, 0xf1, 0x02, 0xe0,
         0x08, 0xb0, 0xe2, 0x79, 0x88, 0x59, 0x88, 0x81, 0xd9, 0x20, 0xa9, 0xe6,
         0x4f, 0x56, 0x15, 0xcd, 0x95, 0xe1, 0x6d, 0x57, 0x5f, 0x51, 0x0e, 0xc4,
         0x7b, 0xff, 0x1c, 0x5d, 0x21, 0x09, 0xbc, 0xde},
        // CFB
        {0xcd, 0xc8, 0x0d, 0x6f, 0xdd, 0xf1, 0x8c, 0xab, 0x34, 0xc2, 0x59, 0x09,
         0xc9, 0x9a, 0x41, 0x74, 0x67, 0xce, 0x7f, 0x7f, 0x81, 0x17, 0x36, 0x21,
         0x96, 0x1a, 0x2b, 0x70, 0x17, 0x1d, 0x3d, 0x7a, 0x2e, 0x1e, 0x8a, 0x1d,
         0xd5, 0x9b, 0x88, 0xb1, 0xc8, 0xe6, 0x0f, 0xed, 0x1e, 0xfa, 0xc4, 0xc9,
         0xc0, 0x5f, 0x9f, 0x9c, 0xa9, 0x83, 0x4f, 0xa0, 0x42, 0xae, 0x8f, 0xba,
         0x58, 0x4b, 0x09, 0xff, 0x86, 0x35, 0x1a, 0xb1, 0x6a, 0x5b, 0x1a, 0x47,
         0xc6, 0x9b, 0x48, 0x32, 0x71, 0xeb, 0x78, 0x9a},
        // OFB
        {0xcd, 0xc8, 0x0d, 0x6f, 0xdd, 0xf1, 0x8c, 0xab, 0x34, 0xc2, 0x59, 0x09,
         0xc9, 0x9a, 0x41, 0x74, 0xfc, 0xc2, 0x8b, 0x8d, 0x4c, 0x63, 0x83, 0x7c,
         0x09, 0xe8, 0x17, 0x00, 0xc1, 0x10, 0x04, 0x01, 0x8d, 0x9a, 0x9a, 0xea,
         0xc0, 0xf6, 0x59, 0x6f, 0x55, 0x9c, 0x6d, 0x4d, 0xaf, 0x59, 0xa5, 0xf2,
         0x6d, 0x9f, 0x20, 0x08, 0x57, 0xca, 0x6c, 0x3e, 0x9c, 0xac, 0x52, 0x4b,
         0xd9, 0xac, 0xc9, 0x2a, 0xe3, 0x79, 0x5b, 0x51, 0x69, 0x51, 0xde, 0xe8,
         0x93, 0x37, 0x94, 0x68, 0x1f, 0xea, 0xc0, 0x78},
        // CTR
        {0x1a, 0xbc, 0x93, 0x24, 0x17, 0x52, 0x1c, 0xa2, 0x4f, 0x2b, 0x04, 0x59,
         0xfe, 0x7e, 0x6e, 0x0b, 0x09, 0x03, 0x39, 0xec, 0x0a, 0xa6, 0xfa, 0xef,
         0xd5, 0xcc, 0xc2, 0xc6, 0xf4, 0xce, 0x8e, 0x94, 0x1e, 0x36, 0xb2, 0x6b,
         0xd1, 0xeb, 0xc6, 0x70, 0xd1, 0xbd, 0x1d, 0x66, 0x56, 0x20, 0xab, 0xf7,
         0x4f, 0x78, 0xa7, 0xf6, 0xd2, 0x98, 0x09, 0x58, 0x5a, 0x97, 0xda, 0xec,
         0x58, 0xc6, 0xb0, 0x50, 0x23, 0xd3, 0xf2, 0xd5, 0x13, 0x47, 0x6d, 0x22,
         0x04, 0xcd, 0x7e, 0xd5, 0xbd, 0x5a, 0x62, 0x0a},
    },
    // 256-bit key
    {
        // ECB
        {0xf3, 0xee, 0xd1, 0xbd, 0xb5, 0xd2, 0xa0, 0x3c, 0x06, 0x4b, 0x5a, 0x7e,
         0x3d, 0xb1, 0x81, 0xf8, 0x59, 0x1c, 0xcb, 0x10, 0xd4, 0x10, 0xed, 0x26,
         0xdc, 0x5b, 0xa7, 0x4a, 0x31, 0x36, 0x28, 0x70, 0xb6, 0xed, 0x21, 0xb9,
         0x9c, 0xa6, 0xf4, 0xf9, 0xf1, 0x53, 0xe7, 0xb1, 0xbe, 0xaf, 0xed, 0x1d,
         0x23, 0x30, 0x4b, 0x7a, 0x39, 0xf9, 0xf3, 0xff, 0x06, 0x7d, 0x8d, 0x8f,
         0x9e, 0x24, 0xec, 0xc7, 0xe8, 0x16, 0x74, 0x6e, 0xf8, 0x5b, 0x87, 0x96,
         0xd0, 0xaa, 0xbf, 0x41, 0xe0, 0x77, 0x90, 0x9f},
        // CBC
        {0xf5, 0x8c, 0x4c, 0x04, 0xd6, 0xe5, 0xf1, 0xba, 0x77, 0x9e, 0xab, 0xfb,
         0x5f, 0x7b, 0xfb, 0xd6, 0x9c, 0xfc, 0x4e, 0x96, 0x7e, 0xdb, 0x80, 0x8d,
         0x67, 0x9f, 0x77, 0x7b, 0xc6, 0x70, 0x2c, 0x7d, 0x39, 0xf2, 0x33, 0x69,
         0xa9, 0xd9, 0xba, 0xcf, 0xa5, 0x30, 0xe2, 0x63, 0x04, 0x23, 0x14, 0x61,
         0xb2, 0xeb, 0x05, 0xe2, 0xc3, 0x9b, 0xe9, 0xfc, 0xda, 0x6c, 0x19, 0x07,
         0x8c, 0x6a, 0x9d, 0x1b, 0x1c, 0x93, 0xe1, 0xa4, 0x12, 0xbf, 0x1c, 0xee,
         0xb4, 0xfc, 0x45, 0x5a, 0x5c, 0x89, 0x94, 0xb3},
        // CFB
        {0xdc, 0x7e, 0x84, 0xbf, 0xda, 0x79, 0x16, 0x4b, 0x7e, 0xcd, 0x84, 0x86,
         0x98, 0x5d, 0x38, 0x60, 0x39, 0xff, 0xed, 0x14, 0x3b, 0x28, 0xb1, 0xc8,
         0x32, 0x11, 0x3c, 0x63, 0x31, 0xe5, 0x40, 0x7b, 0xdf, 0x10, 0x13, 0x24,
         0x15, 0xe5, 0x4b, 0x92, 0xa1, 0x3e, 0xd0, 0xa8, 0x26, 0x7a, 0xe2, 0xf9,
         0x75, 0xa3, 0x85, 0x74, 0x1a, 0xb9, 0xce, 0xf8, 0x20, 0x31, 0x62, 0x3d,
         0x55, 0xb1, 0xe4, 0x71, 0x18, 0xb7, 0x09, 0xb5, 0xb0, 0x8c, 0x23, 0x1b,
         0xd1, 0x34, 0xad, 0x12, 0x31, 0xcf, 0x8c, 0x8c},
        // OFB
        {0xdc, 0x7e, 0x84, 0xbf, 0xda, 0x79, 0x16, 0x4b, 0x7e, 0xcd, 0x84, 0x86,
         0x98, 0x5d, 0x38, 0x60, 0x4f, 0xeb, 0xdc, 0x67, 0x40, 0xd2, 0x0b, 0x3a,
         0xc8, 0x8f, 0x6a, 0xd8, 0x2a, 0x4f, 0xb0, 0x8d, 0x71, 0xab, 0x47, 0xa0,
         0x86, 0xe8, 0x6e, 0xed, 0xf3, 0x9d, 0x1c, 0x5b, 0xba, 0x97, 0xc4, 0x08,
         0x01, 0x26, 0x14, 0x1d, 0x67, 0xf3, 0x7b, 0xe8, 0x53, 0x8f, 0x5a, 0x8b,
         0xe7, 0x40, 0xe4, 0x84, 0x4a, 0x1e, 0x1c, 0x2d, 0x04, 0x34, 0xba, 0x24,
         0xc8, 0x03, 0xc3, 0x66, 0xf5, 0xc2, 0x1c, 0x63},
        // CTR
        {0x60, 0x1e, 0xc3, 0x13, 0x77, 0x57, 0x89, 0xa5, 0xb7, 0xa7, 0xf5, 0x04,
         0xbb, 0xf3, 0xd2, 0x28, 0xf4, 0x43, 0xe3, 0xca, 0x4d, 0x62, 0xb5, 0x9a,
         0xca, 0x84, 0xe9, 0x90, 0xca, 0xca, 0xf5, 0xc5, 0x2b, 0x09, 0x30, 0xda,
         0xa2, 0x3d, 0xe9, 0x4c, 0xe8, 0x70, 0x17, 0xba, 0x2d, 0x84, 0x98, 0x8d,
         0xdf, 0xc9, 0xc5, 0x8d, 0xb6, 0x7a, 0xad, 0xa6, 0x13, 0xc2, 0xdd, 0x08,
         0x45, 0x79, 0x41, 0xa6, 0xe0, 0xb6, 0x41, 0x02, 0xc8, 0x0f, 0x9a, 0x85,
         0x7b, 0x6b, 0x90, 0xab, 0x21, 0xd3, 0x85, 0x14},
    },
};

static const uint8_t keyShare0s[3][32] = {
    // 128-bit keyShare0
    {0xa5, 0x13, 0x68, 0xe7, 0xb9, 0x8a, 0xf7, 0xbd, 0x2e, 0x58, 0x46,
     0xc6, 0xe4, 0xaa, 0x0f, 0xab, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
    // 192-bit keyShare0
    {0xd6, 0xc6, 0xc4, 0x96, 0x27, 0xf1, 0x02, 0xb6, 0x4d, 0xab, 0x55,
     0xbd, 0x93, 0x72, 0xc4, 0x10, 0x79, 0x96, 0xdd, 0xd9, 0x58, 0x44,
     0xdb, 0x83, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
    // 256-bit keyShare0
    {0x34, 0xb9, 0xb0, 0x60, 0xde, 0x59, 0x09, 0xc2, 0x86, 0x30, 0x1f,
     0x47, 0x56, 0x77, 0x98, 0xcb, 0x92, 0x82, 0x8e, 0x2f, 0x10, 0xc4,
     0x0b, 0x1e, 0x66, 0xc9, 0x64, 0x3c, 0xf4, 0x7e, 0x13, 0xbf},
};

static const uint8_t keyShare1s[3][32] = {
    // 128-bit keyShare1
    {0x8e, 0x6d, 0x7d, 0xf1, 0x91, 0x24, 0x25, 0x1b, 0x85, 0xaf, 0x53,
     0x4e, 0xed, 0x65, 0x40, 0x97, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
    // 192-bit keyShare1
    {0x58, 0xb5, 0x74, 0x61, 0xfd, 0xff, 0x66, 0xe4, 0x85, 0xbb, 0xa6,
     0x96, 0x13, 0xe2, 0xbd, 0xf5, 0x1b, 0x6e, 0x37, 0x0b, 0x0a, 0x68,
     0xb0, 0xf8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
    // 256-bit keyShare1
    {0x54, 0x84, 0x5b, 0x70, 0xcb, 0x93, 0x78, 0x7c, 0xad, 0x43, 0xb1,
     0xb7, 0xd3, 0xa,  0xef, 0x4a, 0x8d, 0xb7, 0xa2, 0x28, 0x2b, 0xa5,
     0x03, 0xc9, 0x4b, 0x51, 0x74, 0x9f, 0xfd, 0x6a, 0xcc, 0x4b},
};

static const char *keyLengths[3] = {
    "128",
    "192",
    "256",
};

static const char *cipherModes[5] = {
    "ECB", "CBC", "CFB", "OFB", "CTR",
};

static const uint32_t encCtrlRegValues[3][5] = {
    {
        0b1000100000101,  // encryption, 128-bit key, ECB
        0b1000100001001,  // encryption, 128-bit key, CBC
        0b1000100010001,  // encryption, 128-bit key, CFB
        0b1000100100001,  // encryption, 128-bit key, OFB
        0b1000101000001,  // encryption, 128-bit key, CTR
    },
    {
        0b1001000000101,  // encryption, 192-bit key, ECB
        0b1001000001001,  // encryption, 192-bit key, CBC
        0b1001000010001,  // encryption, 192-bit key, CFB
        0b1001000100001,  // encryption, 192-bit key, OFB
        0b1001001000001,  // encryption, 192-bit key, CTR
    },
    {
        0b1010000000101,  // encryption, 256-bit key, ECB
        0b1010000001001,  // encryption, 256-bit key, CBC
        0b1010000010001,  // encryption, 256-bit key, CFB
        0b1010000100001,  // encryption, 256-bit key, OFB
        0b1010001000001,  // encryption, 256-bit key, CTR
    },
};

static const uint32_t decCtrlRegValues[3][5] = {
    {
        0b1000100000110,  // decryption, 128-bit key, ECB
        0b1000100001010,  // decryption, 128-bit key, CBC
        0b1000100010010,  // decryption, 128-bit key, CFB
        0b1000100100010,  // decryption, 128-bit key, OFB
        0b1000101000010,  // decryption, 128-bit key, CTR
    },
    {
        0b1001000000110,  // decryption, 192-bit key, ECB
        0b1001000001010,  // decryption, 192-bit key, CBC
        0b1001000010010,  // decryption, 192-bit key, CFB
        0b1001000100010,  // decryption, 192-bit key, OFB
        0b1001001000010,  // decryption, 192-bit key, CTR
    },
    {
        0b1010000000110,  // decryption, 256-bit key, ECB
        0b1010000001010,  // decryption, 256-bit key, CBC
        0b1010000010010,  // decryption, 256-bit key, CFB
        0b1010000100010,  // decryption, 256-bit key, OFB
        0b1010001000010,  // decryption, 256-bit key, CTR
    },
};

static const uint32_t *ivs[5] = {
    NULL,
    (const uint32_t *)&kAesModesIvCbc,
    (const uint32_t *)&kAesModesIvCfb,
    (const uint32_t *)&kAesModesIvOfb,
    (const uint32_t *)&kAesModesIvCtr,
};

bool read_bit_of_register(mmio_region_t base, ptrdiff_t offset,
                          bitfield_bit32_index_t bit_index) {
  uint32_t reg = mmio_region_read32(base, offset);
  return bitfield_bit32_read(reg, bit_index);
}

void write_bit_of_register(mmio_region_t base, ptrdiff_t offset,
                           bitfield_bit32_index_t bit_index, bool val) {
  uint32_t reg = mmio_region_read32(base, offset);
  reg = bitfield_bit32_write(reg, bit_index, val);
  mmio_region_write32(base, offset, reg);
}

static void set_multireg(mmio_region_t base, const uint32_t *data,
                         size_t num_regs, ptrdiff_t reg0_offset) {
  ptrdiff_t offset;

  for (int i = 0; i < num_regs; i++) {
    offset = reg0_offset + (i * sizeof(uint32_t));

    mmio_region_write32(base, offset, data[i]);
  }
}

static void read_multireg(mmio_region_t base, uint32_t *data, size_t num_regs,
                          ptrdiff_t reg0_offset) {
  ptrdiff_t offset;

  for (int i = 0; i < num_regs; i++) {
    offset = reg0_offset + (i * sizeof(uint32_t));

    data[i] = mmio_region_read32(base, offset);
  }
}

static void aes_init(mmio_region_t base, uint32_t ctrlRegValue,
                     const uint32_t *iv, const uint32_t *keyShare0,
                     const uint32_t *keyShare1) {
  while (
      !read_bit_of_register(base, AES_STATUS_REG_OFFSET, AES_STATUS_IDLE_BIT)) {
  }
  mmio_region_write32_shadowed(base, AES_CTRL_SHADOWED_REG_OFFSET,
                               ctrlRegValue);

  while (
      !read_bit_of_register(base, AES_STATUS_REG_OFFSET, AES_STATUS_IDLE_BIT)) {
  }

  set_multireg(base, keyShare0, AES_KEY_SHARE0_MULTIREG_COUNT,
               AES_KEY_SHARE0_0_REG_OFFSET);
  set_multireg(base, keyShare1, AES_KEY_SHARE1_MULTIREG_COUNT,
               AES_KEY_SHARE1_0_REG_OFFSET);

  if (iv != NULL) {
    while (!read_bit_of_register(base, AES_STATUS_REG_OFFSET,
                                 AES_STATUS_IDLE_BIT)) {
    }

    set_multireg(base, iv, AES_IV_MULTIREG_COUNT, AES_IV_0_REG_OFFSET);
  }
}

static void aes_end(mmio_region_t base) {
  uint32_t reg = mmio_region_read32(base, AES_CTRL_SHADOWED_REG_OFFSET);
  reg = bitfield_bit32_write(reg, AES_CTRL_SHADOWED_MANUAL_OPERATION_BIT, true);
  mmio_region_write32_shadowed(base, AES_CTRL_SHADOWED_REG_OFFSET, reg);

  uint32_t trigger = mmio_region_read32(base, AES_TRIGGER_REG_OFFSET);

  trigger =
      bitfield_bit32_write(trigger, AES_TRIGGER_KEY_IV_DATA_IN_CLEAR_BIT, true);
  trigger = bitfield_bit32_write(trigger, AES_TRIGGER_DATA_OUT_CLEAR_BIT, true);

  mmio_region_write32(base, AES_TRIGGER_REG_OFFSET, trigger);

  while (
      !read_bit_of_register(base, AES_STATUS_REG_OFFSET, AES_STATUS_IDLE_BIT)) {
  }
}

static void aes_write(mmio_region_t base, const uint32_t *data) {
  while (!read_bit_of_register(base, AES_STATUS_REG_OFFSET,
                               AES_STATUS_INPUT_READY_BIT)) {
  }

  set_multireg(base, data, AES_DATA_IN_MULTIREG_COUNT,
               AES_DATA_IN_0_REG_OFFSET);
}

static void aes_read(mmio_region_t base, uint32_t *data) {
  while (!read_bit_of_register(base, AES_STATUS_REG_OFFSET,
                               AES_STATUS_OUTPUT_VALID_BIT)) {
  }

  read_multireg(base, data, AES_DATA_OUT_MULTIREG_COUNT,
                AES_DATA_OUT_0_REG_OFFSET);
}

OTTF_DEFINE_TEST_CONFIG();

bool test_main(void) {
  uint32_t total_cycles;
  uint64_t start_cycles, end_cycles;

  dif_cmod_t cmod0, cmod1;
  dif_aes_t aes;
  bool res;
  uint8_t data_out[80];

  CHECK_DIF_OK(dif_cmod_init(
      mmio_region_from_addr(TOP_EARLGREY_CMOD0_BASE_ADDR), &cmod0));
  CHECK_DIF_OK(dif_cmod_init(
      mmio_region_from_addr(TOP_EARLGREY_CMOD1_BASE_ADDR), &cmod1));
  CHECK_DIF_OK(
      dif_aes_init(mmio_region_from_addr(TOP_EARLGREY_AES_BASE_ADDR), &aes));

  ////////////////////////////////////////////
  // Read TXFULL bit of the STATUS register //
  ////////////////////////////////////////////

  total_cycles = 0;

  for (int i = 0; i < 1000; i++) {
    start_cycles = ibex_mcycle_read();
    res = read_bit_of_register(cmod0.base_addr, CMOD_STATUS_REG_OFFSET,
                               CMOD_STATUS_TXFULL_BIT);
    end_cycles = ibex_mcycle_read();

    total_cycles += end_cycles - start_cycles;
    CHECK(res == false);
  }

  LOG_INFO(
      "Result: Read TXFULL bit of the STATUS register. (1000 times): %u "
      "cycles",
      total_cycles);

  ////////////////////////////////////////////////
  // Set the TXTRIGGER bit of the CTRL register //
  ////////////////////////////////////////////////

  total_cycles = 0;

  for (int i = 0; i < 1000; i++) {
    start_cycles = ibex_mcycle_read();
    write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                          CMOD_CTRL_TXTRIGGER_BIT, true);
    end_cycles = ibex_mcycle_read();

    total_cycles += end_cycles - start_cycles;
  }

  LOG_INFO(
      "Result: Set the TXTRIGGER bit of the CTRL register. (1000 times): %u "
      "cycles",
      total_cycles);

  //////////////////////////////////////
  // Write to the WDATA multiregister //
  //////////////////////////////////////

  total_cycles = 0;

  for (int i = 0; i < 5; i++) {
    start_cycles = ibex_mcycle_read();
    set_multireg(cmod0.base_addr, (const uint32_t *)&plainText[i * 16],
                 CMOD_WDATA_MULTIREG_COUNT, CMOD_WDATA_0_REG_OFFSET);
    end_cycles = ibex_mcycle_read();

    total_cycles += end_cycles - start_cycles;
  }

  LOG_INFO("Result: Write to the WDATA multiregister. (5 times): %u cycles",
           total_cycles);

  write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                        CMOD_CTRL_TXEND_BIT, true);

  while (!read_bit_of_register(cmod1.base_addr, CMOD_STATUS_REG_OFFSET,
                               CMOD_STATUS_RXVALID_BIT)) {
  }

  ///////////////////////////////////////
  // Read from the RDATA multiregister //
  ///////////////////////////////////////

  total_cycles = 0;

  for (int i = 0; i < 5; i++) {
    start_cycles = ibex_mcycle_read();
    read_multireg(cmod1.base_addr, (uint32_t *)&data_out[i * 16],
                  CMOD_RDATA_MULTIREG_COUNT, CMOD_RDATA_0_REG_OFFSET);
    end_cycles = ibex_mcycle_read();

    total_cycles += end_cycles - start_cycles;
  }

  write_bit_of_register(cmod1.base_addr, CMOD_CTRL_REG_OFFSET,
                        CMOD_CTRL_RXCONFIRM_BIT, true);

  CHECK_ARRAYS_EQ(data_out, plainText, sizeof(data_out));

  LOG_INFO("Result: Read from the RDATA multiregister. (5 times): %u cycles",
           total_cycles);

  ///////////////////
  // Send 640 bits //
  ///////////////////

  start_cycles = ibex_mcycle_read();

  write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                        CMOD_CTRL_TXTRIGGER_BIT, true);

  for (int i = 0; i < 5; i++) {
    while (!read_bit_of_register(cmod0.base_addr, CMOD_STATUS_REG_OFFSET,
                                 CMOD_STATUS_TXINPUT_READY_BIT)) {
    }

    set_multireg(cmod0.base_addr, (const uint32_t *)&plainText[i * 16],
                 CMOD_WDATA_MULTIREG_COUNT, CMOD_WDATA_0_REG_OFFSET);
  }

  write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                        CMOD_CTRL_TXEND_BIT, true);

  while (!read_bit_of_register(cmod1.base_addr, CMOD_STATUS_REG_OFFSET,
                               CMOD_STATUS_RXVALID_BIT)) {
  }

  end_cycles = ibex_mcycle_read();

  total_cycles = end_cycles - start_cycles;
  LOG_INFO("Result: Send 640 bits: %u cycles", total_cycles);

  bool rxlast = false;
  bool rxvalid = false;

  for (int i = 0; !rxlast; i++) {
    do {
      uint32_t reg =
          mmio_region_read32(cmod1.base_addr, CMOD_STATUS_REG_OFFSET);

      if (!(rxvalid = bitfield_bit32_read(reg, CMOD_STATUS_RXVALID_BIT))) {
        rxlast = bitfield_bit32_read(reg, CMOD_STATUS_RXLAST_BIT);
      }
    } while (!rxvalid && !rxlast);

    if (!rxlast) {
      read_multireg(cmod1.base_addr, (uint32_t *)&data_out[i * 16],
                    CMOD_RDATA_MULTIREG_COUNT, CMOD_RDATA_0_REG_OFFSET);
    }
  }

  write_bit_of_register(cmod1.base_addr, CMOD_CTRL_REG_OFFSET,
                        CMOD_CTRL_RXCONFIRM_BIT, true);

  CHECK_ARRAYS_EQ(data_out, plainText, sizeof(data_out));

  /////////////////////////////////////////////////////
  // Encrypt 640 bits using different cipher modes & //
  // key lengths.                                    //
  /////////////////////////////////////////////////////

  aes_end(aes.base_addr);

  for (int cipherModeIndex = 0; cipherModeIndex < 5; cipherModeIndex++) {
    for (int keyIndex = 0; keyIndex < 3; keyIndex++) {
      start_cycles = ibex_mcycle_read();

      aes_init(aes.base_addr, encCtrlRegValues[keyIndex][cipherModeIndex],
               ivs[cipherModeIndex], (const uint32_t *)&keyShare0s[keyIndex],
               (const uint32_t *)&keyShare1s[keyIndex]);

      aes_write(aes.base_addr, (const uint32_t *)&plainText[0]);

      for (int i = 1; i < 5; i++) {
        aes_write(aes.base_addr, (const uint32_t *)&plainText[i * 16]);

        aes_read(aes.base_addr, (uint32_t *)&data_out[(i - 1) * 16]);
      }

      aes_read(aes.base_addr, (uint32_t *)&data_out[64]);

      aes_end(aes.base_addr);

      end_cycles = ibex_mcycle_read();

      total_cycles = end_cycles - start_cycles;
      LOG_INFO("Result: Encrypt 640 bits. (%s-%s): %u cycles",
               cipherModes[cipherModeIndex], keyLengths[keyIndex],
               total_cycles);

      CHECK_ARRAYS_EQ(data_out, cipherTexts[keyIndex][cipherModeIndex],
                      sizeof(data_out));
    }
  }

  //////////////////////////////////////////
  // Measure AES (de-)initialization time //
  //////////////////////////////////////////

  aes_end(aes.base_addr);

  for (int cipherModeIndex = 0; cipherModeIndex < 5; cipherModeIndex++) {
    for (int keyIndex = 0; keyIndex < 3; keyIndex++) {
      start_cycles = ibex_mcycle_read();

      aes_init(aes.base_addr, encCtrlRegValues[keyIndex][cipherModeIndex],
               ivs[cipherModeIndex], (const uint32_t *)&keyShare0s[keyIndex],
               (const uint32_t *)&keyShare1s[keyIndex]);

      end_cycles = ibex_mcycle_read();

      total_cycles = end_cycles - start_cycles;
      LOG_INFO("Result: AES initialization. (%s-%s): %u cycles",
               cipherModes[cipherModeIndex], keyLengths[keyIndex],
               total_cycles);

      start_cycles = ibex_mcycle_read();

      aes_end(aes.base_addr);

      end_cycles = ibex_mcycle_read();

      total_cycles = end_cycles - start_cycles;
      LOG_INFO("Result: AES deinitialization. (%s-%s): %u cycles",
               cipherModes[cipherModeIndex], keyLengths[keyIndex],
               total_cycles);
    }
  }

  ///////////////////////////////
  // Encrypt and send 640 bits //
  ///////////////////////////////

  for (int cipherModeIndex = 0; cipherModeIndex < 5; cipherModeIndex++) {
    for (int keyIndex = 0; keyIndex < 3; keyIndex++) {
      start_cycles = ibex_mcycle_read();

      write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                            CMOD_CTRL_TXTRIGGER_BIT, true);

      aes_init(aes.base_addr, encCtrlRegValues[keyIndex][cipherModeIndex],
               ivs[cipherModeIndex], (const uint32_t *)&keyShare0s[keyIndex],
               (const uint32_t *)&keyShare1s[keyIndex]);

      aes_write(aes.base_addr, (const uint32_t *)&plainText[0]);

      for (int i = 1; i < 5; i++) {
        aes_write(aes.base_addr, (const uint32_t *)&plainText[i * 16]);

        aes_read(aes.base_addr, (uint32_t *)&data_out[(i - 1) * 16]);

        while (!read_bit_of_register(cmod0.base_addr, CMOD_STATUS_REG_OFFSET,
                                     CMOD_STATUS_TXINPUT_READY_BIT)) {
        }

        set_multireg(cmod0.base_addr, (const uint32_t *)&data_out[(i - 1) * 16],
                     CMOD_WDATA_MULTIREG_COUNT, CMOD_WDATA_0_REG_OFFSET);
      }

      aes_read(aes.base_addr, (uint32_t *)&data_out[64]);

      aes_end(aes.base_addr);

      set_multireg(cmod0.base_addr, (const uint32_t *)&data_out[64],
                   CMOD_WDATA_MULTIREG_COUNT, CMOD_WDATA_0_REG_OFFSET);

      write_bit_of_register(cmod0.base_addr, CMOD_CTRL_REG_OFFSET,
                            CMOD_CTRL_TXEND_BIT, true);

      while (!read_bit_of_register(cmod1.base_addr, CMOD_STATUS_REG_OFFSET,
                                   CMOD_STATUS_RXVALID_BIT)) {
      }

      end_cycles = ibex_mcycle_read();

      total_cycles = end_cycles - start_cycles;
      LOG_INFO("Result: Encrypt and send 640 bits. (%s-%s): %u cycles",
               cipherModes[cipherModeIndex], keyLengths[keyIndex],
               total_cycles);

      //////////////////////////////////
      // Decrypt and receive 640 bits //
      //////////////////////////////////

      rxvalid = false;
      rxlast = false;

      start_cycles = ibex_mcycle_read();

      aes_init(aes.base_addr, decCtrlRegValues[keyIndex][cipherModeIndex],
               ivs[cipherModeIndex], (const uint32_t *)&keyShare0s[keyIndex],
               (const uint32_t *)&keyShare1s[keyIndex]);

      for (int i = 0;; i++) {
        do {
          uint32_t reg =
              mmio_region_read32(cmod1.base_addr, CMOD_STATUS_REG_OFFSET);

          if (!(rxvalid = bitfield_bit32_read(reg, CMOD_STATUS_RXVALID_BIT))) {
            rxlast = bitfield_bit32_read(reg, CMOD_STATUS_RXLAST_BIT);
          }
        } while (!rxvalid && !rxlast);

        if (rxlast) {
          aes_read(aes.base_addr, (uint32_t *)&data_out[(i - 1) * 16]);

          break;
        } else {
          read_multireg(cmod1.base_addr, (uint32_t *)&data_out[i * 16],
                        CMOD_RDATA_MULTIREG_COUNT, CMOD_RDATA_0_REG_OFFSET);
          aes_write(aes.base_addr, (const uint32_t *)&data_out[i * 16]);

          if (i > 0) {
            aes_read(aes.base_addr, (uint32_t *)&data_out[(i - 1) * 16]);
          }
        }
      }

      write_bit_of_register(cmod1.base_addr, CMOD_CTRL_REG_OFFSET,
                            CMOD_CTRL_RXCONFIRM_BIT, true);

      aes_end(aes.base_addr);

      end_cycles = ibex_mcycle_read();

      total_cycles = end_cycles - start_cycles;
      LOG_INFO("Result: Receive and decrypt 640 bits. (%s-%s): %u cycles",
               cipherModes[cipherModeIndex], keyLengths[keyIndex],
               total_cycles);

      CHECK_ARRAYS_EQ(data_out, plainText, sizeof(data_out));
    }
  }

  return true;
}
