{
  "design": {
    "design_info": {
      "boundary_crc": "0xB6EB90B32EDD291A",
      "device": "xc7k410tffg900-2",
      "gen_directory": "../../../../bacon_fw.gen/sources_1/bd/bacon",
      "name": "bacon",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_0": "",
      "rst_wiz_100M": "",
      "xlconstant_1": "",
      "clk_wiz_0": "",
      "xlconstant_reset": "",
      "xlconstant_0": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_0_200M": "",
      "BCO_PROFILE_0": "",
      "DDS_CTRL_0": "",
      "axi_gpio_0": "",
      "xlslice_0": "",
      "xlconstant_2": "",
      "SERIAL_BUF_CONFIG_0": "",
      "SERIAL_BUF_CONFIG_1": "",
      "SERIAL_BUF_CONFIG_2": "",
      "SERIAL_BUF_CONFIG_3": "",
      "clk_wiz_2": "",
      "axi_uart16550_0": "",
      "SERIAL_BUF_CONFIG_4": ""
    },
    "interface_ports": {
      "dds_ad9915": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:DDS_AD9915_CTRL:1.0",
        "vlnv": "eliars:user:DDS_AD9915_CTRL_rtl:1.0",
        "port_maps": {
          "drhold": {
            "physical_name": "dds_ad9915_drhold",
            "direction": "O"
          },
          "rst": {
            "physical_name": "dds_ad9915_rst",
            "direction": "O"
          },
          "PS": {
            "physical_name": "dds_ad9915_ps",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "D": {
            "physical_name": "dds_ad9915_d",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "F": {
            "physical_name": "dds_ad9915_f",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "io_update": {
            "physical_name": "dds_ad9915_io_update",
            "direction": "O"
          },
          "osk": {
            "physical_name": "dds_ad9915_osk",
            "direction": "O"
          },
          "pwr_dwn": {
            "physical_name": "dds_ad9915_pwr_dwn",
            "direction": "O"
          },
          "drctl": {
            "physical_name": "dds_ad9915_drctl",
            "direction": "O"
          },
          "drover": {
            "physical_name": "dds_ad9915_drover",
            "direction": "I"
          },
          "sync": {
            "physical_name": "dds_ad9915_sync",
            "direction": "O"
          },
          "dir": {
            "physical_name": "dds_ad9915_dir",
            "direction": "O"
          }
        }
      },
      "STR4_PN": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR4_PN_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR4_PN_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR4_PN_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR4_PN_ro",
            "direction": "I"
          }
        }
      },
      "STR1_PN": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR1_PN_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR1_PN_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR1_PN_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR1_PN_ro",
            "direction": "I"
          }
        }
      },
      "STR2_PRD": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR2_PRD_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR2_PRD_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR2_PRD_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR2_PRD_ro",
            "direction": "I"
          }
        }
      },
      "STR3_PRM": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "STR3_PRM_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "STR3_PRM_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "STR3_PRM_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "STR3_PRM_ro",
            "direction": "I"
          }
        }
      },
      "RS485_PC": {
        "mode": "Master",
        "vlnv_bus_definition": "eliars:user:SER_TRANS:1.0",
        "vlnv": "eliars:user:SER_TRANS_rtl:1.0",
        "port_maps": {
          "DE": {
            "physical_name": "RS485_PC_de",
            "direction": "O"
          },
          "RE": {
            "physical_name": "RS485_PC_re",
            "direction": "O"
          },
          "DI": {
            "physical_name": "RS485_PC_di",
            "direction": "O"
          },
          "RO": {
            "physical_name": "RS485_PC_ro",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "clk_out_156M25": {
        "type": "clk",
        "direction": "O"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "bacon_microblaze_0_0",
        "xci_path": "ip\\bacon_microblaze_0_0\\bacon_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_HW_MUL": {
            "value": "2"
          },
          "C_USE_INTERRUPT": {
            "value": "2"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > bacon microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "bacon_dlmb_v10_0",
            "xci_path": "ip\\bacon_dlmb_v10_0\\bacon_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "bacon_ilmb_v10_0",
            "xci_path": "ip\\bacon_ilmb_v10_0\\bacon_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "bacon_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\bacon_dlmb_bram_if_cntlr_0\\bacon_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > bacon microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "bacon_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\bacon_ilmb_bram_if_cntlr_0\\bacon_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "bacon_lmb_bram_0",
            "xci_path": "ip\\bacon_lmb_bram_0\\bacon_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk_in1",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bacon_microblaze_0_axi_periph_0\\bacon_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "bacon_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "31",
            "xci_name": "bacon_xbar_0",
            "xci_path": "ip\\bacon_xbar_0\\bacon_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "18",
        "xci_name": "bacon_microblaze_0_axi_intc_0",
        "xci_path": "ip\\bacon_microblaze_0_axi_intc_0\\bacon_microblaze_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "0"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "bacon_microblaze_0_xlconcat_0",
        "xci_path": "ip\\bacon_microblaze_0_xlconcat_0\\bacon_microblaze_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_0_xlconcat",
        "parameters": {
          "IN0_WIDTH": {
            "value": "12"
          },
          "IN2_WIDTH": {
            "value": "2"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "bacon_mdm_1_0",
        "xci_path": "ip\\bacon_mdm_1_0\\bacon_mdm_1_0.xci",
        "inst_hier_path": "mdm_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "rst_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "bacon_rst_clk_in1_100M_0",
        "xci_path": "ip\\bacon_rst_clk_in1_100M_0\\bacon_rst_clk_in1_100M_0.xci",
        "inst_hier_path": "rst_wiz_100M"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_1_1",
        "xci_path": "ip\\bacon_xlconstant_1_1\\bacon_xlconstant_1_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "bacon_clk_wiz_0_0",
        "xci_path": "ip\\bacon_clk_wiz_0_0\\bacon_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "166.66"
          },
          "CLKOUT2_JITTER": {
            "value": "125.247"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "114.829"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_100M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out_125M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out_200M"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "16.666"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "xlconstant_reset": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_0_0",
        "xci_path": "ip\\bacon_xlconstant_0_0\\bacon_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_reset"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_0_1",
        "xci_path": "ip\\bacon_xlconstant_0_1\\bacon_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "bacon_clk_wiz_1_0",
        "xci_path": "ip\\bacon_clk_wiz_1_0\\bacon_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "197.719"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "233.132"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "156.25"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_156M25"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "40.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "rst_clk_wiz_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "bacon_rst_clk_wiz_0_200M_0",
        "xci_path": "ip\\bacon_rst_clk_wiz_0_200M_0\\bacon_rst_clk_wiz_0_200M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_200M"
      },
      "BCO_PROFILE_0": {
        "vlnv": "eliars.ru:user:BCO_PROFILE:2.0",
        "ip_revision": "108",
        "xci_name": "bacon_BCO_PROFILE_0_2",
        "xci_path": "ip\\bacon_BCO_PROFILE_0_2\\bacon_BCO_PROFILE_0_2.xci",
        "inst_hier_path": "BCO_PROFILE_0"
      },
      "DDS_CTRL_0": {
        "vlnv": "eliars.ru:user:DDS_CTRL:1.1",
        "ip_revision": "281",
        "xci_name": "bacon_DDS_CTRL_0_0",
        "xci_path": "ip\\bacon_DDS_CTRL_0_0\\bacon_DDS_CTRL_0_0.xci",
        "inst_hier_path": "DDS_CTRL_0"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "32",
        "xci_name": "bacon_axi_gpio_0_0",
        "xci_path": "ip\\bacon_axi_gpio_0_0\\bacon_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "bacon_xlslice_0_0",
        "xci_path": "ip\\bacon_xlslice_0_0\\bacon_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "bacon_xlconstant_2_0",
        "xci_path": "ip\\bacon_xlconstant_2_0\\bacon_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "SERIAL_BUF_CONFIG_0": {
        "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
        "ip_revision": "9",
        "xci_name": "bacon_SERIAL_BUF_CONFIG_0_1",
        "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_0_1\\bacon_SERIAL_BUF_CONFIG_0_1.xci",
        "inst_hier_path": "SERIAL_BUF_CONFIG_0",
        "parameters": {
          "MODE": {
            "value": "Transmit Only"
          }
        }
      },
      "SERIAL_BUF_CONFIG_1": {
        "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
        "ip_revision": "9",
        "xci_name": "bacon_SERIAL_BUF_CONFIG_1_0",
        "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_1_0\\bacon_SERIAL_BUF_CONFIG_1_0.xci",
        "inst_hier_path": "SERIAL_BUF_CONFIG_1",
        "parameters": {
          "MODE": {
            "value": "Transmit Only"
          }
        }
      },
      "SERIAL_BUF_CONFIG_2": {
        "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
        "ip_revision": "9",
        "xci_name": "bacon_SERIAL_BUF_CONFIG_2_0",
        "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_2_0\\bacon_SERIAL_BUF_CONFIG_2_0.xci",
        "inst_hier_path": "SERIAL_BUF_CONFIG_2",
        "parameters": {
          "MODE": {
            "value": "Transmit Only"
          }
        }
      },
      "SERIAL_BUF_CONFIG_3": {
        "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
        "ip_revision": "9",
        "xci_name": "bacon_SERIAL_BUF_CONFIG_3_0",
        "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_3_0\\bacon_SERIAL_BUF_CONFIG_3_0.xci",
        "inst_hier_path": "SERIAL_BUF_CONFIG_3",
        "parameters": {
          "MODE": {
            "value": "Transmit Only"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "bacon_clk_wiz_2_0",
        "xci_path": "ip\\bacon_clk_wiz_2_0\\bacon_clk_wiz_2_0.xci",
        "inst_hier_path": "clk_wiz_2",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "205.077"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "177.242"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "29.491200"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_29M4912"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "35.500"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "40.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "ip_revision": "32",
        "xci_name": "bacon_axi_uart16550_0_0",
        "xci_path": "ip\\bacon_axi_uart16550_0_0\\bacon_axi_uart16550_0_0.xci",
        "inst_hier_path": "axi_uart16550_0",
        "parameters": {
          "C_EXTERNAL_XIN_CLK_HZ": {
            "value": "29491200"
          },
          "C_EXTERNAL_XIN_CLK_HZ_d": {
            "value": "29.4912"
          },
          "C_HAS_EXTERNAL_XIN": {
            "value": "1"
          }
        }
      },
      "SERIAL_BUF_CONFIG_4": {
        "vlnv": "eliars:user:SERIAL_BUF_CONFIG:1.0",
        "ip_revision": "9",
        "xci_name": "bacon_SERIAL_BUF_CONFIG_4_0",
        "xci_path": "ip\\bacon_SERIAL_BUF_CONFIG_4_0\\bacon_SERIAL_BUF_CONFIG_4_0.xci",
        "inst_hier_path": "SERIAL_BUF_CONFIG_4"
      }
    },
    "interface_nets": {
      "DDS_CTRL_0_AD9915": {
        "interface_ports": [
          "dds_ad9915",
          "DDS_CTRL_0/AD9915"
        ]
      },
      "SERIAL_BUF_CONFIG_0_SER_TRANS": {
        "interface_ports": [
          "STR4_PN",
          "SERIAL_BUF_CONFIG_0/SER_TRANS"
        ]
      },
      "SERIAL_BUF_CONFIG_1_SER_TRANS": {
        "interface_ports": [
          "STR1_PN",
          "SERIAL_BUF_CONFIG_1/SER_TRANS"
        ]
      },
      "SERIAL_BUF_CONFIG_2_SER_TRANS": {
        "interface_ports": [
          "STR2_PRD",
          "SERIAL_BUF_CONFIG_2/SER_TRANS"
        ]
      },
      "SERIAL_BUF_CONFIG_3_SER_TRANS": {
        "interface_ports": [
          "STR3_PRM",
          "SERIAL_BUF_CONFIG_3/SER_TRANS"
        ]
      },
      "SERIAL_BUF_CONFIG_4_SER_TRANS": {
        "interface_ports": [
          "RS485_PC",
          "SERIAL_BUF_CONFIG_4/SER_TRANS"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "mdm_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "BCO_PROFILE_0/s00_axi"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "DDS_CTRL_0/s00_axi"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_0/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      }
    },
    "nets": {
      "BCO_PROFILE_0_clk_adc_div_16": {
        "ports": [
          "BCO_PROFILE_0/clk_adc_div_16",
          "DDS_CTRL_0/clk_dds"
        ]
      },
      "BCO_PROFILE_0_cur_prof": {
        "ports": [
          "BCO_PROFILE_0/cur_prof",
          "DDS_CTRL_0/CUR_PROF"
        ]
      },
      "BCO_PROFILE_0_nxt_prof": {
        "ports": [
          "BCO_PROFILE_0/nxt_prof",
          "DDS_CTRL_0/NXT_PROF"
        ]
      },
      "BCO_PROFILE_0_str_dds": {
        "ports": [
          "BCO_PROFILE_0/str_dds",
          "DDS_CTRL_0/str_prd"
        ]
      },
      "BCO_PROFILE_0_str_pn": {
        "ports": [
          "BCO_PROFILE_0/str_pn",
          "DDS_CTRL_0/str_pn"
        ]
      },
      "BCO_PROFILE_0_str_pn_out": {
        "ports": [
          "BCO_PROFILE_0/str_pn_out",
          "SERIAL_BUF_CONFIG_0/in_DI",
          "SERIAL_BUF_CONFIG_1/in_DI"
        ]
      },
      "BCO_PROFILE_0_str_prd": {
        "ports": [
          "BCO_PROFILE_0/str_prd",
          "SERIAL_BUF_CONFIG_2/in_DI"
        ]
      },
      "BCO_PROFILE_0_str_prm": {
        "ports": [
          "BCO_PROFILE_0/str_prm",
          "SERIAL_BUF_CONFIG_3/in_DI"
        ]
      },
      "SERIAL_BUF_CONFIG_4_out_RO": {
        "ports": [
          "SERIAL_BUF_CONFIG_4/out_RO",
          "axi_uart16550_0/sin"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlslice_0/Din"
        ]
      },
      "axi_uart16550_0_sout": {
        "ports": [
          "axi_uart16550_0/sout",
          "SERIAL_BUF_CONFIG_4/in_DI"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out_100M": {
        "ports": [
          "clk_wiz_0/clk_out_100M",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/clk_in1",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "rst_wiz_100M/slowest_sync_clk",
          "mdm_0/S_AXI_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_intc/processor_clk",
          "clk_wiz_1/clk_in1",
          "microblaze_0_axi_periph/M02_ACLK",
          "rst_clk_wiz_0_200M/slowest_sync_clk",
          "BCO_PROFILE_0/s00_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "DDS_CTRL_0/s00_axi_aclk",
          "clk_wiz_2/clk_in1",
          "axi_uart16550_0/s_axi_aclk",
          "microblaze_0_axi_periph/M05_ACLK"
        ]
      },
      "clk_wiz_0_clk_out_200M": {
        "ports": [
          "clk_wiz_0/clk_out_200M",
          "BCO_PROFILE_0/clk_prof"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_wiz_100M/dcm_locked",
          "rst_clk_wiz_0_200M/dcm_locked"
        ]
      },
      "clk_wiz_1_clk_out_156M25": {
        "ports": [
          "clk_wiz_1/clk_out_156M25",
          "clk_out_156M25"
        ]
      },
      "clk_wiz_2_clk_out_29M4912": {
        "ports": [
          "clk_wiz_2/clk_out_29M4912",
          "axi_uart16550_0/xin"
        ]
      },
      "mdm_0_Interrupt": {
        "ports": [
          "mdm_0/Interrupt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "rst_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_xlconcat_dout": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_clk_in1_100M_bus_struct_reset": {
        "ports": [
          "rst_wiz_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_in1_100M_mb_reset": {
        "ports": [
          "rst_wiz_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_in1_100M_peripheral_aresetn": {
        "ports": [
          "rst_wiz_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "mdm_0/S_AXI_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "BCO_PROFILE_0/s00_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN",
          "DDS_CTRL_0/s00_axi_aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M05_ARESETN"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "DDS_CTRL_0/osk_in",
          "DDS_CTRL_0/drctrl_in",
          "DDS_CTRL_0/drhold_in",
          "DDS_CTRL_0/io_upd_in",
          "DDS_CTRL_0/sinc_in"
        ]
      },
      "xlconstant_reset_dout": {
        "ports": [
          "xlconstant_reset/dout",
          "clk_wiz_0/reset",
          "rst_wiz_100M/ext_reset_in",
          "rst_clk_wiz_0_200M/ext_reset_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "BCO_PROFILE_0/en_zond",
          "DDS_CTRL_0/en_zond"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_BCO_PROFILE_0_reg0": {
                "address_block": "/BCO_PROFILE_0/s00_axi/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_DDS_CTRL_0_reg0": {
                "address_block": "/DDS_CTRL_0/s00_axi/reg0",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_0/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}