INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_dec_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/divizor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divizor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
