{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709223910650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709223910651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 16:25:06 2024 " "Processing started: Thu Feb 29 16:25:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709223910651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223910651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223910651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709223911138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709223911138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709223918671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223918671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709223918673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223918673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_SERVO_CONTROL.sv(39) " "Verilog HDL information at PWM_SERVO_CONTROL.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709223918675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709223918675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223918675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709223918677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223918677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709223918708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_SERVO_CONTROL PWM_SERVO_CONTROL:inst2 " "Elaborating entity \"PWM_SERVO_CONTROL\" for hierarchy \"PWM_SERVO_CONTROL:inst2\"" {  } { { "Top.bdf" "inst2" { Schematic "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 144 344 520 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709223918715 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PWM_SERVO_CONTROL.sv(26) " "Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709223918716 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "servo2 PWM_SERVO_CONTROL.sv(7) " "Output port \"servo2\" at PWM_SERVO_CONTROL.sv(7) has no driver" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918716 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "servo3 PWM_SERVO_CONTROL.sv(8) " "Output port \"servo3\" at PWM_SERVO_CONTROL.sv(8) has no driver" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918716 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "servo4 PWM_SERVO_CONTROL.sv(9) " "Output port \"servo4\" at PWM_SERVO_CONTROL.sv(9) has no driver" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918716 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_OUTPUT_UNIT ANGLE_OUTPUT_UNIT:inst " "Elaborating entity \"ANGLE_OUTPUT_UNIT\" for hierarchy \"ANGLE_OUTPUT_UNIT:inst\"" {  } { { "Top.bdf" "inst" { Schematic "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 96 264 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709223918716 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle2 ANGLE_OUTPUT_UNIT.sv(3) " "Output port \"angle2\" at ANGLE_OUTPUT_UNIT.sv(3) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918717 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle3 ANGLE_OUTPUT_UNIT.sv(4) " "Output port \"angle3\" at ANGLE_OUTPUT_UNIT.sv(4) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918717 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "angle4 ANGLE_OUTPUT_UNIT.sv(5) " "Output port \"angle4\" at ANGLE_OUTPUT_UNIT.sv(5) has no driver" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709223918718 "|Top|ANGLE_OUTPUT_UNIT:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709223919277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg " "Generated suppressed messages file C:/Users/tedmonds/Documents/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223919489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709223919599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709223919599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709223919667 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709223919667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709223919667 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1709223919667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709223919667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709223919679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 16:25:19 2024 " "Processing ended: Thu Feb 29 16:25:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709223919679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709223919679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709223919679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709223919679 ""}
