{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722572828999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722572829000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 11:27:08 2024 " "Processing started: Fri Aug  2 11:27:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722572829000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722572829000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topSRAM -c topSRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off topSRAM -c topSRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722572829000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722572829252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topsram.v 1 1 " "Found 1 design units, including 1 entities, in source file topsram.v" { { "Info" "ISGN_ENTITY_NAME" "1 topSRAM " "Found entity 1: topSRAM" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722572836020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722572836020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topSRAM " "Elaborating entity \"topSRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722572836040 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "topSRAM.v(56) " "Verilog HDL Case Statement information at topSRAM.v(56): all case item expressions in this case statement are onehot" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722572836042 "|topSRAM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "topSRAM.v(66) " "Verilog HDL Case Statement information at topSRAM.v(66): all case item expressions in this case statement are onehot" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722572836043 "|topSRAM"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722572836323 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722572836323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[2\] GND " "Pin \"pinAddr\[2\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[3\] GND " "Pin \"pinAddr\[3\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[4\] GND " "Pin \"pinAddr\[4\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[5\] GND " "Pin \"pinAddr\[5\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[6\] GND " "Pin \"pinAddr\[6\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[7\] GND " "Pin \"pinAddr\[7\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[8\] GND " "Pin \"pinAddr\[8\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[9\] GND " "Pin \"pinAddr\[9\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[10\] GND " "Pin \"pinAddr\[10\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[11\] GND " "Pin \"pinAddr\[11\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[12\] GND " "Pin \"pinAddr\[12\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[13\] GND " "Pin \"pinAddr\[13\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[14\] GND " "Pin \"pinAddr\[14\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[15\] GND " "Pin \"pinAddr\[15\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[16\] GND " "Pin \"pinAddr\[16\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[17\] GND " "Pin \"pinAddr\[17\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[18\] GND " "Pin \"pinAddr\[18\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinAddr\[19\] GND " "Pin \"pinAddr\[19\]\" is stuck at GND" {  } { { "topSRAM.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/SRAM/topSRAM.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722572836331 "|topSRAM|pinAddr[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722572836331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722572836383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722572836596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722572836708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722572836708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722572836736 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722572836736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1722572836736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722572836736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722572836736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722572836752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 11:27:16 2024 " "Processing ended: Fri Aug  2 11:27:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722572836752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722572836752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722572836752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722572836752 ""}
