vendor_name = ModelSim
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/dep_check.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/priority_encoder.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_4bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux3bit4to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_3bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_2bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_1bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/data_memory.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/code_memory.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/main.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/z9.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/se9.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/se6.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_file.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/reg_16bit.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux6to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux4to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux3bit6to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux3bit2to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/mux2to1.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/ALU.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/jukebox/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/jukebox/Desktop/Acads/5-Sem/EE 309/Pipeline-IITB-RISC/db/Pipleline-IITB-RISC.cbx.xml
design_name = dep_check
instance = comp, \check~output , check~output, dep_check, 1
instance = comp, \dest[1]~input , dest[1]~input, dep_check, 1
instance = comp, \dest[0]~input , dest[0]~input, dep_check, 1
instance = comp, \src[1]~input , src[1]~input, dep_check, 1
instance = comp, \src[0]~input , src[0]~input, dep_check, 1
instance = comp, \process_0~1 , process_0~1, dep_check, 1
instance = comp, \src[3]~input , src[3]~input, dep_check, 1
instance = comp, \dest[3]~input , dest[3]~input, dep_check, 1
instance = comp, \src[2]~input , src[2]~input, dep_check, 1
instance = comp, \dest[2]~input , dest[2]~input, dep_check, 1
instance = comp, \process_0~0 , process_0~0, dep_check, 1
instance = comp, \process_0~2 , process_0~2, dep_check, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
