$date
	Fri May 17 22:08:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module latch $end
$var wire 1 ! r $end
$var wire 1 " s $end
$var reg 1 # n $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#10
1$
0#
0!
1"
#20
0"
#30
