
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015968                       # Number of seconds simulated
sim_ticks                                 15968214500                       # Number of ticks simulated
final_tick                                15968214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56040                       # Simulator instruction rate (inst/s)
host_op_rate                                    97222                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19390165                       # Simulator tick rate (ticks/s)
host_mem_usage                                2042188                       # Number of bytes of host memory used
host_seconds                                   823.52                       # Real time elapsed on the host
sim_insts                                    46149962                       # Number of instructions simulated
sim_ops                                      80064073                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10370240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10370240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1283200                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1283200                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       162035                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             162035                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        20050                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20050                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    649430154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            649430154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     80359642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            80359642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    729789796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           729789796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     162035                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     20050                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   162035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   20050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10369792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1281728                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10370240                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1283200                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10323                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9831                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9761                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9805                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10645                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10629                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10867                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10170                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10035                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1282                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1323                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1070                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1131                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1348                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1511                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1210                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15967113500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               162035                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               20050                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  78568                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41552                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21989                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  11190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   5300                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2218                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    838                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    283                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     72                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1141                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1256                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1259                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1254                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1241                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       106469                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   109.430388                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    86.584462                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   114.078523                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        76915     72.24%     72.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        20097     18.88%     91.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4129      3.88%     95.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2328      2.19%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1464      1.38%     98.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1044      0.98%     99.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          225      0.21%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          118      0.11%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          149      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       106469                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1208                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    134.120033                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.591078                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1880.706631                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1206     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1208                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1208                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.578642                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.555132                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.898553                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             840     69.54%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              45      3.73%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             316     26.16%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.50%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1208                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4721200500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7759225500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 810140000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29138.18                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47888.18                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      649.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       80.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   649.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    80.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.70                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.97                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   71534                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4049                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                44.15                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               20.19                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     87690.44                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   41.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               365839320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               194448210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              565852140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              50769720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1490031300                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            35576640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5354211780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      228530400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        72250620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9604000050                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           601.444811                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12607606000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14321000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    527382000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    271131750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    595211250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2818364250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11741804250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               394370760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               209601645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              591027780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              53771220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1575209250                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            35945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5296966110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      226356000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        56469060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9688050945                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           606.708448                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12419596250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     13756500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    528138000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    214576750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    589262500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3005741000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11616739750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10344256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10344256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1280448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1280448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       161629                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             161629                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20007                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20007                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    647802921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            647802921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     80187300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            80187300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    727990221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           727990221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     161629                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20007                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   161629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20007                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10344000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1278784                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10344256                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1280448                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10193                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9956                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9773                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9761                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9875                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10648                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10703                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10853                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10169                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10019                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1211                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1278                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1287                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1048                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1139                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1153                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1149                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1341                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1207                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1189                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15967638000                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               161629                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20007                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  79155                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41481                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10975                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5155                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2136                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    802                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    255                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   346                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   789                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1257                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1243                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1243                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       105911                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   109.736817                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    86.744027                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   115.056577                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76200     71.95%     71.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        20344     19.21%     91.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4050      3.82%     94.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2321      2.19%     97.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1413      1.33%     98.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1051      0.99%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          231      0.22%     99.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          138      0.13%     99.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          163      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       105911                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1207                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    133.888981                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.918131                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1912.928800                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1206     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1207                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1207                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.554267                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.531565                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.882949                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             851     70.51%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              51      4.23%     74.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             297     24.61%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               8      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1207                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4646028250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7676497000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 808125000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28745.73                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47495.73                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      647.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       80.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   647.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    80.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.08                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   71623                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4070                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                44.31                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               20.34                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     87910.09                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   41.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               362861940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               192861900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              563974320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              50263380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1245260640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1483332660                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            36312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5346286500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      239750400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        71370240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9592274940                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           600.710533                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12621139500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15305500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    526832000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    272065500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    624142250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2804797000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11725072250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               393356880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               209070345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              590028180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              54037440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1578788280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            36139200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5317023840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      199256640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        60292320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9684487365                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           606.485281                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12411571750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     14144500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    527340000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    232799500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    518673750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3014687500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11660569250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10364608                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10364608                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1281920                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1281920                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       161947                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             161947                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        20030                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             20030                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    649077453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            649077453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     80279483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            80279483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    729356936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           729356936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     161947                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     20030                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   161947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   20030                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10364288                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1280064                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10364608                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1281920                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10174                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10229                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10000                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9859                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9806                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9432                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9734                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9771                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9846                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9857                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10636                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10658                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10714                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10954                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10218                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10054                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1209                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1265                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1303                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1306                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1219                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1077                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1128                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1128                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1177                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1144                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1328                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1327                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1514                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1486                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1202                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1188                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15967275000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               161947                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               20030                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  78513                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41558                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21963                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  11237                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   5189                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2213                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    882                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    291                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     79                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   288                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   357                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   787                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1180                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1251                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1254                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1250                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1246                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1249                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1240                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1239                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1234                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1237                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1236                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1241                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1244                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1227                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1223                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       106370                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   109.463646                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    86.562522                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   114.751797                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        76794     72.20%     72.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        20273     19.06%     91.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3990      3.75%     95.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2278      2.14%     97.15% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1478      1.39%     98.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1027      0.97%     99.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          237      0.22%     99.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          131      0.12%     99.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          162      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       106370                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1208                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    134.039735                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    47.447516                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1873.151038                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1206     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1208                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1208                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.557119                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.534332                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.884394                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             852     70.53%     70.53% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              45      3.73%     74.25% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             305     25.25%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               6      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1208                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4780483500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7816896000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 809710000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29519.73                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48269.73                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      649.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       80.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   649.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    80.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.70                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.88                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   71505                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4062                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                44.15                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.28                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     87743.37                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   41.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               364404180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               193666440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              564095700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              50294700                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1245875280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1496223210                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            36336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5351422200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      229660800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        68174040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9600153030                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.203893                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12593071000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14915500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    527092000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    258746750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    598001000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2833099000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11736360250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               395120460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               210007710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              592170180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              54110520                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1585578120                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            36478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5306469720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      206892960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        58393200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9693555270                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           607.053153                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12396165750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     14526000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    528126000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    220294500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    538595000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3029022000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11637651000                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10360256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10360256                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1272256                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1272256                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       161879                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             161879                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        19879                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             19879                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    648804912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            648804912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     79674280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            79674280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    728479192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           728479192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     161879                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     19879                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   161879                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   19879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10359936                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1270912                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10360256                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1272256                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10205                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10254                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9961                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9874                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9753                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9412                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9720                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9766                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9835                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9921                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10604                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10653                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10707                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10892                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10271                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10046                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1214                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1265                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1284                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1303                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1200                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1047                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1118                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1132                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1140                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1170                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1329                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1325                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1506                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1419                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1223                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1183                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15967904000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               161879                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               19879                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  79417                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41517                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21276                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  11148                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   5157                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2168                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    795                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    271                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     84                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   303                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   338                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   766                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1139                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1252                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1247                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1229                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1242                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1242                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1245                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1222                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1222                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1228                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1235                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1228                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1229                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1220                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       106411                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   109.298776                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    86.457425                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   114.693961                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        76947     72.31%     72.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        20084     18.87%     91.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4105      3.86%     95.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2286      2.15%     97.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1422      1.34%     98.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1042      0.98%     99.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          211      0.20%     99.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          156      0.15%     99.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          158      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       106411                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1199                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean           135                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    48.055303                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1868.737308                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1197     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::2048-4095            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::63488-65535            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1199                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1199                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.562135                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.538926                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.892896                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             846     70.56%     70.56% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              41      3.42%     73.98% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             303     25.27%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               9      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1199                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4752998250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7788135750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 809370000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29362.33                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48112.33                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      648.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       79.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   648.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    79.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.69                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.04                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   71173                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4147                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                43.97                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               20.86                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     87852.55                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   41.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               364654080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               193818240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              563667300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              49918860                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1244031360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1496443800                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            36147360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5343610920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      227665440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        72982200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9592939560                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           600.752154                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12592789750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14137000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    526310750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    281080750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    592672000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2834977000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11719037000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               395127600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               210011505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              592113060                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              53739900                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1248333840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1583870970                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            36340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5322477030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      199429440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        54513420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9695957085                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           607.203566                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12399867750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     14311500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    528108000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    208732750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    519152750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3025141500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11672768000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                109                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31724424                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3575376                       # Number of instructions committed
system.cpu00.committedOps                     6193498                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6121527                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu00.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       495925                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6121527                       # number of integer instructions
system.cpu00.num_fp_insts                       72526                       # number of float instructions
system.cpu00.num_int_register_reads          12195585                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5249630                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3372678                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2689057                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1433990                       # number of memory refs
system.cpu00.num_load_insts                   1042615                       # Number of load instructions
system.cpu00.num_store_insts                   391375                       # Number of store instructions
system.cpu00.num_idle_cycles             210597.639866                       # Number of idle cycles
system.cpu00.num_busy_cycles             31513826.360134                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993362                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006638                       # Percentage of idle cycles
system.cpu00.Branches                          566752                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22453      0.36%      0.36% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4631401     74.78%     75.14% # Class of executed instruction
system.cpu00.op_class::IntMult                  16820      0.27%     75.41% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36978      0.60%     76.01% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51856      0.84%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::MemRead                1027580     16.59%     93.44% # Class of executed instruction
system.cpu00.op_class::MemWrite                389546      6.29%     99.73% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15035      0.24%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6193498                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                121                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29588106                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3657908                       # Number of instructions committed
system.cpu01.committedOps                     6276563                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             6204506                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu01.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       495980                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    6204506                       # number of integer instructions
system.cpu01.num_fp_insts                       72618                       # number of float instructions
system.cpu01.num_int_register_reads          12389025                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5332431                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3373513                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2688773                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1488586                       # number of memory refs
system.cpu01.num_load_insts                   1097246                       # Number of load instructions
system.cpu01.num_store_insts                   391340                       # Number of store instructions
system.cpu01.num_idle_cycles             2175648.063253                       # Number of idle cycles
system.cpu01.num_busy_cycles             27412457.936747                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.926469                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.073531                       # Percentage of idle cycles
system.cpu01.Branches                          566987                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4659758     74.24%     74.60% # Class of executed instruction
system.cpu01.op_class::IntMult                  16832      0.27%     74.87% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36992      0.59%     75.46% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51928      0.83%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.28% # Class of executed instruction
system.cpu01.op_class::MemRead                1082203     17.24%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                389511      6.21%     99.73% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6276563                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       24663204                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3161006                       # Number of instructions committed
system.cpu02.committedOps                     5503426                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5431541                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       440835                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5431541                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          10860873                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4669888                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3069168                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2414135                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1194812                       # number of memory refs
system.cpu02.num_load_insts                    858469                       # Number of load instructions
system.cpu02.num_store_insts                   336343                       # Number of store instructions
system.cpu02.num_idle_cycles             5616815.579193                       # Number of idle cycles
system.cpu02.num_busy_cycles             19046388.420807                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.772259                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.227741                       # Percentage of idle cycles
system.cpu02.Branches                          511518                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4180619     75.96%     76.37% # Class of executed instruction
system.cpu02.op_class::IntMult                  16808      0.31%     76.68% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.67%     77.35% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.94%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.29% # Class of executed instruction
system.cpu02.op_class::MemRead                 843442     15.33%     93.62% # Class of executed instruction
system.cpu02.op_class::MemWrite                334514      6.08%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5503426                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                109                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29379622                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3491181                       # Number of instructions committed
system.cpu03.committedOps                     6027391                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5955420                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu03.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       479542                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5955420                       # number of integer instructions
system.cpu03.num_fp_insts                       72526                       # number of float instructions
system.cpu03.num_int_register_reads          11889884                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5116287                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3282577                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2607131                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1388767                       # number of memory refs
system.cpu03.num_load_insts                   1013785                       # Number of load instructions
system.cpu03.num_store_insts                   374982                       # Number of store instructions
system.cpu03.num_idle_cycles             2352110.915125                       # Number of idle cycles
system.cpu03.num_busy_cycles             27027511.084875                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.919941                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.080059                       # Percentage of idle cycles
system.cpu03.Branches                          550381                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4510517     74.83%     75.21% # Class of executed instruction
system.cpu03.op_class::IntMult                  16820      0.28%     75.49% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36978      0.61%     76.10% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51856      0.86%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.96% # Class of executed instruction
system.cpu03.op_class::MemRead                 998750     16.57%     93.53% # Class of executed instruction
system.cpu03.op_class::MemWrite                373153      6.19%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6027391                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22101188                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2997933                       # Number of instructions committed
system.cpu04.committedOps                     5245294                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5173409                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421822                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5173409                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10353633                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4449766                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2964582                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2319061                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1098816                       # number of memory refs
system.cpu04.num_load_insts                    781471                       # Number of load instructions
system.cpu04.num_store_insts                   317345                       # Number of store instructions
system.cpu04.num_idle_cycles             6806349.902079                       # Number of idle cycles
system.cpu04.num_busy_cycles             15294838.097921                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.692037                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.307963                       # Percentage of idle cycles
system.cpu04.Branches                          492500                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4018489     76.61%     77.04% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu04.op_class::MemRead                 766444     14.61%     93.66% # Class of executed instruction
system.cpu04.op_class::MemWrite                315516      6.02%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5245294                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                 97                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       22085664                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2996264                       # Number of instructions committed
system.cpu05.committedOps                     5242875                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5170990                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu05.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       421672                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5170990                       # number of integer instructions
system.cpu05.num_fp_insts                       72434                       # number of float instructions
system.cpu05.num_int_register_reads          10348760                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4447647                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2963753                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2318319                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1097814                       # number of memory refs
system.cpu05.num_load_insts                    780611                       # Number of load instructions
system.cpu05.num_store_insts                   317203                       # Number of store instructions
system.cpu05.num_idle_cycles             6812304.718336                       # Number of idle cycles
system.cpu05.num_busy_cycles             15273359.281664                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.691551                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.308449                       # Percentage of idle cycles
system.cpu05.Branches                          492342                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4017072     76.62%     77.05% # Class of executed instruction
system.cpu05.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36964      0.71%     78.07% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu05.op_class::MemRead                 765584     14.60%     93.66% # Class of executed instruction
system.cpu05.op_class::MemWrite                315374      6.02%     99.68% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5242875                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       29364942                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3484747                       # Number of instructions committed
system.cpu06.committedOps                     6015337                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5943366                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       478418                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5943366                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11867362                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5106481                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3276398                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2601505                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1385219                       # number of memory refs
system.cpu06.num_load_insts                   1011367                       # Number of load instructions
system.cpu06.num_store_insts                   373852                       # Number of store instructions
system.cpu06.num_idle_cycles             2364433.627277                       # Number of idle cycles
system.cpu06.num_busy_cycles             27000508.372723                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.919481                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.080519                       # Percentage of idle cycles
system.cpu06.Branches                          549263                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4502011     74.84%     75.22% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.28%     75.50% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.61%     76.11% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.86%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.97% # Class of executed instruction
system.cpu06.op_class::MemRead                 996332     16.56%     93.54% # Class of executed instruction
system.cpu06.op_class::MemWrite                372023      6.18%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6015337                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12133574                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664707                       # Number of instructions committed
system.cpu07.committedOps                     4697486                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625601                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378905                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625601                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289847                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987790                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728567                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104423                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905201                       # number of memory refs
system.cpu07.num_load_insts                    630828                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7523677.946679                       # Number of idle cycles
system.cpu07.num_busy_cycles             4609896.053321                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379929                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620071                       # Percentage of idle cycles
system.cpu07.Branches                          449640                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664296     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615801     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697486                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31732575                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3793805                       # Number of instructions committed
system.cpu08.committedOps                     6508967                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6436910                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       515282                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6436910                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12834930                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5526233                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3479648                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2785331                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1566385                       # number of memory refs
system.cpu08.num_load_insts                   1155693                       # Number of load instructions
system.cpu08.num_store_insts                   410692                       # Number of store instructions
system.cpu08.num_idle_cycles             202552.777805                       # Number of idle cycles
system.cpu08.num_busy_cycles             31530022.222195                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993617                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006383                       # Percentage of idle cycles
system.cpu08.Branches                          586237                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4814363     73.97%     74.31% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.57% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.57%     75.14% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.80%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.93% # Class of executed instruction
system.cpu08.op_class::MemRead                1140650     17.52%     93.46% # Class of executed instruction
system.cpu08.op_class::MemWrite                408863      6.28%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6508967                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19400137                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2818600                       # Number of instructions committed
system.cpu09.committedOps                     4961301                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4889416                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400890                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4889416                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9795504                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4207637                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2849482                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214349                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993146                       # number of memory refs
system.cpu09.num_load_insts                    696785                       # Number of load instructions
system.cpu09.num_store_insts                   296361                       # Number of store instructions
system.cpu09.num_idle_cycles             7615309.222442                       # Number of idle cycles
system.cpu09.num_busy_cycles             11784827.777558                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607461                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392539                       # Percentage of idle cycles
system.cpu09.Branches                          471620                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3840166     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681758     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294532      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4961301                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22102800                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2969655                       # Number of instructions committed
system.cpu10.committedOps                     5220223                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5148338                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       422464                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5148338                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads          10291903                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4423413                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2968117                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2322259                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1079525                       # number of memory refs
system.cpu10.num_load_insts                    761548                       # Number of load instructions
system.cpu10.num_store_insts                   317977                       # Number of store instructions
system.cpu10.num_idle_cycles             6805730.693679                       # Number of idle cycles
system.cpu10.num_busy_cycles             15297069.306321                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.692087                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.307913                       # Percentage of idle cycles
system.cpu10.Branches                          493150                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4012709     76.87%     77.30% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.32%     77.62% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.71%     78.33% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      0.99%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.32% # Class of executed instruction
system.cpu10.op_class::MemRead                 746521     14.30%     93.62% # Class of executed instruction
system.cpu10.op_class::MemWrite                316148      6.06%     99.68% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5220223                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                103                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       24604776                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3161453                       # Number of instructions committed
system.cpu11.committedOps                     5504464                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5432536                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu11.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       440928                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5432536                       # number of integer instructions
system.cpu11.num_fp_insts                       72480                       # number of float instructions
system.cpu11.num_int_register_reads          10862763                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4670665                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3069949                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2414312                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1194845                       # number of memory refs
system.cpu11.num_load_insts                    858462                       # Number of load instructions
system.cpu11.num_store_insts                   336383                       # Number of store instructions
system.cpu11.num_idle_cycles             5648523.816255                       # Number of idle cycles
system.cpu11.num_busy_cycles             18956252.183745                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.770430                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.229570                       # Percentage of idle cycles
system.cpu11.Branches                          511707                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4181568     75.97%     76.37% # Class of executed instruction
system.cpu11.op_class::IntMult                  16814      0.31%     76.68% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.67%     77.35% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51820      0.94%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.29% # Class of executed instruction
system.cpu11.op_class::MemRead                 843431     15.32%     93.62% # Class of executed instruction
system.cpu11.op_class::MemWrite                334554      6.08%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5504464                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                127                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31936429                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4049333                       # Number of instructions committed
system.cpu12.committedOps                     6898577                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6826477                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu12.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       542072                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6826477                       # number of integer instructions
system.cpu12.num_fp_insts                       72664                       # number of float instructions
system.cpu12.num_int_register_reads          13610055                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5862184                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3627252                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2919018                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1718702                       # number of memory refs
system.cpu12.num_load_insts                   1281249                       # Number of load instructions
system.cpu12.num_store_insts                   437453                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             31936428.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          613103                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5051600     73.23%     73.55% # Class of executed instruction
system.cpu12.op_class::IntMult                  16838      0.24%     73.80% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36999      0.54%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51964      0.75%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.09% # Class of executed instruction
system.cpu12.op_class::MemRead                1266202     18.35%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                435624      6.31%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6898577                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                109                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       26990120                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3327994                       # Number of instructions committed
system.cpu13.committedOps                     5768671                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5696700                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu13.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       460436                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5696700                       # number of integer instructions
system.cpu13.num_fp_insts                       72526                       # number of float instructions
system.cpu13.num_int_register_reads          11381775                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4895781                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3177487                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2511615                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1292732                       # number of memory refs
system.cpu13.num_load_insts                    936843                       # Number of load instructions
system.cpu13.num_store_insts                   355889                       # Number of store instructions
system.cpu13.num_idle_cycles             4180225.457038                       # Number of idle cycles
system.cpu13.num_busy_cycles             22809894.542962                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.845120                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.154880                       # Percentage of idle cycles
system.cpu13.Branches                          531260                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4347832     75.37%     75.76% # Class of executed instruction
system.cpu13.op_class::IntMult                  16820      0.29%     76.05% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36978      0.64%     76.69% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51856      0.90%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::MemRead                 921808     15.98%     93.57% # Class of executed instruction
system.cpu13.op_class::MemWrite                354060      6.14%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5768671                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4664449                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15968214500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4312686                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              568725                       # Transaction distribution
system.piobus.trans_dist::ReadResp             568725                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       120360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       120360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       120160                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       120160                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        65560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        65560                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       103988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       103988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        46564                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        46564                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        46406                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        46406                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       102870                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       102870                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       139410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       139410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25684                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        47214                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        47214                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        65532                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        65532                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       166058                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       166058                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        84868                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        84868                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1138378                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       481440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       481440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       480640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       480640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       262240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       262240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       415952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       415952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       186256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       186256                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       185624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       185624                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       411480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       411480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       557640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       557640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102736                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       188856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       188856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       262128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       262128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       664232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       664232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       339472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       339472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4553512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           484940500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           309042500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          134953000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          130450500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           72290000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          116679000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          51536500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          51435500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         113350000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3680500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         153291000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28460000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          52699500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          72897500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         177027000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          94331000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4893081                       # delay histogram for all message
system.ruby.delayHist::mean                 13.381711                       # delay histogram for all message
system.ruby.delayHist::gmean                11.878864                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.101957                       # delay histogram for all message
system.ruby.delayHist                    |      659704     13.48%     13.48% |     3216803     65.74%     79.22% |      381135      7.79%     87.01% |      446178      9.12%     96.13% |      189137      3.87%    100.00% |         124      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4893081                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78622100                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011267                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78612118     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78622100                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78622100                      
system.ruby.latency_hist_seqr::mean          3.427627                      
system.ruby.latency_hist_seqr::gmean         1.494059                      
system.ruby.latency_hist_seqr::stdev        18.810965                      
system.ruby.latency_hist_seqr            |    78590042     99.96%     99.96% |       20512      0.03%     99.99% |       10610      0.01%    100.00% |         759      0.00%    100.00% |         155      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78622100                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77782160                      
system.ruby.hit_latency_hist_seqr::mean      1.765517                      
system.ruby.hit_latency_hist_seqr::gmean     1.424390                      
system.ruby.hit_latency_hist_seqr::stdev     1.307874                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57934305     74.48%     74.48% |           0      0.00%     74.48% |           0      0.00%     74.48% |    19847855     25.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77782160                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       839940                      
system.ruby.miss_latency_hist_seqr::mean   157.346375                      
system.ruby.miss_latency_hist_seqr::gmean   124.415304                      
system.ruby.miss_latency_hist_seqr::stdev    94.957605                      
system.ruby.miss_latency_hist_seqr       |      807882     96.18%     96.18% |       20512      2.44%     98.63% |       10610      1.26%     99.89% |         759      0.09%     99.98% |         155      0.02%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       839940                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1297179                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        77344                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1374523                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4752930                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2518                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4755448                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1351506                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        77713                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1429219                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4808566                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1748                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4810314                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1015951                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        40680                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1056631                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3994429                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2495                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3996924                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1112934                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        49858                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1162792                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4211280                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2506                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4213786                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1535329                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       101057                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1636386                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5291463                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         2543                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5294006                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1191464                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        59547                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1251011                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4417261                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1751                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4419012                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1112942                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        49803                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1162745                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4211568                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4213269                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1268430                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        69056                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1337486                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4617586                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2523                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4620109                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1035974                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        40273                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1076247                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4011022                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1677                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4012699                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1034967                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        40357                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1075324                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4009176                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4010892                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1266157                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        68340                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1334497                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4608627                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1735                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4610362                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884729                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19333                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904062                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581318                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3582983                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1410368                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        87025                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1497393                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4992584                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1748                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4994332                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951277                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29740                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       981017                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3790121                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3791831                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11654                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40604                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        52258                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11720                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40467                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        52187                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11652                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40551                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        52203                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12336                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40600                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52936                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11988                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40682                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52670                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12002                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40740                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52742                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        16041                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40780                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        56821                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11102                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40580                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51682                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11731                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40420                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        52151                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11648                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40536                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        52184                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11633                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40358                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51991                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11205                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40562                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51767                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11289                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40642                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51931                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11640                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40607                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        52247                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11602                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40810                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        52412                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11437                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        40321                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51758                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2306561                      
system.ruby.network.routers00.buffer_writes      2306561                      
system.ruby.network.routers00.sw_input_arbiter_activity      2322590                      
system.ruby.network.routers00.sw_output_arbiter_activity      2306561                      
system.ruby.network.routers00.crossbar_activity      2306561                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2941763                      
system.ruby.network.routers01.buffer_writes      2941763                      
system.ruby.network.routers01.sw_input_arbiter_activity      2968401                      
system.ruby.network.routers01.sw_output_arbiter_activity      2941763                      
system.ruby.network.routers01.crossbar_activity      2941763                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2707053                      
system.ruby.network.routers02.buffer_writes      2707053                      
system.ruby.network.routers02.sw_input_arbiter_activity      2731657                      
system.ruby.network.routers02.sw_output_arbiter_activity      2707053                      
system.ruby.network.routers02.crossbar_activity      2707053                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2182009                      
system.ruby.network.routers03.buffer_writes      2182009                      
system.ruby.network.routers03.sw_input_arbiter_activity      2194939                      
system.ruby.network.routers03.sw_output_arbiter_activity      2182009                      
system.ruby.network.routers03.crossbar_activity      2182009                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2880997                      
system.ruby.network.routers04.buffer_writes      2880997                      
system.ruby.network.routers04.sw_input_arbiter_activity      2905351                      
system.ruby.network.routers04.sw_output_arbiter_activity      2880997                      
system.ruby.network.routers04.crossbar_activity      2880997                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2720450                      
system.ruby.network.routers05.buffer_writes      2720450                      
system.ruby.network.routers05.sw_input_arbiter_activity      2741642                      
system.ruby.network.routers05.sw_output_arbiter_activity      2720450                      
system.ruby.network.routers05.crossbar_activity      2720450                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2594956                      
system.ruby.network.routers06.buffer_writes      2594956                      
system.ruby.network.routers06.sw_input_arbiter_activity      2614896                      
system.ruby.network.routers06.sw_output_arbiter_activity      2594956                      
system.ruby.network.routers06.crossbar_activity      2594956                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2510161                      
system.ruby.network.routers07.buffer_writes      2510161                      
system.ruby.network.routers07.sw_input_arbiter_activity      2527785                      
system.ruby.network.routers07.sw_output_arbiter_activity      2510161                      
system.ruby.network.routers07.crossbar_activity      2510161                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3702418                      
system.ruby.network.routers08.buffer_writes      3702418                      
system.ruby.network.routers08.sw_input_arbiter_activity      3744238                      
system.ruby.network.routers08.sw_output_arbiter_activity      3702418                      
system.ruby.network.routers08.crossbar_activity      3702418                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3851655                      
system.ruby.network.routers09.buffer_writes      3851655                      
system.ruby.network.routers09.sw_input_arbiter_activity      3915601                      
system.ruby.network.routers09.sw_output_arbiter_activity      3851655                      
system.ruby.network.routers09.crossbar_activity      3851655                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4421465                      
system.ruby.network.routers10.buffer_writes      4421465                      
system.ruby.network.routers10.sw_input_arbiter_activity      4488861                      
system.ruby.network.routers10.sw_output_arbiter_activity      4421465                      
system.ruby.network.routers10.crossbar_activity      4421465                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3373506                      
system.ruby.network.routers11.buffer_writes      3373506                      
system.ruby.network.routers11.sw_input_arbiter_activity      3423734                      
system.ruby.network.routers11.sw_output_arbiter_activity      3373506                      
system.ruby.network.routers11.crossbar_activity      3373506                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3379216                      
system.ruby.network.routers12.buffer_writes      3379216                      
system.ruby.network.routers12.sw_input_arbiter_activity      3435159                      
system.ruby.network.routers12.sw_output_arbiter_activity      3379216                      
system.ruby.network.routers12.crossbar_activity      3379216                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2838159                      
system.ruby.network.routers13.buffer_writes      2838159                      
system.ruby.network.routers13.sw_input_arbiter_activity      2864890                      
system.ruby.network.routers13.sw_output_arbiter_activity      2838159                      
system.ruby.network.routers13.crossbar_activity      2838159                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3279194                      
system.ruby.network.routers14.buffer_writes      3279194                      
system.ruby.network.routers14.sw_input_arbiter_activity      3324989                      
system.ruby.network.routers14.sw_output_arbiter_activity      3279194                      
system.ruby.network.routers14.crossbar_activity      3279194                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3222660                      
system.ruby.network.routers15.buffer_writes      3222660                      
system.ruby.network.routers15.sw_input_arbiter_activity      3265937                      
system.ruby.network.routers15.sw_output_arbiter_activity      3222660                      
system.ruby.network.routers15.crossbar_activity      3222660                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2281445     40.17%     40.17% |     2572667     45.30%     85.47% |      825338     14.53%    100.00%
system.ruby.network.packets_received::total      5679450                      
system.ruby.network.packets_injected     |     2281445     40.17%     40.17% |     2572667     45.30%     85.47% |      825338     14.53%    100.00%
system.ruby.network.packets_injected::total      5679450                      
system.ruby.network.packet_network_latency |    33031726                       |    30443992                       |     7710982                      
system.ruby.network.packet_queueing_latency |     5356922                       |     2926642                       |      825338                      
system.ruby.network.memory_received      |      647490     82.34%     82.34% |      138879     17.66%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       786369                      
system.ruby.network.memory_network_latency |     4969530                       |     1543288                       |           0                      
system.ruby.network.memory_queueing_latency |     1294995                       |      277758                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.478423                       |   11.833631                       |    9.342817                      
system.ruby.network.average_packet_vqueue_latency |    2.348039                       |    1.137591                       |           1                      
system.ruby.network.average_packet_network_latency    12.534083                      
system.ruby.network.average_packet_queueing_latency     1.603835                      
system.ruby.network.average_packet_latency    14.137919                      
system.ruby.network.average_memory_network_latency     8.282140                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.282159                      
system.ruby.network.flits_received       |     4819085     33.25%     33.25% |     8848219     61.05%     94.31% |      825338      5.69%    100.00%
system.ruby.network.flits_received::total     14492642                      
system.ruby.network.flits_injected       |     4819085     33.25%     33.25% |     8848219     61.05%     94.31% |      825338      5.69%    100.00%
system.ruby.network.flits_injected::total     14492642                      
system.ruby.network.flit_network_latency |    76024647                       |    93872382                       |     7710982                      
system.ruby.network.flit_queueing_latency |    10432210                       |    10308646                       |      825338                      
system.ruby.network.average_flit_vnet_latency |   15.775743                       |   10.609184                       |    9.342817                      
system.ruby.network.average_flit_vqueue_latency |    2.164770                       |    1.165053                       |           1                      
system.ruby.network.average_flit_network_latency    12.255047                      
system.ruby.network.average_flit_queueing_latency     1.488079                      
system.ruby.network.average_flit_latency    13.743126                      
system.ruby.network.ext_in_link_utilization     14492642                      
system.ruby.network.ext_out_link_utilization     14492642                      
system.ruby.network.int_link_utilization     34419581                      
system.ruby.network.avg_link_utilization     1.985346                      
system.ruby.network.avg_vc_load          |    0.451741     22.75%     22.75% |    0.150226      7.57%     30.32% |    0.038719      1.95%     32.27% |    0.044654      2.25%     34.52% |    0.924668     46.57%     81.09% |    0.116261      5.86%     86.95% |    0.069178      3.48%     90.43% |    0.069810      3.52%     93.95% |    0.100068      5.04%     98.99% |    0.007098      0.36%     99.35% |    0.006461      0.33%     99.67% |    0.006460      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.985346                      
system.ruby.network.average_hops             2.374969                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15968214500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2445821                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.901229                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.544187                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.124583                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      412778     16.88%     16.88% |     1347276     55.08%     71.96% |       51300      2.10%     74.06% |      445213     18.20%     92.26% |      189131      7.73%     99.99% |         123      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2445821                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2433788                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.878849                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.266098                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.606701                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |      243516     10.01%     10.01% |     1859655     76.41%     86.42% |      329645     13.54%     99.96% |         965      0.04%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2433788                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13472                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.015514                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.575904                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.746344                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3410     25.31%     25.31% |        6949     51.58%     76.89% |        2923     21.70%     98.59% |         187      1.39%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13472                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11607278                      
system.ruby.LD.latency_hist_seqr::mean      10.032975                      
system.ruby.LD.latency_hist_seqr::gmean      1.799217                      
system.ruby.LD.latency_hist_seqr::stdev     40.991018                      
system.ruby.LD.latency_hist_seqr         |    11585278     99.81%     99.81% |       14486      0.12%     99.94% |        7061      0.06%    100.00% |         396      0.00%    100.00% |          54      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11607278                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10977657                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.750294                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414406                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.299208                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8232168     74.99%     74.99% |           0      0.00%     74.99% |           0      0.00%     74.99% |     2745489     25.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10977657                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       629621                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.444350                      
system.ruby.LD.miss_latency_hist_seqr::gmean   119.466385                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.318899                      
system.ruby.LD.miss_latency_hist_seqr    |      607621     96.51%     96.51% |       14486      2.30%     98.81% |        7061      1.12%     99.93% |         396      0.06%     99.99% |          54      0.01%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       629621                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4940736                      
system.ruby.ST.latency_hist_seqr::mean       7.736657                      
system.ruby.ST.latency_hist_seqr::gmean      1.625985                      
system.ruby.ST.latency_hist_seqr::stdev     36.210473                      
system.ruby.ST.latency_hist_seqr         |     4931584     99.81%     99.81% |        5469      0.11%     99.93% |        3223      0.07%     99.99% |         345      0.01%    100.00% |          96      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4940736                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4760350                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.684563                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.372090                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.258993                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3674097     77.18%     77.18% |           0      0.00%     77.18% |           0      0.00%     77.18% |     1086253     22.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4760350                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       180386                      
system.ruby.ST.miss_latency_hist_seqr::mean   167.450207                      
system.ruby.ST.miss_latency_hist_seqr::gmean   143.528812                      
system.ruby.ST.miss_latency_hist_seqr::stdev    96.936335                      
system.ruby.ST.miss_latency_hist_seqr    |      171234     94.93%     94.93% |        5469      3.03%     97.96% |        3223      1.79%     99.74% |         345      0.19%     99.94% |          96      0.05%     99.99% |          19      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       180386                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61325967                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.853352                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.438577                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.071971                      
system.ruby.IFETCH.latency_hist_seqr     |    61304781     99.97%     99.97% |       20337      0.03%    100.00% |         416      0.00%    100.00% |         112      0.00%    100.00% |         155      0.00%    100.00% |         145      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61325967                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61297931                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.782567                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.435657                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317304                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45308021     73.91%     73.91% |           0      0.00%     73.91% |           0      0.00%     73.91% |    15989910     26.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61297931                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        28036                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   156.619097                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   122.299099                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    92.260788                      
system.ruby.IFETCH.miss_latency_hist_seqr |        6850     24.43%     24.43% |       20337     72.54%     96.97% |         416      1.48%     98.46% |         112      0.40%     98.86% |         155      0.55%     99.41% |         145      0.52%     99.93% |          15      0.05%     99.98% |           1      0.00%     99.98% |           0      0.00%     99.98% |           5      0.02%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        28036                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       748119                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.534907                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063039                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.629453                      
system.ruby.RMW_Read.latency_hist_seqr   |      746535     99.79%     99.79% |        1527      0.20%     99.99% |          16      0.00%     99.99% |          13      0.00%    100.00% |          14      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       748119                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       746222                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.105343                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.049883                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.552206                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      720019     96.49%     96.49% |           0      0.00%     96.49% |           0      0.00%     96.49% |       26203      3.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       746222                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1897                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   170.512388                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   142.564969                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    88.468074                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         313     16.50%     16.50% |        1527     80.50%     97.00% |          16      0.84%     97.84% |          13      0.69%     98.52% |          14      0.74%     99.26% |          12      0.63%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1897                      
system.ruby.Directory_Controller.Fetch   |      162035     25.03%     25.03% |      161629     24.96%     49.99% |      161947     25.01%     75.00% |      161879     25.00%    100.00%
system.ruby.Directory_Controller.Fetch::total       647490                      
system.ruby.Directory_Controller.Data    |       20050     25.07%     25.07% |       20007     25.02%     50.09% |       20030     25.05%     75.14% |       19879     24.86%    100.00%
system.ruby.Directory_Controller.Data::total        79966                      
system.ruby.Directory_Controller.Memory_Data |      162035     25.03%     25.03% |      161629     24.96%     49.99% |      161947     25.01%     75.00% |      161879     25.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       647490                      
system.ruby.Directory_Controller.Memory_Ack |       20050     25.07%     25.07% |       20007     25.02%     50.09% |       20030     25.05%     75.14% |       19879     24.86%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        79966                      
system.ruby.Directory_Controller.CleanReplacement |       14831     25.17%     25.17% |       14538     24.68%     49.85% |       14745     25.03%     74.88% |       14799     25.12%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        58913                      
system.ruby.Directory_Controller.I.Fetch |      162035     25.03%     25.03% |      161629     24.96%     49.99% |      161947     25.01%     75.00% |      161879     25.00%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       647490                      
system.ruby.Directory_Controller.M.Data  |       20050     25.07%     25.07% |       20007     25.02%     50.09% |       20030     25.05%     75.14% |       19879     24.86%    100.00%
system.ruby.Directory_Controller.M.Data::total        79966                      
system.ruby.Directory_Controller.M.CleanReplacement |       14831     25.17%     25.17% |       14538     24.68%     49.85% |       14745     25.03%     74.88% |       14799     25.12%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        58913                      
system.ruby.Directory_Controller.IM.Memory_Data |      162035     25.03%     25.03% |      161629     24.96%     49.99% |      161947     25.01%     75.00% |      161879     25.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       647490                      
system.ruby.Directory_Controller.MI.Memory_Ack |       20050     25.07%     25.07% |       20007     25.02%     50.09% |       20030     25.05%     75.14% |       19879     24.86%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        79966                      
system.ruby.L1Cache_Controller.Load      |      910128      7.84%      7.84% |      965020      8.31%     16.15% |      780756      6.73%     22.88% |      897681      7.73%     30.62% |      722750      6.23%     36.84% |        4200      0.04%     36.88% |        4200      0.04%     36.91% |      722041      6.22%     43.13% |      896387      7.72%     50.86% |      615023      5.30%     56.16% |     1004165      8.65%     64.81% |      658996      5.68%     70.48% |      702186      6.05%     76.53% |      780814      6.73%     83.26% |     1103088      9.50%     92.76% |      839845      7.24%    100.00%
system.ruby.L1Cache_Controller.Load::total     11607280                      
system.ruby.L1Cache_Controller.Ifetch    |     4755449      7.75%      7.75% |     4810315      7.84%     15.60% |     4213270      6.87%     22.47% |     4620110      7.53%     30.00% |     4012700      6.54%     36.55% |           0      0.00%     36.55% |           0      0.00%     36.55% |     4010893      6.54%     43.09% |     4610363      7.52%     50.60% |     3582984      5.84%     56.45% |     4994333      8.14%     64.59% |     3791832      6.18%     70.77% |     3996925      6.52%     77.29% |     4213787      6.87%     84.16% |     5294007      8.63%     92.79% |     4419013      7.21%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61325981                      
system.ruby.L1Cache_Controller.Store     |      464395      8.16%      8.16% |      464200      8.16%     16.32% |      381989      6.71%     23.04% |      439805      7.73%     30.77% |      353497      6.21%     36.98% |        4200      0.07%     37.06% |        4200      0.07%     37.13% |      353284      6.21%     43.34% |      438110      7.70%     51.04% |      289039      5.08%     56.12% |      493228      8.67%     64.79% |      322021      5.66%     70.45% |      354445      6.23%     76.68% |      381978      6.71%     83.40% |      533298      9.37%     92.77% |      411166      7.23%    100.00%
system.ruby.L1Cache_Controller.Store::total      5688855                      
system.ruby.L1Cache_Controller.Inv       |         600      5.13%      5.13% |         705      6.02%     11.15% |         651      5.56%     16.72% |         716      6.12%     22.83% |         718      6.14%     28.97% |         189      1.62%     30.58% |         218      1.86%     32.45% |         636      5.43%     37.88% |         551      4.71%     42.59% |        1496     12.78%     55.38% |         917      7.84%     63.21% |         851      7.27%     70.48% |        1053      9.00%     79.48% |         965      8.25%     87.73% |         638      5.45%     93.18% |         798      6.82%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11702                      
system.ruby.L1Cache_Controller.L1_Replacement |       78296      9.59%      9.59% |       77854      9.54%     19.13% |       49956      6.12%     25.25% |       70008      8.58%     33.83% |       40404      4.95%     38.78% |           0      0.00%     38.78% |           0      0.00%     38.78% |       40530      4.97%     43.74% |       68493      8.39%     52.13% |       19462      2.38%     54.52% |       87195     10.68%     65.20% |       29907      3.66%     68.86% |       41626      5.10%     73.96% |       50808      6.22%     80.19% |      102017     12.50%     92.68% |       59727      7.32%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       816283                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     25.00%     25.00% |           6     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.84%      2.84% |          52      2.95%      5.79% |          52      2.95%      8.74% |          52      2.95%     11.69% |          52      2.95%     14.64% |         525     29.80%     44.44% |         525     29.80%     74.23% |          52      2.95%     77.19% |          52      2.95%     80.14% |          52      2.95%     83.09% |          52      2.95%     86.04% |          50      2.84%     88.88% |          52      2.95%     91.83% |          50      2.84%     94.67% |          50      2.84%     97.50% |          44      2.50%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.Data      |          24      6.86%      6.86% |          26      7.43%     14.29% |          26      7.43%     21.71% |          25      7.14%     28.86% |          24      6.86%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |          25      7.14%     42.86% |          26      7.43%     50.29% |          26      7.43%     57.71% |          26      7.43%     65.14% |          25      7.14%     72.29% |          26      7.43%     79.71% |          24      6.86%     86.57% |          25      7.14%     93.71% |          22      6.29%    100.00%
system.ruby.L1Cache_Controller.Data::total          350                      
system.ruby.L1Cache_Controller.Data_Exclusive |       46625      7.43%      7.43% |       74133     11.81%     19.23% |       36749      5.85%     25.09% |       56649      9.02%     34.11% |       26727      4.26%     38.37% |           4      0.00%     38.37% |          12      0.00%     38.37% |       26621      4.24%     42.61% |       57048      9.09%     51.70% |       15887      2.53%     54.23% |       74471     11.86%     66.09% |       15783      2.51%     68.60% |       15882      2.53%     71.13% |       36848      5.87%     77.00% |       97475     15.53%     92.53% |       46907      7.47%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       627821                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         360     20.43%     41.71% |         352     19.98%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.Data_all_Acks |       33137     15.83%     15.83% |        5226      2.50%     18.33% |       14653      7.00%     25.33% |       14829      7.09%     32.42% |       15123      7.23%     39.64% |         175      0.08%     39.73% |         175      0.08%     39.81% |       15351      7.33%     47.14% |       12925      6.18%     53.32% |        5009      2.39%     55.71% |       14200      6.78%     62.50% |       15566      7.44%     69.93% |       27191     12.99%     82.93% |       15416      7.37%     90.29% |        6024      2.88%     93.17% |       14293      6.83%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       209293                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           2      0.28%      0.83% |           3      0.42%      1.25% |         350     48.61%     49.86% |         350     48.61%     98.47% |           2      0.28%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.31% |           1      0.14%     99.44% |           2      0.28%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          720                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.35%      2.35% |          27      2.54%      4.89% |          27      2.54%      7.42% |          26      2.44%      9.87% |          25      2.35%     12.22% |         350     32.89%     45.11% |         350     32.89%     78.01% |          26      2.44%     80.45% |          27      2.54%     82.99% |          27      2.54%     85.53% |          27      2.54%     88.06% |          26      2.44%     90.51% |          27      2.54%     93.05% |          25      2.35%     95.39% |          26      2.44%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1064                      
system.ruby.L1Cache_Controller.WB_Ack    |       76193      9.60%      9.60% |       76563      9.64%     19.24% |       48650      6.13%     25.37% |       67903      8.55%     33.92% |       39120      4.93%     38.84% |           0      0.00%     38.84% |           0      0.00%     38.84% |       39204      4.94%     43.78% |       67187      8.46%     52.24% |       18187      2.29%     54.53% |       85872     10.81%     65.35% |       28589      3.60%     68.95% |       39527      4.98%     73.93% |       48707      6.13%     80.06% |       99911     12.58%     92.64% |       58402      7.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       794015                      
system.ruby.L1Cache_Controller.NP.Load   |       46702      7.42%      7.42% |       74211     11.79%     19.22% |       36826      5.85%     25.07% |       56727      9.01%     34.08% |       26805      4.26%     38.34% |         182      0.03%     38.37% |         182      0.03%     38.40% |       26698      4.24%     42.64% |       57125      9.08%     51.72% |       15965      2.54%     54.26% |       74549     11.85%     66.11% |       15861      2.52%     68.63% |       15960      2.54%     71.16% |       36926      5.87%     77.03% |       97553     15.50%     92.53% |       46985      7.47%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       629257                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2488      9.00%      9.00% |        1676      6.06%     15.06% |        1687      6.10%     21.16% |        2488      9.00%     30.16% |        1665      6.02%     36.18% |           0      0.00%     36.18% |           0      0.00%     36.18% |        1707      6.17%     42.35% |        1688      6.10%     48.46% |        1665      6.02%     54.48% |        1705      6.17%     60.65% |        1703      6.16%     66.81% |        2482      8.98%     75.78% |        2486      8.99%     84.77% |        2496      9.03%     93.80% |        1714      6.20%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        27650                      
system.ruby.L1Cache_Controller.NP.Store  |       30641     16.88%     16.88% |        3500      1.93%     18.80% |       12976      7.15%     25.95% |       12328      6.79%     32.74% |       13467      7.42%     40.16% |         175      0.10%     40.25% |         175      0.10%     40.35% |       13658      7.52%     47.87% |       11214      6.18%     54.05% |        3367      1.85%     55.90% |       12475      6.87%     62.77% |       13878      7.64%     70.42% |       24719     13.61%     84.03% |       12931      7.12%     91.15% |        3503      1.93%     93.08% |       12561      6.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       181568                      
system.ruby.L1Cache_Controller.NP.Inv    |         390      4.92%      4.92% |         500      6.31%     11.23% |         492      6.21%     17.44% |         472      5.96%     23.39% |         569      7.18%     30.57% |           0      0.00%     30.57% |           0      0.00%     30.57% |         512      6.46%     37.03% |         402      5.07%     42.10% |         804     10.14%     52.25% |         666      8.40%     60.65% |         594      7.49%     68.14% |         705      8.89%     77.04% |         719      9.07%     86.11% |         462      5.83%     91.94% |         639      8.06%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7926                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          30      7.77%      7.77% |          72     18.65%     26.42% |          14      3.63%     30.05% |          35      9.07%     39.12% |          12      3.11%     42.23% |           0      0.00%     42.23% |           0      0.00%     42.23% |           9      2.33%     44.56% |          47     12.18%     56.74% |           0      0.00%     56.74% |          43     11.14%     67.88% |           7      1.81%     69.69% |          13      3.37%     73.06% |          20      5.18%     78.24% |          47     12.18%     90.41% |          37      9.59%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          386                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          52     10.83%     10.83% |          50     10.42%     21.25% |          32      6.67%     27.92% |          63     13.12%     41.04% |          14      2.92%     43.96% |           0      0.00%     43.96% |           0      0.00%     43.96% |          10      2.08%     46.04% |          34      7.08%     53.12% |           0      0.00%     53.12% |          64     13.33%     66.46% |           6      1.25%     67.71% |          29      6.04%     73.75% |          42      8.75%     82.50% |          50     10.42%     92.92% |          34      7.08%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          480                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.51%      3.51% |         522      3.52%      7.02% |         521      3.51%     10.53% |         522      3.52%     14.05% |         522      3.52%     17.56% |        3816     25.70%     43.27% |        3728     25.11%     68.37% |         521      3.51%     71.88% |         521      3.51%     75.39% |         522      3.52%     78.91% |         522      3.52%     82.42% |         522      3.52%     85.94% |         522      3.52%     89.45% |         522      3.52%     92.97% |         522      3.52%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14848                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4752930      7.75%      7.75% |     4808566      7.84%     15.60% |     4211568      6.87%     22.47% |     4617586      7.53%     30.00% |     4011022      6.54%     36.55% |           0      0.00%     36.55% |           0      0.00%     36.55% |     4009176      6.54%     43.09% |     4608627      7.52%     50.60% |     3581318      5.84%     56.45% |     4992584      8.14%     64.59% |     3790121      6.18%     70.77% |     3994429      6.52%     77.29% |     4211280      6.87%     84.16% |     5291463      8.63%     92.79% |     4417261      7.21%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61297931                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         210      6.49%      6.49% |         204      6.31%     12.80% |         155      4.79%     17.59% |         244      7.54%     25.14% |         143      4.42%     29.56% |         189      5.84%     35.41% |         217      6.71%     42.12% |          96      2.97%     45.08% |         149      4.61%     49.69% |         331     10.24%     59.93% |         251      7.76%     67.69% |         236      7.30%     74.98% |         228      7.05%     82.03% |         246      7.61%     89.64% |         176      5.44%     95.08% |         159      4.92%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3234                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2051      9.41%      9.41% |        1241      5.70%     15.11% |        1274      5.85%     20.96% |        2042      9.37%     30.33% |        1270      5.83%     36.16% |           0      0.00%     36.16% |           0      0.00%     36.16% |        1316      6.04%     42.20% |        1272      5.84%     48.04% |        1275      5.85%     53.89% |        1259      5.78%     59.67% |        1312      6.02%     65.69% |        2070      9.50%     75.19% |        2059      9.45%     84.64% |        2056      9.44%     94.07% |        1291      5.93%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        21788                      
system.ruby.L1Cache_Controller.E.Load    |      289123      7.38%      7.38% |      272628      6.96%     14.35% |      255709      6.53%     20.88% |      279581      7.14%     28.02% |      287878      7.35%     35.37% |          20      0.00%     35.37% |         108      0.00%     35.38% |      283997      7.25%     42.63% |      284849      7.28%     49.91% |      286358      7.31%     57.22% |      289343      7.39%     64.61% |      264195      6.75%     71.36% |      296061      7.56%     78.92% |      268374      6.85%     85.77% |      280314      7.16%     92.93% |      276649      7.07%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3915187                      
system.ruby.L1Cache_Controller.E.Store   |       34999      7.52%      7.52% |       62524     13.43%     20.95% |       25253      5.42%     26.37% |       45080      9.68%     36.05% |       15236      3.27%     39.32% |           0      0.00%     39.32% |           0      0.00%     39.32% |       15006      3.22%     42.55% |       45536      9.78%     52.33% |        4380      0.94%     53.27% |       62798     13.49%     66.76% |        4327      0.93%     67.69% |        4357      0.94%     68.62% |       25264      5.43%     74.05% |       85494     18.36%     92.41% |       35335      7.59%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       465589                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3      3.06%      3.06% |           0      0.00%      3.06% |           1      1.02%      4.08% |           8      8.16%     12.24% |           0      0.00%     12.24% |          75     76.53%     88.78% |           0      0.00%     88.78% |           7      7.14%     95.92% |           4      4.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           98                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11436      7.17%      7.17% |       11421      7.16%     14.32% |       11306      7.08%     21.40% |       11386      7.13%     28.54% |       11305      7.08%     35.62% |           0      0.00%     35.62% |           0      0.00%     35.62% |       11425      7.16%     42.78% |       11320      7.09%     49.87% |       11321      7.09%     56.97% |       11494      7.20%     64.17% |       11271      7.06%     71.23% |       11343      7.11%     78.34% |       11398      7.14%     85.48% |       11792      7.39%     92.87% |       11387      7.13%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159605                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     25.00%     25.00% |           6     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.M.Load    |      573782      8.14%      8.14% |      617658      8.76%     16.91% |      487700      6.92%     23.83% |      560851      7.96%     31.78% |      407545      5.78%     37.57% |           0      0.00%     37.57% |           0      0.00%     37.57% |      410824      5.83%     43.40% |      553892      7.86%     51.25% |      312178      4.43%     55.68% |      639751      9.08%     64.76% |      378418      5.37%     70.13% |      389643      5.53%     75.66% |      474992      6.74%     82.40% |      724699     10.28%     92.68% |      515689      7.32%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7047622                      
system.ruby.L1Cache_Controller.M.Store   |      398754      7.91%      7.91% |      398174      7.90%     15.81% |      343759      6.82%     22.63% |      382396      7.59%     30.21% |      324793      6.44%     36.66% |        3675      0.07%     36.73% |        3675      0.07%     36.80% |      324619      6.44%     43.24% |      381359      7.57%     50.81% |      281291      5.58%     56.39% |      417954      8.29%     64.68% |      303815      6.03%     70.71% |      325368      6.45%     77.16% |      343782      6.82%     83.98% |      444300      8.81%     92.79% |      363269      7.21%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5040983                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           1      0.23%      0.23% |           4      0.90%      1.13% |           0      0.00%      1.13% |           3      0.68%      1.80% |           0      0.00%      1.80% |           0      0.00%      1.80% |          20      4.50%      6.31% |           0      0.00%      6.31% |         286     64.41%     70.72% |           0      0.00%     70.72% |          14      3.15%     73.87% |         116     26.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          444                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       64757     10.21%     10.21% |       65142     10.27%     20.48% |       37344      5.89%     26.36% |       56517      8.91%     35.27% |       27815      4.38%     39.65% |           0      0.00%     39.65% |           0      0.00%     39.65% |       27779      4.38%     44.03% |       55867      8.81%     52.84% |        6866      1.08%     53.92% |       74378     11.72%     65.65% |       17318      2.73%     68.38% |       28184      4.44%     72.82% |       37309      5.88%     78.70% |       88119     13.89%     92.59% |       47015      7.41%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       634410                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.84%      2.84% |          52      2.95%      5.79% |          52      2.95%      8.74% |          52      2.95%     11.69% |          52      2.95%     14.64% |         525     29.80%     44.44% |         525     29.80%     74.23% |          52      2.95%     77.19% |          52      2.95%     80.14% |          52      2.95%     83.09% |          52      2.95%     86.04% |          50      2.84%     88.88% |          52      2.95%     91.83% |          50      2.84%     94.67% |          50      2.84%     97.50% |          44      2.50%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       46625      7.43%      7.43% |       74133     11.81%     19.23% |       36749      5.85%     25.09% |       56649      9.02%     34.11% |       26727      4.26%     38.37% |           4      0.00%     38.37% |          12      0.00%     38.37% |       26621      4.24%     42.61% |       57048      9.09%     51.70% |       15887      2.53%     54.23% |       74471     11.86%     66.09% |       15783      2.51%     68.60% |       15882      2.53%     71.13% |       36848      5.87%     77.00% |       97475     15.53%     92.53% |       46907      7.47%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       627821                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.26%      4.26% |          75      4.26%      8.51% |          75      4.26%     12.77% |          75      4.26%     17.03% |          75      4.26%     21.28% |         360     20.43%     41.71% |         352     19.98%     61.69% |          75      4.26%     65.95% |          75      4.26%     70.20% |          75      4.26%     74.46% |          75      4.26%     78.72% |          75      4.26%     82.97% |          75      4.26%     87.23% |          75      4.26%     91.49% |          75      4.26%     95.74% |          75      4.26%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1762                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2520      8.98%      8.98% |        1751      6.24%     15.21% |        1703      6.07%     21.28% |        2526      9.00%     30.28% |        1680      5.98%     36.26% |           0      0.00%     36.26% |           0      0.00%     36.26% |        1718      6.12%     42.38% |        1737      6.19%     48.57% |        1668      5.94%     54.51% |        1751      6.24%     60.75% |        1713      6.10%     66.85% |        2498      8.90%     75.75% |        2509      8.94%     84.68% |        2546      9.07%     93.75% |        1754      6.25%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        28074                      
system.ruby.L1Cache_Controller.IM.Data   |          24      6.86%      6.86% |          26      7.43%     14.29% |          26      7.43%     21.71% |          25      7.14%     28.86% |          24      6.86%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |          25      7.14%     42.86% |          26      7.43%     50.29% |          26      7.43%     57.71% |          26      7.43%     65.14% |          25      7.14%     72.29% |          26      7.43%     79.71% |          24      6.86%     86.57% |          25      7.14%     93.71% |          22      6.29%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          350                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       30617     16.90%     16.90% |        3475      1.92%     18.81% |       12950      7.15%     25.96% |       12303      6.79%     32.75% |       13443      7.42%     40.17% |         175      0.10%     40.26% |         175      0.10%     40.36% |       13633      7.52%     47.88% |       11188      6.17%     54.06% |        3341      1.84%     55.90% |       12449      6.87%     62.77% |       13853      7.64%     70.41% |       24693     13.63%     84.04% |       12907      7.12%     91.16% |        3478      1.92%     93.08% |       12539      6.92%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       181219                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.35%      2.35% |          27      2.54%      4.89% |          27      2.54%      7.42% |          26      2.44%      9.87% |          25      2.35%     12.22% |         350     32.89%     45.11% |         350     32.89%     78.01% |          26      2.44%     80.45% |          27      2.54%     82.99% |          27      2.54%     85.53% |          27      2.54%     88.06% |          26      2.44%     90.51% |          27      2.54%     93.05% |          25      2.35%     95.39% |          26      2.44%     97.84% |          23      2.16%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1064                      
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            2                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       76193      9.60%      9.60% |       76563      9.64%     19.24% |       48650      6.13%     25.37% |       67903      8.55%     33.92% |       39120      4.93%     38.84% |           0      0.00%     38.84% |           0      0.00%     38.84% |       39204      4.94%     43.78% |       67187      8.46%     52.24% |       18187      2.29%     54.53% |       85872     10.81%     65.35% |       28589      3.60%     68.95% |       39527      4.98%     73.93% |       48707      6.13%     80.06% |       99911     12.58%     92.64% |       58402      7.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       794015                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1632      5.82%      5.82% |        1548      5.52%     11.34% |        1802      6.43%     17.77% |        1357      4.84%     22.61% |        1664      5.94%     28.54% |        1448      5.16%     33.71% |        1491      5.32%     39.03% |        1406      5.01%     44.04% |        1506      5.37%     49.41% |        1292      4.61%     54.02% |        1437      5.13%     59.15% |        1429      5.10%     64.24% |        1383      4.93%     69.18% |        1449      5.17%     74.34% |        5733     20.45%     94.79% |        1460      5.21%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        28037                      
system.ruby.L2Cache_Controller.L1_GETS   |       39290      6.24%      6.24% |       39133      6.22%     12.46% |       38823      6.17%     18.62% |       39431      6.26%     24.88% |       38888      6.18%     31.06% |       38933      6.18%     37.24% |       39105      6.21%     43.46% |       39324      6.25%     49.70% |       39540      6.28%     55.98% |       39076      6.21%     62.19% |       39358      6.25%     68.44% |       40178      6.38%     74.82% |       39968      6.35%     81.17% |       40025      6.36%     87.52% |       39727      6.31%     93.83% |       38822      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       629621                      
system.ruby.L2Cache_Controller.L1_GETX   |       11308      6.23%      6.23% |       11478      6.32%     12.55% |       11484      6.32%     18.87% |       11368      6.26%     25.14% |       11411      6.28%     31.42% |       11330      6.24%     37.66% |       11280      6.21%     43.87% |       11461      6.31%     50.18% |       11310      6.23%     56.41% |       11334      6.24%     62.66% |       11352      6.25%     68.91% |       11273      6.21%     75.12% |       11263      6.20%     81.32% |       11212      6.18%     87.50% |       11333      6.24%     93.74% |       11372      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       181569                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49590      6.25%      6.25% |       49603      6.25%     12.49% |       49245      6.20%     18.69% |       49735      6.26%     24.96% |       49236      6.20%     31.16% |       49143      6.19%     37.35% |       49265      6.20%     43.55% |       49668      6.26%     49.81% |       49734      6.26%     56.07% |       49281      6.21%     62.28% |       49594      6.25%     68.52% |       50339      6.34%     74.86% |       50167      6.32%     81.18% |       50174      6.32%     87.50% |       50052      6.30%     93.81% |       49189      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       794015                      
system.ruby.L2Cache_Controller.L2_Replacement |        5058      6.36%      6.36% |        4984      6.26%     12.62% |        4973      6.25%     18.87% |        4962      6.24%     25.10% |        4906      6.16%     31.27% |        4972      6.25%     37.52% |        4958      6.23%     43.75% |        4930      6.20%     49.94% |        5020      6.31%     56.25% |        4897      6.15%     62.40% |        4945      6.21%     68.62% |        4950      6.22%     74.84% |        4966      6.24%     81.08% |        5052      6.35%     87.43% |        5059      6.36%     93.78% |        4948      6.22%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        79580                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3692      6.23%      6.23% |        3665      6.18%     12.41% |        3603      6.08%     18.48% |        3670      6.19%     24.67% |        3620      6.10%     30.78% |        3699      6.24%     37.01% |        3730      6.29%     43.30% |        3755      6.33%     49.64% |        3833      6.46%     56.10% |        3519      5.93%     62.03% |        3679      6.20%     68.24% |        3705      6.25%     74.49% |        3786      6.38%     80.87% |        3757      6.34%     87.21% |        3828      6.46%     93.66% |        3758      6.34%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        59299                      
system.ruby.L2Cache_Controller.Mem_Data  |       40534      6.26%      6.26% |       40397      6.24%     12.50% |       40322      6.23%     18.73% |       40438      6.25%     24.97% |       40260      6.22%     31.19% |       40422      6.24%     37.43% |       40502      6.26%     43.69% |       40467      6.25%     49.94% |       40671      6.28%     56.22% |       40182      6.21%     62.42% |       40413      6.24%     68.67% |       40464      6.25%     74.92% |       40570      6.27%     81.18% |       40628      6.27%     87.46% |       40710      6.29%     93.74% |       40510      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       647490                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8750      6.30%      6.30% |        8649      6.23%     12.53% |        8576      6.18%     18.70% |        8632      6.22%     24.92% |        8526      6.14%     31.06% |        8671      6.24%     37.30% |        8688      6.26%     43.56% |        8685      6.25%     49.81% |        8853      6.37%     56.19% |        8416      6.06%     62.25% |        8624      6.21%     68.46% |        8655      6.23%     74.69% |        8752      6.30%     80.99% |        8809      6.34%     87.33% |        8887      6.40%     93.73% |        8706      6.27%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       138879                      
system.ruby.L2Cache_Controller.WB_Data   |          94      4.26%      4.26% |          97      4.40%      8.66% |         125      5.67%     14.32% |         127      5.76%     20.08% |         122      5.53%     25.61% |         170      7.71%     33.32% |         171      7.75%     41.07% |         165      7.48%     48.55% |         171      7.75%     56.30% |         167      7.57%     63.87% |         163      7.39%     71.26% |         156      7.07%     78.33% |         145      6.57%     84.90% |         144      6.53%     91.43% |          94      4.26%     95.69% |          95      4.31%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2206                      
system.ruby.L2Cache_Controller.Ack       |           2      5.56%      5.56% |           2      5.56%     11.11% |           2      5.56%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           3      8.33%     41.67% |           2      5.56%     47.22% |           2      5.56%     52.78% |           0      0.00%     52.78% |           3      8.33%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           4     11.11%     86.11% |           3      8.33%     94.44% |           1      2.78%     97.22% |           1      2.78%    100.00%
system.ruby.L2Cache_Controller.Ack::total           36                      
system.ruby.L2Cache_Controller.Ack_all   |         602      5.93%      5.93% |         687      6.77%     12.70% |         699      6.89%     19.58% |         598      5.89%     25.47% |         656      6.46%     31.93% |         672      6.62%     38.55% |         643      6.33%     44.89% |         635      6.25%     51.14% |         680      6.70%     57.84% |         519      5.11%     62.95% |         582      5.73%     68.69% |         614      6.05%     74.73% |         613      6.04%     80.77% |         637      6.27%     87.05% |         701      6.91%     93.95% |         614      6.05%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10152                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         136      7.72%     71.85% |         132      7.49%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1762                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50556      6.24%      6.24% |       50569      6.24%     12.48% |       50237      6.20%     18.68% |       50729      6.26%     24.95% |       50229      6.20%     31.15% |       50179      6.19%     37.34% |       50301      6.21%     43.55% |       50701      6.26%     49.81% |       50758      6.27%     56.07% |       50314      6.21%     62.28% |       50630      6.25%     68.53% |       51375      6.34%     74.88% |       51175      6.32%     81.19% |       51181      6.32%     87.51% |       51018      6.30%     93.81% |       50152      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       810104                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1355      6.38%      6.38% |        1365      6.43%     12.82% |        1498      7.06%     19.88% |        1288      6.07%     25.94% |        1348      6.35%     32.30% |        1330      6.27%     38.56% |        1280      6.03%     44.60% |        1294      6.10%     50.69% |        1368      6.45%     57.14% |        1169      5.51%     62.65% |        1256      5.92%     68.57% |        1271      5.99%     74.55% |        1232      5.81%     80.36% |        1304      6.14%     86.50% |        1518      7.15%     93.66% |        1346      6.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21222                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29151      6.27%      6.27% |       28920      6.22%     12.48% |       28683      6.17%     18.65% |       29046      6.24%     24.89% |       28806      6.19%     31.09% |       29004      6.24%     37.32% |       29117      6.26%     43.58% |       29086      6.25%     49.83% |       29258      6.29%     56.12% |       29002      6.23%     62.36% |       29101      6.26%     68.61% |       29162      6.27%     74.88% |       29320      6.30%     81.19% |       29275      6.29%     87.48% |       29133      6.26%     93.74% |       29112      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       465176                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       10028      6.23%      6.23% |       10112      6.28%     12.50% |       10141      6.30%     18.80% |       10104      6.27%     25.07% |       10106      6.27%     31.34% |       10088      6.26%     37.61% |       10105      6.27%     43.88% |       10087      6.26%     50.14% |       10045      6.24%     56.38% |       10011      6.21%     62.59% |       10056      6.24%     68.83% |       10031      6.23%     75.06% |       10018      6.22%     81.28% |       10049      6.24%     87.52% |       10059      6.24%     93.76% |       10052      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       161092                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         263      3.89%      3.89% |         183      2.71%      6.60% |         304      4.50%     11.10% |          69      1.02%     12.12% |         316      4.68%     16.79% |         118      1.75%     18.54% |         210      3.11%     21.65% |         112      1.66%     23.31% |         124      1.83%     25.14% |         109      1.61%     26.75% |         181      2.68%     29.43% |         158      2.34%     31.77% |         151      2.23%     34.00% |         145      2.15%     36.15% |        4201     62.16%     98.31% |         114      1.69%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         6758                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.93%      3.93% |          14      3.93%      7.87% |          28      7.87%     15.73% |          28      7.87%     23.60% |          28      7.87%     31.46% |          28      7.87%     39.33% |          28      7.87%     47.19% |          28      7.87%     55.06% |          27      7.58%     62.64% |          27      7.58%     70.22% |          26      7.30%     77.53% |          24      6.74%     84.27% |          14      3.93%     88.20% |          14      3.93%     92.13% |          14      3.93%     96.07% |          14      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          356                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      5.56%      5.56% |           2      5.56%     11.11% |           2      5.56%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           3      8.33%     41.67% |           2      5.56%     47.22% |           2      5.56%     52.78% |           0      0.00%     52.78% |           3      8.33%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           4     11.11%     86.11% |           3      8.33%     94.44% |           1      2.78%     97.22% |           1      2.78%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         594      5.93%      5.93% |         681      6.80%     12.73% |         691      6.90%     19.62% |         582      5.81%     25.43% |         647      6.46%     31.89% |         662      6.61%     38.50% |         636      6.35%     44.85% |         625      6.24%     51.09% |         671      6.70%     57.79% |         511      5.10%     62.89% |         572      5.71%     68.60% |         607      6.06%     74.66% |         605      6.04%     80.69% |         629      6.28%     86.97% |         695      6.94%     93.91% |         610      6.09%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        10018                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10069      6.19%      6.19% |       10143      6.24%     12.43% |       10028      6.17%     18.59% |       10287      6.32%     24.92% |        9984      6.14%     31.06% |        9789      6.02%     37.07% |        9848      6.05%     43.13% |       10098      6.21%     49.34% |       10134      6.23%     55.57% |        9922      6.10%     61.67% |       10121      6.22%     67.89% |       10884      6.69%     74.58% |       10536      6.48%     81.06% |       10638      6.54%     87.60% |       10524      6.47%     94.07% |        9640      5.93%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       162645                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1266      6.29%      6.29% |        1352      6.72%     13.02% |        1315      6.54%     19.55% |        1236      6.15%     25.70% |        1277      6.35%     32.05% |        1214      6.04%     38.08% |        1147      5.70%     43.79% |        1346      6.69%     50.48% |        1237      6.15%     56.63% |        1295      6.44%     63.07% |        1268      6.30%     69.37% |        1214      6.04%     75.41% |        1231      6.12%     81.53% |        1149      5.71%     87.24% |        1260      6.26%     93.51% |        1306      6.49%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20113                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        5050      6.36%      6.36% |        4974      6.26%     12.62% |        4958      6.24%     18.86% |        4947      6.23%     25.09% |        4895      6.16%     31.25% |        4958      6.24%     37.50% |        4949      6.23%     43.73% |        4920      6.19%     49.92% |        5009      6.31%     56.23% |        4890      6.16%     62.38% |        4934      6.21%     68.60% |        4941      6.22%     74.82% |        4957      6.24%     81.06% |        5047      6.35%     87.41% |        5054      6.36%     93.78% |        4944      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        79427                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3074      6.29%      6.29% |        2961      6.06%     12.35% |        2892      5.92%     18.27% |        3058      6.26%     24.53% |        2951      6.04%     30.57% |        3011      6.16%     36.73% |        3065      6.27%     43.01% |        3105      6.36%     49.36% |        3131      6.41%     55.77% |        2978      6.10%     61.87% |        3081      6.31%     68.17% |        3076      6.30%     74.47% |        3149      6.45%     80.92% |        3093      6.33%     87.25% |        3108      6.36%     93.61% |        3123      6.39%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        48856                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.95% |          98      5.56%     13.51% |          98      5.56%     19.07% |          98      5.56%     24.63% |         140      7.95%     32.58% |         140      7.95%     40.52% |         140      7.95%     48.47% |         138      7.83%     56.30% |         138      7.83%     64.13% |         136      7.72%     71.85% |         132      7.49%     79.34% |         112      6.36%     85.70% |         112      6.36%     92.05% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1762                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           2     25.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49590      6.25%      6.25% |       49603      6.25%     12.49% |       49245      6.20%     18.69% |       49735      6.26%     24.96% |       49236      6.20%     31.16% |       49143      6.19%     37.35% |       49265      6.20%     43.55% |       49668      6.26%     49.81% |       49734      6.26%     56.07% |       49281      6.21%     62.28% |       49594      6.25%     68.52% |       50339      6.34%     74.86% |       50167      6.32%     81.18% |       50174      6.32%     87.50% |       50052      6.30%     93.81% |       49189      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       794015                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           6      5.13%      5.13% |           8      6.84%     11.97% |          13     11.11%     23.08% |          12     10.26%     33.33% |           8      6.84%     40.17% |          11      9.40%     49.57% |           7      5.98%     55.56% |           8      6.84%     62.39% |          11      9.40%     71.79% |           4      3.42%     75.21% |           8      6.84%     82.05% |           7      5.98%     88.03% |           5      4.27%     92.31% |           2      1.71%     94.02% |           4      3.42%     97.44% |           3      2.56%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          117                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          24      5.65%      5.65% |          23      5.41%     11.06% |          20      4.71%     15.76% |          30      7.06%     22.82% |          22      5.18%     28.00% |          26      6.12%     34.12% |          29      6.82%     40.94% |          25      5.88%     46.82% |          31      7.29%     54.12% |          30      7.06%     61.18% |          26      6.12%     67.29% |          22      5.18%     72.47% |          32      7.53%     80.00% |          35      8.24%     88.24% |          25      5.88%     94.12% |          25      5.88%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          425                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8750      6.30%      6.30% |        8649      6.23%     12.53% |        8576      6.18%     18.70% |        8632      6.22%     24.92% |        8526      6.14%     31.06% |        8671      6.24%     37.30% |        8688      6.26%     43.56% |        8685      6.25%     49.81% |        8853      6.37%     56.19% |        8416      6.06%     62.25% |        8624      6.21%     68.46% |        8655      6.23%     74.69% |        8752      6.30%     80.99% |        8809      6.34%     87.33% |        8887      6.40%     93.73% |        8706      6.27%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       138879                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      3.45%      3.45% |           7     12.07%     15.52% |           7     12.07%     27.59% |           5      8.62%     36.21% |           4      6.90%     43.10% |           6     10.34%     53.45% |           3      5.17%     58.62% |           3      5.17%     63.79% |           4      6.90%     70.69% |           2      3.45%     74.14% |           2      3.45%     77.59% |           4      6.90%     84.48% |           4      6.90%     91.38% |           1      1.72%     93.10% |           2      3.45%     96.55% |           2      3.45%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           4      6.78%      6.78% |           1      1.69%      8.47% |           6     10.17%     18.64% |           7     11.86%     30.51% |           4      6.78%     37.29% |           5      8.47%     45.76% |           4      6.78%     52.54% |           5      8.47%     61.02% |           7     11.86%     72.88% |           2      3.39%     76.27% |           6     10.17%     86.44% |           3      5.08%     91.53% |           1      1.69%     93.22% |           1      1.69%     94.92% |           2      3.39%     98.31% |           1      1.69%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           59                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          22      5.70%      5.70% |          20      5.18%     10.88% |          20      5.18%     16.06% |          24      6.22%     22.28% |          20      5.18%     27.46% |          24      6.22%     33.68% |          28      7.25%     40.93% |          22      5.70%     46.63% |          29      7.51%     54.15% |          27      6.99%     61.14% |          25      6.48%     67.62% |          20      5.18%     72.80% |          29      7.51%     80.31% |          31      8.03%     88.34% |          22      5.70%     94.04% |          23      5.96%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          386                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      5.13%      5.13% |           3      7.69%     12.82% |           0      0.00%     12.82% |           6     15.38%     28.21% |           2      5.13%     33.33% |           2      5.13%     38.46% |           1      2.56%     41.03% |           3      7.69%     48.72% |           2      5.13%     53.85% |           3      7.69%     61.54% |           1      2.56%     64.10% |           2      5.13%     69.23% |           3      7.69%     76.92% |           4     10.26%     87.18% |           3      7.69%     94.87% |           2      5.13%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           39                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         594      5.93%      5.93% |         681      6.80%     12.73% |         691      6.90%     19.62% |         582      5.81%     25.43% |         647      6.46%     31.89% |         662      6.61%     38.50% |         636      6.35%     44.85% |         625      6.24%     51.09% |         671      6.70%     57.79% |         511      5.10%     62.89% |         572      5.71%     68.60% |         607      6.06%     74.66% |         605      6.04%     80.69% |         629      6.28%     86.97% |         695      6.94%     93.91% |         610      6.09%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        10018                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      5.56%      5.56% |           2      5.56%     11.11% |           2      5.56%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           3      8.33%     41.67% |           2      5.56%     47.22% |           2      5.56%     52.78% |           0      0.00%     52.78% |           3      8.33%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           4     11.11%     86.11% |           3      8.33%     94.44% |           1      2.78%     97.22% |           1      2.78%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           36                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      5.56%      5.56% |           2      5.56%     11.11% |           2      5.56%     16.67% |           3      8.33%     25.00% |           3      8.33%     33.33% |           3      8.33%     41.67% |           2      5.56%     47.22% |           2      5.56%     52.78% |           0      0.00%     52.78% |           3      8.33%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           4     11.11%     86.11% |           3      8.33%     94.44% |           1      2.78%     97.22% |           1      2.78%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           36                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29151      6.27%      6.27% |       28920      6.22%     12.48% |       28683      6.17%     18.65% |       29046      6.24%     24.89% |       28806      6.19%     31.09% |       29004      6.24%     37.32% |       29117      6.26%     43.58% |       29086      6.25%     49.83% |       29258      6.29%     56.12% |       29002      6.23%     62.36% |       29101      6.26%     68.61% |       29162      6.27%     74.88% |       29320      6.30%     81.19% |       29275      6.29%     87.48% |       29133      6.26%     93.74% |       29112      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       465176                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1355      6.38%      6.38% |        1365      6.43%     12.82% |        1498      7.06%     19.88% |        1288      6.07%     25.94% |        1348      6.35%     32.30% |        1330      6.27%     38.56% |        1280      6.03%     44.60% |        1294      6.10%     50.69% |        1368      6.45%     57.14% |        1169      5.51%     62.65% |        1256      5.92%     68.57% |        1271      5.99%     74.55% |        1232      5.81%     80.36% |        1304      6.14%     86.50% |        1518      7.15%     93.66% |        1346      6.34%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21222                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       10028      6.23%      6.23% |       10112      6.28%     12.50% |       10141      6.30%     18.80% |       10104      6.27%     25.07% |       10106      6.27%     31.34% |       10088      6.26%     37.61% |       10105      6.27%     43.88% |       10087      6.26%     50.14% |       10045      6.24%     56.38% |       10011      6.21%     62.59% |       10056      6.24%     68.83% |       10031      6.23%     75.06% |       10018      6.22%     81.28% |       10049      6.24%     87.52% |       10059      6.24%     93.76% |       10052      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       161092                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.93%      3.93% |          42      3.93%      7.85% |          70      6.54%     14.39% |          56      5.23%     19.63% |          56      5.23%     24.86% |          84      7.85%     32.71% |          84      7.85%     40.56% |          84      7.85%     48.41% |          83      7.76%     56.17% |          83      7.76%     63.93% |          82      7.66%     71.59% |          80      7.48%     79.07% |          70      6.54%     85.61% |          70      6.54%     92.15% |          42      3.93%     96.07% |          42      3.93%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1070                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50514      6.24%      6.24% |       50527      6.25%     12.49% |       50167      6.20%     18.69% |       50673      6.26%     24.95% |       50173      6.20%     31.15% |       50095      6.19%     37.35% |       50217      6.21%     43.55% |       50617      6.26%     49.81% |       50675      6.26%     56.07% |       50231      6.21%     62.28% |       50548      6.25%     68.53% |       51295      6.34%     74.87% |       51105      6.32%     81.19% |       51111      6.32%     87.51% |       50976      6.30%     93.81% |       50110      6.19%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       809034                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          68      3.92%      3.92% |          70      4.03%      7.95% |          96      5.53%     13.48% |          94      5.41%     18.89% |          95      5.47%     24.37% |         139      8.01%     32.37% |         138      7.95%     40.32% |         139      8.01%     48.33% |         137      7.89%     56.22% |         134      7.72%     63.94% |         133      7.66%     71.60% |         132      7.60%     79.21% |         111      6.39%     85.60% |         111      6.39%     91.99% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1736                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      7.69%      7.69% |           0      0.00%      7.69% |           2      7.69%     15.38% |           4     15.38%     30.77% |           3     11.54%     42.31% |           1      3.85%     46.15% |           2      7.69%     53.85% |           1      3.85%     57.69% |           1      3.85%     61.54% |           4     15.38%     76.92% |           3     11.54%     88.46% |           0      0.00%     88.46% |           1      3.85%     92.31% |           1      3.85%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           26                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2      7.69%      7.69% |           0      0.00%      7.69% |           2      7.69%     15.38% |           4     15.38%     30.77% |           3     11.54%     42.31% |           1      3.85%     46.15% |           2      7.69%     53.85% |           1      3.85%     57.69% |           1      3.85%     61.54% |           4     15.38%     76.92% |           3     11.54%     88.46% |           0      0.00%     88.46% |           1      3.85%     92.31% |           1      3.85%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           26                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          68      3.92%      3.92% |          70      4.03%      7.95% |          96      5.53%     13.48% |          94      5.41%     18.89% |          95      5.47%     24.37% |         139      8.01%     32.37% |         138      7.95%     40.32% |         139      8.01%     48.33% |         137      7.89%     56.22% |         134      7.72%     63.94% |         133      7.66%     71.60% |         132      7.60%     79.21% |         111      6.39%     85.60% |         111      6.39%     91.99% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1736                      

---------- End Simulation Statistics   ----------
