#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 17 10:49:18 2023
# Process ID: 28764
# Current directory: D:/Traffic_light
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31568 D:\Traffic_light\Traffic_light.xpr
# Log file: D:/Traffic_light/vivado.log
# Journal file: D:/Traffic_light\vivado.jou
# Running On: Namdamsau, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 7798 MB
#-----------------------------------------------------------
start_gui
open_project D:/Traffic_light/Traffic_light.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Traffic_light/Traffic_light.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1310.246 ; gain = 287.047
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
launch_runs synth_1 -jobs 16
[Wed May 17 10:57:06 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
launch_runs impl_1 -jobs 16
[Wed May 17 10:57:53 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
[Wed May 17 10:57:53 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 10:59:24 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3364.754 ; gain = 2034.773
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 11:17:42 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 11:18:26 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 11:19:24 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 11:36:50 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
[Wed May 17 11:36:50 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 11:48:30 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 12:09:36 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 12:13:12 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Arty Z7-003017B3FA1EA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Arty Z7-003017B3FA1EA" may be locked by another hw_server.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 12:39:06 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
[Wed May 17 12:41:08 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Arty Z7-003017B3FA1EA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-06:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 12:42:33 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3809.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4500.215 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4500.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4500.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 4646.734 ; gain = 1185.781
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:151]
[Wed May 17 13:07:32 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 13:08:47 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 13:09:50 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:159]
[Wed May 17 13:26:39 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 13:27:21 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 13:28:19 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:171]
[Wed May 17 13:32:39 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 13:33:22 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 13:34:17 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:171]
[Wed May 17 14:05:50 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:06:33 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:07:29 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:172]
[Wed May 17 14:13:05 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:13:49 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:14:48 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:172]
[Wed May 17 14:17:02 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:172]
[Wed May 17 14:17:57 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:18:40 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:19:35 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed May 17 14:29:52 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:179]
[Wed May 17 14:30:57 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:179]
[Wed May 17 14:31:00 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:31:40 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:32:37 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:180]
[Wed May 17 14:37:14 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:38:08 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:39:05 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:184]
[Wed May 17 14:47:26 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 14:48:06 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 14:49:03 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:190]
[Wed May 17 15:17:56 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:18:37 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:19:38 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:192]
[Wed May 17 15:22:57 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:23:55 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:24:56 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
[Wed May 17 15:24:56 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:188]
[Wed May 17 15:35:08 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:35:47 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:36:40 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:195]
[Wed May 17 15:39:51 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:40:30 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:41:30 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:197]
[Wed May 17 15:45:05 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:45:50 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:46:47 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:197]
[Wed May 17 15:54:30 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 15:55:12 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 15:56:12 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:207]
[Wed May 17 16:20:10 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 16:20:49 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 16:21:49 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:206]
[Wed May 17 16:30:05 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 16:30:47 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 16:31:54 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:206]
[Wed May 17 16:35:08 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:206]
[Wed May 17 16:35:14 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 16:35:56 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 16:36:57 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:206]
[Wed May 17 16:38:44 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 16:39:23 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 16:40:23 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Traffic_light/Traffic_light.srcs/utils_1/imports/synth_1/traffic_light_controller.dcp with file D:/Traffic_light/Traffic_light.runs/synth_1/traffic_light_controller.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Traffic_light/Traffic_light.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'Clock_divider' [D:/Traffic_light/Traffic_light.srcs/sources_1/new/traffic_light_controller.v:206]
[Wed May 17 16:45:42 2023] Launched synth_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May 17 16:46:24 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed May 17 16:47:23 2023] Launched impl_1...
Run output will be captured here: D:/Traffic_light/Traffic_light.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Traffic_light/Traffic_light.runs/impl_1/traffic_light_controller.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017B3FA1EA
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 17:05:21 2023...
