INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amit Yadav/Desktop/verilog/correct/Full_add/Full_add.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amit Yadav/Desktop/verilog/correct/Full_add/Full_add.srcs/sources_1/new/f_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amit Yadav/Desktop/verilog/correct/Full_add/Full_add.srcs/sim_1/new/f_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amit Yadav/Desktop/verilog/correct/Full_add/Full_add.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
