-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Fri Jul 26 15:49:49 2019
-- Host        : DESKTOP-XPS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top system_sobel_ip_0_1 -prefix
--               system_sobel_ip_0_1_ system_sobel_ip_0_1_sim_netlist.vhdl
-- Design      : system_sobel_ip_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_AXIvideo2xfMat is
  port (
    p_src_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2xfMat_U0_img_cols_read : out STD_LOGIC;
    AXIvideo2xfMat_U0_img_data_V_write : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : out STD_LOGIC;
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    p_src_TVALID : in STD_LOGIC;
    imgInput1_data_V_cha_full_n : in STD_LOGIC;
    p_src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput1_rows_c11_full_n : in STD_LOGIC;
    imgInput1_cols_c12_full_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_src_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_sobel_ip_0_1_AXIvideo2xfMat;

architecture STRUCTURE of system_sobel_ip_0_1_AXIvideo2xfMat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_ack_out : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^axivideo2xfmat_u0_img_cols_read\ : STD_LOGIC;
  signal \^axivideo2xfmat_u0_img_data_v_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal axi_data_V1_i_reg_151 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V1_i_reg_151[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_151[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_1_i_reg_206[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_206[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_3_i_reg_266[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_266[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V1_i_reg_141 : STD_LOGIC;
  signal \axi_last_V1_i_reg_141[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_254 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_254[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_i_fu_330_p2 : STD_LOGIC;
  signal brmerge_i_reg_389 : STD_LOGIC;
  signal \brmerge_i_reg_389[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_389[0]_i_3_n_0\ : STD_LOGIC;
  signal cols_reg_346 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \eol_2_i_reg_243[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_243[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_243_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_reg_172 : STD_LOGIC;
  signal \eol_i_reg_172_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_reg_195 : STD_LOGIC;
  signal \eol_reg_195[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_195_reg_n_0_[0]\ : STD_LOGIC;
  signal i_fu_306_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_i_reg_161 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_reg_375 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_reg_375[10]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_375[6]_i_2_n_0\ : STD_LOGIC;
  signal int_ap_ready_i_10_n_0 : STD_LOGIC;
  signal int_ap_ready_i_11_n_0 : STD_LOGIC;
  signal int_ap_ready_i_13_n_0 : STD_LOGIC;
  signal int_ap_ready_i_14_n_0 : STD_LOGIC;
  signal int_ap_ready_i_15_n_0 : STD_LOGIC;
  signal int_ap_ready_i_16_n_0 : STD_LOGIC;
  signal int_ap_ready_i_17_n_0 : STD_LOGIC;
  signal int_ap_ready_i_18_n_0 : STD_LOGIC;
  signal int_ap_ready_i_19_n_0 : STD_LOGIC;
  signal int_ap_ready_i_20_n_0 : STD_LOGIC;
  signal int_ap_ready_i_22_n_0 : STD_LOGIC;
  signal int_ap_ready_i_23_n_0 : STD_LOGIC;
  signal int_ap_ready_i_24_n_0 : STD_LOGIC;
  signal int_ap_ready_i_25_n_0 : STD_LOGIC;
  signal int_ap_ready_i_26_n_0 : STD_LOGIC;
  signal int_ap_ready_i_27_n_0 : STD_LOGIC;
  signal int_ap_ready_i_28_n_0 : STD_LOGIC;
  signal int_ap_ready_i_29_n_0 : STD_LOGIC;
  signal int_ap_ready_i_30_n_0 : STD_LOGIC;
  signal int_ap_ready_i_31_n_0 : STD_LOGIC;
  signal int_ap_ready_i_32_n_0 : STD_LOGIC;
  signal int_ap_ready_i_33_n_0 : STD_LOGIC;
  signal int_ap_ready_i_34_n_0 : STD_LOGIC;
  signal int_ap_ready_i_35_n_0 : STD_LOGIC;
  signal int_ap_ready_i_36_n_0 : STD_LOGIC;
  signal int_ap_ready_i_37_n_0 : STD_LOGIC;
  signal int_ap_ready_i_4_n_0 : STD_LOGIC;
  signal int_ap_ready_i_5_n_0 : STD_LOGIC;
  signal int_ap_ready_i_6_n_0 : STD_LOGIC;
  signal int_ap_ready_i_7_n_0 : STD_LOGIC;
  signal int_ap_ready_i_8_n_0 : STD_LOGIC;
  signal int_ap_ready_i_9_n_0 : STD_LOGIC;
  signal int_ap_ready_reg_i_12_n_0 : STD_LOGIC;
  signal int_ap_ready_reg_i_12_n_1 : STD_LOGIC;
  signal int_ap_ready_reg_i_12_n_2 : STD_LOGIC;
  signal int_ap_ready_reg_i_12_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_21_n_0 : STD_LOGIC;
  signal int_ap_ready_reg_i_21_n_1 : STD_LOGIC;
  signal int_ap_ready_reg_i_21_n_2 : STD_LOGIC;
  signal int_ap_ready_reg_i_21_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_1 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_2 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_3_n_0 : STD_LOGIC;
  signal int_ap_ready_reg_i_3_n_1 : STD_LOGIC;
  signal int_ap_ready_reg_i_3_n_2 : STD_LOGIC;
  signal int_ap_ready_reg_i_3_n_3 : STD_LOGIC;
  signal j_fu_321_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_184 : STD_LOGIC;
  signal j_i_reg_1840 : STD_LOGIC;
  signal \j_i_reg_184[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_10_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_11_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_12_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_13_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_14_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_16_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_17_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_18_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_19_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_20_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_21_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_22_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_23_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_25_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_26_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_27_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_28_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_29_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_30_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_31_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_32_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_33_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_34_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_35_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_36_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_37_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_38_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_39_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_40_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_5_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_7_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_8_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[10]_i_9_n_0\ : STD_LOGIC;
  signal \j_i_reg_184[6]_i_2_n_0\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_15_n_1\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_15_n_2\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_15_n_3\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_24_n_1\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_24_n_2\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_24_n_3\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_6_n_1\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_6_n_2\ : STD_LOGIC;
  signal \j_i_reg_184_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \j_i_reg_184_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^p_src_tready\ : STD_LOGIC;
  signal rows_reg_341 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sof_1_i_fu_84 : STD_LOGIC;
  signal \sof_1_i_fu_84[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_32_i_fu_301_p2 : STD_LOGIC;
  signal tmp_33_i_fu_316_p2 : STD_LOGIC;
  signal tmp_33_i_reg_380 : STD_LOGIC;
  signal \tmp_33_i_reg_380[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_data_V_reg_351 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_reg_359 : STD_LOGIC;
  signal NLW_int_ap_ready_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_ready_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_ready_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_ready_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_i_reg_184_reg[10]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_i_reg_184_reg[10]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_i_reg_184_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_i_reg_184_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair13";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_151[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_266[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_266[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_141[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \brmerge_i_reg_389[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \brmerge_i_reg_389[0]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \eol_2_i_reg_243[0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_reg_375[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_reg_375[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_reg_375[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_reg_375[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_reg_375[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_reg_375[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_reg_375[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_reg_375[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \j_i_reg_184[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_i_reg_184[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_i_reg_184[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_i_reg_184[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \j_i_reg_184[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \j_i_reg_184[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_i_reg_184[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_i_reg_184[9]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_33_i_reg_380[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_351[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_359[0]_i_2\ : label is "soft_lutpair12";
begin
  AXIvideo2xfMat_U0_img_cols_read <= \^axivideo2xfmat_u0_img_cols_read\;
  AXIvideo2xfMat_U0_img_data_V_write <= \^axivideo2xfmat_u0_img_data_v_write\;
  Q(0) <= \^q\(0);
  ap_sync_ready <= \^ap_sync_ready\;
  p_src_TREADY <= \^p_src_tready\;
\AXI_video_strm_V_data_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => p_src_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => p_src_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_src_TVALID,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      I3 => p_src_TVALID,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => p_src_TVALID,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      I2 => \^p_src_tready\,
      I3 => p_src_TVALID,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => \^p_src_tready\,
      I1 => p_src_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEEEE"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel2,
      I1 => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\,
      I2 => \ap_CS_fsm[5]_i_2_n_0\,
      I3 => tmp_33_i_reg_380,
      I4 => ap_enable_reg_pp1_iter1_reg_n_0,
      I5 => brmerge_i_reg_389,
      O => AXI_video_strm_V_data_V_0_ack_out
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^p_src_tready\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => p_src_TLAST(0),
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => AXI_video_strm_V_last_V_0_sel_wr,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => p_src_TLAST(0),
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => AXI_video_strm_V_last_V_0_sel_wr,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_src_TVALID,
      I1 => AXI_video_strm_V_last_V_0_ack_in,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => p_src_TVALID,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => p_src_TVALID,
      I2 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => p_src_TUSER(0),
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => AXI_video_strm_V_user_V_0_sel_wr,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => p_src_TUSER(0),
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => AXI_video_strm_V_user_V_0_sel_wr,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_src_TVALID,
      I1 => AXI_video_strm_V_user_V_0_ack_in,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4C0000"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => p_src_TVALID,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2F"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => p_src_TVALID,
      I2 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(0),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(1),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(2),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(3),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(4),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(5),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(6),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => tmp_33_i_reg_380,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => imgInput1_data_V_cha_full_n,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => brmerge_i_reg_389,
      I5 => ap_CS_fsm_pp1_stage0,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(7),
      I1 => brmerge_i_reg_389,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => D(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => tmp_32_i_fu_301_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^q\(0),
      I3 => internal_full_n_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEEEAEEEEEEEEE"
    )
        port map (
      I0 => \^axivideo2xfmat_u0_img_cols_read\,
      I1 => ap_CS_fsm_state2,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      I5 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_B,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => tmp_32_i_fu_301_p2,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => brmerge_i_reg_389,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => imgInput1_data_V_cha_full_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => tmp_33_i_reg_380,
      O => ap_block_pp1_stage0_subdone
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080888FFFFFFFF"
    )
        port map (
      I0 => tmp_33_i_reg_380,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => imgInput1_data_V_cha_full_n,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => brmerge_i_reg_389,
      I5 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFAFAFAFAFA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8880000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => tmp_32_i_fu_301_p2,
      I3 => ap_CS_fsm_state4,
      I4 => tmp_33_i_fu_316_p2,
      I5 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A088A088A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_state4,
      I5 => tmp_32_i_fu_301_p2,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AAAAA0A0AAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0_i_2_n_0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp2_stage0,
      I5 => AXI_video_strm_V_last_V_0_data_out,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_i_2_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888888A8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp2_iter1_reg_n_0,
      I5 => ap_CS_fsm_state7,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1_reg_n_0,
      R => '0'
    );
ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      I1 => ap_CS_fsm_state4,
      I2 => tmp_32_i_fu_301_p2,
      I3 => ap_rst_n,
      I4 => ap_start,
      I5 => \^ap_sync_ready\,
      O => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg
    );
\axi_data_V1_i_reg_151[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(0),
      O => \axi_data_V1_i_reg_151[0]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(1),
      O => \axi_data_V1_i_reg_151[1]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(2),
      O => \axi_data_V1_i_reg_151[2]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(3),
      O => \axi_data_V1_i_reg_151[3]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(4),
      O => \axi_data_V1_i_reg_151[4]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(5),
      O => \axi_data_V1_i_reg_151[5]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(6),
      O => \axi_data_V1_i_reg_151[6]_i_1_n_0\
    );
\axi_data_V1_i_reg_151[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_351(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_266(7),
      O => \axi_data_V1_i_reg_151[7]_i_1_n_0\
    );
\axi_data_V1_i_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[0]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(0),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[1]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(1),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[2]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(2),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[3]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(3),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[4]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(4),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[5]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(5),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[6]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(6),
      R => '0'
    );
\axi_data_V1_i_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_151[7]_i_1_n_0\,
      Q => axi_data_V1_i_reg_151(7),
      R => '0'
    );
\axi_data_V_1_i_reg_206[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(0),
      I1 => AXI_video_strm_V_data_V_0_data_out(0),
      I2 => axi_data_V_1_i_reg_206(0),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[0]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(1),
      I1 => AXI_video_strm_V_data_V_0_data_out(1),
      I2 => axi_data_V_1_i_reg_206(1),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[1]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(2),
      I1 => AXI_video_strm_V_data_V_0_data_out(2),
      I2 => axi_data_V_1_i_reg_206(2),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[2]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(3),
      I1 => AXI_video_strm_V_data_V_0_data_out(3),
      I2 => axi_data_V_1_i_reg_206(3),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[3]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(4),
      I1 => AXI_video_strm_V_data_V_0_data_out(4),
      I2 => axi_data_V_1_i_reg_206(4),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[4]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(5),
      I1 => AXI_video_strm_V_data_V_0_data_out(5),
      I2 => axi_data_V_1_i_reg_206(5),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[5]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(6),
      I1 => AXI_video_strm_V_data_V_0_data_out(6),
      I2 => axi_data_V_1_i_reg_206(6),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[6]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => axi_data_V1_i_reg_151(7),
      I1 => AXI_video_strm_V_data_V_0_data_out(7),
      I2 => axi_data_V_1_i_reg_206(7),
      I3 => \^axivideo2xfmat_u0_img_data_v_write\,
      I4 => brmerge_i_reg_389,
      O => \axi_data_V_1_i_reg_206[7]_i_1_n_0\
    );
\axi_data_V_1_i_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[0]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(0),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[1]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(1),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[2]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(2),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[3]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(3),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[4]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(4),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[5]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(5),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[6]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(6),
      R => '0'
    );
\axi_data_V_1_i_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \axi_data_V_1_i_reg_206[7]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_206(7),
      R => '0'
    );
\axi_data_V_3_i_reg_266[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_3_i_reg_266[0]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_3_i_reg_266[1]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_3_i_reg_266[2]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_3_i_reg_266[3]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_3_i_reg_266[4]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_3_i_reg_266[5]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_3_i_reg_266[6]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_206(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_3_i_reg_266[7]_i_1_n_0\
    );
\axi_data_V_3_i_reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[0]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(0),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[1]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(1),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[2]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(2),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[3]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(3),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[4]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(4),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[5]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(5),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[6]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(6),
      R => '0'
    );
\axi_data_V_3_i_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_266[7]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_266(7),
      R => '0'
    );
\axi_last_V1_i_reg_141[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_359,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_254,
      O => \axi_last_V1_i_reg_141[0]_i_1_n_0\
    );
\axi_last_V1_i_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_141[0]_i_1_n_0\,
      Q => axi_last_V1_i_reg_141,
      R => '0'
    );
\axi_last_V_3_i_reg_254[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_195_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_254[0]_i_1_n_0\
    );
\axi_last_V_3_i_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \axi_last_V_3_i_reg_254[0]_i_1_n_0\,
      Q => axi_last_V_3_i_reg_254,
      R => '0'
    );
\brmerge_i_reg_389[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => brmerge_i_reg_389,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => tmp_33_i_fu_316_p2,
      I3 => brmerge_i_fu_330_p2,
      O => \brmerge_i_reg_389[0]_i_1_n_0\
    );
\brmerge_i_reg_389[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE4FF00FFE4"
    )
        port map (
      I0 => brmerge_i_reg_389,
      I1 => AXI_video_strm_V_last_V_0_data_out,
      I2 => \eol_reg_195_reg_n_0_[0]\,
      I3 => sof_1_i_fu_84,
      I4 => \brmerge_i_reg_389[0]_i_3_n_0\,
      I5 => \eol_i_reg_172_reg_n_0_[0]\,
      O => brmerge_i_fu_330_p2
    );
\brmerge_i_reg_389[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tmp_33_i_reg_380,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \brmerge_i_reg_389[0]_i_3_n_0\
    );
\brmerge_i_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_389[0]_i_1_n_0\,
      Q => brmerge_i_reg_389,
      R => '0'
    );
\cols_reg_346[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => internal_full_n_reg,
      O => \^axivideo2xfmat_u0_img_cols_read\
    );
\cols_reg_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(0),
      Q => cols_reg_346(0),
      R => '0'
    );
\cols_reg_346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(10),
      Q => cols_reg_346(10),
      R => '0'
    );
\cols_reg_346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(11),
      Q => cols_reg_346(11),
      R => '0'
    );
\cols_reg_346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(12),
      Q => cols_reg_346(12),
      R => '0'
    );
\cols_reg_346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(13),
      Q => cols_reg_346(13),
      R => '0'
    );
\cols_reg_346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(14),
      Q => cols_reg_346(14),
      R => '0'
    );
\cols_reg_346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(15),
      Q => cols_reg_346(15),
      R => '0'
    );
\cols_reg_346_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(16),
      Q => cols_reg_346(16),
      R => '0'
    );
\cols_reg_346_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(17),
      Q => cols_reg_346(17),
      R => '0'
    );
\cols_reg_346_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(18),
      Q => cols_reg_346(18),
      R => '0'
    );
\cols_reg_346_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(19),
      Q => cols_reg_346(19),
      R => '0'
    );
\cols_reg_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(1),
      Q => cols_reg_346(1),
      R => '0'
    );
\cols_reg_346_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(20),
      Q => cols_reg_346(20),
      R => '0'
    );
\cols_reg_346_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(21),
      Q => cols_reg_346(21),
      R => '0'
    );
\cols_reg_346_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(22),
      Q => cols_reg_346(22),
      R => '0'
    );
\cols_reg_346_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(23),
      Q => cols_reg_346(23),
      R => '0'
    );
\cols_reg_346_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(24),
      Q => cols_reg_346(24),
      R => '0'
    );
\cols_reg_346_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(25),
      Q => cols_reg_346(25),
      R => '0'
    );
\cols_reg_346_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(26),
      Q => cols_reg_346(26),
      R => '0'
    );
\cols_reg_346_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(27),
      Q => cols_reg_346(27),
      R => '0'
    );
\cols_reg_346_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(28),
      Q => cols_reg_346(28),
      R => '0'
    );
\cols_reg_346_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(29),
      Q => cols_reg_346(29),
      R => '0'
    );
\cols_reg_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(2),
      Q => cols_reg_346(2),
      R => '0'
    );
\cols_reg_346_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(30),
      Q => cols_reg_346(30),
      R => '0'
    );
\cols_reg_346_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(31),
      Q => cols_reg_346(31),
      R => '0'
    );
\cols_reg_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(3),
      Q => cols_reg_346(3),
      R => '0'
    );
\cols_reg_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(4),
      Q => cols_reg_346(4),
      R => '0'
    );
\cols_reg_346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(5),
      Q => cols_reg_346(5),
      R => '0'
    );
\cols_reg_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(6),
      Q => cols_reg_346(6),
      R => '0'
    );
\cols_reg_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(7),
      Q => cols_reg_346(7),
      R => '0'
    );
\cols_reg_346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(8),
      Q => cols_reg_346(8),
      R => '0'
    );
\cols_reg_346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(9),
      Q => cols_reg_346(9),
      R => '0'
    );
\eol_2_i_reg_243[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1_reg_n_0,
      I1 => \eol_2_i_reg_243_reg_n_0_[0]\,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_CS_fsm_state7,
      O => \eol_2_i_reg_243[0]_i_1_n_0\
    );
\eol_2_i_reg_243[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_172_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_243[0]_i_2_n_0\
    );
\eol_2_i_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_243[0]_i_1_n_0\,
      D => \eol_2_i_reg_243[0]_i_2_n_0\,
      Q => \eol_2_i_reg_243_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_reg_172[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000CFC00000"
    )
        port map (
      I0 => \eol_reg_195_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_last_V_0_payload_B,
      I2 => AXI_video_strm_V_last_V_0_sel,
      I3 => AXI_video_strm_V_last_V_0_payload_A,
      I4 => \^axivideo2xfmat_u0_img_data_v_write\,
      I5 => brmerge_i_reg_389,
      O => eol_i_reg_172
    );
\eol_i_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => eol_i_reg_172,
      Q => \eol_i_reg_172_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_195[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^axivideo2xfmat_u0_img_data_v_write\,
      I1 => tmp_32_i_fu_301_p2,
      I2 => ap_CS_fsm_state4,
      O => eol_reg_195
    );
\eol_reg_195[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACA3A0A"
    )
        port map (
      I0 => axi_last_V1_i_reg_141,
      I1 => brmerge_i_reg_389,
      I2 => \^axivideo2xfmat_u0_img_data_v_write\,
      I3 => AXI_video_strm_V_last_V_0_data_out,
      I4 => \eol_reg_195_reg_n_0_[0]\,
      O => \eol_reg_195[0]_i_2_n_0\
    );
\eol_reg_195[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => brmerge_i_reg_389,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => imgInput1_data_V_cha_full_n,
      I4 => ap_enable_reg_pp1_iter1_reg_n_0,
      I5 => tmp_33_i_reg_380,
      O => \^axivideo2xfmat_u0_img_data_v_write\
    );
\eol_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_195,
      D => \eol_reg_195[0]_i_2_n_0\,
      Q => \eol_reg_195_reg_n_0_[0]\,
      R => '0'
    );
\i_i_reg_161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(0),
      Q => i_i_reg_161(0),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(10),
      Q => i_i_reg_161(10),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(1),
      Q => i_i_reg_161(1),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(2),
      Q => i_i_reg_161(2),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(3),
      Q => i_i_reg_161(3),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(4),
      Q => i_i_reg_161(4),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(5),
      Q => i_i_reg_161(5),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(6),
      Q => i_i_reg_161(6),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(7),
      Q => i_i_reg_161(7),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(8),
      Q => i_i_reg_161(8),
      R => ap_CS_fsm_state3
    );
\i_i_reg_161_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_reg_375(9),
      Q => i_i_reg_161(9),
      R => ap_CS_fsm_state3
    );
\i_reg_375[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_i_reg_161(0),
      O => i_fu_306_p2(0)
    );
\i_reg_375[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_i_reg_161(9),
      I1 => i_i_reg_161(6),
      I2 => \i_reg_375[10]_i_2_n_0\,
      I3 => i_i_reg_161(7),
      I4 => i_i_reg_161(8),
      I5 => i_i_reg_161(10),
      O => i_fu_306_p2(10)
    );
\i_reg_375[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_i_reg_161(5),
      I1 => i_i_reg_161(2),
      I2 => i_i_reg_161(1),
      I3 => i_i_reg_161(0),
      I4 => i_i_reg_161(3),
      I5 => i_i_reg_161(4),
      O => \i_reg_375[10]_i_2_n_0\
    );
\i_reg_375[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_i_reg_161(0),
      I1 => i_i_reg_161(1),
      O => i_fu_306_p2(1)
    );
\i_reg_375[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_i_reg_161(0),
      I1 => i_i_reg_161(1),
      I2 => i_i_reg_161(2),
      O => i_fu_306_p2(2)
    );
\i_reg_375[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_i_reg_161(2),
      I1 => i_i_reg_161(1),
      I2 => i_i_reg_161(0),
      I3 => i_i_reg_161(3),
      O => i_fu_306_p2(3)
    );
\i_reg_375[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_i_reg_161(3),
      I1 => i_i_reg_161(0),
      I2 => i_i_reg_161(1),
      I3 => i_i_reg_161(2),
      I4 => i_i_reg_161(4),
      O => i_fu_306_p2(4)
    );
\i_reg_375[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_i_reg_161(2),
      I1 => i_i_reg_161(1),
      I2 => i_i_reg_161(0),
      I3 => i_i_reg_161(3),
      I4 => i_i_reg_161(4),
      I5 => i_i_reg_161(5),
      O => i_fu_306_p2(5)
    );
\i_reg_375[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => i_i_reg_161(4),
      I1 => i_i_reg_161(3),
      I2 => \i_reg_375[6]_i_2_n_0\,
      I3 => i_i_reg_161(2),
      I4 => i_i_reg_161(5),
      I5 => i_i_reg_161(6),
      O => i_fu_306_p2(6)
    );
\i_reg_375[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i_i_reg_161(1),
      I1 => i_i_reg_161(0),
      O => \i_reg_375[6]_i_2_n_0\
    );
\i_reg_375[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_reg_375[10]_i_2_n_0\,
      I1 => i_i_reg_161(6),
      I2 => i_i_reg_161(7),
      O => i_fu_306_p2(7)
    );
\i_reg_375[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => i_i_reg_161(6),
      I1 => \i_reg_375[10]_i_2_n_0\,
      I2 => i_i_reg_161(7),
      I3 => i_i_reg_161(8),
      O => i_fu_306_p2(8)
    );
\i_reg_375[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => i_i_reg_161(8),
      I1 => i_i_reg_161(7),
      I2 => \i_reg_375[10]_i_2_n_0\,
      I3 => i_i_reg_161(6),
      I4 => i_i_reg_161(9),
      O => i_fu_306_p2(9)
    );
\i_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(0),
      Q => i_reg_375(0),
      R => '0'
    );
\i_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(10),
      Q => i_reg_375(10),
      R => '0'
    );
\i_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(1),
      Q => i_reg_375(1),
      R => '0'
    );
\i_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(2),
      Q => i_reg_375(2),
      R => '0'
    );
\i_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(3),
      Q => i_reg_375(3),
      R => '0'
    );
\i_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(4),
      Q => i_reg_375(4),
      R => '0'
    );
\i_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(5),
      Q => i_reg_375(5),
      R => '0'
    );
\i_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(6),
      Q => i_reg_375(6),
      R => '0'
    );
\i_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(7),
      Q => i_reg_375(7),
      R => '0'
    );
\i_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(8),
      Q => i_reg_375(8),
      R => '0'
    );
\i_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_fu_306_p2(9),
      Q => i_reg_375(9),
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAE00"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      I1 => ap_CS_fsm_state4,
      I2 => tmp_32_i_fu_301_p2,
      I3 => shiftReg_ce,
      I4 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      O => \^ap_sync_ready\
    );
int_ap_ready_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(27),
      I1 => rows_reg_341(26),
      O => int_ap_ready_i_10_n_0
    );
int_ap_ready_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(25),
      I1 => rows_reg_341(24),
      O => int_ap_ready_i_11_n_0
    );
int_ap_ready_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(22),
      I1 => rows_reg_341(23),
      O => int_ap_ready_i_13_n_0
    );
int_ap_ready_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(20),
      I1 => rows_reg_341(21),
      O => int_ap_ready_i_14_n_0
    );
int_ap_ready_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(18),
      I1 => rows_reg_341(19),
      O => int_ap_ready_i_15_n_0
    );
int_ap_ready_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(16),
      I1 => rows_reg_341(17),
      O => int_ap_ready_i_16_n_0
    );
int_ap_ready_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(23),
      I1 => rows_reg_341(22),
      O => int_ap_ready_i_17_n_0
    );
int_ap_ready_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(21),
      I1 => rows_reg_341(20),
      O => int_ap_ready_i_18_n_0
    );
int_ap_ready_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(19),
      I1 => rows_reg_341(18),
      O => int_ap_ready_i_19_n_0
    );
int_ap_ready_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(17),
      I1 => rows_reg_341(16),
      O => int_ap_ready_i_20_n_0
    );
int_ap_ready_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(14),
      I1 => rows_reg_341(15),
      O => int_ap_ready_i_22_n_0
    );
int_ap_ready_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(12),
      I1 => rows_reg_341(13),
      O => int_ap_ready_i_23_n_0
    );
int_ap_ready_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => i_i_reg_161(10),
      I1 => rows_reg_341(10),
      I2 => rows_reg_341(11),
      O => int_ap_ready_i_24_n_0
    );
int_ap_ready_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_341(9),
      I1 => i_i_reg_161(9),
      I2 => rows_reg_341(8),
      I3 => i_i_reg_161(8),
      O => int_ap_ready_i_25_n_0
    );
int_ap_ready_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(15),
      I1 => rows_reg_341(14),
      O => int_ap_ready_i_26_n_0
    );
int_ap_ready_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(13),
      I1 => rows_reg_341(12),
      O => int_ap_ready_i_27_n_0
    );
int_ap_ready_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => i_i_reg_161(10),
      I1 => rows_reg_341(10),
      I2 => rows_reg_341(11),
      O => int_ap_ready_i_28_n_0
    );
int_ap_ready_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_341(8),
      I1 => i_i_reg_161(8),
      I2 => i_i_reg_161(9),
      I3 => rows_reg_341(9),
      O => int_ap_ready_i_29_n_0
    );
int_ap_ready_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_341(7),
      I1 => i_i_reg_161(7),
      I2 => rows_reg_341(6),
      I3 => i_i_reg_161(6),
      O => int_ap_ready_i_30_n_0
    );
int_ap_ready_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_341(5),
      I1 => i_i_reg_161(5),
      I2 => rows_reg_341(4),
      I3 => i_i_reg_161(4),
      O => int_ap_ready_i_31_n_0
    );
int_ap_ready_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_341(3),
      I1 => i_i_reg_161(3),
      I2 => rows_reg_341(2),
      I3 => i_i_reg_161(2),
      O => int_ap_ready_i_32_n_0
    );
int_ap_ready_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_341(1),
      I1 => i_i_reg_161(1),
      I2 => rows_reg_341(0),
      I3 => i_i_reg_161(0),
      O => int_ap_ready_i_33_n_0
    );
int_ap_ready_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_341(6),
      I1 => i_i_reg_161(6),
      I2 => i_i_reg_161(7),
      I3 => rows_reg_341(7),
      O => int_ap_ready_i_34_n_0
    );
int_ap_ready_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_341(4),
      I1 => i_i_reg_161(4),
      I2 => i_i_reg_161(5),
      I3 => rows_reg_341(5),
      O => int_ap_ready_i_35_n_0
    );
int_ap_ready_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_reg_341(2),
      I1 => i_i_reg_161(2),
      I2 => i_i_reg_161(3),
      I3 => rows_reg_341(3),
      O => int_ap_ready_i_36_n_0
    );
int_ap_ready_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => i_i_reg_161(1),
      I1 => i_i_reg_161(0),
      I2 => rows_reg_341(1),
      I3 => rows_reg_341(0),
      O => int_ap_ready_i_37_n_0
    );
int_ap_ready_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_341(30),
      I1 => rows_reg_341(31),
      O => int_ap_ready_i_4_n_0
    );
int_ap_ready_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(28),
      I1 => rows_reg_341(29),
      O => int_ap_ready_i_5_n_0
    );
int_ap_ready_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(26),
      I1 => rows_reg_341(27),
      O => int_ap_ready_i_6_n_0
    );
int_ap_ready_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_341(24),
      I1 => rows_reg_341(25),
      O => int_ap_ready_i_7_n_0
    );
int_ap_ready_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(31),
      I1 => rows_reg_341(30),
      O => int_ap_ready_i_8_n_0
    );
int_ap_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_341(29),
      I1 => rows_reg_341(28),
      O => int_ap_ready_i_9_n_0
    );
int_ap_ready_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_ready_reg_i_21_n_0,
      CO(3) => int_ap_ready_reg_i_12_n_0,
      CO(2) => int_ap_ready_reg_i_12_n_1,
      CO(1) => int_ap_ready_reg_i_12_n_2,
      CO(0) => int_ap_ready_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => int_ap_ready_i_22_n_0,
      DI(2) => int_ap_ready_i_23_n_0,
      DI(1) => int_ap_ready_i_24_n_0,
      DI(0) => int_ap_ready_i_25_n_0,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_ready_i_26_n_0,
      S(2) => int_ap_ready_i_27_n_0,
      S(1) => int_ap_ready_i_28_n_0,
      S(0) => int_ap_ready_i_29_n_0
    );
int_ap_ready_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_ready_reg_i_3_n_0,
      CO(3) => tmp_32_i_fu_301_p2,
      CO(2) => int_ap_ready_reg_i_2_n_1,
      CO(1) => int_ap_ready_reg_i_2_n_2,
      CO(0) => int_ap_ready_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => int_ap_ready_i_4_n_0,
      DI(2) => int_ap_ready_i_5_n_0,
      DI(1) => int_ap_ready_i_6_n_0,
      DI(0) => int_ap_ready_i_7_n_0,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_ready_i_8_n_0,
      S(2) => int_ap_ready_i_9_n_0,
      S(1) => int_ap_ready_i_10_n_0,
      S(0) => int_ap_ready_i_11_n_0
    );
int_ap_ready_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => int_ap_ready_reg_i_21_n_0,
      CO(2) => int_ap_ready_reg_i_21_n_1,
      CO(1) => int_ap_ready_reg_i_21_n_2,
      CO(0) => int_ap_ready_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => int_ap_ready_i_30_n_0,
      DI(2) => int_ap_ready_i_31_n_0,
      DI(1) => int_ap_ready_i_32_n_0,
      DI(0) => int_ap_ready_i_33_n_0,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_ready_i_34_n_0,
      S(2) => int_ap_ready_i_35_n_0,
      S(1) => int_ap_ready_i_36_n_0,
      S(0) => int_ap_ready_i_37_n_0
    );
int_ap_ready_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_ready_reg_i_12_n_0,
      CO(3) => int_ap_ready_reg_i_3_n_0,
      CO(2) => int_ap_ready_reg_i_3_n_1,
      CO(1) => int_ap_ready_reg_i_3_n_2,
      CO(0) => int_ap_ready_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => int_ap_ready_i_13_n_0,
      DI(2) => int_ap_ready_i_14_n_0,
      DI(1) => int_ap_ready_i_15_n_0,
      DI(0) => int_ap_ready_i_16_n_0,
      O(3 downto 0) => NLW_int_ap_ready_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_ready_i_17_n_0,
      S(2) => int_ap_ready_i_18_n_0,
      S(1) => int_ap_ready_i_19_n_0,
      S(0) => int_ap_ready_i_20_n_0
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2xfmat_u0_img_cols_read\,
      I1 => imgInput1_rows_c11_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2xfmat_u0_img_cols_read\,
      I1 => imgInput1_cols_c12_full_n,
      O => internal_empty_n_reg_0
    );
\j_i_reg_184[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(0),
      O => \j_i_reg_184[0]_i_1_n_0\
    );
\j_i_reg_184[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => tmp_33_i_fu_316_p2,
      I3 => tmp_32_i_fu_301_p2,
      I4 => ap_CS_fsm_state4,
      O => j_i_reg_184
    );
\j_i_reg_184[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(24),
      I1 => cols_reg_346(25),
      O => \j_i_reg_184[10]_i_10_n_0\
    );
\j_i_reg_184[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(31),
      I1 => cols_reg_346(30),
      O => \j_i_reg_184[10]_i_11_n_0\
    );
\j_i_reg_184[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(29),
      I1 => cols_reg_346(28),
      O => \j_i_reg_184[10]_i_12_n_0\
    );
\j_i_reg_184[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(27),
      I1 => cols_reg_346(26),
      O => \j_i_reg_184[10]_i_13_n_0\
    );
\j_i_reg_184[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(25),
      I1 => cols_reg_346(24),
      O => \j_i_reg_184[10]_i_14_n_0\
    );
\j_i_reg_184[10]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(22),
      I1 => cols_reg_346(23),
      O => \j_i_reg_184[10]_i_16_n_0\
    );
\j_i_reg_184[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(20),
      I1 => cols_reg_346(21),
      O => \j_i_reg_184[10]_i_17_n_0\
    );
\j_i_reg_184[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(18),
      I1 => cols_reg_346(19),
      O => \j_i_reg_184[10]_i_18_n_0\
    );
\j_i_reg_184[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(16),
      I1 => cols_reg_346(17),
      O => \j_i_reg_184[10]_i_19_n_0\
    );
\j_i_reg_184[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => tmp_33_i_fu_316_p2,
      O => j_i_reg_1840
    );
\j_i_reg_184[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(23),
      I1 => cols_reg_346(22),
      O => \j_i_reg_184[10]_i_20_n_0\
    );
\j_i_reg_184[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(21),
      I1 => cols_reg_346(20),
      O => \j_i_reg_184[10]_i_21_n_0\
    );
\j_i_reg_184[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(19),
      I1 => cols_reg_346(18),
      O => \j_i_reg_184[10]_i_22_n_0\
    );
\j_i_reg_184[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(17),
      I1 => cols_reg_346(16),
      O => \j_i_reg_184[10]_i_23_n_0\
    );
\j_i_reg_184[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(14),
      I1 => cols_reg_346(15),
      O => \j_i_reg_184[10]_i_25_n_0\
    );
\j_i_reg_184[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(12),
      I1 => cols_reg_346(13),
      O => \j_i_reg_184[10]_i_26_n_0\
    );
\j_i_reg_184[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(10),
      I1 => cols_reg_346(10),
      I2 => cols_reg_346(11),
      O => \j_i_reg_184[10]_i_27_n_0\
    );
\j_i_reg_184[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_346(9),
      I1 => \j_i_reg_184_reg__0\(9),
      I2 => cols_reg_346(8),
      I3 => \j_i_reg_184_reg__0\(8),
      O => \j_i_reg_184[10]_i_28_n_0\
    );
\j_i_reg_184[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(15),
      I1 => cols_reg_346(14),
      O => \j_i_reg_184[10]_i_29_n_0\
    );
\j_i_reg_184[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(9),
      I1 => \j_i_reg_184_reg__0\(6),
      I2 => \j_i_reg_184[10]_i_5_n_0\,
      I3 => \j_i_reg_184_reg__0\(7),
      I4 => \j_i_reg_184_reg__0\(8),
      I5 => \j_i_reg_184_reg__0\(10),
      O => j_fu_321_p2(10)
    );
\j_i_reg_184[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_346(13),
      I1 => cols_reg_346(12),
      O => \j_i_reg_184[10]_i_30_n_0\
    );
\j_i_reg_184[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => cols_reg_346(10),
      I1 => cols_reg_346(11),
      I2 => \j_i_reg_184_reg__0\(10),
      O => \j_i_reg_184[10]_i_31_n_0\
    );
\j_i_reg_184[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_reg_346(8),
      I1 => \j_i_reg_184_reg__0\(8),
      I2 => cols_reg_346(9),
      I3 => \j_i_reg_184_reg__0\(9),
      O => \j_i_reg_184[10]_i_32_n_0\
    );
\j_i_reg_184[10]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_346(7),
      I1 => \j_i_reg_184_reg__0\(7),
      I2 => cols_reg_346(6),
      I3 => \j_i_reg_184_reg__0\(6),
      O => \j_i_reg_184[10]_i_33_n_0\
    );
\j_i_reg_184[10]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_346(5),
      I1 => \j_i_reg_184_reg__0\(5),
      I2 => cols_reg_346(4),
      I3 => \j_i_reg_184_reg__0\(4),
      O => \j_i_reg_184[10]_i_34_n_0\
    );
\j_i_reg_184[10]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_346(3),
      I1 => \j_i_reg_184_reg__0\(3),
      I2 => cols_reg_346(2),
      I3 => \j_i_reg_184_reg__0\(2),
      O => \j_i_reg_184[10]_i_35_n_0\
    );
\j_i_reg_184[10]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_346(1),
      I1 => \j_i_reg_184_reg__0\(1),
      I2 => cols_reg_346(0),
      I3 => \j_i_reg_184_reg__0\(0),
      O => \j_i_reg_184[10]_i_36_n_0\
    );
\j_i_reg_184[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_reg_346(6),
      I1 => \j_i_reg_184_reg__0\(6),
      I2 => cols_reg_346(7),
      I3 => \j_i_reg_184_reg__0\(7),
      O => \j_i_reg_184[10]_i_37_n_0\
    );
\j_i_reg_184[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_reg_346(4),
      I1 => \j_i_reg_184_reg__0\(4),
      I2 => cols_reg_346(5),
      I3 => \j_i_reg_184_reg__0\(5),
      O => \j_i_reg_184[10]_i_38_n_0\
    );
\j_i_reg_184[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_reg_346(2),
      I1 => \j_i_reg_184_reg__0\(2),
      I2 => cols_reg_346(3),
      I3 => \j_i_reg_184_reg__0\(3),
      O => \j_i_reg_184[10]_i_39_n_0\
    );
\j_i_reg_184[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(1),
      I1 => \j_i_reg_184_reg__0\(0),
      I2 => cols_reg_346(1),
      I3 => cols_reg_346(0),
      O => \j_i_reg_184[10]_i_40_n_0\
    );
\j_i_reg_184[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(5),
      I1 => \j_i_reg_184_reg__0\(2),
      I2 => \j_i_reg_184_reg__0\(1),
      I3 => \j_i_reg_184_reg__0\(0),
      I4 => \j_i_reg_184_reg__0\(3),
      I5 => \j_i_reg_184_reg__0\(4),
      O => \j_i_reg_184[10]_i_5_n_0\
    );
\j_i_reg_184[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_346(30),
      I1 => cols_reg_346(31),
      O => \j_i_reg_184[10]_i_7_n_0\
    );
\j_i_reg_184[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(28),
      I1 => cols_reg_346(29),
      O => \j_i_reg_184[10]_i_8_n_0\
    );
\j_i_reg_184[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_346(26),
      I1 => cols_reg_346(27),
      O => \j_i_reg_184[10]_i_9_n_0\
    );
\j_i_reg_184[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(0),
      I1 => \j_i_reg_184_reg__0\(1),
      O => j_fu_321_p2(1)
    );
\j_i_reg_184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(0),
      I1 => \j_i_reg_184_reg__0\(1),
      I2 => \j_i_reg_184_reg__0\(2),
      O => j_fu_321_p2(2)
    );
\j_i_reg_184[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(2),
      I1 => \j_i_reg_184_reg__0\(1),
      I2 => \j_i_reg_184_reg__0\(0),
      I3 => \j_i_reg_184_reg__0\(3),
      O => j_fu_321_p2(3)
    );
\j_i_reg_184[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(3),
      I1 => \j_i_reg_184_reg__0\(0),
      I2 => \j_i_reg_184_reg__0\(1),
      I3 => \j_i_reg_184_reg__0\(2),
      I4 => \j_i_reg_184_reg__0\(4),
      O => j_fu_321_p2(4)
    );
\j_i_reg_184[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(2),
      I1 => \j_i_reg_184_reg__0\(1),
      I2 => \j_i_reg_184_reg__0\(0),
      I3 => \j_i_reg_184_reg__0\(3),
      I4 => \j_i_reg_184_reg__0\(4),
      I5 => \j_i_reg_184_reg__0\(5),
      O => j_fu_321_p2(5)
    );
\j_i_reg_184[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(4),
      I1 => \j_i_reg_184_reg__0\(3),
      I2 => \j_i_reg_184[6]_i_2_n_0\,
      I3 => \j_i_reg_184_reg__0\(2),
      I4 => \j_i_reg_184_reg__0\(5),
      I5 => \j_i_reg_184_reg__0\(6),
      O => j_fu_321_p2(6)
    );
\j_i_reg_184[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(1),
      I1 => \j_i_reg_184_reg__0\(0),
      O => \j_i_reg_184[6]_i_2_n_0\
    );
\j_i_reg_184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \j_i_reg_184[10]_i_5_n_0\,
      I1 => \j_i_reg_184_reg__0\(6),
      I2 => \j_i_reg_184_reg__0\(7),
      O => j_fu_321_p2(7)
    );
\j_i_reg_184[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(6),
      I1 => \j_i_reg_184[10]_i_5_n_0\,
      I2 => \j_i_reg_184_reg__0\(7),
      I3 => \j_i_reg_184_reg__0\(8),
      O => j_fu_321_p2(8)
    );
\j_i_reg_184[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \j_i_reg_184_reg__0\(8),
      I1 => \j_i_reg_184_reg__0\(7),
      I2 => \j_i_reg_184[10]_i_5_n_0\,
      I3 => \j_i_reg_184_reg__0\(6),
      I4 => \j_i_reg_184_reg__0\(9),
      O => j_fu_321_p2(9)
    );
\j_i_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => \j_i_reg_184[0]_i_1_n_0\,
      Q => \j_i_reg_184_reg__0\(0),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(10),
      Q => \j_i_reg_184_reg__0\(10),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[10]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_reg_184_reg[10]_i_24_n_0\,
      CO(3) => \j_i_reg_184_reg[10]_i_15_n_0\,
      CO(2) => \j_i_reg_184_reg[10]_i_15_n_1\,
      CO(1) => \j_i_reg_184_reg[10]_i_15_n_2\,
      CO(0) => \j_i_reg_184_reg[10]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \j_i_reg_184[10]_i_25_n_0\,
      DI(2) => \j_i_reg_184[10]_i_26_n_0\,
      DI(1) => \j_i_reg_184[10]_i_27_n_0\,
      DI(0) => \j_i_reg_184[10]_i_28_n_0\,
      O(3 downto 0) => \NLW_j_i_reg_184_reg[10]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_i_reg_184[10]_i_29_n_0\,
      S(2) => \j_i_reg_184[10]_i_30_n_0\,
      S(1) => \j_i_reg_184[10]_i_31_n_0\,
      S(0) => \j_i_reg_184[10]_i_32_n_0\
    );
\j_i_reg_184_reg[10]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_i_reg_184_reg[10]_i_24_n_0\,
      CO(2) => \j_i_reg_184_reg[10]_i_24_n_1\,
      CO(1) => \j_i_reg_184_reg[10]_i_24_n_2\,
      CO(0) => \j_i_reg_184_reg[10]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \j_i_reg_184[10]_i_33_n_0\,
      DI(2) => \j_i_reg_184[10]_i_34_n_0\,
      DI(1) => \j_i_reg_184[10]_i_35_n_0\,
      DI(0) => \j_i_reg_184[10]_i_36_n_0\,
      O(3 downto 0) => \NLW_j_i_reg_184_reg[10]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_i_reg_184[10]_i_37_n_0\,
      S(2) => \j_i_reg_184[10]_i_38_n_0\,
      S(1) => \j_i_reg_184[10]_i_39_n_0\,
      S(0) => \j_i_reg_184[10]_i_40_n_0\
    );
\j_i_reg_184_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_reg_184_reg[10]_i_6_n_0\,
      CO(3) => tmp_33_i_fu_316_p2,
      CO(2) => \j_i_reg_184_reg[10]_i_4_n_1\,
      CO(1) => \j_i_reg_184_reg[10]_i_4_n_2\,
      CO(0) => \j_i_reg_184_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \j_i_reg_184[10]_i_7_n_0\,
      DI(2) => \j_i_reg_184[10]_i_8_n_0\,
      DI(1) => \j_i_reg_184[10]_i_9_n_0\,
      DI(0) => \j_i_reg_184[10]_i_10_n_0\,
      O(3 downto 0) => \NLW_j_i_reg_184_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_i_reg_184[10]_i_11_n_0\,
      S(2) => \j_i_reg_184[10]_i_12_n_0\,
      S(1) => \j_i_reg_184[10]_i_13_n_0\,
      S(0) => \j_i_reg_184[10]_i_14_n_0\
    );
\j_i_reg_184_reg[10]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_reg_184_reg[10]_i_15_n_0\,
      CO(3) => \j_i_reg_184_reg[10]_i_6_n_0\,
      CO(2) => \j_i_reg_184_reg[10]_i_6_n_1\,
      CO(1) => \j_i_reg_184_reg[10]_i_6_n_2\,
      CO(0) => \j_i_reg_184_reg[10]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \j_i_reg_184[10]_i_16_n_0\,
      DI(2) => \j_i_reg_184[10]_i_17_n_0\,
      DI(1) => \j_i_reg_184[10]_i_18_n_0\,
      DI(0) => \j_i_reg_184[10]_i_19_n_0\,
      O(3 downto 0) => \NLW_j_i_reg_184_reg[10]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_i_reg_184[10]_i_20_n_0\,
      S(2) => \j_i_reg_184[10]_i_21_n_0\,
      S(1) => \j_i_reg_184[10]_i_22_n_0\,
      S(0) => \j_i_reg_184[10]_i_23_n_0\
    );
\j_i_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(1),
      Q => \j_i_reg_184_reg__0\(1),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(2),
      Q => \j_i_reg_184_reg__0\(2),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(3),
      Q => \j_i_reg_184_reg__0\(3),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(4),
      Q => \j_i_reg_184_reg__0\(4),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(5),
      Q => \j_i_reg_184_reg__0\(5),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(6),
      Q => \j_i_reg_184_reg__0\(6),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(7),
      Q => \j_i_reg_184_reg__0\(7),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(8),
      Q => \j_i_reg_184_reg__0\(8),
      R => j_i_reg_184
    );
\j_i_reg_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1840,
      D => j_fu_321_p2(9),
      Q => \j_i_reg_184_reg__0\(9),
      R => j_i_reg_184
    );
\rows_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => rows_reg_341(0),
      R => '0'
    );
\rows_reg_341_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => rows_reg_341(10),
      R => '0'
    );
\rows_reg_341_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => rows_reg_341(11),
      R => '0'
    );
\rows_reg_341_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => rows_reg_341(12),
      R => '0'
    );
\rows_reg_341_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => rows_reg_341(13),
      R => '0'
    );
\rows_reg_341_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => rows_reg_341(14),
      R => '0'
    );
\rows_reg_341_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => rows_reg_341(15),
      R => '0'
    );
\rows_reg_341_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => rows_reg_341(16),
      R => '0'
    );
\rows_reg_341_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => rows_reg_341(17),
      R => '0'
    );
\rows_reg_341_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => rows_reg_341(18),
      R => '0'
    );
\rows_reg_341_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => rows_reg_341(19),
      R => '0'
    );
\rows_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => rows_reg_341(1),
      R => '0'
    );
\rows_reg_341_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => rows_reg_341(20),
      R => '0'
    );
\rows_reg_341_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => rows_reg_341(21),
      R => '0'
    );
\rows_reg_341_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => rows_reg_341(22),
      R => '0'
    );
\rows_reg_341_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => rows_reg_341(23),
      R => '0'
    );
\rows_reg_341_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => rows_reg_341(24),
      R => '0'
    );
\rows_reg_341_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => rows_reg_341(25),
      R => '0'
    );
\rows_reg_341_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => rows_reg_341(26),
      R => '0'
    );
\rows_reg_341_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => rows_reg_341(27),
      R => '0'
    );
\rows_reg_341_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => rows_reg_341(28),
      R => '0'
    );
\rows_reg_341_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => rows_reg_341(29),
      R => '0'
    );
\rows_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => rows_reg_341(2),
      R => '0'
    );
\rows_reg_341_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => rows_reg_341(30),
      R => '0'
    );
\rows_reg_341_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => rows_reg_341(31),
      R => '0'
    );
\rows_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => rows_reg_341(3),
      R => '0'
    );
\rows_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => rows_reg_341(4),
      R => '0'
    );
\rows_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => rows_reg_341(5),
      R => '0'
    );
\rows_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => rows_reg_341(6),
      R => '0'
    );
\rows_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => rows_reg_341(7),
      R => '0'
    );
\rows_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => rows_reg_341(8),
      R => '0'
    );
\rows_reg_341_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^axivideo2xfmat_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => rows_reg_341(9),
      R => '0'
    );
\sof_1_i_fu_84[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => tmp_33_i_fu_316_p2,
      I3 => sof_1_i_fu_84,
      I4 => ap_CS_fsm_state3,
      O => \sof_1_i_fu_84[0]_i_1_n_0\
    );
\sof_1_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_84[0]_i_1_n_0\,
      Q => sof_1_i_fu_84,
      R => '0'
    );
\tmp_33_i_reg_380[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_33_i_reg_380,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => tmp_33_i_fu_316_p2,
      O => \tmp_33_i_reg_380[0]_i_1_n_0\
    );
\tmp_33_i_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_33_i_reg_380[0]_i_1_n_0\,
      Q => tmp_33_i_reg_380,
      R => '0'
    );
\tmp_data_V_reg_351[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_351[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_351[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_351[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_351[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_351[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_351[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_351[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_351(0),
      R => '0'
    );
\tmp_data_V_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_351(1),
      R => '0'
    );
\tmp_data_V_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_351(2),
      R => '0'
    );
\tmp_data_V_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_351(3),
      R => '0'
    );
\tmp_data_V_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_351(4),
      R => '0'
    );
\tmp_data_V_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_351(5),
      R => '0'
    );
\tmp_data_V_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_351(6),
      R => '0'
    );
\tmp_data_V_reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_351(7),
      R => '0'
    );
\tmp_last_V_reg_359[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_359[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_359,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_Block_Mat_exit101_pr is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_Block_Mat_exit101_pr;

architecture STRUCTURE of system_sobel_ip_0_1_Block_Mat_exit101_pr is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_Sobel_Loop_1_proc616 is
  port (
    start_once_reg : out STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg_reg : out STD_LOGIC;
    ap_sync_grp_Sobel_fu_94_ap_ready : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_src_rows_read_reg_129_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Sobel_fu_94_ap_start_reg : in STD_LOGIC;
    start_for_Sobel_Block_xFSobelF_U0_full_n : in STD_LOGIC;
    start_for_Sobel_Loop_2_proc62_U0_full_n : in STD_LOGIC;
    p_dst_matx_cols_read_s_full_n : in STD_LOGIC;
    p_dst_matx_rows_read_s_full_n : in STD_LOGIC;
    p_src_mat_cols_read_c_full_n : in STD_LOGIC;
    p_src_mat_rows_read_c_full_n : in STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg_reg_0 : in STD_LOGIC;
    p_src_V_V_full_n : in STD_LOGIC;
    imgInput1_data_V_cha_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sobel_accel_U0_ap_start : in STD_LOGIC;
    ap_sync_grp_Sobel_fu_94_ap_done : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC
  );
end system_sobel_ip_0_1_Sobel_Loop_1_proc616;

architecture STRUCTURE of system_sobel_ip_0_1_Sobel_Loop_1_proc616 is
  signal \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_block_pp0_stage0_subdone__3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal i_fu_183_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal i_i_i_reg_152 : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[15]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[16]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[17]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[18]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[19]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[20]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[21]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[22]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[23]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[24]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[25]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[26]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[27]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[28]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[29]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[30]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_i_i_reg_152_reg_n_0_[9]\ : STD_LOGIC;
  signal i_reg_218 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_reg_218_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_218_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_218_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_218_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_218_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal j_i_i_reg_163 : STD_LOGIC;
  signal j_i_i_reg_1630 : STD_LOGIC;
  signal \j_i_i_reg_163[0]_i_4_n_0\ : STD_LOGIC;
  signal j_i_i_reg_163_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \j_i_i_reg_163_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_i_i_reg_163_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2 : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_i_i_41_fu_193_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_n_0 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_n_1 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_n_2 : STD_LOGIC;
  signal tmp_i_i_41_fu_193_p2_carry_n_3 : STD_LOGIC;
  signal tmp_i_i_41_reg_223 : STD_LOGIC;
  signal \tmp_i_i_41_reg_223[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_i_i_fu_178_p2 : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_i_i_fu_178_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_n_0 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_n_1 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_n_2 : STD_LOGIC;
  signal tmp_i_i_fu_178_p2_carry_n_3 : STD_LOGIC;
  signal \NLW_i_reg_218_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_reg_218_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_i_i_reg_163_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_i_i_reg_163_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_i_i_41_fu_193_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_41_fu_193_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_41_fu_193_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_41_fu_193_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_i_i_fu_178_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_fu_178_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_fu_178_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i_i_fu_178_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair74";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Sobel_fu_94_ap_done_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_Sobel_fu_94_ap_ready_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair77";
begin
  Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write <= \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_src_V_V_full_n,
      I1 => imgInput1_data_V_cha_empty_n,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => tmp_i_i_41_reg_223,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => E(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => tmp_i_i_fu_178_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_Sobel_fu_94_ap_start_reg_reg_0,
      I2 => p_src_mat_cols_read_c_full_n,
      I3 => p_src_mat_rows_read_c_full_n,
      I4 => p_dst_matx_cols_read_s_full_n,
      I5 => p_dst_matx_rows_read_s_full_n,
      O => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_i_i_fu_178_p2,
      I2 => \ap_block_pp0_stage0_subdone__3\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_i_i_41_fu_193_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_i_i_41_fu_193_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_block_pp0_stage0_subdone__3\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => tmp_i_i_41_reg_223,
      I1 => imgInput1_data_V_cha_empty_n,
      I2 => p_src_V_V_full_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_block_pp0_stage0_subdone__3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_i_i_fu_178_p2,
      I3 => ap_rst_n,
      I4 => \ap_enable_reg_pp0_iter0_i_2__1_n_0\,
      I5 => tmp_i_i_41_fu_193_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
\ap_enable_reg_pp0_iter0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222AAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => p_src_V_V_full_n,
      I3 => imgInput1_data_V_cha_empty_n,
      I4 => tmp_i_i_41_reg_223,
      O => \ap_enable_reg_pp0_iter0_i_2__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000A0C0A000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \ap_block_pp0_stage0_subdone__3\,
      I4 => tmp_i_i_41_fu_193_p2,
      I5 => ap_enable_reg_pp0_iter00,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_i_i_fu_178_p2,
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_sync_reg_grp_Sobel_fu_94_ap_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp_i_i_fu_178_p2,
      I1 => ap_CS_fsm_state2,
      I2 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
      O => ap_sync_grp_Sobel_fu_94_ap_ready
    );
ap_sync_reg_grp_Sobel_fu_94_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_i_i_fu_178_p2,
      I3 => ap_rst_n,
      I4 => ap_done_reg_reg,
      O => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg
    );
grp_Sobel_fu_94_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFF2F0F2F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
      I2 => \ap_CS_fsm_reg[0]_0\(0),
      I3 => tmp_i_i_fu_178_p2,
      I4 => ap_CS_fsm_state2,
      I5 => grp_Sobel_fu_94_ap_start_reg,
      O => grp_Sobel_fu_94_ap_start_reg_reg
    );
\i_i_i_reg_152[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => ap_CS_fsm_state5,
      O => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(0),
      Q => \i_i_i_reg_152_reg_n_0_[0]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(10),
      Q => \i_i_i_reg_152_reg_n_0_[10]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(11),
      Q => \i_i_i_reg_152_reg_n_0_[11]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(12),
      Q => \i_i_i_reg_152_reg_n_0_[12]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(13),
      Q => \i_i_i_reg_152_reg_n_0_[13]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(14),
      Q => \i_i_i_reg_152_reg_n_0_[14]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(15),
      Q => \i_i_i_reg_152_reg_n_0_[15]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(16),
      Q => \i_i_i_reg_152_reg_n_0_[16]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(17),
      Q => \i_i_i_reg_152_reg_n_0_[17]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(18),
      Q => \i_i_i_reg_152_reg_n_0_[18]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(19),
      Q => \i_i_i_reg_152_reg_n_0_[19]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(1),
      Q => \i_i_i_reg_152_reg_n_0_[1]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(20),
      Q => \i_i_i_reg_152_reg_n_0_[20]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(21),
      Q => \i_i_i_reg_152_reg_n_0_[21]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(22),
      Q => \i_i_i_reg_152_reg_n_0_[22]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(23),
      Q => \i_i_i_reg_152_reg_n_0_[23]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(24),
      Q => \i_i_i_reg_152_reg_n_0_[24]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(25),
      Q => \i_i_i_reg_152_reg_n_0_[25]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(26),
      Q => \i_i_i_reg_152_reg_n_0_[26]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(27),
      Q => \i_i_i_reg_152_reg_n_0_[27]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(28),
      Q => \i_i_i_reg_152_reg_n_0_[28]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(29),
      Q => \i_i_i_reg_152_reg_n_0_[29]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(2),
      Q => \i_i_i_reg_152_reg_n_0_[2]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(30),
      Q => \i_i_i_reg_152_reg_n_0_[30]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(3),
      Q => \i_i_i_reg_152_reg_n_0_[3]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(4),
      Q => \i_i_i_reg_152_reg_n_0_[4]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(5),
      Q => \i_i_i_reg_152_reg_n_0_[5]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(6),
      Q => \i_i_i_reg_152_reg_n_0_[6]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(7),
      Q => \i_i_i_reg_152_reg_n_0_[7]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(8),
      Q => \i_i_i_reg_152_reg_n_0_[8]\,
      R => i_i_i_reg_152
    );
\i_i_i_reg_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_218(9),
      Q => \i_i_i_reg_152_reg_n_0_[9]\,
      R => i_i_i_reg_152
    );
\i_reg_218[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_i_reg_152_reg_n_0_[0]\,
      O => i_fu_183_p2(0)
    );
\i_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(0),
      Q => i_reg_218(0),
      R => '0'
    );
\i_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(10),
      Q => i_reg_218(10),
      R => '0'
    );
\i_reg_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(11),
      Q => i_reg_218(11),
      R => '0'
    );
\i_reg_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(12),
      Q => i_reg_218(12),
      R => '0'
    );
\i_reg_218_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(12 downto 9),
      S(3) => \i_i_i_reg_152_reg_n_0_[12]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[11]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[10]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[9]\
    );
\i_reg_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(13),
      Q => i_reg_218(13),
      R => '0'
    );
\i_reg_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(14),
      Q => i_reg_218(14),
      R => '0'
    );
\i_reg_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(15),
      Q => i_reg_218(15),
      R => '0'
    );
\i_reg_218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(16),
      Q => i_reg_218(16),
      R => '0'
    );
\i_reg_218_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(16 downto 13),
      S(3) => \i_i_i_reg_152_reg_n_0_[16]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[15]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[14]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[13]\
    );
\i_reg_218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(17),
      Q => i_reg_218(17),
      R => '0'
    );
\i_reg_218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(18),
      Q => i_reg_218(18),
      R => '0'
    );
\i_reg_218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(19),
      Q => i_reg_218(19),
      R => '0'
    );
\i_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(1),
      Q => i_reg_218(1),
      R => '0'
    );
\i_reg_218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(20),
      Q => i_reg_218(20),
      R => '0'
    );
\i_reg_218_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(20 downto 17),
      S(3) => \i_i_i_reg_152_reg_n_0_[20]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[19]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[18]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[17]\
    );
\i_reg_218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(21),
      Q => i_reg_218(21),
      R => '0'
    );
\i_reg_218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(22),
      Q => i_reg_218(22),
      R => '0'
    );
\i_reg_218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(23),
      Q => i_reg_218(23),
      R => '0'
    );
\i_reg_218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(24),
      Q => i_reg_218(24),
      R => '0'
    );
\i_reg_218_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[20]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[24]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[24]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(24 downto 21),
      S(3) => \i_i_i_reg_152_reg_n_0_[24]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[23]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[22]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[21]\
    );
\i_reg_218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(25),
      Q => i_reg_218(25),
      R => '0'
    );
\i_reg_218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(26),
      Q => i_reg_218(26),
      R => '0'
    );
\i_reg_218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(27),
      Q => i_reg_218(27),
      R => '0'
    );
\i_reg_218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(28),
      Q => i_reg_218(28),
      R => '0'
    );
\i_reg_218_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[24]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[28]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[28]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[28]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(28 downto 25),
      S(3) => \i_i_i_reg_152_reg_n_0_[28]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[27]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[26]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[25]\
    );
\i_reg_218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(29),
      Q => i_reg_218(29),
      R => '0'
    );
\i_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(2),
      Q => i_reg_218(2),
      R => '0'
    );
\i_reg_218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(30),
      Q => i_reg_218(30),
      R => '0'
    );
\i_reg_218_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_i_reg_218_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_reg_218_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_reg_218_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_fu_183_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \i_i_i_reg_152_reg_n_0_[30]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[29]\
    );
\i_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(3),
      Q => i_reg_218(3),
      R => '0'
    );
\i_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(4),
      Q => i_reg_218(4),
      R => '0'
    );
\i_reg_218_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_218_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[4]_i_1_n_3\,
      CYINIT => \i_i_i_reg_152_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(4 downto 1),
      S(3) => \i_i_i_reg_152_reg_n_0_[4]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[3]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[2]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[1]\
    );
\i_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(5),
      Q => i_reg_218(5),
      R => '0'
    );
\i_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(6),
      Q => i_reg_218(6),
      R => '0'
    );
\i_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(7),
      Q => i_reg_218(7),
      R => '0'
    );
\i_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(8),
      Q => i_reg_218(8),
      R => '0'
    );
\i_reg_218_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_218_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_218_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_218_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_218_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_218_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_183_p2(8 downto 5),
      S(3) => \i_i_i_reg_152_reg_n_0_[8]\,
      S(2) => \i_i_i_reg_152_reg_n_0_[7]\,
      S(1) => \i_i_i_reg_152_reg_n_0_[6]\,
      S(0) => \i_i_i_reg_152_reg_n_0_[5]\
    );
\i_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_183_p2(9),
      Q => i_reg_218(9),
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => p_src_mat_cols_read_c_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => p_src_mat_rows_read_c_full_n,
      O => internal_empty_n_reg_0
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F777FFFFFFFFF"
    )
        port map (
      I0 => sobel_accel_U0_ap_start,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
      I3 => ap_CS_fsm_state2,
      I4 => tmp_i_i_fu_178_p2,
      I5 => ap_sync_grp_Sobel_fu_94_ap_done,
      O => internal_full_n_reg
    );
\j_i_i_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone__3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_i_41_fu_193_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_i_i_fu_178_p2,
      I5 => ap_CS_fsm_state2,
      O => j_i_i_reg_163
    );
\j_i_i_reg_163[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone__3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_i_41_fu_193_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_i_i_reg_1630
    );
\j_i_i_reg_163[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_i_i_reg_163_reg(0),
      O => \j_i_i_reg_163[0]_i_4_n_0\
    );
\j_i_i_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[0]_i_3_n_7\,
      Q => j_i_i_reg_163_reg(0),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_i_i_reg_163_reg[0]_i_3_n_0\,
      CO(2) => \j_i_i_reg_163_reg[0]_i_3_n_1\,
      CO(1) => \j_i_i_reg_163_reg[0]_i_3_n_2\,
      CO(0) => \j_i_i_reg_163_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_i_i_reg_163_reg[0]_i_3_n_4\,
      O(2) => \j_i_i_reg_163_reg[0]_i_3_n_5\,
      O(1) => \j_i_i_reg_163_reg[0]_i_3_n_6\,
      O(0) => \j_i_i_reg_163_reg[0]_i_3_n_7\,
      S(3 downto 1) => j_i_i_reg_163_reg(3 downto 1),
      S(0) => \j_i_i_reg_163[0]_i_4_n_0\
    );
\j_i_i_reg_163_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[8]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(10),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[8]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(11),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[12]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(12),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[8]_i_1_n_0\,
      CO(3) => \j_i_i_reg_163_reg[12]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[12]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[12]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[12]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[12]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[12]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[12]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(15 downto 12)
    );
\j_i_i_reg_163_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[12]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(13),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[12]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(14),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[12]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(15),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[16]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(16),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[12]_i_1_n_0\,
      CO(3) => \j_i_i_reg_163_reg[16]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[16]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[16]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[16]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[16]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[16]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[16]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(19 downto 16)
    );
\j_i_i_reg_163_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[16]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(17),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[16]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(18),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[16]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(19),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[0]_i_3_n_6\,
      Q => j_i_i_reg_163_reg(1),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[20]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(20),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[16]_i_1_n_0\,
      CO(3) => \j_i_i_reg_163_reg[20]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[20]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[20]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[20]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[20]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[20]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[20]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(23 downto 20)
    );
\j_i_i_reg_163_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[20]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(21),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[20]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(22),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[20]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(23),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[24]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(24),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[20]_i_1_n_0\,
      CO(3) => \j_i_i_reg_163_reg[24]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[24]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[24]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[24]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[24]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[24]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[24]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(27 downto 24)
    );
\j_i_i_reg_163_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[24]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(25),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[24]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(26),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[24]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(27),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[28]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(28),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_j_i_i_reg_163_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j_i_i_reg_163_reg[28]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j_i_i_reg_163_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \j_i_i_reg_163_reg[28]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[28]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => j_i_i_reg_163_reg(30 downto 28)
    );
\j_i_i_reg_163_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[28]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(29),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[0]_i_3_n_5\,
      Q => j_i_i_reg_163_reg(2),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[28]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(30),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[0]_i_3_n_4\,
      Q => j_i_i_reg_163_reg(3),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[4]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(4),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[0]_i_3_n_0\,
      CO(3) => \j_i_i_reg_163_reg[4]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[4]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[4]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[4]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[4]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[4]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[4]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(7 downto 4)
    );
\j_i_i_reg_163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[4]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(5),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[4]_i_1_n_5\,
      Q => j_i_i_reg_163_reg(6),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[4]_i_1_n_4\,
      Q => j_i_i_reg_163_reg(7),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[8]_i_1_n_7\,
      Q => j_i_i_reg_163_reg(8),
      R => j_i_i_reg_163
    );
\j_i_i_reg_163_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_i_i_reg_163_reg[4]_i_1_n_0\,
      CO(3) => \j_i_i_reg_163_reg[8]_i_1_n_0\,
      CO(2) => \j_i_i_reg_163_reg[8]_i_1_n_1\,
      CO(1) => \j_i_i_reg_163_reg[8]_i_1_n_2\,
      CO(0) => \j_i_i_reg_163_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_i_i_reg_163_reg[8]_i_1_n_4\,
      O(2) => \j_i_i_reg_163_reg[8]_i_1_n_5\,
      O(1) => \j_i_i_reg_163_reg[8]_i_1_n_6\,
      O(0) => \j_i_i_reg_163_reg[8]_i_1_n_7\,
      S(3 downto 0) => j_i_i_reg_163_reg(11 downto 8)
    );
\j_i_i_reg_163_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_i_reg_1630,
      D => \j_i_i_reg_163_reg[8]_i_1_n_6\,
      Q => j_i_i_reg_163_reg(9),
      R => j_i_i_reg_163
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => grp_Sobel_fu_94_ap_start_reg,
      I2 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I3 => start_for_Sobel_Loop_2_proc62_U0_full_n,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_i_i_41_reg_223,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => imgInput1_data_V_cha_empty_n,
      I4 => p_src_V_V_full_n,
      O => \mOutPtr_reg[1]_0\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => imgInput1_data_V_cha_empty_n,
      I1 => p_src_V_V_full_n,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => tmp_i_i_41_reg_223,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \ap_CS_fsm_reg[1]_0\(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => p_dst_matx_cols_read_s_full_n,
      O => \mOutPtr_reg[2]\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_loop_1_proc616_u0_p_dst_matx_cols_read_out_write\,
      I1 => p_dst_matx_rows_read_s_full_n,
      O => \mOutPtr_reg[2]_0\
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF800000FF80FF80"
    )
        port map (
      I0 => grp_Sobel_fu_94_ap_start_reg,
      I1 => start_for_Sobel_Loop_2_proc62_U0_full_n,
      I2 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => tmp_i_i_fu_178_p2,
      I5 => ap_CS_fsm_state2,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
tmp_i_i_41_fu_193_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_i_i_41_fu_193_p2_carry_n_0,
      CO(2) => tmp_i_i_41_fu_193_p2_carry_n_1,
      CO(1) => tmp_i_i_41_fu_193_p2_carry_n_2,
      CO(0) => tmp_i_i_41_fu_193_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_i_i_41_fu_193_p2_carry_i_1_n_0,
      DI(2) => tmp_i_i_41_fu_193_p2_carry_i_2_n_0,
      DI(1) => tmp_i_i_41_fu_193_p2_carry_i_3_n_0,
      DI(0) => tmp_i_i_41_fu_193_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_i_i_41_fu_193_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_i_i_41_fu_193_p2_carry_i_5_n_0,
      S(2) => tmp_i_i_41_fu_193_p2_carry_i_6_n_0,
      S(1) => tmp_i_i_41_fu_193_p2_carry_i_7_n_0,
      S(0) => tmp_i_i_41_fu_193_p2_carry_i_8_n_0
    );
\tmp_i_i_41_fu_193_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_41_fu_193_p2_carry_n_0,
      CO(3) => \tmp_i_i_41_fu_193_p2_carry__0_n_0\,
      CO(2) => \tmp_i_i_41_fu_193_p2_carry__0_n_1\,
      CO(1) => \tmp_i_i_41_fu_193_p2_carry__0_n_2\,
      CO(0) => \tmp_i_i_41_fu_193_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_41_fu_193_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(14),
      I1 => j_i_i_reg_163_reg(14),
      I2 => j_i_i_reg_163_reg(15),
      I3 => Q(15),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(12),
      I1 => j_i_i_reg_163_reg(12),
      I2 => j_i_i_reg_163_reg(13),
      I3 => Q(13),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => j_i_i_reg_163_reg(10),
      I2 => j_i_i_reg_163_reg(11),
      I3 => Q(11),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => j_i_i_reg_163_reg(8),
      I2 => j_i_i_reg_163_reg(9),
      I3 => Q(9),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(14),
      I1 => j_i_i_reg_163_reg(14),
      I2 => Q(15),
      I3 => j_i_i_reg_163_reg(15),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(12),
      I1 => j_i_i_reg_163_reg(12),
      I2 => Q(13),
      I3 => j_i_i_reg_163_reg(13),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => j_i_i_reg_163_reg(10),
      I2 => Q(11),
      I3 => j_i_i_reg_163_reg(11),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => j_i_i_reg_163_reg(8),
      I2 => Q(9),
      I3 => j_i_i_reg_163_reg(9),
      O => \tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_i_41_fu_193_p2_carry__0_n_0\,
      CO(3) => \tmp_i_i_41_fu_193_p2_carry__1_n_0\,
      CO(2) => \tmp_i_i_41_fu_193_p2_carry__1_n_1\,
      CO(1) => \tmp_i_i_41_fu_193_p2_carry__1_n_2\,
      CO(0) => \tmp_i_i_41_fu_193_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_41_fu_193_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(22),
      I1 => j_i_i_reg_163_reg(22),
      I2 => j_i_i_reg_163_reg(23),
      I3 => Q(23),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(20),
      I1 => j_i_i_reg_163_reg(20),
      I2 => j_i_i_reg_163_reg(21),
      I3 => Q(21),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(18),
      I1 => j_i_i_reg_163_reg(18),
      I2 => j_i_i_reg_163_reg(19),
      I3 => Q(19),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(16),
      I1 => j_i_i_reg_163_reg(16),
      I2 => j_i_i_reg_163_reg(17),
      I3 => Q(17),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(22),
      I1 => j_i_i_reg_163_reg(22),
      I2 => Q(23),
      I3 => j_i_i_reg_163_reg(23),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(20),
      I1 => j_i_i_reg_163_reg(20),
      I2 => Q(21),
      I3 => j_i_i_reg_163_reg(21),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(18),
      I1 => j_i_i_reg_163_reg(18),
      I2 => Q(19),
      I3 => j_i_i_reg_163_reg(19),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(16),
      I1 => j_i_i_reg_163_reg(16),
      I2 => Q(17),
      I3 => j_i_i_reg_163_reg(17),
      O => \tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_i_41_fu_193_p2_carry__1_n_0\,
      CO(3) => tmp_i_i_41_fu_193_p2,
      CO(2) => \tmp_i_i_41_fu_193_p2_carry__2_n_1\,
      CO(1) => \tmp_i_i_41_fu_193_p2_carry__2_n_2\,
      CO(0) => \tmp_i_i_41_fu_193_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0\,
      DI(2) => \tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0\,
      DI(1) => \tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0\,
      DI(0) => \tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_41_fu_193_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0\,
      S(2) => \tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0\,
      S(1) => \tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0\,
      S(0) => \tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => j_i_i_reg_163_reg(30),
      I1 => Q(30),
      I2 => Q(31),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(28),
      I1 => j_i_i_reg_163_reg(28),
      I2 => j_i_i_reg_163_reg(29),
      I3 => Q(29),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(26),
      I1 => j_i_i_reg_163_reg(26),
      I2 => j_i_i_reg_163_reg(27),
      I3 => Q(27),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(24),
      I1 => j_i_i_reg_163_reg(24),
      I2 => j_i_i_reg_163_reg(25),
      I3 => Q(25),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(30),
      I1 => j_i_i_reg_163_reg(30),
      I2 => Q(31),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(28),
      I1 => j_i_i_reg_163_reg(28),
      I2 => Q(29),
      I3 => j_i_i_reg_163_reg(29),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(26),
      I1 => j_i_i_reg_163_reg(26),
      I2 => Q(27),
      I3 => j_i_i_reg_163_reg(27),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0\
    );
\tmp_i_i_41_fu_193_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(24),
      I1 => j_i_i_reg_163_reg(24),
      I2 => Q(25),
      I3 => j_i_i_reg_163_reg(25),
      O => \tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0\
    );
tmp_i_i_41_fu_193_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => j_i_i_reg_163_reg(6),
      I2 => j_i_i_reg_163_reg(7),
      I3 => Q(7),
      O => tmp_i_i_41_fu_193_p2_carry_i_1_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => j_i_i_reg_163_reg(4),
      I2 => j_i_i_reg_163_reg(5),
      I3 => Q(5),
      O => tmp_i_i_41_fu_193_p2_carry_i_2_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => j_i_i_reg_163_reg(2),
      I2 => j_i_i_reg_163_reg(3),
      I3 => Q(3),
      O => tmp_i_i_41_fu_193_p2_carry_i_3_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => j_i_i_reg_163_reg(0),
      I2 => j_i_i_reg_163_reg(1),
      I3 => Q(1),
      O => tmp_i_i_41_fu_193_p2_carry_i_4_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => j_i_i_reg_163_reg(6),
      I2 => Q(7),
      I3 => j_i_i_reg_163_reg(7),
      O => tmp_i_i_41_fu_193_p2_carry_i_5_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => j_i_i_reg_163_reg(4),
      I2 => Q(5),
      I3 => j_i_i_reg_163_reg(5),
      O => tmp_i_i_41_fu_193_p2_carry_i_6_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => j_i_i_reg_163_reg(2),
      I2 => Q(3),
      I3 => j_i_i_reg_163_reg(3),
      O => tmp_i_i_41_fu_193_p2_carry_i_7_n_0
    );
tmp_i_i_41_fu_193_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => j_i_i_reg_163_reg(0),
      I2 => Q(1),
      I3 => j_i_i_reg_163_reg(1),
      O => tmp_i_i_41_fu_193_p2_carry_i_8_n_0
    );
\tmp_i_i_41_reg_223[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFBFB88888888"
    )
        port map (
      I0 => tmp_i_i_41_fu_193_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => p_src_V_V_full_n,
      I4 => imgInput1_data_V_cha_empty_n,
      I5 => tmp_i_i_41_reg_223,
      O => \tmp_i_i_41_reg_223[0]_i_1_n_0\
    );
\tmp_i_i_41_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_i_41_reg_223[0]_i_1_n_0\,
      Q => tmp_i_i_41_reg_223,
      R => '0'
    );
tmp_i_i_fu_178_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_i_i_fu_178_p2_carry_n_0,
      CO(2) => tmp_i_i_fu_178_p2_carry_n_1,
      CO(1) => tmp_i_i_fu_178_p2_carry_n_2,
      CO(0) => tmp_i_i_fu_178_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_i_i_fu_178_p2_carry_i_1_n_0,
      DI(2) => tmp_i_i_fu_178_p2_carry_i_2_n_0,
      DI(1) => tmp_i_i_fu_178_p2_carry_i_3_n_0,
      DI(0) => tmp_i_i_fu_178_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_i_i_fu_178_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_i_i_fu_178_p2_carry_i_5_n_0,
      S(2) => tmp_i_i_fu_178_p2_carry_i_6_n_0,
      S(1) => tmp_i_i_fu_178_p2_carry_i_7_n_0,
      S(0) => tmp_i_i_fu_178_p2_carry_i_8_n_0
    );
\tmp_i_i_fu_178_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_i_i_fu_178_p2_carry_n_0,
      CO(3) => \tmp_i_i_fu_178_p2_carry__0_n_0\,
      CO(2) => \tmp_i_i_fu_178_p2_carry__0_n_1\,
      CO(1) => \tmp_i_i_fu_178_p2_carry__0_n_2\,
      CO(0) => \tmp_i_i_fu_178_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_fu_178_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_i_i_fu_178_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_i_i_fu_178_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_i_i_fu_178_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_fu_178_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_fu_178_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_i_i_fu_178_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_i_i_fu_178_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_i_i_fu_178_p2_carry__0_i_8_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(14),
      I1 => \i_i_i_reg_152_reg_n_0_[14]\,
      I2 => \i_i_i_reg_152_reg_n_0_[15]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(15),
      O => \tmp_i_i_fu_178_p2_carry__0_i_1_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(12),
      I1 => \i_i_i_reg_152_reg_n_0_[12]\,
      I2 => \i_i_i_reg_152_reg_n_0_[13]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(13),
      O => \tmp_i_i_fu_178_p2_carry__0_i_2_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(10),
      I1 => \i_i_i_reg_152_reg_n_0_[10]\,
      I2 => \i_i_i_reg_152_reg_n_0_[11]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(11),
      O => \tmp_i_i_fu_178_p2_carry__0_i_3_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(8),
      I1 => \i_i_i_reg_152_reg_n_0_[8]\,
      I2 => \i_i_i_reg_152_reg_n_0_[9]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(9),
      O => \tmp_i_i_fu_178_p2_carry__0_i_4_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(14),
      I1 => \i_i_i_reg_152_reg_n_0_[14]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(15),
      I3 => \i_i_i_reg_152_reg_n_0_[15]\,
      O => \tmp_i_i_fu_178_p2_carry__0_i_5_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(12),
      I1 => \i_i_i_reg_152_reg_n_0_[12]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(13),
      I3 => \i_i_i_reg_152_reg_n_0_[13]\,
      O => \tmp_i_i_fu_178_p2_carry__0_i_6_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(10),
      I1 => \i_i_i_reg_152_reg_n_0_[10]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(11),
      I3 => \i_i_i_reg_152_reg_n_0_[11]\,
      O => \tmp_i_i_fu_178_p2_carry__0_i_7_n_0\
    );
\tmp_i_i_fu_178_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(8),
      I1 => \i_i_i_reg_152_reg_n_0_[8]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(9),
      I3 => \i_i_i_reg_152_reg_n_0_[9]\,
      O => \tmp_i_i_fu_178_p2_carry__0_i_8_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_i_fu_178_p2_carry__0_n_0\,
      CO(3) => \tmp_i_i_fu_178_p2_carry__1_n_0\,
      CO(2) => \tmp_i_i_fu_178_p2_carry__1_n_1\,
      CO(1) => \tmp_i_i_fu_178_p2_carry__1_n_2\,
      CO(0) => \tmp_i_i_fu_178_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_fu_178_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_i_i_fu_178_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_i_i_fu_178_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_i_i_fu_178_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_fu_178_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_fu_178_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_i_i_fu_178_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_i_i_fu_178_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_i_i_fu_178_p2_carry__1_i_8_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(22),
      I1 => \i_i_i_reg_152_reg_n_0_[22]\,
      I2 => \i_i_i_reg_152_reg_n_0_[23]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(23),
      O => \tmp_i_i_fu_178_p2_carry__1_i_1_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(20),
      I1 => \i_i_i_reg_152_reg_n_0_[20]\,
      I2 => \i_i_i_reg_152_reg_n_0_[21]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(21),
      O => \tmp_i_i_fu_178_p2_carry__1_i_2_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(18),
      I1 => \i_i_i_reg_152_reg_n_0_[18]\,
      I2 => \i_i_i_reg_152_reg_n_0_[19]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(19),
      O => \tmp_i_i_fu_178_p2_carry__1_i_3_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(16),
      I1 => \i_i_i_reg_152_reg_n_0_[16]\,
      I2 => \i_i_i_reg_152_reg_n_0_[17]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(17),
      O => \tmp_i_i_fu_178_p2_carry__1_i_4_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(22),
      I1 => \i_i_i_reg_152_reg_n_0_[22]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(23),
      I3 => \i_i_i_reg_152_reg_n_0_[23]\,
      O => \tmp_i_i_fu_178_p2_carry__1_i_5_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(20),
      I1 => \i_i_i_reg_152_reg_n_0_[20]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(21),
      I3 => \i_i_i_reg_152_reg_n_0_[21]\,
      O => \tmp_i_i_fu_178_p2_carry__1_i_6_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(18),
      I1 => \i_i_i_reg_152_reg_n_0_[18]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(19),
      I3 => \i_i_i_reg_152_reg_n_0_[19]\,
      O => \tmp_i_i_fu_178_p2_carry__1_i_7_n_0\
    );
\tmp_i_i_fu_178_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(16),
      I1 => \i_i_i_reg_152_reg_n_0_[16]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(17),
      I3 => \i_i_i_reg_152_reg_n_0_[17]\,
      O => \tmp_i_i_fu_178_p2_carry__1_i_8_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i_i_fu_178_p2_carry__1_n_0\,
      CO(3) => tmp_i_i_fu_178_p2,
      CO(2) => \tmp_i_i_fu_178_p2_carry__2_n_1\,
      CO(1) => \tmp_i_i_fu_178_p2_carry__2_n_2\,
      CO(0) => \tmp_i_i_fu_178_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_i_i_fu_178_p2_carry__2_i_1_n_0\,
      DI(2) => \tmp_i_i_fu_178_p2_carry__2_i_2_n_0\,
      DI(1) => \tmp_i_i_fu_178_p2_carry__2_i_3_n_0\,
      DI(0) => \tmp_i_i_fu_178_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_i_i_fu_178_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i_i_fu_178_p2_carry__2_i_5_n_0\,
      S(2) => \tmp_i_i_fu_178_p2_carry__2_i_6_n_0\,
      S(1) => \tmp_i_i_fu_178_p2_carry__2_i_7_n_0\,
      S(0) => \tmp_i_i_fu_178_p2_carry__2_i_8_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \i_i_i_reg_152_reg_n_0_[30]\,
      I1 => \p_src_rows_read_reg_129_reg[31]\(30),
      I2 => \p_src_rows_read_reg_129_reg[31]\(31),
      O => \tmp_i_i_fu_178_p2_carry__2_i_1_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(28),
      I1 => \i_i_i_reg_152_reg_n_0_[28]\,
      I2 => \i_i_i_reg_152_reg_n_0_[29]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(29),
      O => \tmp_i_i_fu_178_p2_carry__2_i_2_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(26),
      I1 => \i_i_i_reg_152_reg_n_0_[26]\,
      I2 => \i_i_i_reg_152_reg_n_0_[27]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(27),
      O => \tmp_i_i_fu_178_p2_carry__2_i_3_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(24),
      I1 => \i_i_i_reg_152_reg_n_0_[24]\,
      I2 => \i_i_i_reg_152_reg_n_0_[25]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(25),
      O => \tmp_i_i_fu_178_p2_carry__2_i_4_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(30),
      I1 => \i_i_i_reg_152_reg_n_0_[30]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(31),
      O => \tmp_i_i_fu_178_p2_carry__2_i_5_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(28),
      I1 => \i_i_i_reg_152_reg_n_0_[28]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(29),
      I3 => \i_i_i_reg_152_reg_n_0_[29]\,
      O => \tmp_i_i_fu_178_p2_carry__2_i_6_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(26),
      I1 => \i_i_i_reg_152_reg_n_0_[26]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(27),
      I3 => \i_i_i_reg_152_reg_n_0_[27]\,
      O => \tmp_i_i_fu_178_p2_carry__2_i_7_n_0\
    );
\tmp_i_i_fu_178_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(24),
      I1 => \i_i_i_reg_152_reg_n_0_[24]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(25),
      I3 => \i_i_i_reg_152_reg_n_0_[25]\,
      O => \tmp_i_i_fu_178_p2_carry__2_i_8_n_0\
    );
tmp_i_i_fu_178_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(6),
      I1 => \i_i_i_reg_152_reg_n_0_[6]\,
      I2 => \i_i_i_reg_152_reg_n_0_[7]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(7),
      O => tmp_i_i_fu_178_p2_carry_i_1_n_0
    );
tmp_i_i_fu_178_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(4),
      I1 => \i_i_i_reg_152_reg_n_0_[4]\,
      I2 => \i_i_i_reg_152_reg_n_0_[5]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(5),
      O => tmp_i_i_fu_178_p2_carry_i_2_n_0
    );
tmp_i_i_fu_178_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(2),
      I1 => \i_i_i_reg_152_reg_n_0_[2]\,
      I2 => \i_i_i_reg_152_reg_n_0_[3]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(3),
      O => tmp_i_i_fu_178_p2_carry_i_3_n_0
    );
tmp_i_i_fu_178_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(0),
      I1 => \i_i_i_reg_152_reg_n_0_[0]\,
      I2 => \i_i_i_reg_152_reg_n_0_[1]\,
      I3 => \p_src_rows_read_reg_129_reg[31]\(1),
      O => tmp_i_i_fu_178_p2_carry_i_4_n_0
    );
tmp_i_i_fu_178_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(6),
      I1 => \i_i_i_reg_152_reg_n_0_[6]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(7),
      I3 => \i_i_i_reg_152_reg_n_0_[7]\,
      O => tmp_i_i_fu_178_p2_carry_i_5_n_0
    );
tmp_i_i_fu_178_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(4),
      I1 => \i_i_i_reg_152_reg_n_0_[4]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(5),
      I3 => \i_i_i_reg_152_reg_n_0_[5]\,
      O => tmp_i_i_fu_178_p2_carry_i_6_n_0
    );
tmp_i_i_fu_178_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(2),
      I1 => \i_i_i_reg_152_reg_n_0_[2]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(3),
      I3 => \i_i_i_reg_152_reg_n_0_[3]\,
      O => tmp_i_i_fu_178_p2_carry_i_7_n_0
    );
tmp_i_i_fu_178_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \p_src_rows_read_reg_129_reg[31]\(0),
      I1 => \i_i_i_reg_152_reg_n_0_[0]\,
      I2 => \p_src_rows_read_reg_129_reg[31]\(1),
      I3 => \i_i_i_reg_152_reg_n_0_[1]\,
      O => tmp_i_i_fu_178_p2_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_Sobel_Loop_2_proc62 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    grp_Sobel_fu_94_p_dst_maty_data_V_write : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    ap_sync_grp_Sobel_fu_94_ap_done : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_dstx_V_V_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    p_dsty_V_V_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg_0 : in STD_LOGIC;
    Sobel_Loop_2_proc62_U0_ap_start : in STD_LOGIC;
    p_dst_matx_cols_read_s_empty_n : in STD_LOGIC;
    p_dst_matx_rows_read_s_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_Sobel_fu_94_ap_done : in STD_LOGIC;
    ap_sync_grp_Sobel_fu_94_ap_ready : in STD_LOGIC;
    imgOutput1_data_V_ch_full_n : in STD_LOGIC;
    imgOutput2_data_V_ch_full_n : in STD_LOGIC;
    sobel_accel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2AXIvideo57_U0_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \p_dstgx_rows_read_reg_114_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_Sobel_Loop_2_proc62;

architecture STRUCTURE of system_sobel_ip_0_1_Sobel_Loop_2_proc62 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_block_pp0_stage0_subdone9_out__7\ : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\ : STD_LOGIC;
  signal \^grp_sobel_fu_94_p_dst_maty_data_v_write\ : STD_LOGIC;
  signal i1_i_reg_94 : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[0]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[10]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[11]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[12]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[13]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[14]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[15]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[16]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[17]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[18]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[19]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[1]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[20]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[21]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[22]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[23]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[24]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[25]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[26]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[27]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[28]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[29]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[2]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[30]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[3]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[4]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[5]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[6]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[7]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[8]\ : STD_LOGIC;
  signal \i1_i_reg_94_reg_n_0_[9]\ : STD_LOGIC;
  signal i_fu_125_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal i_reg_160 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_reg_160_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_160_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_160_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_160_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_160_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal j2_i_reg_105 : STD_LOGIC;
  signal j2_i_reg_1050 : STD_LOGIC;
  signal \j2_i_reg_105[0]_i_4_n_0\ : STD_LOGIC;
  signal j2_i_reg_105_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \j2_i_reg_105_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j2_i_reg_105_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_dst_matx_cols_read_1_reg_151 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_dst_matx_rows_read_1_reg_146 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_19_i_fu_120_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_19_i_fu_120_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_n_0 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_n_1 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_n_2 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2_carry_n_3 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2 : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_n_1\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp_25_i_fu_135_p2_carry__2_n_3\ : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_n_0 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_n_1 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_n_2 : STD_LOGIC;
  signal tmp_25_i_fu_135_p2_carry_n_3 : STD_LOGIC;
  signal tmp_25_i_reg_165 : STD_LOGIC;
  signal \tmp_25_i_reg_165[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_i_reg_160_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_reg_160_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j2_i_reg_105_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j2_i_reg_105_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_19_i_fu_120_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_i_fu_120_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_i_fu_120_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_i_fu_120_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_25_i_fu_135_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_25_i_fu_135_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_25_i_fu_135_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_25_i_fu_135_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_25_i_reg_165[0]_i_1\ : label is "soft_lutpair79";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read <= \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\;
  ap_sync_reg_grp_Sobel_fu_94_ap_done_reg <= \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\;
  grp_Sobel_fu_94_p_dst_maty_data_V_write <= \^grp_sobel_fu_94_p_dst_maty_data_v_write\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => imgOutput1_data_V_ch_full_n,
      I1 => \ap_block_pp0_stage0_subdone9_out__7\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => tmp_25_i_reg_165,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \ap_CS_fsm_reg[1]_0\(1),
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone9_out__7\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_25_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      I5 => imgOutput2_data_V_ch_full_n,
      O => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => E(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^co\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => E(0),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => p_dst_matx_rows_read_s_empty_n,
      I2 => p_dst_matx_cols_read_s_empty_n,
      I3 => ap_done_reg,
      I4 => Sobel_Loop_2_proc62_U0_ap_start,
      I5 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => \ap_block_pp0_stage0_subdone9_out__7\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_25_i_fu_135_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_25_i_fu_135_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_block_pp0_stage0_subdone9_out__7\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00AA00AA00AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => imgOutput1_data_V_ch_full_n,
      I2 => p_dsty_V_V_empty_n,
      I3 => tmp_25_i_reg_165,
      I4 => imgOutput2_data_V_ch_full_n,
      I5 => p_dstx_V_V_empty_n,
      O => \ap_block_pp0_stage0_subdone9_out__7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => \ap_enable_reg_pp0_iter0_i_2__3_n_0\,
      I5 => tmp_25_i_fu_135_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
\ap_enable_reg_pp0_iter0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_block_pp0_stage0_subdone9_out__7\,
      O => \ap_enable_reg_pp0_iter0_i_2__3_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A00000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => \ap_block_pp0_stage0_subdone9_out__7\,
      I5 => tmp_25_i_fu_135_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_sync_reg_grp_Sobel_fu_94_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA0000"
    )
        port map (
      I0 => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => ap_done_reg,
      I4 => ap_rst_n,
      I5 => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      O => ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0
    );
ap_sync_reg_grp_Sobel_fu_94_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE000000000000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      I4 => ap_sync_grp_Sobel_fu_94_ap_ready,
      I5 => \ap_CS_fsm_reg[1]_0\(1),
      O => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\
    );
\i1_i_reg_94[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Sobel_Loop_2_proc62_U0_ap_start,
      I1 => ap_done_reg,
      I2 => p_dst_matx_cols_read_s_empty_n,
      I3 => p_dst_matx_rows_read_s_empty_n,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state5,
      O => i1_i_reg_94
    );
\i1_i_reg_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(0),
      Q => \i1_i_reg_94_reg_n_0_[0]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(10),
      Q => \i1_i_reg_94_reg_n_0_[10]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(11),
      Q => \i1_i_reg_94_reg_n_0_[11]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(12),
      Q => \i1_i_reg_94_reg_n_0_[12]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(13),
      Q => \i1_i_reg_94_reg_n_0_[13]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(14),
      Q => \i1_i_reg_94_reg_n_0_[14]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(15),
      Q => \i1_i_reg_94_reg_n_0_[15]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(16),
      Q => \i1_i_reg_94_reg_n_0_[16]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(17),
      Q => \i1_i_reg_94_reg_n_0_[17]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(18),
      Q => \i1_i_reg_94_reg_n_0_[18]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(19),
      Q => \i1_i_reg_94_reg_n_0_[19]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(1),
      Q => \i1_i_reg_94_reg_n_0_[1]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(20),
      Q => \i1_i_reg_94_reg_n_0_[20]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(21),
      Q => \i1_i_reg_94_reg_n_0_[21]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(22),
      Q => \i1_i_reg_94_reg_n_0_[22]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(23),
      Q => \i1_i_reg_94_reg_n_0_[23]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(24),
      Q => \i1_i_reg_94_reg_n_0_[24]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(25),
      Q => \i1_i_reg_94_reg_n_0_[25]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(26),
      Q => \i1_i_reg_94_reg_n_0_[26]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(27),
      Q => \i1_i_reg_94_reg_n_0_[27]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(28),
      Q => \i1_i_reg_94_reg_n_0_[28]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(29),
      Q => \i1_i_reg_94_reg_n_0_[29]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(2),
      Q => \i1_i_reg_94_reg_n_0_[2]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(30),
      Q => \i1_i_reg_94_reg_n_0_[30]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(3),
      Q => \i1_i_reg_94_reg_n_0_[3]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(4),
      Q => \i1_i_reg_94_reg_n_0_[4]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(5),
      Q => \i1_i_reg_94_reg_n_0_[5]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(6),
      Q => \i1_i_reg_94_reg_n_0_[6]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(7),
      Q => \i1_i_reg_94_reg_n_0_[7]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(8),
      Q => \i1_i_reg_94_reg_n_0_[8]\,
      R => i1_i_reg_94
    );
\i1_i_reg_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_160(9),
      Q => \i1_i_reg_94_reg_n_0_[9]\,
      R => i1_i_reg_94
    );
\i_reg_160[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i1_i_reg_94_reg_n_0_[0]\,
      O => i_fu_125_p2(0)
    );
\i_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(0),
      Q => i_reg_160(0),
      R => '0'
    );
\i_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(10),
      Q => i_reg_160(10),
      R => '0'
    );
\i_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(11),
      Q => i_reg_160(11),
      R => '0'
    );
\i_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(12),
      Q => i_reg_160(12),
      R => '0'
    );
\i_reg_160_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(12 downto 9),
      S(3) => \i1_i_reg_94_reg_n_0_[12]\,
      S(2) => \i1_i_reg_94_reg_n_0_[11]\,
      S(1) => \i1_i_reg_94_reg_n_0_[10]\,
      S(0) => \i1_i_reg_94_reg_n_0_[9]\
    );
\i_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(13),
      Q => i_reg_160(13),
      R => '0'
    );
\i_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(14),
      Q => i_reg_160(14),
      R => '0'
    );
\i_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(15),
      Q => i_reg_160(15),
      R => '0'
    );
\i_reg_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(16),
      Q => i_reg_160(16),
      R => '0'
    );
\i_reg_160_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(16 downto 13),
      S(3) => \i1_i_reg_94_reg_n_0_[16]\,
      S(2) => \i1_i_reg_94_reg_n_0_[15]\,
      S(1) => \i1_i_reg_94_reg_n_0_[14]\,
      S(0) => \i1_i_reg_94_reg_n_0_[13]\
    );
\i_reg_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(17),
      Q => i_reg_160(17),
      R => '0'
    );
\i_reg_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(18),
      Q => i_reg_160(18),
      R => '0'
    );
\i_reg_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(19),
      Q => i_reg_160(19),
      R => '0'
    );
\i_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(1),
      Q => i_reg_160(1),
      R => '0'
    );
\i_reg_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(20),
      Q => i_reg_160(20),
      R => '0'
    );
\i_reg_160_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(20 downto 17),
      S(3) => \i1_i_reg_94_reg_n_0_[20]\,
      S(2) => \i1_i_reg_94_reg_n_0_[19]\,
      S(1) => \i1_i_reg_94_reg_n_0_[18]\,
      S(0) => \i1_i_reg_94_reg_n_0_[17]\
    );
\i_reg_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(21),
      Q => i_reg_160(21),
      R => '0'
    );
\i_reg_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(22),
      Q => i_reg_160(22),
      R => '0'
    );
\i_reg_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(23),
      Q => i_reg_160(23),
      R => '0'
    );
\i_reg_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(24),
      Q => i_reg_160(24),
      R => '0'
    );
\i_reg_160_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[20]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[24]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[24]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(24 downto 21),
      S(3) => \i1_i_reg_94_reg_n_0_[24]\,
      S(2) => \i1_i_reg_94_reg_n_0_[23]\,
      S(1) => \i1_i_reg_94_reg_n_0_[22]\,
      S(0) => \i1_i_reg_94_reg_n_0_[21]\
    );
\i_reg_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(25),
      Q => i_reg_160(25),
      R => '0'
    );
\i_reg_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(26),
      Q => i_reg_160(26),
      R => '0'
    );
\i_reg_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(27),
      Q => i_reg_160(27),
      R => '0'
    );
\i_reg_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(28),
      Q => i_reg_160(28),
      R => '0'
    );
\i_reg_160_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[24]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[28]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[28]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[28]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(28 downto 25),
      S(3) => \i1_i_reg_94_reg_n_0_[28]\,
      S(2) => \i1_i_reg_94_reg_n_0_[27]\,
      S(1) => \i1_i_reg_94_reg_n_0_[26]\,
      S(0) => \i1_i_reg_94_reg_n_0_[25]\
    );
\i_reg_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(29),
      Q => i_reg_160(29),
      R => '0'
    );
\i_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(2),
      Q => i_reg_160(2),
      R => '0'
    );
\i_reg_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(30),
      Q => i_reg_160(30),
      R => '0'
    );
\i_reg_160_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_i_reg_160_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_reg_160_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_reg_160_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_fu_125_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \i1_i_reg_94_reg_n_0_[30]\,
      S(0) => \i1_i_reg_94_reg_n_0_[29]\
    );
\i_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(3),
      Q => i_reg_160(3),
      R => '0'
    );
\i_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(4),
      Q => i_reg_160(4),
      R => '0'
    );
\i_reg_160_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_160_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[4]_i_1_n_3\,
      CYINIT => \i1_i_reg_94_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(4 downto 1),
      S(3) => \i1_i_reg_94_reg_n_0_[4]\,
      S(2) => \i1_i_reg_94_reg_n_0_[3]\,
      S(1) => \i1_i_reg_94_reg_n_0_[2]\,
      S(0) => \i1_i_reg_94_reg_n_0_[1]\
    );
\i_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(5),
      Q => i_reg_160(5),
      R => '0'
    );
\i_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(6),
      Q => i_reg_160(6),
      R => '0'
    );
\i_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(7),
      Q => i_reg_160(7),
      R => '0'
    );
\i_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(8),
      Q => i_reg_160(8),
      R => '0'
    );
\i_reg_160_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_160_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_160_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_160_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_160_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_160_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_fu_125_p2(8 downto 5),
      S(3) => \i1_i_reg_94_reg_n_0_[8]\,
      S(2) => \i1_i_reg_94_reg_n_0_[7]\,
      S(1) => \i1_i_reg_94_reg_n_0_[6]\,
      S(0) => \i1_i_reg_94_reg_n_0_[5]\
    );
\i_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_fu_125_p2(9),
      Q => i_reg_160(9),
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^grp_sobel_fu_94_p_dst_maty_data_v_write\,
      I1 => p_dstx_V_V_empty_n,
      I2 => ap_enable_reg_pp1_iter5_reg,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^grp_sobel_fu_94_p_dst_maty_data_v_write\,
      I1 => p_dsty_V_V_empty_n,
      I2 => ap_enable_reg_pp1_iter5_reg_0,
      O => mOutPtr110_out_0
    );
internal_full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      O => ap_sync_grp_Sobel_fu_94_ap_done
    );
\j2_i_reg_105[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone9_out__7\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_25_i_fu_135_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^co\(0),
      I5 => \^q\(0),
      O => j2_i_reg_105
    );
\j2_i_reg_105[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone9_out__7\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_25_i_fu_135_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j2_i_reg_1050
    );
\j2_i_reg_105[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j2_i_reg_105_reg(0),
      O => \j2_i_reg_105[0]_i_4_n_0\
    );
\j2_i_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[0]_i_3_n_7\,
      Q => j2_i_reg_105_reg(0),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j2_i_reg_105_reg[0]_i_3_n_0\,
      CO(2) => \j2_i_reg_105_reg[0]_i_3_n_1\,
      CO(1) => \j2_i_reg_105_reg[0]_i_3_n_2\,
      CO(0) => \j2_i_reg_105_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j2_i_reg_105_reg[0]_i_3_n_4\,
      O(2) => \j2_i_reg_105_reg[0]_i_3_n_5\,
      O(1) => \j2_i_reg_105_reg[0]_i_3_n_6\,
      O(0) => \j2_i_reg_105_reg[0]_i_3_n_7\,
      S(3 downto 1) => j2_i_reg_105_reg(3 downto 1),
      S(0) => \j2_i_reg_105[0]_i_4_n_0\
    );
\j2_i_reg_105_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[8]_i_1_n_5\,
      Q => j2_i_reg_105_reg(10),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[8]_i_1_n_4\,
      Q => j2_i_reg_105_reg(11),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[12]_i_1_n_7\,
      Q => j2_i_reg_105_reg(12),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[8]_i_1_n_0\,
      CO(3) => \j2_i_reg_105_reg[12]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[12]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[12]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[12]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[12]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[12]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[12]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(15 downto 12)
    );
\j2_i_reg_105_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[12]_i_1_n_6\,
      Q => j2_i_reg_105_reg(13),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[12]_i_1_n_5\,
      Q => j2_i_reg_105_reg(14),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[12]_i_1_n_4\,
      Q => j2_i_reg_105_reg(15),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[16]_i_1_n_7\,
      Q => j2_i_reg_105_reg(16),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[12]_i_1_n_0\,
      CO(3) => \j2_i_reg_105_reg[16]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[16]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[16]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[16]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[16]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[16]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[16]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(19 downto 16)
    );
\j2_i_reg_105_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[16]_i_1_n_6\,
      Q => j2_i_reg_105_reg(17),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[16]_i_1_n_5\,
      Q => j2_i_reg_105_reg(18),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[16]_i_1_n_4\,
      Q => j2_i_reg_105_reg(19),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[0]_i_3_n_6\,
      Q => j2_i_reg_105_reg(1),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[20]_i_1_n_7\,
      Q => j2_i_reg_105_reg(20),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[16]_i_1_n_0\,
      CO(3) => \j2_i_reg_105_reg[20]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[20]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[20]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[20]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[20]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[20]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[20]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(23 downto 20)
    );
\j2_i_reg_105_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[20]_i_1_n_6\,
      Q => j2_i_reg_105_reg(21),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[20]_i_1_n_5\,
      Q => j2_i_reg_105_reg(22),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[20]_i_1_n_4\,
      Q => j2_i_reg_105_reg(23),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[24]_i_1_n_7\,
      Q => j2_i_reg_105_reg(24),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[20]_i_1_n_0\,
      CO(3) => \j2_i_reg_105_reg[24]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[24]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[24]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[24]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[24]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[24]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[24]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(27 downto 24)
    );
\j2_i_reg_105_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[24]_i_1_n_6\,
      Q => j2_i_reg_105_reg(25),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[24]_i_1_n_5\,
      Q => j2_i_reg_105_reg(26),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[24]_i_1_n_4\,
      Q => j2_i_reg_105_reg(27),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[28]_i_1_n_7\,
      Q => j2_i_reg_105_reg(28),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_j2_i_reg_105_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \j2_i_reg_105_reg[28]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_j2_i_reg_105_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \j2_i_reg_105_reg[28]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[28]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => j2_i_reg_105_reg(30 downto 28)
    );
\j2_i_reg_105_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[28]_i_1_n_6\,
      Q => j2_i_reg_105_reg(29),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[0]_i_3_n_5\,
      Q => j2_i_reg_105_reg(2),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[28]_i_1_n_5\,
      Q => j2_i_reg_105_reg(30),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[0]_i_3_n_4\,
      Q => j2_i_reg_105_reg(3),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[4]_i_1_n_7\,
      Q => j2_i_reg_105_reg(4),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[0]_i_3_n_0\,
      CO(3) => \j2_i_reg_105_reg[4]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[4]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[4]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[4]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[4]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[4]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[4]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(7 downto 4)
    );
\j2_i_reg_105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[4]_i_1_n_6\,
      Q => j2_i_reg_105_reg(5),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[4]_i_1_n_5\,
      Q => j2_i_reg_105_reg(6),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[4]_i_1_n_4\,
      Q => j2_i_reg_105_reg(7),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[8]_i_1_n_7\,
      Q => j2_i_reg_105_reg(8),
      R => j2_i_reg_105
    );
\j2_i_reg_105_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j2_i_reg_105_reg[4]_i_1_n_0\,
      CO(3) => \j2_i_reg_105_reg[8]_i_1_n_0\,
      CO(2) => \j2_i_reg_105_reg[8]_i_1_n_1\,
      CO(1) => \j2_i_reg_105_reg[8]_i_1_n_2\,
      CO(0) => \j2_i_reg_105_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j2_i_reg_105_reg[8]_i_1_n_4\,
      O(2) => \j2_i_reg_105_reg[8]_i_1_n_5\,
      O(1) => \j2_i_reg_105_reg[8]_i_1_n_6\,
      O(0) => \j2_i_reg_105_reg[8]_i_1_n_7\,
      S(3 downto 0) => j2_i_reg_105_reg(11 downto 8)
    );
\j2_i_reg_105_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j2_i_reg_1050,
      D => \j2_i_reg_105_reg[8]_i_1_n_6\,
      Q => j2_i_reg_105_reg(9),
      R => j2_i_reg_105
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_subdone9_out__7\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_25_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^grp_sobel_fu_94_p_dst_maty_data_v_write\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => \mOutPtr_reg[0]\
    );
\p_dst_matx_cols_read_1_reg_151[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => p_dst_matx_rows_read_s_empty_n,
      I2 => p_dst_matx_cols_read_s_empty_n,
      I3 => ap_done_reg,
      I4 => Sobel_Loop_2_proc62_U0_ap_start,
      O => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\
    );
\p_dst_matx_cols_read_1_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(0),
      Q => p_dst_matx_cols_read_1_reg_151(0),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(10),
      Q => p_dst_matx_cols_read_1_reg_151(10),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(11),
      Q => p_dst_matx_cols_read_1_reg_151(11),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(12),
      Q => p_dst_matx_cols_read_1_reg_151(12),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(13),
      Q => p_dst_matx_cols_read_1_reg_151(13),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(14),
      Q => p_dst_matx_cols_read_1_reg_151(14),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(15),
      Q => p_dst_matx_cols_read_1_reg_151(15),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(16),
      Q => p_dst_matx_cols_read_1_reg_151(16),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(17),
      Q => p_dst_matx_cols_read_1_reg_151(17),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(18),
      Q => p_dst_matx_cols_read_1_reg_151(18),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(19),
      Q => p_dst_matx_cols_read_1_reg_151(19),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(1),
      Q => p_dst_matx_cols_read_1_reg_151(1),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(20),
      Q => p_dst_matx_cols_read_1_reg_151(20),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(21),
      Q => p_dst_matx_cols_read_1_reg_151(21),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(22),
      Q => p_dst_matx_cols_read_1_reg_151(22),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(23),
      Q => p_dst_matx_cols_read_1_reg_151(23),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(24),
      Q => p_dst_matx_cols_read_1_reg_151(24),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(25),
      Q => p_dst_matx_cols_read_1_reg_151(25),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(26),
      Q => p_dst_matx_cols_read_1_reg_151(26),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(27),
      Q => p_dst_matx_cols_read_1_reg_151(27),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(28),
      Q => p_dst_matx_cols_read_1_reg_151(28),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(29),
      Q => p_dst_matx_cols_read_1_reg_151(29),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(2),
      Q => p_dst_matx_cols_read_1_reg_151(2),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(30),
      Q => p_dst_matx_cols_read_1_reg_151(30),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(31),
      Q => p_dst_matx_cols_read_1_reg_151(31),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(3),
      Q => p_dst_matx_cols_read_1_reg_151(3),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(4),
      Q => p_dst_matx_cols_read_1_reg_151(4),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(5),
      Q => p_dst_matx_cols_read_1_reg_151(5),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(6),
      Q => p_dst_matx_cols_read_1_reg_151(6),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(7),
      Q => p_dst_matx_cols_read_1_reg_151(7),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(8),
      Q => p_dst_matx_cols_read_1_reg_151(8),
      R => '0'
    );
\p_dst_matx_cols_read_1_reg_151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \out\(9),
      Q => p_dst_matx_cols_read_1_reg_151(9),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(0),
      Q => p_dst_matx_rows_read_1_reg_146(0),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(10),
      Q => p_dst_matx_rows_read_1_reg_146(10),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(11),
      Q => p_dst_matx_rows_read_1_reg_146(11),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(12),
      Q => p_dst_matx_rows_read_1_reg_146(12),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(13),
      Q => p_dst_matx_rows_read_1_reg_146(13),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(14),
      Q => p_dst_matx_rows_read_1_reg_146(14),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(15),
      Q => p_dst_matx_rows_read_1_reg_146(15),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(16),
      Q => p_dst_matx_rows_read_1_reg_146(16),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(17),
      Q => p_dst_matx_rows_read_1_reg_146(17),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(18),
      Q => p_dst_matx_rows_read_1_reg_146(18),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(19),
      Q => p_dst_matx_rows_read_1_reg_146(19),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(1),
      Q => p_dst_matx_rows_read_1_reg_146(1),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(20),
      Q => p_dst_matx_rows_read_1_reg_146(20),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(21),
      Q => p_dst_matx_rows_read_1_reg_146(21),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(22),
      Q => p_dst_matx_rows_read_1_reg_146(22),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(23),
      Q => p_dst_matx_rows_read_1_reg_146(23),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(24),
      Q => p_dst_matx_rows_read_1_reg_146(24),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(25),
      Q => p_dst_matx_rows_read_1_reg_146(25),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(26),
      Q => p_dst_matx_rows_read_1_reg_146(26),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(27),
      Q => p_dst_matx_rows_read_1_reg_146(27),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(28),
      Q => p_dst_matx_rows_read_1_reg_146(28),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(29),
      Q => p_dst_matx_rows_read_1_reg_146(29),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(2),
      Q => p_dst_matx_rows_read_1_reg_146(2),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(30),
      Q => p_dst_matx_rows_read_1_reg_146(30),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(31),
      Q => p_dst_matx_rows_read_1_reg_146(31),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(3),
      Q => p_dst_matx_rows_read_1_reg_146(3),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(4),
      Q => p_dst_matx_rows_read_1_reg_146(4),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(5),
      Q => p_dst_matx_rows_read_1_reg_146(5),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(6),
      Q => p_dst_matx_rows_read_1_reg_146(6),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(7),
      Q => p_dst_matx_rows_read_1_reg_146(7),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(8),
      Q => p_dst_matx_rows_read_1_reg_146(8),
      R => '0'
    );
\p_dst_matx_rows_read_1_reg_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_loop_2_proc62_u0_p_dst_matx_cols_read_read\,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(9),
      Q => p_dst_matx_rows_read_1_reg_146(9),
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => sobel_accel_U0_ap_start,
      I1 => start_once_reg,
      I2 => start_for_xfMat2AXIvideo57_U0_full_n,
      I3 => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      O => start_once_reg_reg
    );
tmp_19_i_fu_120_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_19_i_fu_120_p2_carry_n_0,
      CO(2) => tmp_19_i_fu_120_p2_carry_n_1,
      CO(1) => tmp_19_i_fu_120_p2_carry_n_2,
      CO(0) => tmp_19_i_fu_120_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_19_i_fu_120_p2_carry_i_1_n_0,
      DI(2) => tmp_19_i_fu_120_p2_carry_i_2_n_0,
      DI(1) => tmp_19_i_fu_120_p2_carry_i_3_n_0,
      DI(0) => tmp_19_i_fu_120_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_19_i_fu_120_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_19_i_fu_120_p2_carry_i_5_n_0,
      S(2) => tmp_19_i_fu_120_p2_carry_i_6_n_0,
      S(1) => tmp_19_i_fu_120_p2_carry_i_7_n_0,
      S(0) => tmp_19_i_fu_120_p2_carry_i_8_n_0
    );
\tmp_19_i_fu_120_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_19_i_fu_120_p2_carry_n_0,
      CO(3) => \tmp_19_i_fu_120_p2_carry__0_n_0\,
      CO(2) => \tmp_19_i_fu_120_p2_carry__0_n_1\,
      CO(1) => \tmp_19_i_fu_120_p2_carry__0_n_2\,
      CO(0) => \tmp_19_i_fu_120_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_i_fu_120_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_19_i_fu_120_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_19_i_fu_120_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_19_i_fu_120_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_19_i_fu_120_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_i_fu_120_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_19_i_fu_120_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_19_i_fu_120_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_19_i_fu_120_p2_carry__0_i_8_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(14),
      I1 => \i1_i_reg_94_reg_n_0_[14]\,
      I2 => \i1_i_reg_94_reg_n_0_[15]\,
      I3 => p_dst_matx_rows_read_1_reg_146(15),
      O => \tmp_19_i_fu_120_p2_carry__0_i_1_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(12),
      I1 => \i1_i_reg_94_reg_n_0_[12]\,
      I2 => \i1_i_reg_94_reg_n_0_[13]\,
      I3 => p_dst_matx_rows_read_1_reg_146(13),
      O => \tmp_19_i_fu_120_p2_carry__0_i_2_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(10),
      I1 => \i1_i_reg_94_reg_n_0_[10]\,
      I2 => \i1_i_reg_94_reg_n_0_[11]\,
      I3 => p_dst_matx_rows_read_1_reg_146(11),
      O => \tmp_19_i_fu_120_p2_carry__0_i_3_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(8),
      I1 => \i1_i_reg_94_reg_n_0_[8]\,
      I2 => \i1_i_reg_94_reg_n_0_[9]\,
      I3 => p_dst_matx_rows_read_1_reg_146(9),
      O => \tmp_19_i_fu_120_p2_carry__0_i_4_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(14),
      I1 => \i1_i_reg_94_reg_n_0_[14]\,
      I2 => p_dst_matx_rows_read_1_reg_146(15),
      I3 => \i1_i_reg_94_reg_n_0_[15]\,
      O => \tmp_19_i_fu_120_p2_carry__0_i_5_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(12),
      I1 => \i1_i_reg_94_reg_n_0_[12]\,
      I2 => p_dst_matx_rows_read_1_reg_146(13),
      I3 => \i1_i_reg_94_reg_n_0_[13]\,
      O => \tmp_19_i_fu_120_p2_carry__0_i_6_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(10),
      I1 => \i1_i_reg_94_reg_n_0_[10]\,
      I2 => p_dst_matx_rows_read_1_reg_146(11),
      I3 => \i1_i_reg_94_reg_n_0_[11]\,
      O => \tmp_19_i_fu_120_p2_carry__0_i_7_n_0\
    );
\tmp_19_i_fu_120_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(8),
      I1 => \i1_i_reg_94_reg_n_0_[8]\,
      I2 => p_dst_matx_rows_read_1_reg_146(9),
      I3 => \i1_i_reg_94_reg_n_0_[9]\,
      O => \tmp_19_i_fu_120_p2_carry__0_i_8_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_fu_120_p2_carry__0_n_0\,
      CO(3) => \tmp_19_i_fu_120_p2_carry__1_n_0\,
      CO(2) => \tmp_19_i_fu_120_p2_carry__1_n_1\,
      CO(1) => \tmp_19_i_fu_120_p2_carry__1_n_2\,
      CO(0) => \tmp_19_i_fu_120_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_i_fu_120_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_19_i_fu_120_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_19_i_fu_120_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_19_i_fu_120_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_19_i_fu_120_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_i_fu_120_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_19_i_fu_120_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_19_i_fu_120_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_19_i_fu_120_p2_carry__1_i_8_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(22),
      I1 => \i1_i_reg_94_reg_n_0_[22]\,
      I2 => \i1_i_reg_94_reg_n_0_[23]\,
      I3 => p_dst_matx_rows_read_1_reg_146(23),
      O => \tmp_19_i_fu_120_p2_carry__1_i_1_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(20),
      I1 => \i1_i_reg_94_reg_n_0_[20]\,
      I2 => \i1_i_reg_94_reg_n_0_[21]\,
      I3 => p_dst_matx_rows_read_1_reg_146(21),
      O => \tmp_19_i_fu_120_p2_carry__1_i_2_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(18),
      I1 => \i1_i_reg_94_reg_n_0_[18]\,
      I2 => \i1_i_reg_94_reg_n_0_[19]\,
      I3 => p_dst_matx_rows_read_1_reg_146(19),
      O => \tmp_19_i_fu_120_p2_carry__1_i_3_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(16),
      I1 => \i1_i_reg_94_reg_n_0_[16]\,
      I2 => \i1_i_reg_94_reg_n_0_[17]\,
      I3 => p_dst_matx_rows_read_1_reg_146(17),
      O => \tmp_19_i_fu_120_p2_carry__1_i_4_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(22),
      I1 => \i1_i_reg_94_reg_n_0_[22]\,
      I2 => p_dst_matx_rows_read_1_reg_146(23),
      I3 => \i1_i_reg_94_reg_n_0_[23]\,
      O => \tmp_19_i_fu_120_p2_carry__1_i_5_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(20),
      I1 => \i1_i_reg_94_reg_n_0_[20]\,
      I2 => p_dst_matx_rows_read_1_reg_146(21),
      I3 => \i1_i_reg_94_reg_n_0_[21]\,
      O => \tmp_19_i_fu_120_p2_carry__1_i_6_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(18),
      I1 => \i1_i_reg_94_reg_n_0_[18]\,
      I2 => p_dst_matx_rows_read_1_reg_146(19),
      I3 => \i1_i_reg_94_reg_n_0_[19]\,
      O => \tmp_19_i_fu_120_p2_carry__1_i_7_n_0\
    );
\tmp_19_i_fu_120_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(16),
      I1 => \i1_i_reg_94_reg_n_0_[16]\,
      I2 => p_dst_matx_rows_read_1_reg_146(17),
      I3 => \i1_i_reg_94_reg_n_0_[17]\,
      O => \tmp_19_i_fu_120_p2_carry__1_i_8_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_i_fu_120_p2_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \tmp_19_i_fu_120_p2_carry__2_n_1\,
      CO(1) => \tmp_19_i_fu_120_p2_carry__2_n_2\,
      CO(0) => \tmp_19_i_fu_120_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_i_fu_120_p2_carry__2_i_1_n_0\,
      DI(2) => \tmp_19_i_fu_120_p2_carry__2_i_2_n_0\,
      DI(1) => \tmp_19_i_fu_120_p2_carry__2_i_3_n_0\,
      DI(0) => \tmp_19_i_fu_120_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_19_i_fu_120_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_i_fu_120_p2_carry__2_i_5_n_0\,
      S(2) => \tmp_19_i_fu_120_p2_carry__2_i_6_n_0\,
      S(1) => \tmp_19_i_fu_120_p2_carry__2_i_7_n_0\,
      S(0) => \tmp_19_i_fu_120_p2_carry__2_i_8_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \i1_i_reg_94_reg_n_0_[30]\,
      I1 => p_dst_matx_rows_read_1_reg_146(30),
      I2 => p_dst_matx_rows_read_1_reg_146(31),
      O => \tmp_19_i_fu_120_p2_carry__2_i_1_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(28),
      I1 => \i1_i_reg_94_reg_n_0_[28]\,
      I2 => \i1_i_reg_94_reg_n_0_[29]\,
      I3 => p_dst_matx_rows_read_1_reg_146(29),
      O => \tmp_19_i_fu_120_p2_carry__2_i_2_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(26),
      I1 => \i1_i_reg_94_reg_n_0_[26]\,
      I2 => \i1_i_reg_94_reg_n_0_[27]\,
      I3 => p_dst_matx_rows_read_1_reg_146(27),
      O => \tmp_19_i_fu_120_p2_carry__2_i_3_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(24),
      I1 => \i1_i_reg_94_reg_n_0_[24]\,
      I2 => \i1_i_reg_94_reg_n_0_[25]\,
      I3 => p_dst_matx_rows_read_1_reg_146(25),
      O => \tmp_19_i_fu_120_p2_carry__2_i_4_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(30),
      I1 => \i1_i_reg_94_reg_n_0_[30]\,
      I2 => p_dst_matx_rows_read_1_reg_146(31),
      O => \tmp_19_i_fu_120_p2_carry__2_i_5_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(28),
      I1 => \i1_i_reg_94_reg_n_0_[28]\,
      I2 => p_dst_matx_rows_read_1_reg_146(29),
      I3 => \i1_i_reg_94_reg_n_0_[29]\,
      O => \tmp_19_i_fu_120_p2_carry__2_i_6_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(26),
      I1 => \i1_i_reg_94_reg_n_0_[26]\,
      I2 => p_dst_matx_rows_read_1_reg_146(27),
      I3 => \i1_i_reg_94_reg_n_0_[27]\,
      O => \tmp_19_i_fu_120_p2_carry__2_i_7_n_0\
    );
\tmp_19_i_fu_120_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(24),
      I1 => \i1_i_reg_94_reg_n_0_[24]\,
      I2 => p_dst_matx_rows_read_1_reg_146(25),
      I3 => \i1_i_reg_94_reg_n_0_[25]\,
      O => \tmp_19_i_fu_120_p2_carry__2_i_8_n_0\
    );
tmp_19_i_fu_120_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(6),
      I1 => \i1_i_reg_94_reg_n_0_[6]\,
      I2 => \i1_i_reg_94_reg_n_0_[7]\,
      I3 => p_dst_matx_rows_read_1_reg_146(7),
      O => tmp_19_i_fu_120_p2_carry_i_1_n_0
    );
tmp_19_i_fu_120_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(4),
      I1 => \i1_i_reg_94_reg_n_0_[4]\,
      I2 => \i1_i_reg_94_reg_n_0_[5]\,
      I3 => p_dst_matx_rows_read_1_reg_146(5),
      O => tmp_19_i_fu_120_p2_carry_i_2_n_0
    );
tmp_19_i_fu_120_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(2),
      I1 => \i1_i_reg_94_reg_n_0_[2]\,
      I2 => \i1_i_reg_94_reg_n_0_[3]\,
      I3 => p_dst_matx_rows_read_1_reg_146(3),
      O => tmp_19_i_fu_120_p2_carry_i_3_n_0
    );
tmp_19_i_fu_120_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(0),
      I1 => \i1_i_reg_94_reg_n_0_[0]\,
      I2 => \i1_i_reg_94_reg_n_0_[1]\,
      I3 => p_dst_matx_rows_read_1_reg_146(1),
      O => tmp_19_i_fu_120_p2_carry_i_4_n_0
    );
tmp_19_i_fu_120_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(6),
      I1 => \i1_i_reg_94_reg_n_0_[6]\,
      I2 => p_dst_matx_rows_read_1_reg_146(7),
      I3 => \i1_i_reg_94_reg_n_0_[7]\,
      O => tmp_19_i_fu_120_p2_carry_i_5_n_0
    );
tmp_19_i_fu_120_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(4),
      I1 => \i1_i_reg_94_reg_n_0_[4]\,
      I2 => p_dst_matx_rows_read_1_reg_146(5),
      I3 => \i1_i_reg_94_reg_n_0_[5]\,
      O => tmp_19_i_fu_120_p2_carry_i_6_n_0
    );
tmp_19_i_fu_120_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(2),
      I1 => \i1_i_reg_94_reg_n_0_[2]\,
      I2 => p_dst_matx_rows_read_1_reg_146(3),
      I3 => \i1_i_reg_94_reg_n_0_[3]\,
      O => tmp_19_i_fu_120_p2_carry_i_7_n_0
    );
tmp_19_i_fu_120_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_rows_read_1_reg_146(0),
      I1 => \i1_i_reg_94_reg_n_0_[0]\,
      I2 => p_dst_matx_rows_read_1_reg_146(1),
      I3 => \i1_i_reg_94_reg_n_0_[1]\,
      O => tmp_19_i_fu_120_p2_carry_i_8_n_0
    );
tmp_25_i_fu_135_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_25_i_fu_135_p2_carry_n_0,
      CO(2) => tmp_25_i_fu_135_p2_carry_n_1,
      CO(1) => tmp_25_i_fu_135_p2_carry_n_2,
      CO(0) => tmp_25_i_fu_135_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_25_i_fu_135_p2_carry_i_1_n_0,
      DI(2) => tmp_25_i_fu_135_p2_carry_i_2_n_0,
      DI(1) => tmp_25_i_fu_135_p2_carry_i_3_n_0,
      DI(0) => tmp_25_i_fu_135_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_25_i_fu_135_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_25_i_fu_135_p2_carry_i_5_n_0,
      S(2) => tmp_25_i_fu_135_p2_carry_i_6_n_0,
      S(1) => tmp_25_i_fu_135_p2_carry_i_7_n_0,
      S(0) => tmp_25_i_fu_135_p2_carry_i_8_n_0
    );
\tmp_25_i_fu_135_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_25_i_fu_135_p2_carry_n_0,
      CO(3) => \tmp_25_i_fu_135_p2_carry__0_n_0\,
      CO(2) => \tmp_25_i_fu_135_p2_carry__0_n_1\,
      CO(1) => \tmp_25_i_fu_135_p2_carry__0_n_2\,
      CO(0) => \tmp_25_i_fu_135_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_25_i_fu_135_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_25_i_fu_135_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_25_i_fu_135_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_25_i_fu_135_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_25_i_fu_135_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_25_i_fu_135_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_25_i_fu_135_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_25_i_fu_135_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_25_i_fu_135_p2_carry__0_i_8_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(14),
      I1 => j2_i_reg_105_reg(14),
      I2 => j2_i_reg_105_reg(15),
      I3 => p_dst_matx_cols_read_1_reg_151(15),
      O => \tmp_25_i_fu_135_p2_carry__0_i_1_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(12),
      I1 => j2_i_reg_105_reg(12),
      I2 => j2_i_reg_105_reg(13),
      I3 => p_dst_matx_cols_read_1_reg_151(13),
      O => \tmp_25_i_fu_135_p2_carry__0_i_2_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(10),
      I1 => j2_i_reg_105_reg(10),
      I2 => j2_i_reg_105_reg(11),
      I3 => p_dst_matx_cols_read_1_reg_151(11),
      O => \tmp_25_i_fu_135_p2_carry__0_i_3_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(8),
      I1 => j2_i_reg_105_reg(8),
      I2 => j2_i_reg_105_reg(9),
      I3 => p_dst_matx_cols_read_1_reg_151(9),
      O => \tmp_25_i_fu_135_p2_carry__0_i_4_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(14),
      I1 => j2_i_reg_105_reg(14),
      I2 => p_dst_matx_cols_read_1_reg_151(15),
      I3 => j2_i_reg_105_reg(15),
      O => \tmp_25_i_fu_135_p2_carry__0_i_5_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(12),
      I1 => j2_i_reg_105_reg(12),
      I2 => p_dst_matx_cols_read_1_reg_151(13),
      I3 => j2_i_reg_105_reg(13),
      O => \tmp_25_i_fu_135_p2_carry__0_i_6_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(10),
      I1 => j2_i_reg_105_reg(10),
      I2 => p_dst_matx_cols_read_1_reg_151(11),
      I3 => j2_i_reg_105_reg(11),
      O => \tmp_25_i_fu_135_p2_carry__0_i_7_n_0\
    );
\tmp_25_i_fu_135_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(8),
      I1 => j2_i_reg_105_reg(8),
      I2 => p_dst_matx_cols_read_1_reg_151(9),
      I3 => j2_i_reg_105_reg(9),
      O => \tmp_25_i_fu_135_p2_carry__0_i_8_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_25_i_fu_135_p2_carry__0_n_0\,
      CO(3) => \tmp_25_i_fu_135_p2_carry__1_n_0\,
      CO(2) => \tmp_25_i_fu_135_p2_carry__1_n_1\,
      CO(1) => \tmp_25_i_fu_135_p2_carry__1_n_2\,
      CO(0) => \tmp_25_i_fu_135_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_25_i_fu_135_p2_carry__1_i_1_n_0\,
      DI(2) => \tmp_25_i_fu_135_p2_carry__1_i_2_n_0\,
      DI(1) => \tmp_25_i_fu_135_p2_carry__1_i_3_n_0\,
      DI(0) => \tmp_25_i_fu_135_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_25_i_fu_135_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_25_i_fu_135_p2_carry__1_i_5_n_0\,
      S(2) => \tmp_25_i_fu_135_p2_carry__1_i_6_n_0\,
      S(1) => \tmp_25_i_fu_135_p2_carry__1_i_7_n_0\,
      S(0) => \tmp_25_i_fu_135_p2_carry__1_i_8_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(22),
      I1 => j2_i_reg_105_reg(22),
      I2 => j2_i_reg_105_reg(23),
      I3 => p_dst_matx_cols_read_1_reg_151(23),
      O => \tmp_25_i_fu_135_p2_carry__1_i_1_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(20),
      I1 => j2_i_reg_105_reg(20),
      I2 => j2_i_reg_105_reg(21),
      I3 => p_dst_matx_cols_read_1_reg_151(21),
      O => \tmp_25_i_fu_135_p2_carry__1_i_2_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(18),
      I1 => j2_i_reg_105_reg(18),
      I2 => j2_i_reg_105_reg(19),
      I3 => p_dst_matx_cols_read_1_reg_151(19),
      O => \tmp_25_i_fu_135_p2_carry__1_i_3_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(16),
      I1 => j2_i_reg_105_reg(16),
      I2 => j2_i_reg_105_reg(17),
      I3 => p_dst_matx_cols_read_1_reg_151(17),
      O => \tmp_25_i_fu_135_p2_carry__1_i_4_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(22),
      I1 => j2_i_reg_105_reg(22),
      I2 => p_dst_matx_cols_read_1_reg_151(23),
      I3 => j2_i_reg_105_reg(23),
      O => \tmp_25_i_fu_135_p2_carry__1_i_5_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(20),
      I1 => j2_i_reg_105_reg(20),
      I2 => p_dst_matx_cols_read_1_reg_151(21),
      I3 => j2_i_reg_105_reg(21),
      O => \tmp_25_i_fu_135_p2_carry__1_i_6_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(18),
      I1 => j2_i_reg_105_reg(18),
      I2 => p_dst_matx_cols_read_1_reg_151(19),
      I3 => j2_i_reg_105_reg(19),
      O => \tmp_25_i_fu_135_p2_carry__1_i_7_n_0\
    );
\tmp_25_i_fu_135_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(16),
      I1 => j2_i_reg_105_reg(16),
      I2 => p_dst_matx_cols_read_1_reg_151(17),
      I3 => j2_i_reg_105_reg(17),
      O => \tmp_25_i_fu_135_p2_carry__1_i_8_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_25_i_fu_135_p2_carry__1_n_0\,
      CO(3) => tmp_25_i_fu_135_p2,
      CO(2) => \tmp_25_i_fu_135_p2_carry__2_n_1\,
      CO(1) => \tmp_25_i_fu_135_p2_carry__2_n_2\,
      CO(0) => \tmp_25_i_fu_135_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_25_i_fu_135_p2_carry__2_i_1_n_0\,
      DI(2) => \tmp_25_i_fu_135_p2_carry__2_i_2_n_0\,
      DI(1) => \tmp_25_i_fu_135_p2_carry__2_i_3_n_0\,
      DI(0) => \tmp_25_i_fu_135_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_25_i_fu_135_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_25_i_fu_135_p2_carry__2_i_5_n_0\,
      S(2) => \tmp_25_i_fu_135_p2_carry__2_i_6_n_0\,
      S(1) => \tmp_25_i_fu_135_p2_carry__2_i_7_n_0\,
      S(0) => \tmp_25_i_fu_135_p2_carry__2_i_8_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => j2_i_reg_105_reg(30),
      I1 => p_dst_matx_cols_read_1_reg_151(30),
      I2 => p_dst_matx_cols_read_1_reg_151(31),
      O => \tmp_25_i_fu_135_p2_carry__2_i_1_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(28),
      I1 => j2_i_reg_105_reg(28),
      I2 => j2_i_reg_105_reg(29),
      I3 => p_dst_matx_cols_read_1_reg_151(29),
      O => \tmp_25_i_fu_135_p2_carry__2_i_2_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(26),
      I1 => j2_i_reg_105_reg(26),
      I2 => j2_i_reg_105_reg(27),
      I3 => p_dst_matx_cols_read_1_reg_151(27),
      O => \tmp_25_i_fu_135_p2_carry__2_i_3_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(24),
      I1 => j2_i_reg_105_reg(24),
      I2 => j2_i_reg_105_reg(25),
      I3 => p_dst_matx_cols_read_1_reg_151(25),
      O => \tmp_25_i_fu_135_p2_carry__2_i_4_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(30),
      I1 => j2_i_reg_105_reg(30),
      I2 => p_dst_matx_cols_read_1_reg_151(31),
      O => \tmp_25_i_fu_135_p2_carry__2_i_5_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(28),
      I1 => j2_i_reg_105_reg(28),
      I2 => p_dst_matx_cols_read_1_reg_151(29),
      I3 => j2_i_reg_105_reg(29),
      O => \tmp_25_i_fu_135_p2_carry__2_i_6_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(26),
      I1 => j2_i_reg_105_reg(26),
      I2 => p_dst_matx_cols_read_1_reg_151(27),
      I3 => j2_i_reg_105_reg(27),
      O => \tmp_25_i_fu_135_p2_carry__2_i_7_n_0\
    );
\tmp_25_i_fu_135_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(24),
      I1 => j2_i_reg_105_reg(24),
      I2 => p_dst_matx_cols_read_1_reg_151(25),
      I3 => j2_i_reg_105_reg(25),
      O => \tmp_25_i_fu_135_p2_carry__2_i_8_n_0\
    );
tmp_25_i_fu_135_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(6),
      I1 => j2_i_reg_105_reg(6),
      I2 => j2_i_reg_105_reg(7),
      I3 => p_dst_matx_cols_read_1_reg_151(7),
      O => tmp_25_i_fu_135_p2_carry_i_1_n_0
    );
tmp_25_i_fu_135_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(4),
      I1 => j2_i_reg_105_reg(4),
      I2 => j2_i_reg_105_reg(5),
      I3 => p_dst_matx_cols_read_1_reg_151(5),
      O => tmp_25_i_fu_135_p2_carry_i_2_n_0
    );
tmp_25_i_fu_135_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(2),
      I1 => j2_i_reg_105_reg(2),
      I2 => j2_i_reg_105_reg(3),
      I3 => p_dst_matx_cols_read_1_reg_151(3),
      O => tmp_25_i_fu_135_p2_carry_i_3_n_0
    );
tmp_25_i_fu_135_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(0),
      I1 => j2_i_reg_105_reg(0),
      I2 => j2_i_reg_105_reg(1),
      I3 => p_dst_matx_cols_read_1_reg_151(1),
      O => tmp_25_i_fu_135_p2_carry_i_4_n_0
    );
tmp_25_i_fu_135_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(6),
      I1 => j2_i_reg_105_reg(6),
      I2 => p_dst_matx_cols_read_1_reg_151(7),
      I3 => j2_i_reg_105_reg(7),
      O => tmp_25_i_fu_135_p2_carry_i_5_n_0
    );
tmp_25_i_fu_135_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(4),
      I1 => j2_i_reg_105_reg(4),
      I2 => p_dst_matx_cols_read_1_reg_151(5),
      I3 => j2_i_reg_105_reg(5),
      O => tmp_25_i_fu_135_p2_carry_i_6_n_0
    );
tmp_25_i_fu_135_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(2),
      I1 => j2_i_reg_105_reg(2),
      I2 => p_dst_matx_cols_read_1_reg_151(3),
      I3 => j2_i_reg_105_reg(3),
      O => tmp_25_i_fu_135_p2_carry_i_7_n_0
    );
tmp_25_i_fu_135_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_dst_matx_cols_read_1_reg_151(0),
      I1 => j2_i_reg_105_reg(0),
      I2 => p_dst_matx_cols_read_1_reg_151(1),
      I3 => j2_i_reg_105_reg(1),
      O => tmp_25_i_fu_135_p2_carry_i_8_n_0
    );
\tmp_25_i_reg_165[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_25_i_fu_135_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_block_pp0_stage0_subdone9_out__7\,
      I3 => tmp_25_i_reg_165,
      O => \tmp_25_i_reg_165[0]_i_1_n_0\
    );
\tmp_25_i_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_25_i_reg_165[0]_i_1_n_0\,
      Q => tmp_25_i_reg_165,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg is
  port (
    \tmp_reg_60_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    \p_src_rows_read_reg_129_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_rows_read_reg_129_reg[15]\(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\tmp_reg_60[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(0)
    );
\tmp_reg_60[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(10)
    );
\tmp_reg_60[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(11),
      I1 => \SRL_SIG_reg[0]_2\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(11)
    );
\tmp_reg_60[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(12),
      I1 => \SRL_SIG_reg[0]_2\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(12)
    );
\tmp_reg_60[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(13),
      I1 => \SRL_SIG_reg[0]_2\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(13)
    );
\tmp_reg_60[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(14),
      I1 => \SRL_SIG_reg[0]_2\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(14)
    );
\tmp_reg_60[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(15),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(15)
    );
\tmp_reg_60[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(1)
    );
\tmp_reg_60[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(2)
    );
\tmp_reg_60[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(3)
    );
\tmp_reg_60[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(4)
    );
\tmp_reg_60[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(5)
    );
\tmp_reg_60[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(6)
    );
\tmp_reg_60[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(7)
    );
\tmp_reg_60[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(8)
    );
\tmp_reg_60[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_reg_60_reg[15]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14 is
  port (
    \tmp_21_reg_65_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    \p_src_cols_read_reg_134_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14 : entity is "fifo_w32_d2_A_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14 is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_src_cols_read_reg_134_reg[15]\(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
\tmp_21_reg_65[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(0)
    );
\tmp_21_reg_65[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => \SRL_SIG_reg[0]_4\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(10)
    );
\tmp_21_reg_65[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => \SRL_SIG_reg[0]_4\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(11)
    );
\tmp_21_reg_65[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(12),
      I1 => \SRL_SIG_reg[0]_4\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(12)
    );
\tmp_21_reg_65[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(13),
      I1 => \SRL_SIG_reg[0]_4\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(13)
    );
\tmp_21_reg_65[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(14),
      I1 => \SRL_SIG_reg[0]_4\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(14)
    );
\tmp_21_reg_65[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(15),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(15)
    );
\tmp_21_reg_65[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(1)
    );
\tmp_21_reg_65[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(2)
    );
\tmp_21_reg_65[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(3)
    );
\tmp_21_reg_65[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(4)
    );
\tmp_21_reg_65[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(5)
    );
\tmp_21_reg_65[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(6)
    );
\tmp_21_reg_65[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(7)
    );
\tmp_21_reg_65[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(8)
    );
\tmp_21_reg_65[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \tmp_21_reg_65_reg[15]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_cols_dout : out STD_LOGIC_VECTOR ( 29 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^srl_sig_reg[1][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \SRL_SIG_reg[1][31]_0\(31 downto 0) <= \^srl_sig_reg[1][31]_0\(31 downto 0);
\SRL_SIG[0][31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \^srl_sig_reg[1][31]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(10),
      Q => \^srl_sig_reg[1][31]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(11),
      Q => \^srl_sig_reg[1][31]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(12),
      Q => \^srl_sig_reg[1][31]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(13),
      Q => \^srl_sig_reg[1][31]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(14),
      Q => \^srl_sig_reg[1][31]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(15),
      Q => \^srl_sig_reg[1][31]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(16),
      Q => \^srl_sig_reg[1][31]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(17),
      Q => \^srl_sig_reg[1][31]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(18),
      Q => \^srl_sig_reg[1][31]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(19),
      Q => \^srl_sig_reg[1][31]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \^srl_sig_reg[1][31]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(20),
      Q => \^srl_sig_reg[1][31]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(21),
      Q => \^srl_sig_reg[1][31]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(22),
      Q => \^srl_sig_reg[1][31]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(23),
      Q => \^srl_sig_reg[1][31]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(24),
      Q => \^srl_sig_reg[1][31]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(25),
      Q => \^srl_sig_reg[1][31]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(26),
      Q => \^srl_sig_reg[1][31]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(27),
      Q => \^srl_sig_reg[1][31]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(28),
      Q => \^srl_sig_reg[1][31]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(29),
      Q => \^srl_sig_reg[1][31]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \^srl_sig_reg[1][31]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(30),
      Q => \^srl_sig_reg[1][31]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(31),
      Q => \^srl_sig_reg[1][31]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \^srl_sig_reg[1][31]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \^srl_sig_reg[1][31]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \^srl_sig_reg[1][31]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \^srl_sig_reg[1][31]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \^srl_sig_reg[1][31]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \^srl_sig_reg[1][31]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \^srl_sig_reg[1][31]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(30),
      Q => \^q\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(31),
      Q => \^q\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\cols_reg_219[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[1][31]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\cols_reg_219[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[1][31]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\cols_reg_219[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[1][31]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\cols_reg_219[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[1][31]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\cols_reg_219[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[1][31]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\cols_reg_219[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[1][31]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\cols_reg_219[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[1][31]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\cols_reg_219[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[1][31]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\cols_reg_219[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[1][31]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\cols_reg_219[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[1][31]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\cols_reg_219[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[1][31]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\cols_reg_219[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[1][31]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\cols_reg_219[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[1][31]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\cols_reg_219[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[1][31]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\cols_reg_219[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[1][31]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\cols_reg_219[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[1][31]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\cols_reg_219[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[1][31]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\cols_reg_219[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[1][31]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\cols_reg_219[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[1][31]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\cols_reg_219[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[1][31]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\cols_reg_219[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[1][31]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\cols_reg_219[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[1][31]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\cols_reg_219[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[1][31]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\cols_reg_219[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^srl_sig_reg[1][31]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\cols_reg_219[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^srl_sig_reg[1][31]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\cols_reg_219[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[1][31]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\cols_reg_219[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[1][31]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\cols_reg_219[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[1][31]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\cols_reg_219[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[1][31]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\cols_reg_219[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[1][31]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\cols_reg_219[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[1][31]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\cols_reg_219[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[1][31]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
\tmp_3_i_reg_224[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[1][31]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(11)
    );
\tmp_3_i_reg_224[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[1][31]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(10)
    );
\tmp_3_i_reg_224[12]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[1][31]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(9)
    );
\tmp_3_i_reg_224[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[1][31]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(8)
    );
\tmp_3_i_reg_224[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[1][31]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(15)
    );
\tmp_3_i_reg_224[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[1][31]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(14)
    );
\tmp_3_i_reg_224[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[1][31]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(13)
    );
\tmp_3_i_reg_224[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[1][31]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(12)
    );
\tmp_3_i_reg_224[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[1][31]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(19)
    );
\tmp_3_i_reg_224[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[1][31]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(18)
    );
\tmp_3_i_reg_224[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[1][31]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(17)
    );
\tmp_3_i_reg_224[20]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[1][31]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(16)
    );
\tmp_3_i_reg_224[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[1][31]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(23)
    );
\tmp_3_i_reg_224[24]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[1][31]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(22)
    );
\tmp_3_i_reg_224[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[1][31]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(21)
    );
\tmp_3_i_reg_224[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[1][31]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(20)
    );
\tmp_3_i_reg_224[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[1][31]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(27)
    );
\tmp_3_i_reg_224[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[1][31]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(26)
    );
\tmp_3_i_reg_224[28]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[1][31]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(25)
    );
\tmp_3_i_reg_224[28]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[1][31]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(24)
    );
\tmp_3_i_reg_224[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^srl_sig_reg[1][31]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(29)
    );
\tmp_3_i_reg_224[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[1][31]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(28)
    );
\tmp_3_i_reg_224[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[1][31]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(3)
    );
\tmp_3_i_reg_224[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[1][31]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(2)
    );
\tmp_3_i_reg_224[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[1][31]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(1)
    );
\tmp_3_i_reg_224[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[1][31]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(0)
    );
\tmp_3_i_reg_224[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[1][31]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(7)
    );
\tmp_3_i_reg_224[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[1][31]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(6)
    );
\tmp_3_i_reg_224[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[1][31]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(5)
    );
\tmp_3_i_reg_224[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[1][31]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\rows_reg_214[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\rows_reg_214[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\rows_reg_214[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\rows_reg_214[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\rows_reg_214[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\rows_reg_214[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\rows_reg_214[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\rows_reg_214[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\rows_reg_214[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\rows_reg_214[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\rows_reg_214[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\rows_reg_214[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\rows_reg_214[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\rows_reg_214[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\rows_reg_214[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\rows_reg_214[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\rows_reg_214[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\rows_reg_214[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\rows_reg_214[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\rows_reg_214[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\rows_reg_214[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\rows_reg_214[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\rows_reg_214[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\rows_reg_214[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\rows_reg_214[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\rows_reg_214[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\rows_reg_214[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\rows_reg_214[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\rows_reg_214[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\rows_reg_214[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\rows_reg_214[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\rows_reg_214[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_cols_dout : out STD_LOGIC_VECTOR ( 29 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^srl_sig_reg[1][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \SRL_SIG_reg[1][31]_0\(31 downto 0) <= \^srl_sig_reg[1][31]_0\(31 downto 0);
\SRL_SIG[0][31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \^srl_sig_reg[1][31]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(10),
      Q => \^srl_sig_reg[1][31]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(11),
      Q => \^srl_sig_reg[1][31]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(12),
      Q => \^srl_sig_reg[1][31]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(13),
      Q => \^srl_sig_reg[1][31]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(14),
      Q => \^srl_sig_reg[1][31]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(15),
      Q => \^srl_sig_reg[1][31]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(16),
      Q => \^srl_sig_reg[1][31]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(17),
      Q => \^srl_sig_reg[1][31]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(18),
      Q => \^srl_sig_reg[1][31]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(19),
      Q => \^srl_sig_reg[1][31]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \^srl_sig_reg[1][31]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(20),
      Q => \^srl_sig_reg[1][31]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(21),
      Q => \^srl_sig_reg[1][31]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(22),
      Q => \^srl_sig_reg[1][31]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(23),
      Q => \^srl_sig_reg[1][31]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(24),
      Q => \^srl_sig_reg[1][31]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(25),
      Q => \^srl_sig_reg[1][31]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(26),
      Q => \^srl_sig_reg[1][31]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(27),
      Q => \^srl_sig_reg[1][31]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(28),
      Q => \^srl_sig_reg[1][31]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(29),
      Q => \^srl_sig_reg[1][31]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \^srl_sig_reg[1][31]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(30),
      Q => \^srl_sig_reg[1][31]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(31),
      Q => \^srl_sig_reg[1][31]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \^srl_sig_reg[1][31]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \^srl_sig_reg[1][31]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \^srl_sig_reg[1][31]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \^srl_sig_reg[1][31]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \^srl_sig_reg[1][31]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \^srl_sig_reg[1][31]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \^srl_sig_reg[1][31]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(30),
      Q => \^q\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(31),
      Q => \^q\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[1][31]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\cols_reg_219[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[1][31]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\cols_reg_219[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[1][31]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\cols_reg_219[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[1][31]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\cols_reg_219[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[1][31]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\cols_reg_219[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[1][31]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\cols_reg_219[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[1][31]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\cols_reg_219[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[1][31]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\cols_reg_219[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[1][31]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\cols_reg_219[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[1][31]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\cols_reg_219[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[1][31]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\cols_reg_219[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[1][31]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\cols_reg_219[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[1][31]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\cols_reg_219[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[1][31]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\cols_reg_219[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[1][31]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\cols_reg_219[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[1][31]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\cols_reg_219[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[1][31]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\cols_reg_219[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[1][31]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\cols_reg_219[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[1][31]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\cols_reg_219[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[1][31]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\cols_reg_219[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[1][31]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\cols_reg_219[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[1][31]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\cols_reg_219[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[1][31]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\cols_reg_219[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[1][31]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\cols_reg_219[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^srl_sig_reg[1][31]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\cols_reg_219[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^srl_sig_reg[1][31]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\cols_reg_219[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[1][31]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\cols_reg_219[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[1][31]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\cols_reg_219[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[1][31]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\cols_reg_219[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[1][31]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\cols_reg_219[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[1][31]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\cols_reg_219[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[1][31]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\cols_reg_219[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[1][31]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
\tmp_3_i_reg_224[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[1][31]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(11)
    );
\tmp_3_i_reg_224[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[1][31]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(10)
    );
\tmp_3_i_reg_224[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[1][31]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(9)
    );
\tmp_3_i_reg_224[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[1][31]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(8)
    );
\tmp_3_i_reg_224[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[1][31]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(15)
    );
\tmp_3_i_reg_224[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[1][31]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(14)
    );
\tmp_3_i_reg_224[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[1][31]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(13)
    );
\tmp_3_i_reg_224[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[1][31]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(12)
    );
\tmp_3_i_reg_224[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[1][31]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(19)
    );
\tmp_3_i_reg_224[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[1][31]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(18)
    );
\tmp_3_i_reg_224[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[1][31]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(17)
    );
\tmp_3_i_reg_224[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[1][31]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(16)
    );
\tmp_3_i_reg_224[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[1][31]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(23)
    );
\tmp_3_i_reg_224[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[1][31]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(22)
    );
\tmp_3_i_reg_224[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[1][31]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(21)
    );
\tmp_3_i_reg_224[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[1][31]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(20)
    );
\tmp_3_i_reg_224[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[1][31]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(27)
    );
\tmp_3_i_reg_224[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[1][31]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(26)
    );
\tmp_3_i_reg_224[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[1][31]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(25)
    );
\tmp_3_i_reg_224[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[1][31]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(24)
    );
\tmp_3_i_reg_224[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^srl_sig_reg[1][31]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(29)
    );
\tmp_3_i_reg_224[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[1][31]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(28)
    );
\tmp_3_i_reg_224[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[1][31]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(3)
    );
\tmp_3_i_reg_224[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[1][31]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(2)
    );
\tmp_3_i_reg_224[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[1][31]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(1)
    );
\tmp_3_i_reg_224[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[1][31]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(0)
    );
\tmp_3_i_reg_224[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[1][31]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(7)
    );
\tmp_3_i_reg_224[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[1][31]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(6)
    );
\tmp_3_i_reg_224[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[1][31]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(5)
    );
\tmp_3_i_reg_224[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[1][31]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => img_cols_dout(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\rows_reg_341[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\rows_reg_341[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\rows_reg_341[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\rows_reg_341[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\rows_reg_341[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\rows_reg_341[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\rows_reg_341[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\rows_reg_341[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\rows_reg_341[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\rows_reg_341[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\rows_reg_341[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\rows_reg_341[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\rows_reg_341[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\rows_reg_341[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\rows_reg_341[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\rows_reg_341[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\rows_reg_341[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\rows_reg_341[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\rows_reg_341[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\rows_reg_341[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\rows_reg_341[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\rows_reg_341[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\rows_reg_341[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\rows_reg_341[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\rows_reg_341[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\rows_reg_341[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\rows_reg_341[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\rows_reg_341[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\rows_reg_341[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\rows_reg_341[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\rows_reg_341[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\rows_reg_341[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_rows_read_reg_129[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\p_src_rows_read_reg_129[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\p_src_rows_read_reg_129[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\p_src_rows_read_reg_129[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\p_src_rows_read_reg_129[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\p_src_rows_read_reg_129[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\p_src_rows_read_reg_129[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\p_src_rows_read_reg_129[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\p_src_rows_read_reg_129[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\p_src_rows_read_reg_129[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\p_src_rows_read_reg_129[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\p_src_rows_read_reg_129[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\p_src_rows_read_reg_129[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\p_src_rows_read_reg_129[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\p_src_rows_read_reg_129[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\p_src_rows_read_reg_129[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\p_src_rows_read_reg_129[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\p_src_rows_read_reg_129[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\p_src_rows_read_reg_129[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\p_src_rows_read_reg_129[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\p_src_rows_read_reg_129[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\p_src_rows_read_reg_129[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\p_src_rows_read_reg_129[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\p_src_rows_read_reg_129[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\p_src_rows_read_reg_129[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\p_src_rows_read_reg_129[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\p_src_rows_read_reg_129[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\p_src_rows_read_reg_129[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\p_src_rows_read_reg_129[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\p_src_rows_read_reg_129[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\p_src_rows_read_reg_129[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\p_src_rows_read_reg_129[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32 is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => Q(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\cols_reg_346[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\cols_reg_346[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\cols_reg_346[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\cols_reg_346[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\cols_reg_346[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\cols_reg_346[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\cols_reg_346[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\cols_reg_346[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\cols_reg_346[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\cols_reg_346[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\cols_reg_346[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\cols_reg_346[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\cols_reg_346[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\cols_reg_346[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\cols_reg_346[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\cols_reg_346[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\cols_reg_346[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\cols_reg_346[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\cols_reg_346[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\cols_reg_346[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\cols_reg_346[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\cols_reg_346[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\cols_reg_346[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\cols_reg_346[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\cols_reg_346[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\cols_reg_346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\cols_reg_346[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\cols_reg_346[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\cols_reg_346[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\cols_reg_346[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\cols_reg_346[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\cols_reg_346[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33 : entity is "fifo_w32_d2_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_cols_read_reg_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\p_src_cols_read_reg_134[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(10)
    );
\p_src_cols_read_reg_134[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(11)
    );
\p_src_cols_read_reg_134[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(12)
    );
\p_src_cols_read_reg_134[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(13)
    );
\p_src_cols_read_reg_134[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(14)
    );
\p_src_cols_read_reg_134[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(15)
    );
\p_src_cols_read_reg_134[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(16)
    );
\p_src_cols_read_reg_134[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(17)
    );
\p_src_cols_read_reg_134[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(18)
    );
\p_src_cols_read_reg_134[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(19)
    );
\p_src_cols_read_reg_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\p_src_cols_read_reg_134[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(20)
    );
\p_src_cols_read_reg_134[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(21)
    );
\p_src_cols_read_reg_134[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(22)
    );
\p_src_cols_read_reg_134[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(23)
    );
\p_src_cols_read_reg_134[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(24)
    );
\p_src_cols_read_reg_134[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(25)
    );
\p_src_cols_read_reg_134[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(26)
    );
\p_src_cols_read_reg_134[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(27)
    );
\p_src_cols_read_reg_134[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(28)
    );
\p_src_cols_read_reg_134[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(29)
    );
\p_src_cols_read_reg_134[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\p_src_cols_read_reg_134[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(30)
    );
\p_src_cols_read_reg_134[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(31)
    );
\p_src_cols_read_reg_134[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\p_src_cols_read_reg_134[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\p_src_cols_read_reg_134[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\p_src_cols_read_reg_134[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\p_src_cols_read_reg_134[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
\p_src_cols_read_reg_134[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(8)
    );
\p_src_cols_read_reg_134[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_dstgx_rows_read_reg_114_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_rows_read_reg_114_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_dstgx_cols_read_reg_119_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17 : entity is "fifo_w32_d3_A_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \p_dstgx_cols_read_reg_119_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg is
  port (
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg is
  signal \^srl_sig_reg[0][31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \SRL_SIG_reg[0][31]\(0) <= \^srl_sig_reg[0][31]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^srl_sig_reg[0][31]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^srl_sig_reg[0][31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24 is
  port (
    \p_dstgx_rows_read_reg_114_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24 : entity is "fifo_w32_d3_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24 is
  signal \^p_dstgx_rows_read_reg_114_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \p_dstgx_rows_read_reg_114_reg[31]\(0) <= \^p_dstgx_rows_read_reg_114_reg[31]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^p_dstgx_rows_read_reg_114_reg[31]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_rows_read_reg_114_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27 is
  port (
    \p_dstgx_cols_read_reg_119_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27 : entity is "fifo_w32_d3_A_x_shiftReg";
end system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27 is
  signal \^p_dstgx_cols_read_reg_119_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \p_dstgx_cols_read_reg_119_reg[31]\(0) <= \^p_dstgx_cols_read_reg_119_reg[31]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^p_dstgx_cols_read_reg_119_reg[31]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^p_dstgx_cols_read_reg_119_reg[31]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg is
  port (
    \rows_reg_214_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg is
  signal \^rows_reg_214_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \rows_reg_214_reg[31]\(0) <= \^rows_reg_214_reg[31]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^rows_reg_214_reg[31]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^rows_reg_214_reg[31]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => Q(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg is
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26 : entity is "fifo_w8_d1_A_shiftReg";
end system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26 is
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31 : entity is "fifo_w8_d1_A_shiftReg";
end system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31 is
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \buf_1_V_address11__0\ : in STD_LOGIC;
    \buf_0_V_address1137_out__0\ : in STD_LOGIC;
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_5_reg_764 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => DIADI(7)
    );
ram_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(7)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \SRL_SIG_reg[1]_1\(6),
      O => DIADI(6)
    );
ram_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(6)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \SRL_SIG_reg[1]_1\(5),
      O => DIADI(5)
    );
ram_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(5)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => DIADI(4)
    );
ram_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(4)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => DIADI(3)
    );
ram_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(3)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \SRL_SIG_reg[1]_1\(2),
      O => DIADI(2)
    );
ram_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(2)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => DIADI(1)
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(1)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \buf_0_V_address1137_out__0\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => DIADI(0)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F4B0"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \buf_1_V_address11__0\,
      O => ram_reg(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_0(7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_0(6)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_0(5)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_0(4)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_0(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_0(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_0(1)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0002000D0000000"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => tmp_5_reg_764,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15 : entity is "fifo_w8_d2_A_shiftReg";
end system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15 is
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(0),
      I1 => \SRL_SIG_reg[0]_8\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(1),
      I1 => \SRL_SIG_reg[0]_8\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(2),
      I1 => \SRL_SIG_reg[0]_8\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(3),
      I1 => \SRL_SIG_reg[0]_8\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(4),
      I1 => \SRL_SIG_reg[0]_8\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(5),
      I1 => \SRL_SIG_reg[0]_8\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(6),
      I1 => \SRL_SIG_reg[0]_8\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(7),
      I1 => \SRL_SIG_reg[0]_8\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_8\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_8\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_8\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_8\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_8\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_8\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_8\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_8\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(0),
      Q => \SRL_SIG_reg[1]_9\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(1),
      Q => \SRL_SIG_reg[1]_9\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(2),
      Q => \SRL_SIG_reg[1]_9\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(3),
      Q => \SRL_SIG_reg[1]_9\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(4),
      Q => \SRL_SIG_reg[1]_9\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(5),
      Q => \SRL_SIG_reg[1]_9\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(6),
      Q => \SRL_SIG_reg[1]_9\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_8\(7),
      Q => \SRL_SIG_reg[1]_9\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16 is
  port (
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16 : entity is "fifo_w8_d2_A_shiftReg";
end system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(1),
      I1 => \SRL_SIG_reg[0]_6\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(2),
      I1 => \SRL_SIG_reg[0]_6\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(3),
      I1 => \SRL_SIG_reg[0]_6\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(4),
      I1 => \SRL_SIG_reg[0]_6\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(5),
      I1 => \SRL_SIG_reg[0]_6\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(6),
      I1 => \SRL_SIG_reg[0]_6\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(7),
      I1 => \SRL_SIG_reg[0]_6\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_6\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_6\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_6\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_6\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_6\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_6\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_6\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(1),
      Q => \SRL_SIG_reg[1]_7\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(2),
      Q => \SRL_SIG_reg[1]_7\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(3),
      Q => \SRL_SIG_reg[1]_7\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(4),
      Q => \SRL_SIG_reg[1]_7\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(5),
      Q => \SRL_SIG_reg[1]_7\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(6),
      Q => \SRL_SIG_reg[1]_7\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(7),
      Q => \SRL_SIG_reg[1]_7\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    width : out STD_LOGIC_VECTOR ( 31 downto 0 );
    height : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    imgInput1_rows_c_full_n : in STD_LOGIC;
    imgInput1_cols_c_full_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_for_sobel_accel_U0_full_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_done : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC
  );
end system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi;

architecture STRUCTURE of system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes";
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^height\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_height[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_height[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_width[31]_i_1_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^s_axi_axilites_bvalid\ : signal is "yes";
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \^width\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_height[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_height[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_height[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_height[18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_height[19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_height[20]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_height[21]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_height[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_height[23]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_height[24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_height[25]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_height[26]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_height[27]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_height[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_height[29]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_height[30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_height[31]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_width[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_width[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_width[17]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_width[18]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_width[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_width[20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_width[21]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_width[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_width[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_width[24]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_width[25]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_width[26]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_width[27]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_width[28]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_width[29]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_width[30]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_width[31]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair95";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  height(31 downto 0) <= \^height\(31 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  s_axi_AXILiteS_BVALID(2 downto 0) <= \^s_axi_axilites_bvalid\(2 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  width(31 downto 0) <= \^width\(31 downto 0);
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^out\(1),
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^out\(1),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\(2),
      I4 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(1),
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^s_axi_axilites_bvalid\(0),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^s_axi_axilites_bvalid\(1),
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_axilites_bvalid\(2),
      R => \^ap_rst_n_inv\
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044404040"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2AXIvideo_U0_full_n,
      I4 => start_for_sobel_accel_U0_full_n,
      I5 => internal_full_n_reg,
      O => \^shiftreg_ce\
    );
ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
      I1 => \^shiftreg_ce\,
      I2 => ap_rst_n,
      I3 => \^ap_start\,
      I4 => ap_sync_ready,
      O => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => ap_sync_done,
      I1 => int_ap_done_i_2_n_0,
      I2 => ar_hs,
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[0]\,
      Q => int_ap_idle,
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_0\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(15),
      O => int_height0(15)
    );
\int_height[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(16),
      O => int_height0(16)
    );
\int_height[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(17),
      O => int_height0(17)
    );
\int_height[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(18),
      O => int_height0(18)
    );
\int_height[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(19),
      O => int_height0(19)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(1),
      O => int_height0(1)
    );
\int_height[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(20),
      O => int_height0(20)
    );
\int_height[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(21),
      O => int_height0(21)
    );
\int_height[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(22),
      O => int_height0(22)
    );
\int_height[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^height\(23),
      O => int_height0(23)
    );
\int_height[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(24),
      O => int_height0(24)
    );
\int_height[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(25),
      O => int_height0(25)
    );
\int_height[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(26),
      O => int_height0(26)
    );
\int_height[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(27),
      O => int_height0(27)
    );
\int_height[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(28),
      O => int_height0(28)
    );
\int_height[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(29),
      O => int_height0(29)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(2),
      O => int_height0(2)
    );
\int_height[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(30),
      O => int_height0(30)
    );
\int_height[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_height[31]_i_3_n_0\,
      O => \int_height[31]_i_1_n_0\
    );
\int_height[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^height\(31),
      O => int_height0(31)
    );
\int_height[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_height[31]_i_3_n_0\
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^height\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^height\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(0),
      Q => \^height\(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(10),
      Q => \^height\(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(11),
      Q => \^height\(11),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(12),
      Q => \^height\(12),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(13),
      Q => \^height\(13),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(14),
      Q => \^height\(14),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(15),
      Q => \^height\(15),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(16),
      Q => \^height\(16),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(17),
      Q => \^height\(17),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(18),
      Q => \^height\(18),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(19),
      Q => \^height\(19),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(1),
      Q => \^height\(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(20),
      Q => \^height\(20),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(21),
      Q => \^height\(21),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(22),
      Q => \^height\(22),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(23),
      Q => \^height\(23),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(24),
      Q => \^height\(24),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(25),
      Q => \^height\(25),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(26),
      Q => \^height\(26),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(27),
      Q => \^height\(27),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(28),
      Q => \^height\(28),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(29),
      Q => \^height\(29),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(2),
      Q => \^height\(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(30),
      Q => \^height\(30),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(31),
      Q => \^height\(31),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(3),
      Q => \^height\(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(4),
      Q => \^height\(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(5),
      Q => \^height\(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(6),
      Q => \^height\(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(7),
      Q => \^height\(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(8),
      Q => \^height\(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[31]_i_1_n_0\,
      D => int_height0(9),
      Q => \^height\(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_sync_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(15),
      O => int_width0(15)
    );
\int_width[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(16),
      O => int_width0(16)
    );
\int_width[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(17),
      O => int_width0(17)
    );
\int_width[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(18),
      O => int_width0(18)
    );
\int_width[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(19),
      O => int_width0(19)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(1),
      O => int_width0(1)
    );
\int_width[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(20),
      O => int_width0(20)
    );
\int_width[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(21),
      O => int_width0(21)
    );
\int_width[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(22),
      O => int_width0(22)
    );
\int_width[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^width\(23),
      O => int_width0(23)
    );
\int_width[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(24),
      O => int_width0(24)
    );
\int_width[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(25),
      O => int_width0(25)
    );
\int_width[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(26),
      O => int_width0(26)
    );
\int_width[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(27),
      O => int_width0(27)
    );
\int_width[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(28),
      O => int_width0(28)
    );
\int_width[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(29),
      O => int_width0(29)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(2),
      O => int_width0(2)
    );
\int_width[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(30),
      O => int_width0(30)
    );
\int_width[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_height[31]_i_3_n_0\,
      O => \int_width[31]_i_1_n_0\
    );
\int_width[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^width\(31),
      O => int_width0(31)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^width\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^width\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(0),
      Q => \^width\(0),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(10),
      Q => \^width\(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(11),
      Q => \^width\(11),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(12),
      Q => \^width\(12),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(13),
      Q => \^width\(13),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(14),
      Q => \^width\(14),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(15),
      Q => \^width\(15),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(16),
      Q => \^width\(16),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(17),
      Q => \^width\(17),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(18),
      Q => \^width\(18),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(19),
      Q => \^width\(19),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(1),
      Q => \^width\(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(20),
      Q => \^width\(20),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(21),
      Q => \^width\(21),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(22),
      Q => \^width\(22),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(23),
      Q => \^width\(23),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(24),
      Q => \^width\(24),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(25),
      Q => \^width\(25),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(26),
      Q => \^width\(26),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(27),
      Q => \^width\(27),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(28),
      Q => \^width\(28),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(29),
      Q => \^width\(29),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(2),
      Q => \^width\(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(30),
      Q => \^width\(30),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(31),
      Q => \^width\(31),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(3),
      Q => \^width\(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(4),
      Q => \^width\(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(5),
      Q => \^width\(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(6),
      Q => \^width\(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(7),
      Q => \^width\(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(8),
      Q => \^width\(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[31]_i_1_n_0\,
      D => int_width0(9),
      Q => \^width\(9),
      R => \^ap_rst_n_inv\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => imgInput1_rows_c_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => imgInput1_cols_c_full_n,
      O => internal_empty_n_reg_0
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_for_xfMat2AXIvideo_U0_full_n,
      I3 => start_for_sobel_accel_U0_full_n,
      I4 => start_once_reg,
      O => \mOutPtr_reg[0]\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => \^width\(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^height\(0),
      I4 => \rdata[0]_i_2_n_0\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(10),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(11),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(12),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(13),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(14),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(15),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(16),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(17),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(18),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(19),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \^width\(1),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^height\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(20),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(21),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(22),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(23),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(24),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(25),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(26),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(27),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(28),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(29),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^width\(2),
      I1 => \^height\(2),
      I2 => int_ap_idle,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(30),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(30),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^out\(0),
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(31),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(31),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^width\(3),
      I1 => \^height\(3),
      I2 => int_ap_ready,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(4),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(5),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(5),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(6),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^width\(7),
      I1 => \^height\(7),
      I2 => data0(7),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(8),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^width\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^height\(9),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_0\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_start_for_Sobel_BfYi is
  port (
    start_for_Sobel_Block_xFSobelF_U0_full_n : out STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg : in STD_LOGIC;
    start_for_Sobel_Loop_2_proc62_U0_full_n : in STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_start_for_Sobel_BfYi;

architecture STRUCTURE of system_sobel_ip_0_1_start_for_Sobel_BfYi is
  signal \^sobel_block_xfsobelf_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_block_xfsobelf_u0_full_n\ : STD_LOGIC;
begin
  Sobel_Block_xFSobelF_U0_ap_start <= \^sobel_block_xfsobelf_u0_ap_start\;
  start_for_Sobel_Block_xFSobelF_U0_full_n <= \^start_for_sobel_block_xfsobelf_u0_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^sobel_block_xfsobelf_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__1_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^sobel_block_xfsobelf_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^start_for_sobel_block_xfsobelf_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^start_for_sobel_block_xfsobelf_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^sobel_block_xfsobelf_u0_ap_start\,
      I1 => Sobel_Block_xFSobelF_U0_ap_ready,
      I2 => \^start_for_sobel_block_xfsobelf_u0_full_n\,
      I3 => grp_Sobel_fu_94_ap_start_reg_reg,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__1_n_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => Sobel_Block_xFSobelF_U0_ap_ready,
      I1 => \^sobel_block_xfsobelf_u0_ap_start\,
      I2 => start_once_reg,
      I3 => grp_Sobel_fu_94_ap_start_reg,
      I4 => start_for_Sobel_Loop_2_proc62_U0_full_n,
      I5 => \^start_for_sobel_block_xfsobelf_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^sobel_block_xfsobelf_u0_ap_start\,
      I1 => Sobel_Block_xFSobelF_U0_ap_ready,
      I2 => \^start_for_sobel_block_xfsobelf_u0_full_n\,
      I3 => start_for_Sobel_Loop_2_proc62_U0_full_n,
      I4 => grp_Sobel_fu_94_ap_start_reg,
      I5 => start_once_reg,
      O => \mOutPtr[1]_i_3__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_start_for_Sobel_Lg8j is
  port (
    start_for_Sobel_Loop_2_proc62_U0_full_n : out STD_LOGIC;
    Sobel_Loop_2_proc62_U0_ap_start : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg : in STD_LOGIC;
    start_for_Sobel_Block_xFSobelF_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_start_for_Sobel_Lg8j;

architecture STRUCTURE of system_sobel_ip_0_1_start_for_Sobel_Lg8j is
  signal \^sobel_loop_2_proc62_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__19_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_0\ : STD_LOGIC;
  signal \^start_for_sobel_loop_2_proc62_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair89";
begin
  Sobel_Loop_2_proc62_U0_ap_start <= \^sobel_loop_2_proc62_u0_ap_start\;
  start_for_Sobel_Loop_2_proc62_U0_full_n <= \^start_for_sobel_loop_2_proc62_u0_full_n\;
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \internal_empty_n_i_2__3_n_0\,
      I1 => ap_rst_n,
      I2 => mOutPtr110_out,
      I3 => mOutPtr(2),
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__7_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => start_once_reg,
      I1 => grp_Sobel_fu_94_ap_start_reg,
      I2 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I3 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      I4 => \^sobel_loop_2_proc62_u0_ap_start\,
      O => \internal_empty_n_i_2__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^sobel_loop_2_proc62_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__19_n_0\,
      I1 => \internal_full_n__1\,
      I2 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^sobel_loop_2_proc62_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      I3 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I4 => grp_Sobel_fu_94_ap_start_reg,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__19_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[2]_i_3_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => grp_Sobel_fu_94_ap_start_reg,
      I1 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      I2 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I3 => start_once_reg,
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg_reg,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^sobel_loop_2_proc62_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^sobel_loop_2_proc62_u0_ap_start\,
      I2 => start_once_reg,
      I3 => grp_Sobel_fu_94_ap_start_reg,
      I4 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I5 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => start_once_reg,
      I1 => grp_Sobel_fu_94_ap_start_reg,
      I2 => start_for_Sobel_Block_xFSobelF_U0_full_n,
      I3 => \^start_for_sobel_loop_2_proc62_u0_full_n\,
      I4 => \ap_CS_fsm_reg[1]\,
      I5 => \^sobel_loop_2_proc62_u0_ap_start\,
      O => \mOutPtr[2]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_start_for_sobel_ahbi is
  port (
    start_for_sobel_accel_U0_full_n : out STD_LOGIC;
    sobel_accel_U0_ap_start : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    start_for_xfMat2AXIvideo57_U0_full_n : in STD_LOGIC;
    sobel_accel_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    start_for_xfMat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_start_for_sobel_ahbi;

architecture STRUCTURE of system_sobel_ip_0_1_start_for_sobel_ahbi is
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle_i_3_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sobel_accel_u0_ap_start\ : STD_LOGIC;
  signal \^start_for_sobel_accel_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair129";
begin
  sobel_accel_U0_ap_start <= \^sobel_accel_u0_ap_start\;
  start_for_sobel_accel_U0_full_n <= \^start_for_sobel_accel_u0_full_n\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => int_ap_idle_i_3_n_0,
      I2 => Q(0),
      I3 => xfMat2AXIvideo_U0_ap_start,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => internal_empty_n_reg_1,
      O => int_ap_idle_reg
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^start_for_sobel_accel_u0_full_n\,
      I1 => start_for_xfMat2AXIvideo_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
      O => int_ap_idle_i_2_n_0
    );
int_ap_idle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^sobel_accel_u0_ap_start\,
      I1 => start_once_reg_0,
      I2 => start_for_xfMat2AXIvideo57_U0_full_n,
      O => int_ap_idle_i_3_n_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \internal_full_n_i_2__15_n_0\,
      I2 => sobel_accel_U0_ap_ready,
      I3 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I4 => \^sobel_accel_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^sobel_accel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDDDDDDDDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_sobel_accel_u0_full_n\,
      I2 => \internal_full_n_i_2__15_n_0\,
      I3 => mOutPtr(0),
      I4 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__16_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      O => \internal_full_n_i_2__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^start_for_sobel_accel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^sobel_accel_u0_ap_start\,
      I1 => sobel_accel_U0_ap_ready,
      I2 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I2 => sobel_accel_U0_ap_ready,
      I3 => \^sobel_accel_u0_ap_start\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I3 => sobel_accel_U0_ap_ready,
      I4 => \^sobel_accel_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_start_for_xfMat2Aibs is
  port (
    start_for_xfMat2AXIvideo_U0_full_n : out STD_LOGIC;
    xfMat2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg : in STD_LOGIC;
    xfMat2AXIvideo_U0_ap_ready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_reg_2330 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_start_for_xfMat2Aibs;

architecture STRUCTURE of system_sobel_ip_0_1_start_for_xfMat2Aibs is
  signal \internal_empty_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axivideo_u0_ap_start\ : STD_LOGIC;
begin
  start_for_xfMat2AXIvideo_U0_full_n <= \^start_for_xfmat2axivideo_u0_full_n\;
  xfMat2AXIvideo_U0_ap_start <= \^xfmat2axivideo_u0_ap_start\;
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__12_n_0\,
      I1 => mOutPtr(2),
      I2 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I3 => \^xfmat2axivideo_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__24_n_0\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^xfmat2axivideo_u0_ap_start\,
      I3 => CO(0),
      I4 => i_reg_2330,
      I5 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      O => \internal_empty_n_i_2__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_0\,
      Q => \^xfmat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfmat2axivideo_u0_full_n\,
      I2 => \internal_full_n_i_2__16_n_0\,
      I3 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I4 => xfMat2AXIvideo_U0_ap_ready,
      I5 => \^xfmat2axivideo_u0_ap_start\,
      O => \internal_full_n_i_1__24_n_0\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => \internal_full_n_i_2__16_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_0\,
      Q => \^start_for_xfmat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^xfmat2axivideo_u0_ap_start\,
      I1 => CO(0),
      I2 => i_reg_2330,
      I3 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I2 => i_reg_2330,
      I3 => CO(0),
      I4 => \^xfmat2axivideo_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      I3 => xfMat2AXIvideo_U0_ap_ready,
      I4 => \^xfmat2axivideo_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_start_for_xfMat2AjbC is
  port (
    start_for_xfMat2AXIvideo57_U0_full_n : out STD_LOGIC;
    xfMat2AXIvideo57_U0_ap_start : out STD_LOGIC;
    int_ap_idle_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    sobel_accel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    i_reg_2330 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg : in STD_LOGIC;
    xfMat2AXIvideo57_U0_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_start_for_xfMat2AjbC;

architecture STRUCTURE of system_sobel_ip_0_1_start_for_xfMat2AjbC is
  signal \internal_empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__16_n_0\ : STD_LOGIC;
  signal internal_empty_n_i_3_n_0 : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__22_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo57_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axivideo57_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__16\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__22\ : label is "soft_lutpair130";
begin
  start_for_xfMat2AXIvideo57_U0_full_n <= \^start_for_xfmat2axivideo57_u0_full_n\;
  xfMat2AXIvideo57_U0_ap_start <= \^xfmat2axivideo57_u0_ap_start\;
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFFFF"
    )
        port map (
      I0 => \^xfmat2axivideo57_u0_ap_start\,
      I1 => Q(0),
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      I4 => \ap_CS_fsm_reg[0]\(0),
      O => int_ap_idle_reg
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0000"
    )
        port map (
      I0 => \internal_empty_n_i_2__16_n_0\,
      I1 => mOutPtr(2),
      I2 => start_once_reg_reg,
      I3 => \^xfmat2axivideo57_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__22_n_0\
    );
\internal_empty_n_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_empty_n_i_3_n_0,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__16_n_0\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F70000000000"
    )
        port map (
      I0 => \^start_for_xfmat2axivideo57_u0_full_n\,
      I1 => sobel_accel_U0_ap_start,
      I2 => start_once_reg,
      I3 => i_reg_2330,
      I4 => CO(0),
      I5 => \^xfmat2axivideo57_u0_ap_start\,
      O => internal_empty_n_i_3_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_0\,
      Q => \^xfmat2axivideo57_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF5FDF5FFF5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__22_n_0\,
      I2 => internal_empty_n_reg_0,
      I3 => \^start_for_xfmat2axivideo57_u0_full_n\,
      I4 => sobel_accel_U0_ap_start,
      I5 => start_once_reg,
      O => \internal_full_n_i_1__19_n_0\
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__22_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^start_for_xfmat2axivideo57_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^xfmat2axivideo57_u0_ap_start\,
      I1 => xfMat2AXIvideo57_U0_ap_ready,
      I2 => start_once_reg,
      I3 => sobel_accel_U0_ap_start,
      I4 => \^start_for_xfmat2axivideo57_u0_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FAAEA00805515"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^start_for_xfmat2axivideo57_u0_full_n\,
      I2 => sobel_accel_U0_ap_start,
      I3 => start_once_reg,
      I4 => internal_empty_n_reg_0,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg_reg,
      I3 => xfMat2AXIvideo57_U0_ap_ready,
      I4 => \^xfmat2axivideo57_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFGradientX3x3_0_0_s is
  port (
    \GradientValuesX_0_V_2_reg_846_reg[0]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[1]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[2]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[3]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[4]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[5]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[6]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[7]\ : out STD_LOGIC;
    \GradientValuesX_0_V_2_reg_846_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_reg_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_V_reg_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_sobel_ip_0_1_xFGradientX3x3_0_0_s;

architecture STRUCTURE of system_sobel_ip_0_1_xFGradientX3x3_0_0_s is
  signal \GradientValuesX_0_V_2_reg_846[0]_i_3_n_0\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846[0]_i_4_n_0\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846[0]_i_5_n_0\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846[0]_i_6_n_0\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_1_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__1_n_2\ : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_10_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_11_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_12_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_13_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_1_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_2_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_3_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_4_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_5_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_6_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_7_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_8_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_1 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_2 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_3 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_4 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_5 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_6 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_i_9_n_7 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_3 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_4 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_5 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_6 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_7 : STD_LOGIC;
  signal \tmp_20_fu_164_p4__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_out_pix_4_fu_146_p2_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_4_fu_146_p2_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_4_fu_146_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_2_reg_846[7]_i_1\ : label is "soft_lutpair37";
begin
\GradientValuesX_0_V_2_reg_846[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7\,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[0]\
    );
\GradientValuesX_0_V_2_reg_846[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(3),
      I1 => \src_buf3_V_reg_302_reg[7]\(3),
      O => \GradientValuesX_0_V_2_reg_846[0]_i_3_n_0\
    );
\GradientValuesX_0_V_2_reg_846[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(2),
      I1 => \src_buf3_V_reg_302_reg[7]\(2),
      O => \GradientValuesX_0_V_2_reg_846[0]_i_4_n_0\
    );
\GradientValuesX_0_V_2_reg_846[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(1),
      I1 => \src_buf3_V_reg_302_reg[7]\(1),
      O => \GradientValuesX_0_V_2_reg_846[0]_i_5_n_0\
    );
\GradientValuesX_0_V_2_reg_846[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(0),
      I1 => \src_buf3_V_reg_302_reg[7]\(0),
      O => \GradientValuesX_0_V_2_reg_846[0]_i_6_n_0\
    );
\GradientValuesX_0_V_2_reg_846[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_n_7,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[1]\
    );
\GradientValuesX_0_V_2_reg_846[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_n_6,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[2]\
    );
\GradientValuesX_0_V_2_reg_846[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_n_5,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[3]\
    );
\GradientValuesX_0_V_2_reg_846[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_n_4,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[4]\
    );
\GradientValuesX_0_V_2_reg_846[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2_carry__0_n_7\,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[5]\
    );
\GradientValuesX_0_V_2_reg_846[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2_carry__0_n_6\,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[6]\
    );
\GradientValuesX_0_V_2_reg_846[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => \tmp_20_fu_164_p4__0\(0),
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      O => \GradientValuesX_0_V_2_reg_846_reg[7]_0\
    );
\GradientValuesX_0_V_2_reg_846[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2_carry__0_n_5\,
      I1 => \out_pix_4_fu_146_p2_carry__1_n_2\,
      I2 => \tmp_20_fu_164_p4__0\(1),
      I3 => \tmp_20_fu_164_p4__0\(0),
      O => \GradientValuesX_0_V_2_reg_846_reg[7]\
    );
\GradientValuesX_0_V_2_reg_846_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0\,
      CO(2) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_1\,
      CO(1) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_2\,
      CO(0) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \src_buf1_V_reg_364_reg[7]\(3 downto 0),
      O(3) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4\,
      O(2) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5\,
      O(1) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6\,
      O(0) => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7\,
      S(3) => \GradientValuesX_0_V_2_reg_846[0]_i_3_n_0\,
      S(2) => \GradientValuesX_0_V_2_reg_846[0]_i_4_n_0\,
      S(1) => \GradientValuesX_0_V_2_reg_846[0]_i_5_n_0\,
      S(0) => \GradientValuesX_0_V_2_reg_846[0]_i_6_n_0\
    );
out_pix_4_fu_146_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_4_fu_146_p2_carry_n_0,
      CO(2) => out_pix_4_fu_146_p2_carry_n_1,
      CO(1) => out_pix_4_fu_146_p2_carry_n_2,
      CO(0) => out_pix_4_fu_146_p2_carry_n_3,
      CYINIT => out_pix_4_fu_146_p2_carry_i_1_n_0,
      DI(3) => out_pix_4_fu_146_p2_carry_i_2_n_0,
      DI(2) => out_pix_4_fu_146_p2_carry_i_3_n_0,
      DI(1) => out_pix_4_fu_146_p2_carry_i_4_n_0,
      DI(0) => Q(0),
      O(3) => out_pix_4_fu_146_p2_carry_n_4,
      O(2) => out_pix_4_fu_146_p2_carry_n_5,
      O(1) => out_pix_4_fu_146_p2_carry_n_6,
      O(0) => out_pix_4_fu_146_p2_carry_n_7,
      S(3) => out_pix_4_fu_146_p2_carry_i_5_n_0,
      S(2) => out_pix_4_fu_146_p2_carry_i_6_n_0,
      S(1) => out_pix_4_fu_146_p2_carry_i_7_n_0,
      S(0) => out_pix_4_fu_146_p2_carry_i_8_n_0
    );
\out_pix_4_fu_146_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_4_fu_146_p2_carry_n_0,
      CO(3) => \out_pix_4_fu_146_p2_carry__0_n_0\,
      CO(2) => \out_pix_4_fu_146_p2_carry__0_n_1\,
      CO(1) => \out_pix_4_fu_146_p2_carry__0_n_2\,
      CO(0) => \out_pix_4_fu_146_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_4_fu_146_p2_carry__0_i_1_n_7\,
      DI(2) => \out_pix_4_fu_146_p2_carry__0_i_2_n_0\,
      DI(1) => \out_pix_4_fu_146_p2_carry__0_i_3_n_0\,
      DI(0) => \out_pix_4_fu_146_p2_carry__0_i_4_n_0\,
      O(3) => \tmp_20_fu_164_p4__0\(0),
      O(2) => \out_pix_4_fu_146_p2_carry__0_n_5\,
      O(1) => \out_pix_4_fu_146_p2_carry__0_n_6\,
      O(0) => \out_pix_4_fu_146_p2_carry__0_n_7\,
      S(3) => \out_pix_4_fu_146_p2_carry__0_i_5_n_0\,
      S(2) => \out_pix_4_fu_146_p2_carry__0_i_6_n_0\,
      S(1) => \out_pix_4_fu_146_p2_carry__0_i_7_n_0\,
      S(0) => \out_pix_4_fu_146_p2_carry__0_i_8_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_4_fu_146_p2_carry_i_9_n_0,
      CO(3 downto 0) => \NLW_out_pix_4_fu_146_p2_carry__0_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix_4_fu_146_p2_carry__0_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_pix_4_fu_146_p2_carry__0_i_1_n_7\,
      S(3 downto 0) => B"0001"
    );
\out_pix_4_fu_146_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \out_pix_4_fu_146_p2_carry__0_i_10_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_4,
      O => \out_pix_4_fu_146_p2_carry__0_i_2_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_5,
      O => \out_pix_4_fu_146_p2_carry__0_i_3_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_6,
      O => \out_pix_4_fu_146_p2_carry__0_i_4_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2_carry__0_i_1_n_7\,
      I1 => Q(7),
      I2 => \out_pix_4_fu_146_p2_carry__0_i_9_n_0\,
      I3 => Q(6),
      O => \out_pix_4_fu_146_p2_carry__0_i_5_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_4,
      I1 => Q(6),
      I2 => \out_pix_4_fu_146_p2_carry__0_i_9_n_0\,
      O => \out_pix_4_fu_146_p2_carry__0_i_6_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_5,
      I1 => Q(5),
      I2 => \out_pix_4_fu_146_p2_carry__0_i_10_n_0\,
      O => \out_pix_4_fu_146_p2_carry__0_i_7_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666669"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_6,
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(3),
      O => \out_pix_4_fu_146_p2_carry__0_i_8_n_0\
    );
\out_pix_4_fu_146_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(5),
      O => \out_pix_4_fu_146_p2_carry__0_i_9_n_0\
    );
\out_pix_4_fu_146_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_4_fu_146_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix_4_fu_146_p2_carry__1_n_2\,
      CO(0) => \NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix_4_fu_146_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_20_fu_164_p4__0\(1),
      S(3 downto 1) => B"001",
      S(0) => \out_pix_4_fu_146_p2_carry__1_i_1_n_0\
    );
\out_pix_4_fu_146_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_4_fu_146_p2_carry__0_i_9_n_0\,
      I2 => Q(7),
      O => \out_pix_4_fu_146_p2_carry__1_i_1_n_0\
    );
out_pix_4_fu_146_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7\,
      O => out_pix_4_fu_146_p2_carry_i_1_n_0
    );
out_pix_4_fu_146_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(7),
      I1 => \src_buf3_V_reg_302_reg[7]\(7),
      O => out_pix_4_fu_146_p2_carry_i_10_n_0
    );
out_pix_4_fu_146_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(6),
      I1 => \src_buf3_V_reg_302_reg[7]\(6),
      O => out_pix_4_fu_146_p2_carry_i_11_n_0
    );
out_pix_4_fu_146_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(5),
      I1 => \src_buf3_V_reg_302_reg[7]\(5),
      O => out_pix_4_fu_146_p2_carry_i_12_n_0
    );
out_pix_4_fu_146_p2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(4),
      I1 => \src_buf3_V_reg_302_reg[7]\(4),
      O => out_pix_4_fu_146_p2_carry_i_13_n_0
    );
out_pix_4_fu_146_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_7,
      O => out_pix_4_fu_146_p2_carry_i_2_n_0
    );
out_pix_4_fu_146_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4\,
      O => out_pix_4_fu_146_p2_carry_i_3_n_0
    );
out_pix_4_fu_146_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5\,
      O => out_pix_4_fu_146_p2_carry_i_4_n_0
    );
out_pix_4_fu_146_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666669"
    )
        port map (
      I0 => out_pix_4_fu_146_p2_carry_i_9_n_7,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => out_pix_4_fu_146_p2_carry_i_5_n_0
    );
out_pix_4_fu_146_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => out_pix_4_fu_146_p2_carry_i_6_n_0
    );
out_pix_4_fu_146_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5\,
      I1 => Q(1),
      I2 => Q(0),
      O => out_pix_4_fu_146_p2_carry_i_7_n_0
    );
out_pix_4_fu_146_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6\,
      I1 => Q(0),
      O => out_pix_4_fu_146_p2_carry_i_8_n_0
    );
out_pix_4_fu_146_p2_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0\,
      CO(3) => out_pix_4_fu_146_p2_carry_i_9_n_0,
      CO(2) => out_pix_4_fu_146_p2_carry_i_9_n_1,
      CO(1) => out_pix_4_fu_146_p2_carry_i_9_n_2,
      CO(0) => out_pix_4_fu_146_p2_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \src_buf1_V_reg_364_reg[7]\(7 downto 4),
      O(3) => out_pix_4_fu_146_p2_carry_i_9_n_4,
      O(2) => out_pix_4_fu_146_p2_carry_i_9_n_5,
      O(1) => out_pix_4_fu_146_p2_carry_i_9_n_6,
      O(0) => out_pix_4_fu_146_p2_carry_i_9_n_7,
      S(3) => out_pix_4_fu_146_p2_carry_i_10_n_0,
      S(2) => out_pix_4_fu_146_p2_carry_i_11_n_0,
      S(1) => out_pix_4_fu_146_p2_carry_i_12_n_0,
      S(0) => out_pix_4_fu_146_p2_carry_i_13_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20 is
  port (
    \GradientValuesX_0_V_reg_836_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesX_0_V_reg_836_reg[0]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[1]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[2]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[3]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[4]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[5]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[6]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_0\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_1\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_V_reg_326_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_0_V_reg_314_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_V_reg_326_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_phi_mux_src_buf1_V_phi_fu_368_p4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf1_0_V_reg_352_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_9_reg_772_pp1_iter3_reg : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    \src_buf1_V_reg_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_9_reg_772_pp1_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    \src_buf3_V_reg_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20 : entity is "xFGradientX3x3_0_0_s";
end system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20;

architecture STRUCTURE of system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20 is
  signal \out_pix_4_fu_146_p2__23_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_4\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_13_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_14_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_15_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_16_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_4\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_5\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_6\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_4_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_5_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_6_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_7_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_i_8_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_4\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_5\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_6\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2_carry__0_n_3\ : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_4_fu_146_p2_carry_n_3 : STD_LOGIC;
  signal out_pix_fu_130_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \out_pix_fu_130_p2_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_3\ : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_20_fu_164_p4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GradientValuesX_0_V_reg_836[7]_i_3\ : label is "soft_lutpair50";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_4_fu_146_p2__23_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \out_pix_4_fu_146_p2__23_carry_i_8\ : label is "lutpair0";
begin
\GradientValuesX_0_V_reg_836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_n_7\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[0]\
    );
\GradientValuesX_0_V_reg_836[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_n_6\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[1]\
    );
\GradientValuesX_0_V_reg_836[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_n_5\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[2]\
    );
\GradientValuesX_0_V_reg_836[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_n_4\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[3]\
    );
\GradientValuesX_0_V_reg_836[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry__0_n_7\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[4]\
    );
\GradientValuesX_0_V_reg_836[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry__0_n_6\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[5]\
    );
\GradientValuesX_0_V_reg_836[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry__0_n_5\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[6]\
    );
\GradientValuesX_0_V_reg_836[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => tmp_9_reg_772_pp1_iter3_reg,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => tmp_20_fu_164_p4(0),
      I3 => tmp_20_fu_164_p4(1),
      I4 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      O => \GradientValuesX_0_V_reg_836_reg[7]_1\
    );
\GradientValuesX_0_V_reg_836[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry__0_n_4\,
      I1 => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_20_fu_164_p4(1),
      I3 => tmp_20_fu_164_p4(0),
      O => \GradientValuesX_0_V_reg_836_reg[7]_0\
    );
\out_pix_4_fu_146_p2__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_4_fu_146_p2__23_carry_n_0\,
      CO(2) => \out_pix_4_fu_146_p2__23_carry_n_1\,
      CO(1) => \out_pix_4_fu_146_p2__23_carry_n_2\,
      CO(0) => \out_pix_4_fu_146_p2__23_carry_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_4_fu_146_p2__23_carry_i_1_n_0\,
      DI(2) => \out_pix_4_fu_146_p2__23_carry_i_2_n_0\,
      DI(1) => p_0_in(0),
      DI(0) => \out_pix_4_fu_146_p2__23_carry_i_4_n_7\,
      O(3) => \out_pix_4_fu_146_p2__23_carry_n_4\,
      O(2) => \out_pix_4_fu_146_p2__23_carry_n_5\,
      O(1) => \out_pix_4_fu_146_p2__23_carry_n_6\,
      O(0) => \out_pix_4_fu_146_p2__23_carry_n_7\,
      S(3) => \out_pix_4_fu_146_p2__23_carry_i_5_n_0\,
      S(2) => \out_pix_4_fu_146_p2__23_carry_i_6_n_0\,
      S(1) => \out_pix_4_fu_146_p2__23_carry_i_7_n_0\,
      S(0) => \out_pix_4_fu_146_p2__23_carry_i_8_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_4_fu_146_p2__23_carry_n_0\,
      CO(3) => \out_pix_4_fu_146_p2__23_carry__0_n_0\,
      CO(2) => \out_pix_4_fu_146_p2__23_carry__0_n_1\,
      CO(1) => \out_pix_4_fu_146_p2__23_carry__0_n_2\,
      CO(0) => \out_pix_4_fu_146_p2__23_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_4_fu_146_p2__23_carry__0_i_1_n_0\,
      DI(2) => \out_pix_4_fu_146_p2__23_carry__0_i_2_n_0\,
      DI(1) => \out_pix_4_fu_146_p2__23_carry__0_i_3_n_0\,
      DI(0) => \out_pix_4_fu_146_p2__23_carry__0_i_4_n_0\,
      O(3) => \out_pix_4_fu_146_p2__23_carry__0_n_4\,
      O(2) => \out_pix_4_fu_146_p2__23_carry__0_n_5\,
      O(1) => \out_pix_4_fu_146_p2__23_carry__0_n_6\,
      O(0) => \out_pix_4_fu_146_p2__23_carry__0_n_7\,
      S(3) => \out_pix_4_fu_146_p2__23_carry__0_i_5_n_0\,
      S(2) => \out_pix_4_fu_146_p2__23_carry__0_i_6_n_0\,
      S(1) => \out_pix_4_fu_146_p2__23_carry__0_i_7_n_0\,
      S(0) => \out_pix_4_fu_146_p2__23_carry__0_i_8_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(2),
      I1 => out_pix_fu_130_p2(6),
      I2 => p_0_in1_in(6),
      O => \out_pix_4_fu_146_p2__23_carry__0_i_1_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(7),
      I1 => Q(7),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(7),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(7),
      O => \GradientValuesX_0_V_reg_836_reg[7]_2\(3)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(6),
      I1 => Q(6),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(6),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(6),
      O => \GradientValuesX_0_V_reg_836_reg[7]_2\(2)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(5),
      I1 => Q(5),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(5),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(5),
      O => \GradientValuesX_0_V_reg_836_reg[7]_2\(1)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(4),
      I1 => Q(4),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(4),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(4),
      O => \GradientValuesX_0_V_reg_836_reg[7]_2\(0)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(1),
      I1 => out_pix_fu_130_p2(5),
      I2 => p_0_in1_in(5),
      O => \out_pix_4_fu_146_p2__23_carry__0_i_2_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(0),
      I1 => out_pix_fu_130_p2(4),
      I2 => p_0_in1_in(4),
      O => \out_pix_4_fu_146_p2__23_carry__0_i_3_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_4\,
      I1 => out_pix_fu_130_p2(3),
      I2 => p_0_in1_in(3),
      O => \out_pix_4_fu_146_p2__23_carry__0_i_4_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(3),
      I1 => out_pix_fu_130_p2(7),
      I2 => p_0_in1_in(7),
      I3 => \out_pix_4_fu_146_p2__23_carry__0_i_1_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry__0_i_5_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(2),
      I1 => out_pix_fu_130_p2(6),
      I2 => p_0_in1_in(6),
      I3 => \out_pix_4_fu_146_p2__23_carry__0_i_2_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry__0_i_6_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(1),
      I1 => out_pix_fu_130_p2(5),
      I2 => p_0_in1_in(5),
      I3 => \out_pix_4_fu_146_p2__23_carry__0_i_3_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry__0_i_7_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(0),
      I1 => out_pix_fu_130_p2(4),
      I2 => p_0_in1_in(4),
      I3 => \out_pix_4_fu_146_p2__23_carry__0_i_4_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry__0_i_8_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_4_fu_146_p2__23_carry__0_n_0\,
      CO(3) => \NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_4_fu_146_p2__23_carry__1_n_1\,
      CO(1) => \NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \out_pix_4_fu_146_p2__23_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_4_fu_146_p2__23_carry__1_i_1_n_0\,
      DI(0) => \out_pix_4_fu_146_p2__23_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_out_pix_4_fu_146_p2__23_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_20_fu_164_p4(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \out_pix_4_fu_146_p2__23_carry__1_i_3_n_0\,
      S(0) => \out_pix_4_fu_146_p2__23_carry__1_i_4_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I1 => out_pix_fu_130_p2(8),
      I2 => ram_reg_1(0),
      O => \out_pix_4_fu_146_p2__23_carry__1_i_1_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(3),
      I1 => out_pix_fu_130_p2(7),
      I2 => p_0_in1_in(7),
      O => \out_pix_4_fu_146_p2__23_carry__1_i_2_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => out_pix_fu_130_p2(8),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I3 => out_pix_fu_130_p2(9),
      O => \out_pix_4_fu_146_p2__23_carry__1_i_3_n_0\
    );
\out_pix_4_fu_146_p2__23_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry__1_i_2_n_0\,
      I1 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I2 => out_pix_fu_130_p2(8),
      I3 => ram_reg_1(0),
      O => \out_pix_4_fu_146_p2__23_carry__1_i_4_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_5\,
      I1 => out_pix_fu_130_p2(2),
      I2 => p_0_in1_in(2),
      O => \out_pix_4_fu_146_p2__23_carry_i_1_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(3),
      I1 => Q(3),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(3),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(3),
      O => \out_pix_4_fu_146_p2__23_carry_i_13_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(2),
      I1 => Q(2),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(2),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(2),
      O => \out_pix_4_fu_146_p2__23_carry_i_14_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(1),
      I1 => Q(1),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(1),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(1),
      O => \out_pix_4_fu_146_p2__23_carry_i_15_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553AAAC555CAAA"
    )
        port map (
      I0 => \src_buf1_V_reg_364_reg[7]\(0),
      I1 => Q(0),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf3_V_reg_302_reg[7]\(0),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(0),
      O => \out_pix_4_fu_146_p2__23_carry_i_16_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_6\,
      I1 => out_pix_fu_130_p2(1),
      I2 => p_0_in1_in(1),
      O => \out_pix_4_fu_146_p2__23_carry_i_2_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_7\,
      O => p_0_in(0)
    );
\out_pix_4_fu_146_p2__23_carry_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \out_pix_4_fu_146_p2__23_carry_i_4_n_1\,
      CO(1) => \out_pix_4_fu_146_p2__23_carry_i_4_n_2\,
      CO(0) => \out_pix_4_fu_146_p2__23_carry_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(3 downto 0),
      O(3) => \out_pix_4_fu_146_p2__23_carry_i_4_n_4\,
      O(2) => \out_pix_4_fu_146_p2__23_carry_i_4_n_5\,
      O(1) => \out_pix_4_fu_146_p2__23_carry_i_4_n_6\,
      O(0) => \out_pix_4_fu_146_p2__23_carry_i_4_n_7\,
      S(3) => \out_pix_4_fu_146_p2__23_carry_i_13_n_0\,
      S(2) => \out_pix_4_fu_146_p2__23_carry_i_14_n_0\,
      S(1) => \out_pix_4_fu_146_p2__23_carry_i_15_n_0\,
      S(0) => \out_pix_4_fu_146_p2__23_carry_i_16_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_4\,
      I1 => out_pix_fu_130_p2(3),
      I2 => p_0_in1_in(3),
      I3 => \out_pix_4_fu_146_p2__23_carry_i_1_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry_i_5_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_5\,
      I1 => out_pix_fu_130_p2(2),
      I2 => p_0_in1_in(2),
      I3 => \out_pix_4_fu_146_p2__23_carry_i_2_n_0\,
      O => \out_pix_4_fu_146_p2__23_carry_i_6_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_6\,
      I1 => out_pix_fu_130_p2(1),
      I2 => p_0_in1_in(1),
      I3 => p_0_in(0),
      O => \out_pix_4_fu_146_p2__23_carry_i_7_n_0\
    );
\out_pix_4_fu_146_p2__23_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out_pix_4_fu_146_p2__23_carry_i_4_n_7\,
      I1 => p_0_in1_in(0),
      O => \out_pix_4_fu_146_p2__23_carry_i_8_n_0\
    );
out_pix_4_fu_146_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_4_fu_146_p2_carry_n_0,
      CO(2) => out_pix_4_fu_146_p2_carry_n_1,
      CO(1) => out_pix_4_fu_146_p2_carry_n_2,
      CO(0) => out_pix_4_fu_146_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 0) => p_0_in1_in(3 downto 0),
      S(3 downto 0) => ram_reg(3 downto 0)
    );
\out_pix_4_fu_146_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_4_fu_146_p2_carry_n_0,
      CO(3) => \GradientValuesX_0_V_reg_836_reg[7]\(0),
      CO(2) => \out_pix_4_fu_146_p2_carry__0_n_1\,
      CO(1) => \out_pix_4_fu_146_p2_carry__0_n_2\,
      CO(0) => \out_pix_4_fu_146_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => p_0_in1_in(7 downto 4),
      S(3 downto 0) => ram_reg_0(3 downto 0)
    );
out_pix_fu_130_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_130_p2_carry_n_0,
      CO(2) => out_pix_fu_130_p2_carry_n_1,
      CO(1) => out_pix_fu_130_p2_carry_n_2,
      CO(0) => out_pix_fu_130_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => out_pix_fu_130_p2(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\out_pix_fu_130_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_130_p2_carry_n_0,
      CO(3) => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(2) => \out_pix_fu_130_p2_carry__0_n_1\,
      CO(1) => \out_pix_fu_130_p2_carry__0_n_2\,
      CO(0) => \out_pix_fu_130_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \src_buf2_V_reg_326_reg[6]\(3 downto 0),
      O(3 downto 0) => out_pix_fu_130_p2(8 downto 5),
      S(3 downto 0) => \src_buf2_0_V_reg_314_reg[7]\(3 downto 0)
    );
\out_pix_fu_130_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => out_pix_fu_130_p2(9),
      S(3 downto 1) => B"000",
      S(0) => \src_buf2_V_reg_326_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFGradientY3x3_0_0_s is
  port (
    \GradientValuesY_0_V_2_reg_851_reg[0]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[1]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[2]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[3]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[4]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[5]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[6]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[7]\ : out STD_LOGIC;
    \GradientValuesY_0_V_2_reg_851_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_V_reg_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_sobel_ip_0_1_xFGradientY3x3_0_0_s;

architecture STRUCTURE of system_sobel_ip_0_1_xFGradientY3x3_0_0_s is
  signal \out_pix_2_fu_146_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_4\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__1_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__1_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_3 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_4 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_5 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_6 : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_4\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__1_n_7\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_7__1_n_0\ : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_3 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_4 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_5 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_6 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_7 : STD_LOGIC;
  signal \tmp_17_fu_164_p4__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_out_pix_2_fu_146_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_146_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_2_reg_851[7]_i_2\ : label is "soft_lutpair44";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_1__0\ : label is "lutpair15";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_2__0\ : label is "lutpair14";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_3__0\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_4__0\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_6__0\ : label is "lutpair15";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_7__0\ : label is "lutpair14";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry__0_i_8__0\ : label is "lutpair13";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_1__0\ : label is "lutpair11";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_2__0\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_3__0\ : label is "lutpair9";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_4__0\ : label is "lutpair12";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_5__0\ : label is "lutpair11";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_6__0\ : label is "lutpair10";
  attribute HLUTNM of \out_pix_2_fu_146_p2_carry_i_7__0\ : label is "lutpair9";
begin
\GradientValuesY_0_V_2_reg_851[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => \src_buf3_V_reg_302_reg[7]\(0),
      I1 => Q(0),
      I2 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I3 => \tmp_17_fu_164_p4__0\(1),
      I4 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[0]\
    );
\GradientValuesY_0_V_2_reg_851[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_2_fu_146_p2_carry_n_6,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[1]\
    );
\GradientValuesY_0_V_2_reg_851[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_2_fu_146_p2_carry_n_5,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[2]\
    );
\GradientValuesY_0_V_2_reg_851[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => out_pix_2_fu_146_p2_carry_n_4,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[3]\
    );
\GradientValuesY_0_V_2_reg_851[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2_carry__0_n_7\,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[4]\
    );
\GradientValuesY_0_V_2_reg_851[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2_carry__0_n_6\,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[5]\
    );
\GradientValuesY_0_V_2_reg_851[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2_carry__0_n_5\,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[6]\
    );
\GradientValuesY_0_V_2_reg_851[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => \tmp_17_fu_164_p4__0\(0),
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      O => \GradientValuesY_0_V_2_reg_851_reg[7]_0\
    );
\GradientValuesY_0_V_2_reg_851[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2_carry__0_n_4\,
      I1 => \out_pix_2_fu_146_p2_carry__1_n_1\,
      I2 => \tmp_17_fu_164_p4__0\(1),
      I3 => \tmp_17_fu_164_p4__0\(0),
      O => \GradientValuesY_0_V_2_reg_851_reg[7]\
    );
out_pix_2_fu_146_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_2_fu_146_p2_carry_n_0,
      CO(2) => out_pix_2_fu_146_p2_carry_n_1,
      CO(1) => out_pix_2_fu_146_p2_carry_n_2,
      CO(0) => out_pix_2_fu_146_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_146_p2_carry_i_1__0_n_0\,
      DI(2) => \out_pix_2_fu_146_p2_carry_i_2__0_n_0\,
      DI(1) => \out_pix_2_fu_146_p2_carry_i_3__0_n_0\,
      DI(0) => Q(0),
      O(3) => out_pix_2_fu_146_p2_carry_n_4,
      O(2) => out_pix_2_fu_146_p2_carry_n_5,
      O(1) => out_pix_2_fu_146_p2_carry_n_6,
      O(0) => NLW_out_pix_2_fu_146_p2_carry_O_UNCONNECTED(0),
      S(3) => \out_pix_2_fu_146_p2_carry_i_4__0_n_0\,
      S(2) => \out_pix_2_fu_146_p2_carry_i_5__0_n_0\,
      S(1) => \out_pix_2_fu_146_p2_carry_i_6__0_n_0\,
      S(0) => \out_pix_2_fu_146_p2_carry_i_7__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_2_fu_146_p2_carry_n_0,
      CO(3) => \out_pix_2_fu_146_p2_carry__0_n_0\,
      CO(2) => \out_pix_2_fu_146_p2_carry__0_n_1\,
      CO(1) => \out_pix_2_fu_146_p2_carry__0_n_2\,
      CO(0) => \out_pix_2_fu_146_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_146_p2_carry__0_i_1__0_n_0\,
      DI(2) => \out_pix_2_fu_146_p2_carry__0_i_2__0_n_0\,
      DI(1) => \out_pix_2_fu_146_p2_carry__0_i_3__0_n_0\,
      DI(0) => \out_pix_2_fu_146_p2_carry__0_i_4__0_n_0\,
      O(3) => \out_pix_2_fu_146_p2_carry__0_n_4\,
      O(2) => \out_pix_2_fu_146_p2_carry__0_n_5\,
      O(1) => \out_pix_2_fu_146_p2_carry__0_n_6\,
      O(0) => \out_pix_2_fu_146_p2_carry__0_n_7\,
      S(3) => \out_pix_2_fu_146_p2_carry__0_i_5__0_n_0\,
      S(2) => \out_pix_2_fu_146_p2_carry__0_i_6__0_n_0\,
      S(1) => \out_pix_2_fu_146_p2_carry__0_i_7__0_n_0\,
      S(0) => \out_pix_2_fu_146_p2_carry__0_i_8__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_fu_130_p2_carry__0_n_6\,
      I2 => \src_buf3_V_reg_302_reg[7]\(6),
      O => \out_pix_2_fu_146_p2_carry__0_i_1__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_fu_130_p2_carry__0_n_7\,
      I2 => \src_buf3_V_reg_302_reg[7]\(5),
      O => \out_pix_2_fu_146_p2_carry__0_i_2__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(4),
      I1 => out_pix_fu_130_p2_carry_n_4,
      I2 => \src_buf3_V_reg_302_reg[7]\(4),
      O => \out_pix_2_fu_146_p2_carry__0_i_3__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(3),
      I1 => out_pix_fu_130_p2_carry_n_5,
      I2 => \src_buf3_V_reg_302_reg[7]\(3),
      O => \out_pix_2_fu_146_p2_carry__0_i_4__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2_carry__0_i_1__0_n_0\,
      I1 => Q(7),
      I2 => \out_pix_fu_130_p2_carry__0_n_5\,
      I3 => \src_buf3_V_reg_302_reg[7]\(7),
      O => \out_pix_2_fu_146_p2_carry__0_i_5__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(6),
      I1 => \out_pix_fu_130_p2_carry__0_n_6\,
      I2 => \src_buf3_V_reg_302_reg[7]\(6),
      I3 => \out_pix_2_fu_146_p2_carry__0_i_2__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry__0_i_6__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(5),
      I1 => \out_pix_fu_130_p2_carry__0_n_7\,
      I2 => \src_buf3_V_reg_302_reg[7]\(5),
      I3 => \out_pix_2_fu_146_p2_carry__0_i_3__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry__0_i_7__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(4),
      I1 => out_pix_fu_130_p2_carry_n_4,
      I2 => \src_buf3_V_reg_302_reg[7]\(4),
      I3 => \out_pix_2_fu_146_p2_carry__0_i_4__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry__0_i_8__0_n_0\
    );
\out_pix_2_fu_146_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_146_p2_carry__0_n_0\,
      CO(3) => \NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_2_fu_146_p2_carry__1_n_1\,
      CO(1) => \NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \out_pix_2_fu_146_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_fu_130_p2_carry__0_n_4\,
      DI(0) => \out_pix_2_fu_146_p2_carry__1_i_1_n_0\,
      O(3 downto 2) => \NLW_out_pix_2_fu_146_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \tmp_17_fu_164_p4__0\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \out_pix_2_fu_146_p2_carry__1_i_2_n_0\,
      S(0) => \out_pix_2_fu_146_p2_carry__1_i_3_n_0\
    );
\out_pix_2_fu_146_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(7),
      I1 => \out_pix_fu_130_p2_carry__0_n_5\,
      I2 => \src_buf3_V_reg_302_reg[7]\(7),
      O => \out_pix_2_fu_146_p2_carry__1_i_1_n_0\
    );
\out_pix_2_fu_146_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out_pix_fu_130_p2_carry__0_n_4\,
      I1 => \out_pix_fu_130_p2_carry__1_n_7\,
      O => \out_pix_2_fu_146_p2_carry__1_i_2_n_0\
    );
\out_pix_2_fu_146_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \src_buf3_V_reg_302_reg[7]\(7),
      I1 => \out_pix_fu_130_p2_carry__0_n_5\,
      I2 => Q(7),
      I3 => \out_pix_fu_130_p2_carry__0_n_4\,
      O => \out_pix_2_fu_146_p2_carry__1_i_3_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(2),
      I1 => out_pix_fu_130_p2_carry_n_6,
      I2 => \src_buf3_V_reg_302_reg[7]\(2),
      O => \out_pix_2_fu_146_p2_carry_i_1__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => Q(1),
      I1 => out_pix_fu_130_p2_carry_n_7,
      I2 => \src_buf3_V_reg_302_reg[7]\(1),
      O => \out_pix_2_fu_146_p2_carry_i_2__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \out_pix_2_fu_146_p2_carry_i_3__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(3),
      I1 => out_pix_fu_130_p2_carry_n_5,
      I2 => \src_buf3_V_reg_302_reg[7]\(3),
      I3 => \out_pix_2_fu_146_p2_carry_i_1__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry_i_4__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(2),
      I1 => out_pix_fu_130_p2_carry_n_6,
      I2 => \src_buf3_V_reg_302_reg[7]\(2),
      I3 => \out_pix_2_fu_146_p2_carry_i_2__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry_i_5__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(1),
      I1 => out_pix_fu_130_p2_carry_n_7,
      I2 => \src_buf3_V_reg_302_reg[7]\(1),
      I3 => \out_pix_2_fu_146_p2_carry_i_3__0_n_0\,
      O => \out_pix_2_fu_146_p2_carry_i_6__0_n_0\
    );
\out_pix_2_fu_146_p2_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \src_buf3_V_reg_302_reg[7]\(0),
      O => \out_pix_2_fu_146_p2_carry_i_7__0_n_0\
    );
out_pix_fu_130_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_130_p2_carry_n_0,
      CO(2) => out_pix_fu_130_p2_carry_n_1,
      CO(1) => out_pix_fu_130_p2_carry_n_2,
      CO(0) => out_pix_fu_130_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \out_pix_fu_130_p2_carry_i_1__1_n_0\,
      DI(2) => \out_pix_fu_130_p2_carry_i_2__1_n_0\,
      DI(1) => \out_pix_fu_130_p2_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3) => out_pix_fu_130_p2_carry_n_4,
      O(2) => out_pix_fu_130_p2_carry_n_5,
      O(1) => out_pix_fu_130_p2_carry_n_6,
      O(0) => out_pix_fu_130_p2_carry_n_7,
      S(3) => \out_pix_fu_130_p2_carry_i_4__1_n_0\,
      S(2) => \out_pix_fu_130_p2_carry_i_5__1_n_0\,
      S(1) => \out_pix_fu_130_p2_carry_i_6__1_n_0\,
      S(0) => \out_pix_fu_130_p2_carry_i_7__1_n_0\
    );
\out_pix_fu_130_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_130_p2_carry_n_0,
      CO(3) => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(2) => \out_pix_fu_130_p2_carry__0_n_1\,
      CO(1) => \out_pix_fu_130_p2_carry__0_n_2\,
      CO(0) => \out_pix_fu_130_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_130_p2_carry__0_i_1__1_n_0\,
      DI(2) => \out_pix_fu_130_p2_carry__0_i_2__1_n_0\,
      DI(1) => \out_pix_fu_130_p2_carry__0_i_3__1_n_0\,
      DI(0) => \out_pix_fu_130_p2_carry__0_i_4__1_n_0\,
      O(3) => \out_pix_fu_130_p2_carry__0_n_4\,
      O(2) => \out_pix_fu_130_p2_carry__0_n_5\,
      O(1) => \out_pix_fu_130_p2_carry__0_n_6\,
      O(0) => \out_pix_fu_130_p2_carry__0_n_7\,
      S(3) => \out_pix_fu_130_p2_carry__0_i_5__1_n_0\,
      S(2) => \out_pix_fu_130_p2_carry__0_i_6__1_n_0\,
      S(1) => \out_pix_fu_130_p2_carry__0_i_7__1_n_0\,
      S(0) => \out_pix_fu_130_p2_carry__0_i_8__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(6),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(6),
      O => \out_pix_fu_130_p2_carry__0_i_1__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(5),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(5),
      O => \out_pix_fu_130_p2_carry__0_i_2__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(4),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(4),
      O => \out_pix_fu_130_p2_carry__0_i_3__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(3),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(3),
      O => \out_pix_fu_130_p2_carry__0_i_4__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(6),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(6),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(7),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(7),
      O => \out_pix_fu_130_p2_carry__0_i_5__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(5),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(5),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(6),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(6),
      O => \out_pix_fu_130_p2_carry__0_i_6__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(4),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(4),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(5),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(5),
      O => \out_pix_fu_130_p2_carry__0_i_7__1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(3),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(3),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(4),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(4),
      O => \out_pix_fu_130_p2_carry__0_i_8__1_n_0\
    );
\out_pix_fu_130_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_pix_fu_130_p2_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \out_pix_fu_130_p2_carry__1_i_1__1_n_0\
    );
\out_pix_fu_130_p2_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(7),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(7),
      O => \out_pix_fu_130_p2_carry__1_i_1__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(2),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(2),
      O => \out_pix_fu_130_p2_carry_i_1__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(1),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(1),
      O => \out_pix_fu_130_p2_carry_i_2__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(0),
      O => \out_pix_fu_130_p2_carry_i_3__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(2),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(2),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(3),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(3),
      O => \out_pix_fu_130_p2_carry_i_4__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(1),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(1),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(2),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(2),
      O => \out_pix_fu_130_p2_carry_i_5__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I1 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I2 => \src_buf1_0_V_reg_352_reg[7]\(1),
      I3 => \src_buf3_0_V_reg_339_reg[7]\(1),
      O => \out_pix_fu_130_p2_carry_i_6__1_n_0\
    );
\out_pix_fu_130_p2_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I1 => \src_buf1_0_V_reg_352_reg[7]\(0),
      O => \out_pix_fu_130_p2_carry_i_7__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21 is
  port (
    ap_phi_mux_src_buf3_V_phi_fu_306_p4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_mux_src_buf1_V_phi_fu_368_p4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[0]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[1]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[2]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[3]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[4]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[5]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[6]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[7]_0\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[7]_1\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_reg_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    tmp_9_reg_772_pp1_iter4_reg : in STD_LOGIC;
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_V_reg_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf3_0_V_reg_339_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf0_V_reg_821_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf2_V_reg_831_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_9_reg_772_pp1_iter3_reg : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_01078_3_reg_749_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21 : entity is "xFGradientY3x3_0_0_s";
end system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21;

architecture STRUCTURE of system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21 is
  signal \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \out_pix_2_fu_146_p2__23_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_4\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__1_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_5_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_6_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_7_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_8_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_4\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_5\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_6\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_n_7\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2_carry__0_n_3\ : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_2_fu_146_p2_carry_n_3 : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_1\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_2\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_3\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_4\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry__1_n_7\ : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_i_1_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_i_2_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_i_3_n_0 : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \out_pix_fu_130_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_i_7_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_0 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_1 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_2 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_3 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_4 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_5 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_6 : STD_LOGIC;
  signal out_pix_fu_130_p2_carry_n_7 : STD_LOGIC;
  signal \p_0_in1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_39_in : STD_LOGIC;
  signal tmp_17_fu_164_p4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GradientValuesY_0_V_reg_841[7]_i_2\ : label is "soft_lutpair54";
  attribute HLUTNM : string;
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_1\ : label is "lutpair7";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_2\ : label is "lutpair6";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_3\ : label is "lutpair5";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_4\ : label is "lutpair4";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_5\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_6\ : label is "lutpair7";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_7\ : label is "lutpair6";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__0_i_8\ : label is "lutpair5";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry__1_i_2\ : label is "lutpair8";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_1\ : label is "lutpair3";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_2\ : label is "lutpair2";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_3\ : label is "lutpair1";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_5\ : label is "lutpair4";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_6\ : label is "lutpair3";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_7\ : label is "lutpair2";
  attribute HLUTNM of \out_pix_2_fu_146_p2__23_carry_i_8\ : label is "lutpair1";
begin
  ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) <= \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(7 downto 0);
  ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0) <= \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(7 downto 0);
\GradientValuesY_0_V_reg_841[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry_n_7\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[0]\
    );
\GradientValuesY_0_V_reg_841[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry_n_6\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[1]\
    );
\GradientValuesY_0_V_reg_841[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry_n_5\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[2]\
    );
\GradientValuesY_0_V_reg_841[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry_n_4\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[3]\
    );
\GradientValuesY_0_V_reg_841[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry__0_n_7\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[4]\
    );
\GradientValuesY_0_V_reg_841[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry__0_n_6\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[5]\
    );
\GradientValuesY_0_V_reg_841[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry__0_n_5\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[6]\
    );
\GradientValuesY_0_V_reg_841[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => tmp_9_reg_772_pp1_iter3_reg,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => tmp_17_fu_164_p4(0),
      I3 => tmp_17_fu_164_p4(1),
      I4 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      O => \GradientValuesY_0_V_reg_841_reg[7]_1\
    );
\GradientValuesY_0_V_reg_841[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry__0_n_4\,
      I1 => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      I2 => tmp_17_fu_164_p4(1),
      I3 => tmp_17_fu_164_p4(0),
      O => \GradientValuesY_0_V_reg_841_reg[7]_0\
    );
\out_pix_2_fu_146_p2__23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_146_p2__23_carry_n_0\,
      CO(2) => \out_pix_2_fu_146_p2__23_carry_n_1\,
      CO(1) => \out_pix_2_fu_146_p2__23_carry_n_2\,
      CO(0) => \out_pix_2_fu_146_p2__23_carry_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_146_p2__23_carry_i_1_n_0\,
      DI(2) => \out_pix_2_fu_146_p2__23_carry_i_2_n_0\,
      DI(1) => \out_pix_2_fu_146_p2__23_carry_i_3_n_0\,
      DI(0) => O(0),
      O(3) => \out_pix_2_fu_146_p2__23_carry_n_4\,
      O(2) => \out_pix_2_fu_146_p2__23_carry_n_5\,
      O(1) => \out_pix_2_fu_146_p2__23_carry_n_6\,
      O(0) => \out_pix_2_fu_146_p2__23_carry_n_7\,
      S(3) => \out_pix_2_fu_146_p2__23_carry_i_5_n_0\,
      S(2) => \out_pix_2_fu_146_p2__23_carry_i_6_n_0\,
      S(1) => \out_pix_2_fu_146_p2__23_carry_i_7_n_0\,
      S(0) => \out_pix_2_fu_146_p2__23_carry_i_8_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_146_p2__23_carry_n_0\,
      CO(3) => \out_pix_2_fu_146_p2__23_carry__0_n_0\,
      CO(2) => \out_pix_2_fu_146_p2__23_carry__0_n_1\,
      CO(1) => \out_pix_2_fu_146_p2__23_carry__0_n_2\,
      CO(0) => \out_pix_2_fu_146_p2__23_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_2_fu_146_p2__23_carry__0_i_1_n_0\,
      DI(2) => \out_pix_2_fu_146_p2__23_carry__0_i_2_n_0\,
      DI(1) => \out_pix_2_fu_146_p2__23_carry__0_i_3_n_0\,
      DI(0) => \out_pix_2_fu_146_p2__23_carry__0_i_4_n_0\,
      O(3) => \out_pix_2_fu_146_p2__23_carry__0_n_4\,
      O(2) => \out_pix_2_fu_146_p2__23_carry__0_n_5\,
      O(1) => \out_pix_2_fu_146_p2__23_carry__0_n_6\,
      O(0) => \out_pix_2_fu_146_p2__23_carry__0_n_7\,
      S(3) => \out_pix_2_fu_146_p2__23_carry__0_i_5_n_0\,
      S(2) => \out_pix_2_fu_146_p2__23_carry__0_i_6_n_0\,
      S(1) => \out_pix_2_fu_146_p2__23_carry__0_i_7_n_0\,
      S(0) => \out_pix_2_fu_146_p2__23_carry__0_i_8_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(2),
      I1 => \out_pix_fu_130_p2_carry__0_n_6\,
      I2 => \p_0_in1_in__0\(6),
      O => \out_pix_2_fu_146_p2__23_carry__0_i_1_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(7),
      I1 => DOBDO(7),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(7),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(7),
      O => \GradientValuesY_0_V_reg_841_reg[7]_2\(3)
    );
\out_pix_2_fu_146_p2__23_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(6),
      I1 => DOBDO(6),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(6),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(6),
      O => \GradientValuesY_0_V_reg_841_reg[7]_2\(2)
    );
\out_pix_2_fu_146_p2__23_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(5),
      I1 => DOBDO(5),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(5),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(5),
      O => \GradientValuesY_0_V_reg_841_reg[7]_2\(1)
    );
\out_pix_2_fu_146_p2__23_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(4),
      I1 => DOBDO(4),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(4),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(4),
      O => \GradientValuesY_0_V_reg_841_reg[7]_2\(0)
    );
\out_pix_2_fu_146_p2__23_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(1),
      I1 => \out_pix_fu_130_p2_carry__0_n_7\,
      I2 => \p_0_in1_in__0\(5),
      O => \out_pix_2_fu_146_p2__23_carry__0_i_2_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(0),
      I1 => out_pix_fu_130_p2_carry_n_4,
      I2 => \p_0_in1_in__0\(4),
      O => \out_pix_2_fu_146_p2__23_carry__0_i_3_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => O(3),
      I1 => out_pix_fu_130_p2_carry_n_5,
      I2 => \p_0_in1_in__0\(3),
      O => \out_pix_2_fu_146_p2__23_carry__0_i_4_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(3),
      I1 => \out_pix_fu_130_p2_carry__0_n_5\,
      I2 => \p_0_in1_in__0\(7),
      I3 => \out_pix_2_fu_146_p2__23_carry__0_i_1_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry__0_i_5_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(2),
      I1 => \out_pix_fu_130_p2_carry__0_n_6\,
      I2 => \p_0_in1_in__0\(6),
      I3 => \out_pix_2_fu_146_p2__23_carry__0_i_2_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry__0_i_6_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(1),
      I1 => \out_pix_fu_130_p2_carry__0_n_7\,
      I2 => \p_0_in1_in__0\(5),
      I3 => \out_pix_2_fu_146_p2__23_carry__0_i_3_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry__0_i_7_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(0),
      I1 => out_pix_fu_130_p2_carry_n_4,
      I2 => \p_0_in1_in__0\(4),
      I3 => \out_pix_2_fu_146_p2__23_carry__0_i_4_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry__0_i_8_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_146_p2__23_carry__0_n_0\,
      CO(3) => \NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \out_pix_2_fu_146_p2__23_carry__1_n_1\,
      CO(1) => \NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \out_pix_2_fu_146_p2__23_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \out_pix_2_fu_146_p2__23_carry__1_i_1_n_0\,
      DI(0) => \out_pix_2_fu_146_p2__23_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_out_pix_2_fu_146_p2__23_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_17_fu_164_p4(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \out_pix_2_fu_146_p2__23_carry__1_i_3_n_0\,
      S(0) => \out_pix_2_fu_146_p2__23_carry__1_i_4_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I1 => \out_pix_fu_130_p2_carry__0_n_4\,
      I2 => \src_buf3_0_V_reg_339_reg[7]_0\(0),
      O => \out_pix_2_fu_146_p2__23_carry__1_i_1_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \src_buf1_0_V_reg_352_reg[7]_0\(3),
      I1 => \out_pix_fu_130_p2_carry__0_n_5\,
      I2 => \p_0_in1_in__0\(7),
      O => \out_pix_2_fu_146_p2__23_carry__1_i_2_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]_0\(0),
      I1 => \out_pix_fu_130_p2_carry__0_n_4\,
      I2 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I3 => \out_pix_fu_130_p2_carry__1_n_7\,
      O => \out_pix_2_fu_146_p2__23_carry__1_i_3_n_0\
    );
\out_pix_2_fu_146_p2__23_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out_pix_2_fu_146_p2__23_carry__1_i_2_n_0\,
      I1 => \src_buf1_0_V_reg_352_reg[7]\(0),
      I2 => \out_pix_fu_130_p2_carry__0_n_4\,
      I3 => \src_buf3_0_V_reg_339_reg[7]_0\(0),
      O => \out_pix_2_fu_146_p2__23_carry__1_i_4_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => O(2),
      I1 => out_pix_fu_130_p2_carry_n_6,
      I2 => \p_0_in1_in__0\(2),
      O => \out_pix_2_fu_146_p2__23_carry_i_1_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(2),
      I1 => DOBDO(2),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(2),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(2),
      O => \GradientValuesY_0_V_reg_841_reg[3]_0\(2)
    );
\out_pix_2_fu_146_p2__23_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(1),
      I1 => DOBDO(1),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(1),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(1),
      O => \GradientValuesY_0_V_reg_841_reg[3]_0\(1)
    );
\out_pix_2_fu_146_p2__23_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(0),
      I1 => DOBDO(0),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(0),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(0),
      O => \GradientValuesY_0_V_reg_841_reg[3]_0\(0)
    );
\out_pix_2_fu_146_p2__23_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => O(1),
      I1 => out_pix_fu_130_p2_carry_n_7,
      I2 => \p_0_in1_in__0\(1),
      O => \out_pix_2_fu_146_p2__23_carry_i_2_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => \out_pix_2_fu_146_p2__23_carry_i_3_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(3),
      I1 => out_pix_fu_130_p2_carry_n_5,
      I2 => \p_0_in1_in__0\(3),
      I3 => \out_pix_2_fu_146_p2__23_carry_i_1_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry_i_5_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(2),
      I1 => out_pix_fu_130_p2_carry_n_6,
      I2 => \p_0_in1_in__0\(2),
      I3 => \out_pix_2_fu_146_p2__23_carry_i_2_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry_i_6_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => O(1),
      I1 => out_pix_fu_130_p2_carry_n_7,
      I2 => \p_0_in1_in__0\(1),
      I3 => \out_pix_2_fu_146_p2__23_carry_i_3_n_0\,
      O => \out_pix_2_fu_146_p2__23_carry_i_7_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \p_0_in1_in__0\(0),
      O => \out_pix_2_fu_146_p2__23_carry_i_8_n_0\
    );
\out_pix_2_fu_146_p2__23_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(3),
      I1 => DOBDO(3),
      I2 => \p_01078_3_reg_749_reg[1]\(0),
      I3 => ram_reg_1(3),
      I4 => \p_01078_3_reg_749_reg[1]\(1),
      I5 => ram_reg_2(3),
      O => \GradientValuesY_0_V_reg_841_reg[3]_0\(3)
    );
out_pix_2_fu_146_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_2_fu_146_p2_carry_n_0,
      CO(2) => out_pix_2_fu_146_p2_carry_n_1,
      CO(1) => out_pix_2_fu_146_p2_carry_n_2,
      CO(0) => out_pix_2_fu_146_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(3 downto 0),
      O(3 downto 0) => \p_0_in1_in__0\(3 downto 0),
      S(3 downto 0) => ram_reg(3 downto 0)
    );
\out_pix_2_fu_146_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_2_fu_146_p2_carry_n_0,
      CO(3) => \GradientValuesY_0_V_reg_841_reg[7]\(0),
      CO(2) => \out_pix_2_fu_146_p2_carry__0_n_1\,
      CO(1) => \out_pix_2_fu_146_p2_carry__0_n_2\,
      CO(0) => \out_pix_2_fu_146_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(7 downto 4),
      O(3 downto 0) => \p_0_in1_in__0\(7 downto 4),
      S(3 downto 0) => ram_reg_0(3 downto 0)
    );
\out_pix_2_fu_146_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(7),
      I1 => \src_buf3_V_reg_302_reg[7]\(7),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(7)
    );
\out_pix_2_fu_146_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(6),
      I1 => \src_buf3_V_reg_302_reg[7]\(6),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(6)
    );
\out_pix_2_fu_146_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(5),
      I1 => \src_buf3_V_reg_302_reg[7]\(5),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(5)
    );
\out_pix_2_fu_146_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(4),
      I1 => \src_buf3_V_reg_302_reg[7]\(4),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(4)
    );
out_pix_2_fu_146_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(3),
      I1 => \src_buf3_V_reg_302_reg[7]\(3),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(3)
    );
out_pix_2_fu_146_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(2),
      I1 => \src_buf3_V_reg_302_reg[7]\(2),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(2)
    );
out_pix_2_fu_146_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(1),
      I1 => \src_buf3_V_reg_302_reg[7]\(1),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(1)
    );
out_pix_2_fu_146_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I1 => \src_buf3_V_reg_302_reg[7]\(0),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf3_v_phi_fu_306_p4\(0)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(7),
      I1 => \src_buf1_V_reg_364_reg[7]\(7),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(7)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(6),
      I1 => \src_buf1_V_reg_364_reg[7]\(6),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(6)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(5),
      I1 => \src_buf1_V_reg_364_reg[7]\(5),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(5)
    );
\out_pix_4_fu_146_p2__23_carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(4),
      I1 => \src_buf1_V_reg_364_reg[7]\(4),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(4)
    );
\out_pix_4_fu_146_p2__23_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(2),
      I1 => \src_buf1_V_reg_364_reg[7]\(2),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(2)
    );
\out_pix_4_fu_146_p2__23_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(1),
      I1 => \src_buf1_V_reg_364_reg[7]\(1),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(1)
    );
\out_pix_4_fu_146_p2__23_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(0),
      I1 => \src_buf1_V_reg_364_reg[7]\(0),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(0)
    );
\out_pix_4_fu_146_p2__23_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => Q(3),
      I1 => \src_buf1_V_reg_364_reg[7]\(3),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      O => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(3)
    );
out_pix_fu_130_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_pix_fu_130_p2_carry_n_0,
      CO(2) => out_pix_fu_130_p2_carry_n_1,
      CO(1) => out_pix_fu_130_p2_carry_n_2,
      CO(0) => out_pix_fu_130_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => out_pix_fu_130_p2_carry_i_1_n_0,
      DI(2) => out_pix_fu_130_p2_carry_i_2_n_0,
      DI(1) => out_pix_fu_130_p2_carry_i_3_n_0,
      DI(0) => '0',
      O(3) => out_pix_fu_130_p2_carry_n_4,
      O(2) => out_pix_fu_130_p2_carry_n_5,
      O(1) => out_pix_fu_130_p2_carry_n_6,
      O(0) => out_pix_fu_130_p2_carry_n_7,
      S(3) => \out_pix_fu_130_p2_carry_i_4__0_n_0\,
      S(2) => \out_pix_fu_130_p2_carry_i_5__0_n_0\,
      S(1) => \out_pix_fu_130_p2_carry_i_6__0_n_0\,
      S(0) => out_pix_fu_130_p2_carry_i_7_n_0
    );
\out_pix_fu_130_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_pix_fu_130_p2_carry_n_0,
      CO(3) => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(2) => \out_pix_fu_130_p2_carry__0_n_1\,
      CO(1) => \out_pix_fu_130_p2_carry__0_n_2\,
      CO(0) => \out_pix_fu_130_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \out_pix_fu_130_p2_carry__0_i_1_n_0\,
      DI(2) => \out_pix_fu_130_p2_carry__0_i_2_n_0\,
      DI(1) => \out_pix_fu_130_p2_carry__0_i_3_n_0\,
      DI(0) => \out_pix_fu_130_p2_carry__0_i_4_n_0\,
      O(3) => \out_pix_fu_130_p2_carry__0_n_4\,
      O(2) => \out_pix_fu_130_p2_carry__0_n_5\,
      O(1) => \out_pix_fu_130_p2_carry__0_n_6\,
      O(0) => \out_pix_fu_130_p2_carry__0_n_7\,
      S(3) => \out_pix_fu_130_p2_carry__0_i_5__0_n_0\,
      S(2) => \out_pix_fu_130_p2_carry__0_i_6__0_n_0\,
      S(1) => \out_pix_fu_130_p2_carry__0_i_7__0_n_0\,
      S(0) => \out_pix_fu_130_p2_carry__0_i_8__0_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(6),
      I1 => \buf2_V_reg_831_reg[7]\(6),
      I2 => Q(6),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(6),
      O => \out_pix_fu_130_p2_carry__0_i_1_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(5),
      I1 => \buf2_V_reg_831_reg[7]\(5),
      I2 => Q(5),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(5),
      O => \out_pix_fu_130_p2_carry__0_i_2_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(4),
      I1 => \buf2_V_reg_831_reg[7]\(4),
      I2 => Q(4),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(4),
      O => \out_pix_fu_130_p2_carry__0_i_3_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(3),
      I1 => \buf2_V_reg_831_reg[7]\(3),
      I2 => Q(3),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(3),
      O => \out_pix_fu_130_p2_carry__0_i_4_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \out_pix_fu_130_p2_carry__0_i_1_n_0\,
      I1 => \buf0_V_reg_821_reg[7]\(7),
      I2 => p_39_in,
      I3 => Q(7),
      I4 => \buf2_V_reg_831_reg[7]\(7),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(7),
      O => \out_pix_fu_130_p2_carry__0_i_5__0_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \out_pix_fu_130_p2_carry__0_i_2_n_0\,
      I1 => \buf0_V_reg_821_reg[7]\(6),
      I2 => p_39_in,
      I3 => Q(6),
      I4 => \buf2_V_reg_831_reg[7]\(6),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(6),
      O => \out_pix_fu_130_p2_carry__0_i_6__0_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \out_pix_fu_130_p2_carry__0_i_3_n_0\,
      I1 => \buf0_V_reg_821_reg[7]\(5),
      I2 => p_39_in,
      I3 => Q(5),
      I4 => \buf2_V_reg_831_reg[7]\(5),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(5),
      O => \out_pix_fu_130_p2_carry__0_i_7__0_n_0\
    );
\out_pix_fu_130_p2_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \out_pix_fu_130_p2_carry__0_i_4_n_0\,
      I1 => \buf0_V_reg_821_reg[7]\(4),
      I2 => p_39_in,
      I3 => Q(4),
      I4 => \buf2_V_reg_831_reg[7]\(4),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(4),
      O => \out_pix_fu_130_p2_carry__0_i_8__0_n_0\
    );
\out_pix_fu_130_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_fu_130_p2_carry__0_n_0\,
      CO(3 downto 0) => \NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_pix_fu_130_p2_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \out_pix_fu_130_p2_carry__1_i_1_n_0\
    );
\out_pix_fu_130_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFAFAFFFAFAFAF"
    )
        port map (
      I0 => Q(7),
      I1 => \buf0_V_reg_821_reg[7]\(7),
      I2 => \src_buf3_0_V_reg_339_reg[7]\(7),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf2_V_reg_831_reg[7]\(7),
      O => \out_pix_fu_130_p2_carry__1_i_1_n_0\
    );
out_pix_fu_130_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(2),
      I1 => \buf2_V_reg_831_reg[7]\(2),
      I2 => Q(2),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(2),
      O => out_pix_fu_130_p2_carry_i_1_n_0
    );
out_pix_fu_130_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0A0ACC0A0A0A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(1),
      I1 => \buf2_V_reg_831_reg[7]\(1),
      I2 => Q(1),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(1),
      O => out_pix_fu_130_p2_carry_i_2_n_0
    );
out_pix_fu_130_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFAFAFFFAFAFAF"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I1 => \buf2_V_reg_831_reg[7]\(0),
      I2 => Q(0),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(0),
      O => out_pix_fu_130_p2_carry_i_3_n_0
    );
\out_pix_fu_130_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => out_pix_fu_130_p2_carry_i_1_n_0,
      I1 => \buf0_V_reg_821_reg[7]\(3),
      I2 => p_39_in,
      I3 => Q(3),
      I4 => \buf2_V_reg_831_reg[7]\(3),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(3),
      O => \out_pix_fu_130_p2_carry_i_4__0_n_0\
    );
\out_pix_fu_130_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => out_pix_fu_130_p2_carry_i_2_n_0,
      I1 => \buf0_V_reg_821_reg[7]\(2),
      I2 => p_39_in,
      I3 => Q(2),
      I4 => \buf2_V_reg_831_reg[7]\(2),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(2),
      O => \out_pix_fu_130_p2_carry_i_5__0_n_0\
    );
\out_pix_fu_130_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => out_pix_fu_130_p2_carry_i_3_n_0,
      I1 => \buf0_V_reg_821_reg[7]\(1),
      I2 => p_39_in,
      I3 => Q(1),
      I4 => \buf2_V_reg_831_reg[7]\(1),
      I5 => \src_buf3_0_V_reg_339_reg[7]\(1),
      O => \out_pix_fu_130_p2_carry_i_6__0_n_0\
    );
out_pix_fu_130_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335A5A5ACC5A5A5A"
    )
        port map (
      I0 => \src_buf3_0_V_reg_339_reg[7]\(0),
      I1 => \buf2_V_reg_831_reg[7]\(0),
      I2 => Q(0),
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => ap_enable_reg_pp1_iter5_reg,
      I5 => \buf0_V_reg_821_reg[7]\(0),
      O => out_pix_fu_130_p2_carry_i_7_n_0
    );
out_pix_fu_130_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5_reg,
      I1 => tmp_9_reg_772_pp1_iter4_reg,
      O => p_39_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    buf_1_V_load_reg_8070 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf0_V_reg_821_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf1_V_reg_826_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_11_reg_781_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    tmp_9_reg_772_pp1_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    p_dsty_V_V_full_n : in STD_LOGIC;
    \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    p_dstx_V_V_full_n : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_01078_3_reg_749_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_01072_3_reg_754_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf2_0_V_reg_314_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_9_reg_772_pp1_iter4_reg : in STD_LOGIC;
    \src_buf2_V_reg_326_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gradientvaluesx_0_v_reg_836_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp1_stage0_110011 : STD_LOGIC;
  signal \^buf0_v_reg_821_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^buf1_v_reg_826_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^buf_1_v_load_reg_8070\ : STD_LOGIC;
  signal buf_2_V_ce1 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \ram_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_10__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ram_reg_i_30 : label is "soft_lutpair46";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \GradientValuesX_0_V_reg_836_reg[7]_0\(3 downto 0) <= \^gradientvaluesx_0_v_reg_836_reg[7]_0\(3 downto 0);
  \buf0_V_reg_821_reg[7]\(7 downto 0) <= \^buf0_v_reg_821_reg[7]\(7 downto 0);
  \buf1_V_reg_826_reg[7]\(7 downto 0) <= \^buf1_v_reg_826_reg[7]\(7 downto 0);
  buf_1_V_load_reg_8070 <= \^buf_1_v_load_reg_8070\;
  ram_reg_0 <= \^ram_reg_0\;
\buf0_V_reg_821[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(0),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(0),
      O => \^buf0_v_reg_821_reg[7]\(0)
    );
\buf0_V_reg_821[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(1),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(1),
      O => \^buf0_v_reg_821_reg[7]\(1)
    );
\buf0_V_reg_821[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(2),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(2),
      O => \^buf0_v_reg_821_reg[7]\(2)
    );
\buf0_V_reg_821[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(3),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(3),
      O => \^buf0_v_reg_821_reg[7]\(3)
    );
\buf0_V_reg_821[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(4),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(4),
      O => \^buf0_v_reg_821_reg[7]\(4)
    );
\buf0_V_reg_821[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(5),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(5),
      O => \^buf0_v_reg_821_reg[7]\(5)
    );
\buf0_V_reg_821[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(6),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(6),
      O => \^buf0_v_reg_821_reg[7]\(6)
    );
\buf0_V_reg_821[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \p_01078_3_reg_749_reg[1]\(1),
      I2 => ram_reg_2(7),
      I3 => \p_01078_3_reg_749_reg[1]\(0),
      I4 => ram_reg_3(7),
      O => \^buf0_v_reg_821_reg[7]\(7)
    );
\buf1_V_reg_826[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(0),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(0),
      O => \^buf1_v_reg_826_reg[7]\(0)
    );
\buf1_V_reg_826[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(1),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(1),
      O => \^buf1_v_reg_826_reg[7]\(1)
    );
\buf1_V_reg_826[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(2),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(2),
      O => \^buf1_v_reg_826_reg[7]\(2)
    );
\buf1_V_reg_826[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(3),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(3),
      O => \^buf1_v_reg_826_reg[7]\(3)
    );
\buf1_V_reg_826[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(4),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(4),
      O => \^buf1_v_reg_826_reg[7]\(4)
    );
\buf1_V_reg_826[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(5),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(5),
      O => \^buf1_v_reg_826_reg[7]\(5)
    );
\buf1_V_reg_826[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(6),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(6),
      O => \^buf1_v_reg_826_reg[7]\(6)
    );
\buf1_V_reg_826[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \p_01072_3_reg_754_reg[1]\(1),
      I2 => ram_reg_2(7),
      I3 => \p_01072_3_reg_754_reg[1]\(0),
      I4 => ram_reg_3(7),
      O => \^buf1_v_reg_826_reg[7]\(7)
    );
\buf2_V_reg_831[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(0),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(0),
      O => D(0)
    );
\buf2_V_reg_831[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(1),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(1),
      O => D(1)
    );
\buf2_V_reg_831[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(2),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(2),
      O => D(2)
    );
\buf2_V_reg_831[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(3),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(3),
      O => D(3)
    );
\buf2_V_reg_831[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(4),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(4),
      O => D(4)
    );
\buf2_V_reg_831[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(5),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(5),
      O => D(5)
    );
\buf2_V_reg_831[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(6),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(6),
      O => D(6)
    );
\buf2_V_reg_831[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => ram_reg_2(7),
      I3 => \p_01066_3_reg_759_reg[1]\(0),
      I4 => ram_reg_3(7),
      O => D(7)
    );
\out_pix_4_fu_146_p2__23_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_1(0),
      CO(3 downto 1) => \NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\out_pix_4_fu_146_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(7),
      I1 => ram_reg_3(7),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(7),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(7),
      O => \GradientValuesX_0_V_reg_836_reg[7]_1\(3)
    );
\out_pix_4_fu_146_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(6),
      I1 => ram_reg_3(6),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(6),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(6),
      O => \GradientValuesX_0_V_reg_836_reg[7]_1\(2)
    );
\out_pix_4_fu_146_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(5),
      I1 => ram_reg_3(5),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(5),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(5),
      O => \GradientValuesX_0_V_reg_836_reg[7]_1\(1)
    );
\out_pix_4_fu_146_p2_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(4),
      I1 => ram_reg_3(4),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(4),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(4),
      O => \GradientValuesX_0_V_reg_836_reg[7]_1\(0)
    );
\out_pix_4_fu_146_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(3),
      I1 => ram_reg_3(3),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(3),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(3),
      O => \GradientValuesX_0_V_reg_836_reg[3]\(3)
    );
\out_pix_4_fu_146_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(2),
      I1 => ram_reg_3(2),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(2),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(2),
      O => \GradientValuesX_0_V_reg_836_reg[3]\(2)
    );
\out_pix_4_fu_146_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(1),
      I1 => ram_reg_3(1),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(1),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(1),
      O => \GradientValuesX_0_V_reg_836_reg[3]\(1)
    );
\out_pix_4_fu_146_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \^buf0_v_reg_821_reg[7]\(0),
      I1 => ram_reg_3(0),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(0),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \^dobdo\(0),
      O => \GradientValuesX_0_V_reg_836_reg[3]\(0)
    );
\out_pix_fu_130_p2_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(6),
      I1 => \src_buf2_V_reg_326_reg[7]\(6),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(6),
      O => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(3)
    );
\out_pix_fu_130_p2_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(5),
      I1 => \src_buf2_V_reg_326_reg[7]\(5),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(5),
      O => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(2)
    );
\out_pix_fu_130_p2_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(4),
      I1 => \src_buf2_V_reg_326_reg[7]\(4),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(4),
      O => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(1)
    );
\out_pix_fu_130_p2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(3),
      I1 => \src_buf2_V_reg_326_reg[7]\(3),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(3),
      O => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(0)
    );
\out_pix_fu_130_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(3),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(7),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(7),
      I5 => \^buf1_v_reg_826_reg[7]\(7),
      O => \GradientValuesX_0_V_reg_836_reg[7]\(3)
    );
\out_pix_fu_130_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(2),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(6),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(6),
      I5 => \^buf1_v_reg_826_reg[7]\(6),
      O => \GradientValuesX_0_V_reg_836_reg[7]\(2)
    );
\out_pix_fu_130_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(1),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(5),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(5),
      I5 => \^buf1_v_reg_826_reg[7]\(5),
      O => \GradientValuesX_0_V_reg_836_reg[7]\(1)
    );
\out_pix_fu_130_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^gradientvaluesx_0_v_reg_836_reg[7]_0\(0),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(4),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(4),
      I5 => \^buf1_v_reg_826_reg[7]\(4),
      O => \GradientValuesX_0_V_reg_836_reg[7]\(0)
    );
\out_pix_fu_130_p2_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA2AFFFF"
    )
        port map (
      I0 => \src_buf2_V_reg_326_reg[7]\(7),
      I1 => tmp_9_reg_772_pp1_iter4_reg,
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => \src_buf2_0_V_reg_314_reg[7]\(7),
      I4 => \^buf1_v_reg_826_reg[7]\(7),
      O => \GradientValuesX_0_V_reg_836_reg[7]_2\(0)
    );
\out_pix_fu_130_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(2),
      I1 => \src_buf2_V_reg_326_reg[7]\(2),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(2),
      O => \^di\(2)
    );
\out_pix_fu_130_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222A222"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(1),
      I1 => \src_buf2_V_reg_326_reg[7]\(1),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(1),
      O => \^di\(1)
    );
\out_pix_fu_130_p2_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBFBBB"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(0),
      I1 => \src_buf2_V_reg_326_reg[7]\(0),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(0),
      O => \^di\(0)
    );
out_pix_fu_130_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^di\(2),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(3),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(3),
      I5 => \^buf1_v_reg_826_reg[7]\(3),
      O => S(3)
    );
out_pix_fu_130_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^di\(1),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(2),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(2),
      I5 => \^buf1_v_reg_826_reg[7]\(2),
      O => S(2)
    );
out_pix_fu_130_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65556AAA9AAA9555"
    )
        port map (
      I0 => \^di\(0),
      I1 => \src_buf2_0_V_reg_314_reg[7]\(1),
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => tmp_9_reg_772_pp1_iter4_reg,
      I4 => \src_buf2_V_reg_326_reg[7]\(1),
      I5 => \^buf1_v_reg_826_reg[7]\(1),
      O => S(1)
    );
\out_pix_fu_130_p2_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666A666"
    )
        port map (
      I0 => \^buf1_v_reg_826_reg[7]\(0),
      I1 => \src_buf2_V_reg_326_reg[7]\(0),
      I2 => tmp_9_reg_772_pp1_iter4_reg,
      I3 => ap_enable_reg_pp1_iter5_reg,
      I4 => \src_buf2_0_V_reg_314_reg[7]\(0),
      O => S(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \tmp_11_reg_781_reg[10]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \mOutPtr_reg[0]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_2_V_ce1,
      ENBWREN => ap_enable_reg_pp1_iter2_reg,
      REGCEAREGCE => '0',
      REGCEB => \^buf_1_v_load_reg_8070\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_2_V_ce1,
      WEA(0) => buf_2_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_5_reg_764_reg[0]\,
      I1 => \tmp_14_reg_768_reg[1]\(0),
      O => p_13_in
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \tmp_5_reg_764_reg[0]\,
      I2 => \p_01066_3_reg_759_reg[1]\(1),
      O => \ram_reg_i_11__1_n_0\
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00000000000000"
    )
        port map (
      I0 => p_13_in,
      I1 => \^ram_reg_0\,
      I2 => \ram_reg_i_11__1_n_0\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => tmp_9_reg_772,
      O => buf_2_V_ce1
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF020A"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5_reg,
      I1 => p_dsty_V_V_full_n,
      I2 => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\,
      I3 => p_dstx_V_V_full_n,
      I4 => ap_block_pp1_stage0_110011,
      O => \^ram_reg_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => tmp_9_reg_772_pp1_iter2_reg,
      O => \^buf_1_v_load_reg_8070\
    );
ram_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => p_src_V_V_empty_n,
      I2 => \tmp_5_reg_764_reg[0]\,
      I3 => tmp_9_reg_772,
      O => ap_block_pp1_stage0_110011
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22 is
  port (
    \buf1_V_reg_826_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_1_V_load_reg_8070 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    tmp_6_reg_713 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    \p_0177_0_i_reg_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_1_reg_254_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22 : entity is "xFSobelFilter3x3_bkb_ram";
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22 is
  signal buf_1_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buf_1_V_address1122_out__0\ : STD_LOGIC;
  signal buf_1_V_ce1 : STD_LOGIC;
  signal buf_1_V_we1 : STD_LOGIC;
  signal \^p_33_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_27 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ram_reg_i_28 : label is "soft_lutpair45";
begin
  p_33_in <= \^p_33_in\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_1_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \mOutPtr_reg[1]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \buf1_V_reg_826_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => \^ram_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => buf_1_V_load_reg_8070,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_1_V_ce1,
      WEA(0) => buf_1_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(4),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(4),
      O => buf_1_V_address1(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(3),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(3),
      O => buf_1_V_address1(3)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(2),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(2),
      O => buf_1_V_address1(2)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(1),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(1),
      O => buf_1_V_address1(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(0),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(0),
      O => buf_1_V_address1(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => p_6_in,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => p_src_V_V_empty_n,
      I3 => tmp_6_reg_713,
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => buf_1_V_we1
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ap_block_pp1_stage0_subdone,
      O => \^ram_reg_0\
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAAEA"
    )
        port map (
      I0 => p_6_in,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => tmp_6_reg_713,
      I4 => p_src_V_V_empty_n,
      O => buf_1_V_ce1
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080808"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \tmp_14_reg_768_reg[1]\(0),
      I2 => \tmp_14_reg_768_reg[1]\(1),
      I3 => \ram_reg_i_27__0_n_0\,
      I4 => \^p_33_in\,
      I5 => ap_block_pp1_stage0_subdone,
      O => p_6_in
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => \tmp_5_reg_764_reg[0]\,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \ap_CS_fsm_reg[4]\(1),
      I4 => \tmp_14_reg_768_reg[1]\(1),
      I5 => \tmp_14_reg_768_reg[1]\(0),
      O => \buf_1_V_address1122_out__0\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \tmp_5_reg_764_reg[0]\,
      I1 => \ap_CS_fsm_reg[4]\(1),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => tmp_9_reg_772,
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => \p_01066_3_reg_759_reg[1]\(0),
      O => \^ram_reg_2\
    );
ram_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \tmp_5_reg_764_reg[0]\,
      I3 => tmp_9_reg_772,
      O => \^ram_reg_1\
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_01066_3_reg_759_reg[1]\(0),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      O => \ram_reg_i_27__0_n_0\
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \ap_CS_fsm_reg[4]\(1),
      I3 => \tmp_5_reg_764_reg[0]\,
      O => \^p_33_in\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(10),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(10),
      O => buf_1_V_address1(10)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(9),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(9),
      O => buf_1_V_address1(9)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(8),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(8),
      O => buf_1_V_address1(8)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(7),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(7),
      O => buf_1_V_address1(7)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(6),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(6),
      O => buf_1_V_address1(6)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \buf_1_V_address1122_out__0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(5),
      I2 => \^ram_reg_2\,
      I3 => \p_1_reg_254_reg[10]\(5),
      O => buf_1_V_address1(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_mux_src_buf1_V_phi_fu_368_p4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    tmp_6_reg_713 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_33_in : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    \p_0177_0_i_reg_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_1_reg_254_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_phi_mux_src_buf3_V_phi_fu_306_p4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23 : entity is "xFSobelFilter3x3_bkb_ram";
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \buf_0_V_address11__0\ : STD_LOGIC;
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_we1 : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_4_n_0\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_4_n_1\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_4_n_2\ : STD_LOGIC;
  signal \out_pix_2_fu_146_p2__23_carry_i_4_n_3\ : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal \ram_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
\out_pix_2_fu_146_p2__23_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_146_p2__23_carry_i_4_n_0\,
      CO(3) => \out_pix_2_fu_146_p2__23_carry__0_i_9_n_0\,
      CO(2) => \out_pix_2_fu_146_p2__23_carry__0_i_9_n_1\,
      CO(1) => \out_pix_2_fu_146_p2__23_carry__0_i_9_n_2\,
      CO(0) => \out_pix_2_fu_146_p2__23_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 4),
      O(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[7]\(3 downto 0),
      S(3 downto 0) => ram_reg_1(3 downto 0)
    );
\out_pix_2_fu_146_p2__23_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_2_fu_146_p2__23_carry__0_i_9_n_0\,
      CO(3 downto 1) => \NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\out_pix_2_fu_146_p2__23_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \src_buf3_0_V_reg_339_reg[7]\(0),
      CO(3 downto 1) => \NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GradientValuesY_0_V_reg_841_reg[7]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\out_pix_2_fu_146_p2__23_carry_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix_2_fu_146_p2__23_carry_i_4_n_0\,
      CO(2) => \out_pix_2_fu_146_p2__23_carry_i_4_n_1\,
      CO(1) => \out_pix_2_fu_146_p2__23_carry_i_4_n_2\,
      CO(0) => \out_pix_2_fu_146_p2__23_carry_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out_pix_2_fu_146_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(7),
      I1 => \^dobdo\(7),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(7),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(7),
      O => \GradientValuesY_0_V_reg_841_reg[7]_1\(3)
    );
\out_pix_2_fu_146_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(6),
      I1 => \^dobdo\(6),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(6),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(6),
      O => \GradientValuesY_0_V_reg_841_reg[7]_1\(2)
    );
\out_pix_2_fu_146_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(5),
      I1 => \^dobdo\(5),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(5),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(5),
      O => \GradientValuesY_0_V_reg_841_reg[7]_1\(1)
    );
\out_pix_2_fu_146_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(4),
      I1 => \^dobdo\(4),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(4),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(4),
      O => \GradientValuesY_0_V_reg_841_reg[7]_1\(0)
    );
out_pix_2_fu_146_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(3),
      I1 => \^dobdo\(3),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(3),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(3),
      O => \GradientValuesY_0_V_reg_841_reg[3]\(3)
    );
out_pix_2_fu_146_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(2),
      I1 => \^dobdo\(2),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(2),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(2),
      O => \GradientValuesY_0_V_reg_841_reg[3]\(2)
    );
out_pix_2_fu_146_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(1),
      I1 => \^dobdo\(1),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(1),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(1),
      O => \GradientValuesY_0_V_reg_841_reg[3]\(1)
    );
out_pix_2_fu_146_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => ap_phi_mux_src_buf3_V_phi_fu_306_p4(0),
      I1 => \^dobdo\(0),
      I2 => \p_01066_3_reg_759_reg[1]\(0),
      I3 => ram_reg_2(0),
      I4 => \p_01066_3_reg_759_reg[1]\(1),
      I5 => ram_reg_3(0),
      O => \GradientValuesY_0_V_reg_841_reg[3]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_0_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => \ram_reg_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_0_V_ce1,
      WEA(0) => buf_0_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => p_11_in,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => p_src_V_V_empty_n,
      I3 => tmp_6_reg_713,
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => buf_0_V_we1
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(3),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(3),
      O => buf_0_V_address1(3)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(2),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(2),
      O => buf_0_V_address1(2)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(1),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(1),
      O => buf_0_V_address1(1)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(0),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(0),
      O => buf_0_V_address1(0)
    );
ram_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAAEA"
    )
        port map (
      I0 => p_11_in,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => tmp_6_reg_713,
      I4 => p_src_V_V_empty_n,
      O => buf_0_V_ce1
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0200000202"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\,
      I1 => \tmp_14_reg_768_reg[1]\(1),
      I2 => \tmp_14_reg_768_reg[1]\(0),
      I3 => p_33_in,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => ram_reg_i_29_n_0,
      O => p_11_in
    );
ram_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \tmp_14_reg_768_reg[1]\(0),
      I1 => \tmp_14_reg_768_reg[1]\(1),
      I2 => tmp_9_reg_772,
      I3 => \tmp_5_reg_764_reg[0]\,
      I4 => ap_enable_reg_pp1_iter1,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => \^ram_reg_0\
    );
ram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \p_01066_3_reg_759_reg[1]\(0),
      I1 => \p_01066_3_reg_759_reg[1]\(1),
      I2 => \tmp_5_reg_764_reg[0]\,
      I3 => \ap_CS_fsm_reg[4]\(1),
      I4 => ap_enable_reg_pp1_iter1,
      I5 => tmp_9_reg_772,
      O => \buf_0_V_address11__0\
    );
ram_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_01066_3_reg_759_reg[1]\(1),
      I1 => \p_01066_3_reg_759_reg[1]\(0),
      O => ram_reg_i_29_n_0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => ap_block_pp1_stage0_subdone,
      O => \ram_reg_i_2__0_n_0\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(10),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(10),
      O => buf_0_V_address1(10)
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(9),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(9),
      O => buf_0_V_address1(9)
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(8),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(8),
      O => buf_0_V_address1(8)
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(7),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(7),
      O => buf_0_V_address1(7)
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(6),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(6),
      O => buf_0_V_address1(6)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(5),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(5),
      O => buf_0_V_address1(5)
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \p_0177_0_i_reg_290_reg[10]\(4),
      I2 => \buf_0_V_address11__0\,
      I3 => \p_1_reg_254_reg[10]\(4),
      O => buf_0_V_address1(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xfMat2AXIvideo is
  port (
    ap_done_reg : out STD_LOGIC;
    p_dst_y_TVALID : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    i_reg_2330 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_U0_img_rows_read : out STD_LOGIC;
    xfMat2AXIvideo_U0_img_data_V_read : out STD_LOGIC;
    xfMat2AXIvideo_U0_ap_ready : out STD_LOGIC;
    p_dst_y_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_sync_done : out STD_LOGIC;
    p_dst_y_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    xfMat2AXIvideo57_U0_ap_ready : in STD_LOGIC;
    imgOutput2_rows_c_empty_n : in STD_LOGIC;
    imgOutput2_cols_c15_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_U0_ap_start : in STD_LOGIC;
    p_dst_y_TREADY : in STD_LOGIC;
    imgOutput2_data_V_ch_empty_n : in STD_LOGIC;
    i_reg_2330_1 : in STD_LOGIC;
    \rows_reg_214_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_height_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_cols_dout : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_xfMat2AXIvideo;

architecture STRUCTURE of system_sobel_ip_0_1_xfMat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_38__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_10_n_0 : STD_LOGIC;
  signal ap_done_reg_i_11_n_0 : STD_LOGIC;
  signal ap_done_reg_i_12_n_0 : STD_LOGIC;
  signal ap_done_reg_i_14_n_0 : STD_LOGIC;
  signal ap_done_reg_i_15_n_0 : STD_LOGIC;
  signal ap_done_reg_i_16_n_0 : STD_LOGIC;
  signal ap_done_reg_i_17_n_0 : STD_LOGIC;
  signal ap_done_reg_i_18_n_0 : STD_LOGIC;
  signal ap_done_reg_i_19_n_0 : STD_LOGIC;
  signal ap_done_reg_i_20_n_0 : STD_LOGIC;
  signal ap_done_reg_i_21_n_0 : STD_LOGIC;
  signal ap_done_reg_i_23_n_0 : STD_LOGIC;
  signal ap_done_reg_i_24_n_0 : STD_LOGIC;
  signal ap_done_reg_i_25_n_0 : STD_LOGIC;
  signal ap_done_reg_i_26_n_0 : STD_LOGIC;
  signal ap_done_reg_i_27_n_0 : STD_LOGIC;
  signal ap_done_reg_i_28_n_0 : STD_LOGIC;
  signal ap_done_reg_i_29_n_0 : STD_LOGIC;
  signal ap_done_reg_i_30_n_0 : STD_LOGIC;
  signal ap_done_reg_i_31_n_0 : STD_LOGIC;
  signal ap_done_reg_i_32_n_0 : STD_LOGIC;
  signal ap_done_reg_i_33_n_0 : STD_LOGIC;
  signal ap_done_reg_i_34_n_0 : STD_LOGIC;
  signal ap_done_reg_i_35_n_0 : STD_LOGIC;
  signal ap_done_reg_i_36_n_0 : STD_LOGIC;
  signal ap_done_reg_i_37_n_0 : STD_LOGIC;
  signal ap_done_reg_i_38_n_0 : STD_LOGIC;
  signal ap_done_reg_i_5_n_0 : STD_LOGIC;
  signal ap_done_reg_i_6_n_0 : STD_LOGIC;
  signal ap_done_reg_i_7_n_0 : STD_LOGIC;
  signal ap_done_reg_i_8_n_0 : STD_LOGIC;
  signal ap_done_reg_i_9_n_0 : STD_LOGIC;
  signal ap_done_reg_reg_i_13_n_0 : STD_LOGIC;
  signal ap_done_reg_reg_i_13_n_1 : STD_LOGIC;
  signal ap_done_reg_reg_i_13_n_2 : STD_LOGIC;
  signal ap_done_reg_reg_i_13_n_3 : STD_LOGIC;
  signal ap_done_reg_reg_i_22_n_0 : STD_LOGIC;
  signal ap_done_reg_reg_i_22_n_1 : STD_LOGIC;
  signal ap_done_reg_reg_i_22_n_2 : STD_LOGIC;
  signal ap_done_reg_reg_i_22_n_3 : STD_LOGIC;
  signal ap_done_reg_reg_i_2_n_1 : STD_LOGIC;
  signal ap_done_reg_reg_i_2_n_2 : STD_LOGIC;
  signal ap_done_reg_reg_i_2_n_3 : STD_LOGIC;
  signal ap_done_reg_reg_i_4_n_0 : STD_LOGIC;
  signal ap_done_reg_reg_i_4_n_1 : STD_LOGIC;
  signal ap_done_reg_reg_i_4_n_2 : STD_LOGIC;
  signal ap_done_reg_reg_i_4_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal axi_last_V_fu_193_p2 : STD_LOGIC;
  signal axi_last_V_reg_247 : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7__0_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7__0_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7__0_n_3\ : STD_LOGIC;
  signal cols_reg_219 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_172_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_i_reg_130 : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[9]\ : STD_LOGIC;
  signal i_reg_233 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_reg_2330\ : STD_LOGIC;
  signal \i_reg_233[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \i_reg_233[10]_i_4__0_n_0\ : STD_LOGIC;
  signal j_fu_187_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_141 : STD_LOGIC;
  signal j_i_reg_1410 : STD_LOGIC;
  signal \j_i_reg_141[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \j_i_reg_141[10]_i_4__0_n_0\ : STD_LOGIC;
  signal j_i_reg_141_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^p_dst_y_tvalid\ : STD_LOGIC;
  signal rows_reg_214 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_i_fu_152_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_i_reg_224 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_3_i_reg_224[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_7_i_fu_182_p2 : STD_LOGIC;
  signal tmp_7_i_reg_238 : STD_LOGIC;
  signal \tmp_7_i_reg_238[0]_i_1__0_n_0\ : STD_LOGIC;
  signal tmp_7_i_reg_238_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal tmp_user_V_fu_78 : STD_LOGIC;
  signal \tmp_user_V_fu_78[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^xfmat2axivideo_u0_img_data_v_read\ : STD_LOGIC;
  signal \^xfmat2axivideo_u0_img_rows_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_done_reg_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_done_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_done_reg_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_done_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_sel_rd_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_sel_wr_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_sel_rd_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_sel_wr_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_sel_rd_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_sel_wr_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair152";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_reg_233[1]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_reg_233[2]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_reg_233[3]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \i_reg_233[4]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \i_reg_233[6]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_reg_233[7]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_reg_233[8]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_reg_233[9]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \j_i_reg_141[1]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \j_i_reg_141[2]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \j_i_reg_141[3]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \j_i_reg_141[4]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \j_i_reg_141[6]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \j_i_reg_141[7]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \j_i_reg_141[8]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \j_i_reg_141[9]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[0]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[1]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[2]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[3]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[4]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[5]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[6]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_dst_y_TDATA[7]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_dst_y_TUSER[0]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_7_i_reg_238[0]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0\ : label is "soft_lutpair159";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  ap_done_reg <= \^ap_done_reg\;
  i_reg_2330 <= \^i_reg_2330\;
  p_dst_y_TVALID <= \^p_dst_y_tvalid\;
  xfMat2AXIvideo_U0_img_data_V_read <= \^xfmat2axivideo_u0_img_data_v_read\;
  xfMat2AXIvideo_U0_img_rows_read <= \^xfmat2axivideo_u0_img_rows_read\;
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_y_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0\
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0\,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => \AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0\
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0\,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => p_dst_y_TREADY,
      I4 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => p_dst_y_TREADY,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => \^p_dst_y_tvalid\,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      I4 => p_dst_y_TREADY,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_7_i_reg_238,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \^xfmat2axivideo_u0_img_data_v_read\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I1 => \^p_dst_y_tvalid\,
      I2 => \^xfmat2axivideo_u0_img_data_v_read\,
      I3 => p_dst_y_TREADY,
      O => AXI_video_strm_V_dest_V_1_state(1)
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0\,
      Q => \^p_dst_y_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_1_state(1),
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      I4 => p_dst_y_TREADY,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I2 => \^xfmat2axivideo_u0_img_data_v_read\,
      I3 => p_dst_y_TREADY,
      O => AXI_video_strm_V_id_V_1_state(1)
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_id_V_1_state(1),
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_dst_y_TREADY,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I4 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => p_dst_y_TREADY,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => AXI_video_strm_V_keep_V_1_state(1)
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_keep_V_1_state(1),
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_V_reg_247,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_V_reg_247,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_y_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => \AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0\
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0\,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => \AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0\
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0\,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => p_dst_y_TREADY,
      I4 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => p_dst_y_TREADY,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_dst_y_TREADY,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I4 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => p_dst_y_TREADY,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => AXI_video_strm_V_strb_V_1_state(1)
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_strb_V_1_state(1),
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_y_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => \AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0\
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0\,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => \AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0\
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0\,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo_u0_img_data_v_read\,
      I4 => p_dst_y_TREADY,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => \^xfmat2axivideo_u0_img_data_v_read\,
      I3 => p_dst_y_TREADY,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      I2 => ap_CS_fsm_state2,
      I3 => \^xfmat2axivideo_u0_img_rows_read\,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => \^xfmat2axivideo_u0_img_rows_read\,
      I3 => \^i_reg_2330\,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      I2 => ap_CS_fsm_state2,
      I3 => \ap_CS_fsm[2]_i_2_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_7_i_fu_182_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(29),
      I1 => cols_reg_219(28),
      O => \ap_CS_fsm[3]_i_10__0_n_0\
    );
\ap_CS_fsm[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(27),
      I1 => cols_reg_219(26),
      O => \ap_CS_fsm[3]_i_11__0_n_0\
    );
\ap_CS_fsm[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(25),
      I1 => cols_reg_219(24),
      O => \ap_CS_fsm[3]_i_12__0_n_0\
    );
\ap_CS_fsm[3]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(22),
      I1 => cols_reg_219(23),
      O => \ap_CS_fsm[3]_i_14__0_n_0\
    );
\ap_CS_fsm[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(20),
      I1 => cols_reg_219(21),
      O => \ap_CS_fsm[3]_i_15__0_n_0\
    );
\ap_CS_fsm[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(18),
      I1 => cols_reg_219(19),
      O => \ap_CS_fsm[3]_i_16__0_n_0\
    );
\ap_CS_fsm[3]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(16),
      I1 => cols_reg_219(17),
      O => \ap_CS_fsm[3]_i_17__0_n_0\
    );
\ap_CS_fsm[3]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(23),
      I1 => cols_reg_219(22),
      O => \ap_CS_fsm[3]_i_18__0_n_0\
    );
\ap_CS_fsm[3]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(21),
      I1 => cols_reg_219(20),
      O => \ap_CS_fsm[3]_i_19__0_n_0\
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202220"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_7_i_fu_182_p2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(19),
      I1 => cols_reg_219(18),
      O => \ap_CS_fsm[3]_i_20__0_n_0\
    );
\ap_CS_fsm[3]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(17),
      I1 => cols_reg_219(16),
      O => \ap_CS_fsm[3]_i_21__0_n_0\
    );
\ap_CS_fsm[3]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(14),
      I1 => cols_reg_219(15),
      O => \ap_CS_fsm[3]_i_23__0_n_0\
    );
\ap_CS_fsm[3]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(12),
      I1 => cols_reg_219(13),
      O => \ap_CS_fsm[3]_i_24__0_n_0\
    );
\ap_CS_fsm[3]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => j_i_reg_141_reg(10),
      I1 => cols_reg_219(10),
      I2 => cols_reg_219(11),
      O => \ap_CS_fsm[3]_i_25__0_n_0\
    );
\ap_CS_fsm[3]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(8),
      I1 => j_i_reg_141_reg(8),
      I2 => j_i_reg_141_reg(9),
      I3 => cols_reg_219(9),
      O => \ap_CS_fsm[3]_i_26__0_n_0\
    );
\ap_CS_fsm[3]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(15),
      I1 => cols_reg_219(14),
      O => \ap_CS_fsm[3]_i_27__0_n_0\
    );
\ap_CS_fsm[3]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(13),
      I1 => cols_reg_219(12),
      O => \ap_CS_fsm[3]_i_28__0_n_0\
    );
\ap_CS_fsm[3]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => cols_reg_219(10),
      I1 => cols_reg_219(11),
      I2 => j_i_reg_141_reg(10),
      O => \ap_CS_fsm[3]_i_29__0_n_0\
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FFC0C0C0"
    )
        port map (
      I0 => imgOutput2_data_V_ch_empty_n,
      I1 => tmp_7_i_reg_238,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_7_i_reg_238_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => AXI_video_strm_V_data_V_1_ack_in,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_i_reg_141_reg(9),
      I1 => cols_reg_219(9),
      I2 => cols_reg_219(8),
      I3 => j_i_reg_141_reg(8),
      O => \ap_CS_fsm[3]_i_30__0_n_0\
    );
\ap_CS_fsm[3]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(6),
      I1 => j_i_reg_141_reg(6),
      I2 => j_i_reg_141_reg(7),
      I3 => cols_reg_219(7),
      O => \ap_CS_fsm[3]_i_31__0_n_0\
    );
\ap_CS_fsm[3]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(4),
      I1 => j_i_reg_141_reg(4),
      I2 => j_i_reg_141_reg(5),
      I3 => cols_reg_219(5),
      O => \ap_CS_fsm[3]_i_32__0_n_0\
    );
\ap_CS_fsm[3]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(2),
      I1 => j_i_reg_141_reg(2),
      I2 => j_i_reg_141_reg(3),
      I3 => cols_reg_219(3),
      O => \ap_CS_fsm[3]_i_33__0_n_0\
    );
\ap_CS_fsm[3]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(0),
      I1 => j_i_reg_141_reg(0),
      I2 => j_i_reg_141_reg(1),
      I3 => cols_reg_219(1),
      O => \ap_CS_fsm[3]_i_34__0_n_0\
    );
\ap_CS_fsm[3]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_i_reg_141_reg(7),
      I1 => cols_reg_219(7),
      I2 => cols_reg_219(6),
      I3 => j_i_reg_141_reg(6),
      O => \ap_CS_fsm[3]_i_35__0_n_0\
    );
\ap_CS_fsm[3]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_i_reg_141_reg(5),
      I1 => cols_reg_219(5),
      I2 => cols_reg_219(4),
      I3 => j_i_reg_141_reg(4),
      O => \ap_CS_fsm[3]_i_36__0_n_0\
    );
\ap_CS_fsm[3]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_i_reg_141_reg(3),
      I1 => cols_reg_219(3),
      I2 => cols_reg_219(2),
      I3 => j_i_reg_141_reg(2),
      O => \ap_CS_fsm[3]_i_37__0_n_0\
    );
\ap_CS_fsm[3]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_i_reg_141_reg(1),
      I1 => cols_reg_219(1),
      I2 => cols_reg_219(0),
      I3 => j_i_reg_141_reg(0),
      O => \ap_CS_fsm[3]_i_38__0_n_0\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_219(30),
      I1 => cols_reg_219(31),
      O => \ap_CS_fsm[3]_i_5__0_n_0\
    );
\ap_CS_fsm[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(28),
      I1 => cols_reg_219(29),
      O => \ap_CS_fsm[3]_i_6__0_n_0\
    );
\ap_CS_fsm[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(26),
      I1 => cols_reg_219(27),
      O => \ap_CS_fsm[3]_i_7__0_n_0\
    );
\ap_CS_fsm[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(24),
      I1 => cols_reg_219(25),
      O => \ap_CS_fsm[3]_i_8__0_n_0\
    );
\ap_CS_fsm[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(31),
      I1 => cols_reg_219(30),
      O => \ap_CS_fsm[3]_i_9__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_22__0_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_13__0_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_13__0_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_13__0_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_23__0_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_24__0_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_25__0_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_26__0_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_27__0_n_0\,
      S(2) => \ap_CS_fsm[3]_i_28__0_n_0\,
      S(1) => \ap_CS_fsm[3]_i_29__0_n_0\,
      S(0) => \ap_CS_fsm[3]_i_30__0_n_0\
    );
\ap_CS_fsm_reg[3]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_22__0_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_22__0_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_22__0_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_22__0_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_31__0_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_32__0_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_33__0_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_34__0_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_35__0_n_0\,
      S(2) => \ap_CS_fsm[3]_i_36__0_n_0\,
      S(1) => \ap_CS_fsm[3]_i_37__0_n_0\,
      S(0) => \ap_CS_fsm[3]_i_38__0_n_0\
    );
\ap_CS_fsm_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4__0_n_0\,
      CO(3) => tmp_7_i_fu_182_p2,
      CO(2) => \ap_CS_fsm_reg[3]_i_3__0_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3__0_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_5__0_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_6__0_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_7__0_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_8__0_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_9__0_n_0\,
      S(2) => \ap_CS_fsm[3]_i_10__0_n_0\,
      S(1) => \ap_CS_fsm[3]_i_11__0_n_0\,
      S(0) => \ap_CS_fsm[3]_i_12__0_n_0\
    );
\ap_CS_fsm_reg[3]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_13__0_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_4__0_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4__0_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4__0_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_14__0_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_15__0_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_16__0_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_17__0_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_18__0_n_0\,
      S(2) => \ap_CS_fsm[3]_i_19__0_n_0\,
      S(1) => \ap_CS_fsm[3]_i_20__0_n_0\,
      S(0) => \ap_CS_fsm[3]_i_21__0_n_0\
    );
ap_done_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(29),
      I1 => rows_reg_214(28),
      O => ap_done_reg_i_10_n_0
    );
ap_done_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(27),
      I1 => rows_reg_214(26),
      O => ap_done_reg_i_11_n_0
    );
ap_done_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(25),
      I1 => rows_reg_214(24),
      O => ap_done_reg_i_12_n_0
    );
ap_done_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(22),
      I1 => rows_reg_214(23),
      O => ap_done_reg_i_14_n_0
    );
ap_done_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(20),
      I1 => rows_reg_214(21),
      O => ap_done_reg_i_15_n_0
    );
ap_done_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(18),
      I1 => rows_reg_214(19),
      O => ap_done_reg_i_16_n_0
    );
ap_done_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(16),
      I1 => rows_reg_214(17),
      O => ap_done_reg_i_17_n_0
    );
ap_done_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(23),
      I1 => rows_reg_214(22),
      O => ap_done_reg_i_18_n_0
    );
ap_done_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(21),
      I1 => rows_reg_214(20),
      O => ap_done_reg_i_19_n_0
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100510051000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^i_reg_2330\,
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => ap_done_reg_0,
      I5 => xfMat2AXIvideo57_U0_ap_ready,
      O => ap_done_reg_reg_0
    );
ap_done_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      O => xfMat2AXIvideo_U0_ap_ready
    );
ap_done_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(19),
      I1 => rows_reg_214(18),
      O => ap_done_reg_i_20_n_0
    );
ap_done_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(17),
      I1 => rows_reg_214(16),
      O => ap_done_reg_i_21_n_0
    );
ap_done_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(14),
      I1 => rows_reg_214(15),
      O => ap_done_reg_i_23_n_0
    );
ap_done_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(12),
      I1 => rows_reg_214(13),
      O => ap_done_reg_i_24_n_0
    );
ap_done_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[10]\,
      I1 => rows_reg_214(10),
      I2 => rows_reg_214(11),
      O => ap_done_reg_i_25_n_0
    );
ap_done_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(8),
      I1 => \i_i_reg_130_reg_n_0_[8]\,
      I2 => \i_i_reg_130_reg_n_0_[9]\,
      I3 => rows_reg_214(9),
      O => ap_done_reg_i_26_n_0
    );
ap_done_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(15),
      I1 => rows_reg_214(14),
      O => ap_done_reg_i_27_n_0
    );
ap_done_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(13),
      I1 => rows_reg_214(12),
      O => ap_done_reg_i_28_n_0
    );
ap_done_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[10]\,
      I1 => rows_reg_214(10),
      I2 => rows_reg_214(11),
      O => ap_done_reg_i_29_n_0
    );
ap_done_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[9]\,
      I1 => rows_reg_214(9),
      I2 => \i_i_reg_130_reg_n_0_[8]\,
      I3 => rows_reg_214(8),
      O => ap_done_reg_i_30_n_0
    );
ap_done_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(6),
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      I3 => rows_reg_214(7),
      O => ap_done_reg_i_31_n_0
    );
ap_done_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(4),
      I1 => \i_i_reg_130_reg_n_0_[4]\,
      I2 => \i_i_reg_130_reg_n_0_[5]\,
      I3 => rows_reg_214(5),
      O => ap_done_reg_i_32_n_0
    );
ap_done_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(2),
      I1 => \i_i_reg_130_reg_n_0_[2]\,
      I2 => \i_i_reg_130_reg_n_0_[3]\,
      I3 => rows_reg_214(3),
      O => ap_done_reg_i_33_n_0
    );
ap_done_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(0),
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => rows_reg_214(1),
      O => ap_done_reg_i_34_n_0
    );
ap_done_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[7]\,
      I1 => rows_reg_214(7),
      I2 => \i_i_reg_130_reg_n_0_[6]\,
      I3 => rows_reg_214(6),
      O => ap_done_reg_i_35_n_0
    );
ap_done_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[5]\,
      I1 => rows_reg_214(5),
      I2 => \i_i_reg_130_reg_n_0_[4]\,
      I3 => rows_reg_214(4),
      O => ap_done_reg_i_36_n_0
    );
ap_done_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[3]\,
      I1 => rows_reg_214(3),
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      I3 => rows_reg_214(2),
      O => ap_done_reg_i_37_n_0
    );
ap_done_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[1]\,
      I1 => rows_reg_214(1),
      I2 => \i_i_reg_130_reg_n_0_[0]\,
      I3 => rows_reg_214(0),
      O => ap_done_reg_i_38_n_0
    );
ap_done_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_214(30),
      I1 => rows_reg_214(31),
      O => ap_done_reg_i_5_n_0
    );
ap_done_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(28),
      I1 => rows_reg_214(29),
      O => ap_done_reg_i_6_n_0
    );
ap_done_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(26),
      I1 => rows_reg_214(27),
      O => ap_done_reg_i_7_n_0
    );
ap_done_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(24),
      I1 => rows_reg_214(25),
      O => ap_done_reg_i_8_n_0
    );
ap_done_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(31),
      I1 => rows_reg_214(30),
      O => ap_done_reg_i_9_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_done_reg_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => ap_done_reg_reg_i_22_n_0,
      CO(3) => ap_done_reg_reg_i_13_n_0,
      CO(2) => ap_done_reg_reg_i_13_n_1,
      CO(1) => ap_done_reg_reg_i_13_n_2,
      CO(0) => ap_done_reg_reg_i_13_n_3,
      CYINIT => '0',
      DI(3) => ap_done_reg_i_23_n_0,
      DI(2) => ap_done_reg_i_24_n_0,
      DI(1) => ap_done_reg_i_25_n_0,
      DI(0) => ap_done_reg_i_26_n_0,
      O(3 downto 0) => NLW_ap_done_reg_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => ap_done_reg_i_27_n_0,
      S(2) => ap_done_reg_i_28_n_0,
      S(1) => ap_done_reg_i_29_n_0,
      S(0) => ap_done_reg_i_30_n_0
    );
ap_done_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ap_done_reg_reg_i_4_n_0,
      CO(3) => \^co\(0),
      CO(2) => ap_done_reg_reg_i_2_n_1,
      CO(1) => ap_done_reg_reg_i_2_n_2,
      CO(0) => ap_done_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => ap_done_reg_i_5_n_0,
      DI(2) => ap_done_reg_i_6_n_0,
      DI(1) => ap_done_reg_i_7_n_0,
      DI(0) => ap_done_reg_i_8_n_0,
      O(3 downto 0) => NLW_ap_done_reg_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => ap_done_reg_i_9_n_0,
      S(2) => ap_done_reg_i_10_n_0,
      S(1) => ap_done_reg_i_11_n_0,
      S(0) => ap_done_reg_i_12_n_0
    );
ap_done_reg_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_done_reg_reg_i_22_n_0,
      CO(2) => ap_done_reg_reg_i_22_n_1,
      CO(1) => ap_done_reg_reg_i_22_n_2,
      CO(0) => ap_done_reg_reg_i_22_n_3,
      CYINIT => '0',
      DI(3) => ap_done_reg_i_31_n_0,
      DI(2) => ap_done_reg_i_32_n_0,
      DI(1) => ap_done_reg_i_33_n_0,
      DI(0) => ap_done_reg_i_34_n_0,
      O(3 downto 0) => NLW_ap_done_reg_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => ap_done_reg_i_35_n_0,
      S(2) => ap_done_reg_i_36_n_0,
      S(1) => ap_done_reg_i_37_n_0,
      S(0) => ap_done_reg_i_38_n_0
    );
ap_done_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => ap_done_reg_reg_i_13_n_0,
      CO(3) => ap_done_reg_reg_i_4_n_0,
      CO(2) => ap_done_reg_reg_i_4_n_1,
      CO(1) => ap_done_reg_reg_i_4_n_2,
      CO(0) => ap_done_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => ap_done_reg_i_14_n_0,
      DI(2) => ap_done_reg_i_15_n_0,
      DI(1) => ap_done_reg_i_16_n_0,
      DI(0) => ap_done_reg_i_17_n_0,
      O(3 downto 0) => NLW_ap_done_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => ap_done_reg_i_18_n_0,
      S(2) => ap_done_reg_i_19_n_0,
      S(1) => ap_done_reg_i_20_n_0,
      S(0) => ap_done_reg_i_21_n_0
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm1,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => tmp_7_i_fu_182_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => tmp_7_i_fu_182_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A0C0A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \^co\(0),
      I5 => \^i_reg_2330\,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\axi_last_V_reg_247[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(17),
      I1 => tmp_3_i_reg_224(16),
      I2 => tmp_3_i_reg_224(15),
      O => \axi_last_V_reg_247[0]_i_10__0_n_0\
    );
\axi_last_V_reg_247[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(14),
      I1 => tmp_3_i_reg_224(13),
      I2 => tmp_3_i_reg_224(12),
      O => \axi_last_V_reg_247[0]_i_11__0_n_0\
    );
\axi_last_V_reg_247[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => tmp_3_i_reg_224(11),
      I1 => j_i_reg_141_reg(9),
      I2 => tmp_3_i_reg_224(9),
      I3 => j_i_reg_141_reg(10),
      I4 => tmp_3_i_reg_224(10),
      O => \axi_last_V_reg_247[0]_i_12__0_n_0\
    );
\axi_last_V_reg_247[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_i_reg_141_reg(7),
      I1 => tmp_3_i_reg_224(7),
      I2 => j_i_reg_141_reg(6),
      I3 => tmp_3_i_reg_224(6),
      I4 => j_i_reg_141_reg(8),
      I5 => tmp_3_i_reg_224(8),
      O => \axi_last_V_reg_247[0]_i_13__0_n_0\
    );
\axi_last_V_reg_247[0]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_i_reg_141_reg(4),
      I1 => tmp_3_i_reg_224(4),
      I2 => j_i_reg_141_reg(3),
      I3 => tmp_3_i_reg_224(3),
      I4 => j_i_reg_141_reg(5),
      I5 => tmp_3_i_reg_224(5),
      O => \axi_last_V_reg_247[0]_i_14__0_n_0\
    );
\axi_last_V_reg_247[0]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_i_reg_141_reg(1),
      I1 => tmp_3_i_reg_224(1),
      I2 => j_i_reg_141_reg(0),
      I3 => tmp_3_i_reg_224(0),
      I4 => j_i_reg_141_reg(2),
      I5 => tmp_3_i_reg_224(2),
      O => \axi_last_V_reg_247[0]_i_15__0_n_0\
    );
\axi_last_V_reg_247[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => axi_last_V_fu_193_p2,
      I1 => tmp_7_i_fu_182_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => axi_last_V_reg_247,
      O => \axi_last_V_reg_247[0]_i_1__0_n_0\
    );
\axi_last_V_reg_247[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_i_reg_224(31),
      I1 => tmp_3_i_reg_224(30),
      O => \axi_last_V_reg_247[0]_i_4__0_n_0\
    );
\axi_last_V_reg_247[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(29),
      I1 => tmp_3_i_reg_224(28),
      I2 => tmp_3_i_reg_224(27),
      O => \axi_last_V_reg_247[0]_i_5__0_n_0\
    );
\axi_last_V_reg_247[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(26),
      I1 => tmp_3_i_reg_224(25),
      I2 => tmp_3_i_reg_224(24),
      O => \axi_last_V_reg_247[0]_i_6__0_n_0\
    );
\axi_last_V_reg_247[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(23),
      I1 => tmp_3_i_reg_224(22),
      I2 => tmp_3_i_reg_224(21),
      O => \axi_last_V_reg_247[0]_i_8__0_n_0\
    );
\axi_last_V_reg_247[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(20),
      I1 => tmp_3_i_reg_224(19),
      I2 => tmp_3_i_reg_224(18),
      O => \axi_last_V_reg_247[0]_i_9__0_n_0\
    );
\axi_last_V_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_247[0]_i_1__0_n_0\,
      Q => axi_last_V_reg_247,
      R => '0'
    );
\axi_last_V_reg_247_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_247_reg[0]_i_3__0_n_0\,
      CO(3) => \NLW_axi_last_V_reg_247_reg[0]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => axi_last_V_fu_193_p2,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_2__0_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_reg_247[0]_i_4__0_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_5__0_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_6__0_n_0\
    );
\axi_last_V_reg_247_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_247_reg[0]_i_7__0_n_0\,
      CO(3) => \axi_last_V_reg_247_reg[0]_i_3__0_n_0\,
      CO(2) => \axi_last_V_reg_247_reg[0]_i_3__0_n_1\,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_3__0_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_247[0]_i_8__0_n_0\,
      S(2) => \axi_last_V_reg_247[0]_i_9__0_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_10__0_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_11__0_n_0\
    );
\axi_last_V_reg_247_reg[0]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_247_reg[0]_i_7__0_n_0\,
      CO(2) => \axi_last_V_reg_247_reg[0]_i_7__0_n_1\,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_7__0_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_7__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_247[0]_i_12__0_n_0\,
      S(2) => \axi_last_V_reg_247[0]_i_13__0_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_14__0_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_15__0_n_0\
    );
\cols_reg_219[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^q\(0),
      I2 => xfMat2AXIvideo_U0_ap_start,
      I3 => imgOutput2_cols_c15_empty_n,
      I4 => imgOutput2_rows_c_empty_n,
      O => \^xfmat2axivideo_u0_img_rows_read\
    );
\cols_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(0),
      Q => cols_reg_219(0),
      R => '0'
    );
\cols_reg_219_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(10),
      Q => cols_reg_219(10),
      R => '0'
    );
\cols_reg_219_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(11),
      Q => cols_reg_219(11),
      R => '0'
    );
\cols_reg_219_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(12),
      Q => cols_reg_219(12),
      R => '0'
    );
\cols_reg_219_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(13),
      Q => cols_reg_219(13),
      R => '0'
    );
\cols_reg_219_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(14),
      Q => cols_reg_219(14),
      R => '0'
    );
\cols_reg_219_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(15),
      Q => cols_reg_219(15),
      R => '0'
    );
\cols_reg_219_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(16),
      Q => cols_reg_219(16),
      R => '0'
    );
\cols_reg_219_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(17),
      Q => cols_reg_219(17),
      R => '0'
    );
\cols_reg_219_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(18),
      Q => cols_reg_219(18),
      R => '0'
    );
\cols_reg_219_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(19),
      Q => cols_reg_219(19),
      R => '0'
    );
\cols_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(1),
      Q => cols_reg_219(1),
      R => '0'
    );
\cols_reg_219_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(20),
      Q => cols_reg_219(20),
      R => '0'
    );
\cols_reg_219_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(21),
      Q => cols_reg_219(21),
      R => '0'
    );
\cols_reg_219_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(22),
      Q => cols_reg_219(22),
      R => '0'
    );
\cols_reg_219_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(23),
      Q => cols_reg_219(23),
      R => '0'
    );
\cols_reg_219_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(24),
      Q => cols_reg_219(24),
      R => '0'
    );
\cols_reg_219_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(25),
      Q => cols_reg_219(25),
      R => '0'
    );
\cols_reg_219_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(26),
      Q => cols_reg_219(26),
      R => '0'
    );
\cols_reg_219_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(27),
      Q => cols_reg_219(27),
      R => '0'
    );
\cols_reg_219_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(28),
      Q => cols_reg_219(28),
      R => '0'
    );
\cols_reg_219_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(29),
      Q => cols_reg_219(29),
      R => '0'
    );
\cols_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(2),
      Q => cols_reg_219(2),
      R => '0'
    );
\cols_reg_219_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(30),
      Q => cols_reg_219(30),
      R => '0'
    );
\cols_reg_219_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(31),
      Q => cols_reg_219(31),
      R => '0'
    );
\cols_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(3),
      Q => cols_reg_219(3),
      R => '0'
    );
\cols_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(4),
      Q => cols_reg_219(4),
      R => '0'
    );
\cols_reg_219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(5),
      Q => cols_reg_219(5),
      R => '0'
    );
\cols_reg_219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(6),
      Q => cols_reg_219(6),
      R => '0'
    );
\cols_reg_219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(7),
      Q => cols_reg_219(7),
      R => '0'
    );
\cols_reg_219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(8),
      Q => cols_reg_219(8),
      R => '0'
    );
\cols_reg_219_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => D(9),
      Q => cols_reg_219(9),
      R => '0'
    );
\i_i_reg_130[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => imgOutput2_rows_c_empty_n,
      I1 => imgOutput2_cols_c15_empty_n,
      I2 => xfMat2AXIvideo_U0_ap_start,
      I3 => \^q\(0),
      I4 => \^ap_done_reg\,
      I5 => ap_CS_fsm_state6,
      O => i_i_reg_130
    );
\i_i_reg_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(0),
      Q => \i_i_reg_130_reg_n_0_[0]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(10),
      Q => \i_i_reg_130_reg_n_0_[10]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(1),
      Q => \i_i_reg_130_reg_n_0_[1]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(2),
      Q => \i_i_reg_130_reg_n_0_[2]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(3),
      Q => \i_i_reg_130_reg_n_0_[3]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(4),
      Q => \i_i_reg_130_reg_n_0_[4]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(5),
      Q => \i_i_reg_130_reg_n_0_[5]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(6),
      Q => \i_i_reg_130_reg_n_0_[6]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(7),
      Q => \i_i_reg_130_reg_n_0_[7]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(8),
      Q => \i_i_reg_130_reg_n_0_[8]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(9),
      Q => \i_i_reg_130_reg_n_0_[9]\,
      R => i_i_reg_130
    );
\i_reg_233[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      O => i_fu_172_p2(0)
    );
\i_reg_233[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => AXI_video_strm_V_data_V_1_ack_in,
      I4 => \i_reg_233[10]_i_3__0_n_0\,
      O => \^i_reg_2330\
    );
\i_reg_233[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[8]\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_reg_233[10]_i_4__0_n_0\,
      I3 => \i_i_reg_130_reg_n_0_[7]\,
      I4 => \i_i_reg_130_reg_n_0_[9]\,
      I5 => \i_i_reg_130_reg_n_0_[10]\,
      O => i_fu_172_p2(10)
    );
\i_reg_233[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \i_reg_233[10]_i_3__0_n_0\
    );
\i_reg_233[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[5]\,
      I1 => \i_i_reg_130_reg_n_0_[3]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => \i_i_reg_130_reg_n_0_[0]\,
      I4 => \i_i_reg_130_reg_n_0_[2]\,
      I5 => \i_i_reg_130_reg_n_0_[4]\,
      O => \i_reg_233[10]_i_4__0_n_0\
    );
\i_reg_233[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      O => i_fu_172_p2(1)
    );
\i_reg_233[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      O => i_fu_172_p2(2)
    );
\i_reg_233[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[1]\,
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      I3 => \i_i_reg_130_reg_n_0_[3]\,
      O => i_fu_172_p2(3)
    );
\i_reg_233[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[2]\,
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => \i_i_reg_130_reg_n_0_[3]\,
      I4 => \i_i_reg_130_reg_n_0_[4]\,
      O => i_fu_172_p2(4)
    );
\i_reg_233[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[3]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      I2 => \i_i_reg_130_reg_n_0_[0]\,
      I3 => \i_i_reg_130_reg_n_0_[2]\,
      I4 => \i_i_reg_130_reg_n_0_[4]\,
      I5 => \i_i_reg_130_reg_n_0_[5]\,
      O => i_fu_172_p2(5)
    );
\i_reg_233[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_233[10]_i_4__0_n_0\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      O => i_fu_172_p2(6)
    );
\i_reg_233[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_233[10]_i_4__0_n_0\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      O => i_fu_172_p2(7)
    );
\i_reg_233[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[6]\,
      I1 => \i_reg_233[10]_i_4__0_n_0\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      I3 => \i_i_reg_130_reg_n_0_[8]\,
      O => i_fu_172_p2(8)
    );
\i_reg_233[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[7]\,
      I1 => \i_reg_233[10]_i_4__0_n_0\,
      I2 => \i_i_reg_130_reg_n_0_[6]\,
      I3 => \i_i_reg_130_reg_n_0_[8]\,
      I4 => \i_i_reg_130_reg_n_0_[9]\,
      O => i_fu_172_p2(9)
    );
\i_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(0),
      Q => i_reg_233(0),
      R => '0'
    );
\i_reg_233_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(10),
      Q => i_reg_233(10),
      R => '0'
    );
\i_reg_233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(1),
      Q => i_reg_233(1),
      R => '0'
    );
\i_reg_233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(2),
      Q => i_reg_233(2),
      R => '0'
    );
\i_reg_233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(3),
      Q => i_reg_233(3),
      R => '0'
    );
\i_reg_233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(4),
      Q => i_reg_233(4),
      R => '0'
    );
\i_reg_233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(5),
      Q => i_reg_233(5),
      R => '0'
    );
\i_reg_233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(6),
      Q => i_reg_233(6),
      R => '0'
    );
\i_reg_233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(7),
      Q => i_reg_233(7),
      R => '0'
    );
\i_reg_233_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(8),
      Q => i_reg_233(8),
      R => '0'
    );
\i_reg_233_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(9),
      Q => i_reg_233(9),
      R => '0'
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE00AEAEAE00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^i_reg_2330\,
      I2 => \^co\(0),
      I3 => ap_done_reg_0,
      I4 => i_reg_2330_1,
      I5 => \rows_reg_214_reg[30]_0\(0),
      O => ap_sync_done
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => imgOutput2_rows_c_empty_n,
      I1 => imgOutput2_cols_c15_empty_n,
      I2 => xfMat2AXIvideo_U0_ap_start,
      I3 => \^q\(0),
      I4 => \^ap_done_reg\,
      O => internal_full_n_reg
    );
\j_i_reg_141[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_i_reg_141_reg(0),
      O => \j_i_reg_141[0]_i_1__0_n_0\
    );
\j_i_reg_141[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_7_i_fu_182_p2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \^co\(0),
      I5 => \^i_reg_2330\,
      O => j_i_reg_141
    );
\j_i_reg_141[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_7_i_fu_182_p2,
      I3 => ap_block_pp0_stage0_subdone,
      O => j_i_reg_1410
    );
\j_i_reg_141[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_i_reg_141_reg(8),
      I1 => j_i_reg_141_reg(6),
      I2 => \j_i_reg_141[10]_i_4__0_n_0\,
      I3 => j_i_reg_141_reg(7),
      I4 => j_i_reg_141_reg(9),
      I5 => j_i_reg_141_reg(10),
      O => j_fu_187_p2(10)
    );
\j_i_reg_141[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_i_reg_141_reg(5),
      I1 => j_i_reg_141_reg(3),
      I2 => j_i_reg_141_reg(1),
      I3 => j_i_reg_141_reg(0),
      I4 => j_i_reg_141_reg(2),
      I5 => j_i_reg_141_reg(4),
      O => \j_i_reg_141[10]_i_4__0_n_0\
    );
\j_i_reg_141[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_i_reg_141_reg(0),
      I1 => j_i_reg_141_reg(1),
      O => j_fu_187_p2(1)
    );
\j_i_reg_141[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_i_reg_141_reg(0),
      I1 => j_i_reg_141_reg(1),
      I2 => j_i_reg_141_reg(2),
      O => j_fu_187_p2(2)
    );
\j_i_reg_141[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_i_reg_141_reg(1),
      I1 => j_i_reg_141_reg(0),
      I2 => j_i_reg_141_reg(2),
      I3 => j_i_reg_141_reg(3),
      O => j_fu_187_p2(3)
    );
\j_i_reg_141[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_i_reg_141_reg(2),
      I1 => j_i_reg_141_reg(0),
      I2 => j_i_reg_141_reg(1),
      I3 => j_i_reg_141_reg(3),
      I4 => j_i_reg_141_reg(4),
      O => j_fu_187_p2(4)
    );
\j_i_reg_141[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_i_reg_141_reg(3),
      I1 => j_i_reg_141_reg(1),
      I2 => j_i_reg_141_reg(0),
      I3 => j_i_reg_141_reg(2),
      I4 => j_i_reg_141_reg(4),
      I5 => j_i_reg_141_reg(5),
      O => j_fu_187_p2(5)
    );
\j_i_reg_141[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_141[10]_i_4__0_n_0\,
      I1 => j_i_reg_141_reg(6),
      O => j_fu_187_p2(6)
    );
\j_i_reg_141[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_141[10]_i_4__0_n_0\,
      I1 => j_i_reg_141_reg(6),
      I2 => j_i_reg_141_reg(7),
      O => j_fu_187_p2(7)
    );
\j_i_reg_141[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_i_reg_141_reg(6),
      I1 => \j_i_reg_141[10]_i_4__0_n_0\,
      I2 => j_i_reg_141_reg(7),
      I3 => j_i_reg_141_reg(8),
      O => j_fu_187_p2(8)
    );
\j_i_reg_141[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_i_reg_141_reg(7),
      I1 => \j_i_reg_141[10]_i_4__0_n_0\,
      I2 => j_i_reg_141_reg(6),
      I3 => j_i_reg_141_reg(8),
      I4 => j_i_reg_141_reg(9),
      O => j_fu_187_p2(9)
    );
\j_i_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => \j_i_reg_141[0]_i_1__0_n_0\,
      Q => j_i_reg_141_reg(0),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(10),
      Q => j_i_reg_141_reg(10),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(1),
      Q => j_i_reg_141_reg(1),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(2),
      Q => j_i_reg_141_reg(2),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(3),
      Q => j_i_reg_141_reg(3),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(4),
      Q => j_i_reg_141_reg(4),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(5),
      Q => j_i_reg_141_reg(5),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(6),
      Q => j_i_reg_141_reg(6),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(7),
      Q => j_i_reg_141_reg(7),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(8),
      Q => j_i_reg_141_reg(8),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(9),
      Q => j_i_reg_141_reg(9),
      R => j_i_reg_141
    );
\p_dst_y_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(0)
    );
\p_dst_y_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(1)
    );
\p_dst_y_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(2)
    );
\p_dst_y_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(3)
    );
\p_dst_y_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(4)
    );
\p_dst_y_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(5)
    );
\p_dst_y_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(6)
    );
\p_dst_y_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_y_TDATA(7)
    );
\p_dst_y_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => p_dst_y_TLAST(0)
    );
\p_dst_y_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => p_dst_y_TUSER(0)
    );
\rows_reg_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(0),
      Q => rows_reg_214(0),
      R => '0'
    );
\rows_reg_214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(10),
      Q => rows_reg_214(10),
      R => '0'
    );
\rows_reg_214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(11),
      Q => rows_reg_214(11),
      R => '0'
    );
\rows_reg_214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(12),
      Q => rows_reg_214(12),
      R => '0'
    );
\rows_reg_214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(13),
      Q => rows_reg_214(13),
      R => '0'
    );
\rows_reg_214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(14),
      Q => rows_reg_214(14),
      R => '0'
    );
\rows_reg_214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(15),
      Q => rows_reg_214(15),
      R => '0'
    );
\rows_reg_214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(16),
      Q => rows_reg_214(16),
      R => '0'
    );
\rows_reg_214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(17),
      Q => rows_reg_214(17),
      R => '0'
    );
\rows_reg_214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(18),
      Q => rows_reg_214(18),
      R => '0'
    );
\rows_reg_214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(19),
      Q => rows_reg_214(19),
      R => '0'
    );
\rows_reg_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(1),
      Q => rows_reg_214(1),
      R => '0'
    );
\rows_reg_214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(20),
      Q => rows_reg_214(20),
      R => '0'
    );
\rows_reg_214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(21),
      Q => rows_reg_214(21),
      R => '0'
    );
\rows_reg_214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(22),
      Q => rows_reg_214(22),
      R => '0'
    );
\rows_reg_214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(23),
      Q => rows_reg_214(23),
      R => '0'
    );
\rows_reg_214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(24),
      Q => rows_reg_214(24),
      R => '0'
    );
\rows_reg_214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(25),
      Q => rows_reg_214(25),
      R => '0'
    );
\rows_reg_214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(26),
      Q => rows_reg_214(26),
      R => '0'
    );
\rows_reg_214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(27),
      Q => rows_reg_214(27),
      R => '0'
    );
\rows_reg_214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(28),
      Q => rows_reg_214(28),
      R => '0'
    );
\rows_reg_214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(29),
      Q => rows_reg_214(29),
      R => '0'
    );
\rows_reg_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(2),
      Q => rows_reg_214(2),
      R => '0'
    );
\rows_reg_214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(30),
      Q => rows_reg_214(30),
      R => '0'
    );
\rows_reg_214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(31),
      Q => rows_reg_214(31),
      R => '0'
    );
\rows_reg_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(3),
      Q => rows_reg_214(3),
      R => '0'
    );
\rows_reg_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(4),
      Q => rows_reg_214(4),
      R => '0'
    );
\rows_reg_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(5),
      Q => rows_reg_214(5),
      R => '0'
    );
\rows_reg_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(6),
      Q => rows_reg_214(6),
      R => '0'
    );
\rows_reg_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(7),
      Q => rows_reg_214(7),
      R => '0'
    );
\rows_reg_214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(8),
      Q => rows_reg_214(8),
      R => '0'
    );
\rows_reg_214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => \int_height_reg[31]\(9),
      Q => rows_reg_214(9),
      R => '0'
    );
\tmp_3_i_reg_224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(0),
      I3 => \SRL_SIG_reg[1][31]\(0),
      O => tmp_3_i_fu_152_p2(0)
    );
\tmp_3_i_reg_224[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(12),
      I3 => \SRL_SIG_reg[1][31]\(12),
      O => \tmp_3_i_reg_224[12]_i_6_n_0\
    );
\tmp_3_i_reg_224[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(11),
      I3 => \SRL_SIG_reg[1][31]\(11),
      O => \tmp_3_i_reg_224[12]_i_7_n_0\
    );
\tmp_3_i_reg_224[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(10),
      I3 => \SRL_SIG_reg[1][31]\(10),
      O => \tmp_3_i_reg_224[12]_i_8_n_0\
    );
\tmp_3_i_reg_224[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(9),
      I3 => \SRL_SIG_reg[1][31]\(9),
      O => \tmp_3_i_reg_224[12]_i_9_n_0\
    );
\tmp_3_i_reg_224[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(16),
      I3 => \SRL_SIG_reg[1][31]\(16),
      O => \tmp_3_i_reg_224[16]_i_6_n_0\
    );
\tmp_3_i_reg_224[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(15),
      I3 => \SRL_SIG_reg[1][31]\(15),
      O => \tmp_3_i_reg_224[16]_i_7_n_0\
    );
\tmp_3_i_reg_224[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(14),
      I3 => \SRL_SIG_reg[1][31]\(14),
      O => \tmp_3_i_reg_224[16]_i_8_n_0\
    );
\tmp_3_i_reg_224[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(13),
      I3 => \SRL_SIG_reg[1][31]\(13),
      O => \tmp_3_i_reg_224[16]_i_9_n_0\
    );
\tmp_3_i_reg_224[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(20),
      I3 => \SRL_SIG_reg[1][31]\(20),
      O => \tmp_3_i_reg_224[20]_i_6_n_0\
    );
\tmp_3_i_reg_224[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(19),
      I3 => \SRL_SIG_reg[1][31]\(19),
      O => \tmp_3_i_reg_224[20]_i_7_n_0\
    );
\tmp_3_i_reg_224[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(18),
      I3 => \SRL_SIG_reg[1][31]\(18),
      O => \tmp_3_i_reg_224[20]_i_8_n_0\
    );
\tmp_3_i_reg_224[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(17),
      I3 => \SRL_SIG_reg[1][31]\(17),
      O => \tmp_3_i_reg_224[20]_i_9_n_0\
    );
\tmp_3_i_reg_224[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(24),
      I3 => \SRL_SIG_reg[1][31]\(24),
      O => \tmp_3_i_reg_224[24]_i_6_n_0\
    );
\tmp_3_i_reg_224[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(23),
      I3 => \SRL_SIG_reg[1][31]\(23),
      O => \tmp_3_i_reg_224[24]_i_7_n_0\
    );
\tmp_3_i_reg_224[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(22),
      I3 => \SRL_SIG_reg[1][31]\(22),
      O => \tmp_3_i_reg_224[24]_i_8_n_0\
    );
\tmp_3_i_reg_224[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(21),
      I3 => \SRL_SIG_reg[1][31]\(21),
      O => \tmp_3_i_reg_224[24]_i_9_n_0\
    );
\tmp_3_i_reg_224[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(28),
      I3 => \SRL_SIG_reg[1][31]\(28),
      O => \tmp_3_i_reg_224[28]_i_6_n_0\
    );
\tmp_3_i_reg_224[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(27),
      I3 => \SRL_SIG_reg[1][31]\(27),
      O => \tmp_3_i_reg_224[28]_i_7_n_0\
    );
\tmp_3_i_reg_224[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(26),
      I3 => \SRL_SIG_reg[1][31]\(26),
      O => \tmp_3_i_reg_224[28]_i_8_n_0\
    );
\tmp_3_i_reg_224[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(25),
      I3 => \SRL_SIG_reg[1][31]\(25),
      O => \tmp_3_i_reg_224[28]_i_9_n_0\
    );
\tmp_3_i_reg_224[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(31),
      I3 => \SRL_SIG_reg[1][31]\(31),
      O => \tmp_3_i_reg_224[31]_i_4_n_0\
    );
\tmp_3_i_reg_224[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(30),
      I3 => \SRL_SIG_reg[1][31]\(30),
      O => \tmp_3_i_reg_224[31]_i_5_n_0\
    );
\tmp_3_i_reg_224[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(29),
      I3 => \SRL_SIG_reg[1][31]\(29),
      O => \tmp_3_i_reg_224[31]_i_6_n_0\
    );
\tmp_3_i_reg_224[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(4),
      I3 => \SRL_SIG_reg[1][31]\(4),
      O => \tmp_3_i_reg_224[4]_i_6_n_0\
    );
\tmp_3_i_reg_224[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(3),
      I3 => \SRL_SIG_reg[1][31]\(3),
      O => \tmp_3_i_reg_224[4]_i_7_n_0\
    );
\tmp_3_i_reg_224[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(2),
      I3 => \SRL_SIG_reg[1][31]\(2),
      O => \tmp_3_i_reg_224[4]_i_8_n_0\
    );
\tmp_3_i_reg_224[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(1),
      I3 => \SRL_SIG_reg[1][31]\(1),
      O => \tmp_3_i_reg_224[4]_i_9_n_0\
    );
\tmp_3_i_reg_224[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(8),
      I3 => \SRL_SIG_reg[1][31]\(8),
      O => \tmp_3_i_reg_224[8]_i_6_n_0\
    );
\tmp_3_i_reg_224[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(7),
      I3 => \SRL_SIG_reg[1][31]\(7),
      O => \tmp_3_i_reg_224[8]_i_7_n_0\
    );
\tmp_3_i_reg_224[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(6),
      I3 => \SRL_SIG_reg[1][31]\(6),
      O => \tmp_3_i_reg_224[8]_i_8_n_0\
    );
\tmp_3_i_reg_224[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(5),
      I3 => \SRL_SIG_reg[1][31]\(5),
      O => \tmp_3_i_reg_224[8]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(0),
      Q => tmp_3_i_reg_224(0),
      R => '0'
    );
\tmp_3_i_reg_224_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(10),
      Q => tmp_3_i_reg_224(10),
      R => '0'
    );
\tmp_3_i_reg_224_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(11),
      Q => tmp_3_i_reg_224(11),
      R => '0'
    );
\tmp_3_i_reg_224_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(12),
      Q => tmp_3_i_reg_224(12),
      R => '0'
    );
\tmp_3_i_reg_224_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[8]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[12]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[12]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[12]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(11 downto 8),
      O(3 downto 0) => tmp_3_i_fu_152_p2(12 downto 9),
      S(3) => \tmp_3_i_reg_224[12]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[12]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[12]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[12]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(13),
      Q => tmp_3_i_reg_224(13),
      R => '0'
    );
\tmp_3_i_reg_224_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(14),
      Q => tmp_3_i_reg_224(14),
      R => '0'
    );
\tmp_3_i_reg_224_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(15),
      Q => tmp_3_i_reg_224(15),
      R => '0'
    );
\tmp_3_i_reg_224_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(16),
      Q => tmp_3_i_reg_224(16),
      R => '0'
    );
\tmp_3_i_reg_224_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[12]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[16]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[16]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[16]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(15 downto 12),
      O(3 downto 0) => tmp_3_i_fu_152_p2(16 downto 13),
      S(3) => \tmp_3_i_reg_224[16]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[16]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[16]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[16]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(17),
      Q => tmp_3_i_reg_224(17),
      R => '0'
    );
\tmp_3_i_reg_224_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(18),
      Q => tmp_3_i_reg_224(18),
      R => '0'
    );
\tmp_3_i_reg_224_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(19),
      Q => tmp_3_i_reg_224(19),
      R => '0'
    );
\tmp_3_i_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(1),
      Q => tmp_3_i_reg_224(1),
      R => '0'
    );
\tmp_3_i_reg_224_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(20),
      Q => tmp_3_i_reg_224(20),
      R => '0'
    );
\tmp_3_i_reg_224_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[16]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[20]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[20]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[20]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(19 downto 16),
      O(3 downto 0) => tmp_3_i_fu_152_p2(20 downto 17),
      S(3) => \tmp_3_i_reg_224[20]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[20]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[20]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[20]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(21),
      Q => tmp_3_i_reg_224(21),
      R => '0'
    );
\tmp_3_i_reg_224_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(22),
      Q => tmp_3_i_reg_224(22),
      R => '0'
    );
\tmp_3_i_reg_224_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(23),
      Q => tmp_3_i_reg_224(23),
      R => '0'
    );
\tmp_3_i_reg_224_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(24),
      Q => tmp_3_i_reg_224(24),
      R => '0'
    );
\tmp_3_i_reg_224_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[20]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[24]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[24]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[24]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(23 downto 20),
      O(3 downto 0) => tmp_3_i_fu_152_p2(24 downto 21),
      S(3) => \tmp_3_i_reg_224[24]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[24]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[24]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[24]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(25),
      Q => tmp_3_i_reg_224(25),
      R => '0'
    );
\tmp_3_i_reg_224_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(26),
      Q => tmp_3_i_reg_224(26),
      R => '0'
    );
\tmp_3_i_reg_224_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(27),
      Q => tmp_3_i_reg_224(27),
      R => '0'
    );
\tmp_3_i_reg_224_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(28),
      Q => tmp_3_i_reg_224(28),
      R => '0'
    );
\tmp_3_i_reg_224_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[24]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[28]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[28]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[28]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(27 downto 24),
      O(3 downto 0) => tmp_3_i_fu_152_p2(28 downto 25),
      S(3) => \tmp_3_i_reg_224[28]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[28]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[28]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[28]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(29),
      Q => tmp_3_i_reg_224(29),
      R => '0'
    );
\tmp_3_i_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(2),
      Q => tmp_3_i_reg_224(2),
      R => '0'
    );
\tmp_3_i_reg_224_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(30),
      Q => tmp_3_i_reg_224(30),
      R => '0'
    );
\tmp_3_i_reg_224_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(31),
      Q => tmp_3_i_reg_224(31),
      R => '0'
    );
\tmp_3_i_reg_224_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_3_i_reg_224_reg[31]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => img_cols_dout(29 downto 28),
      O(3) => \NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_i_fu_152_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_3_i_reg_224[31]_i_4_n_0\,
      S(1) => \tmp_3_i_reg_224[31]_i_5_n_0\,
      S(0) => \tmp_3_i_reg_224[31]_i_6_n_0\
    );
\tmp_3_i_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(3),
      Q => tmp_3_i_reg_224(3),
      R => '0'
    );
\tmp_3_i_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(4),
      Q => tmp_3_i_reg_224(4),
      R => '0'
    );
\tmp_3_i_reg_224_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_i_reg_224_reg[4]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[4]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[4]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[4]_i_1_n_3\,
      CYINIT => D(0),
      DI(3 downto 0) => img_cols_dout(3 downto 0),
      O(3 downto 0) => tmp_3_i_fu_152_p2(4 downto 1),
      S(3) => \tmp_3_i_reg_224[4]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[4]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[4]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[4]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(5),
      Q => tmp_3_i_reg_224(5),
      R => '0'
    );
\tmp_3_i_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(6),
      Q => tmp_3_i_reg_224(6),
      R => '0'
    );
\tmp_3_i_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(7),
      Q => tmp_3_i_reg_224(7),
      R => '0'
    );
\tmp_3_i_reg_224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(8),
      Q => tmp_3_i_reg_224(8),
      R => '0'
    );
\tmp_3_i_reg_224_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[4]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[8]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[8]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[8]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(7 downto 4),
      O(3 downto 0) => tmp_3_i_fu_152_p2(8 downto 5),
      S(3) => \tmp_3_i_reg_224[8]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[8]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[8]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[8]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo_u0_img_rows_read\,
      D => tmp_3_i_fu_152_p2(9),
      Q => tmp_3_i_reg_224(9),
      R => '0'
    );
\tmp_7_i_reg_238[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_7_i_fu_182_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => tmp_7_i_reg_238,
      O => \tmp_7_i_reg_238[0]_i_1__0_n_0\
    );
\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_7_i_reg_238,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => tmp_7_i_reg_238_pp0_iter1_reg,
      O => \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0\
    );
\tmp_7_i_reg_238_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0\,
      Q => tmp_7_i_reg_238_pp0_iter1_reg,
      R => '0'
    );
\tmp_7_i_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_i_reg_238[0]_i_1__0_n_0\,
      Q => tmp_7_i_reg_238,
      R => '0'
    );
\tmp_user_V_fu_78[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \^xfmat2axivideo_u0_img_rows_read\,
      I2 => \^xfmat2axivideo_u0_img_data_v_read\,
      O => \tmp_user_V_fu_78[0]_i_1__0_n_0\
    );
\tmp_user_V_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_78[0]_i_1__0_n_0\,
      Q => tmp_user_V_fu_78,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xfMat2AXIvideo57 is
  port (
    ap_done_reg : out STD_LOGIC;
    p_dst_x_TVALID : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_reg_2330 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo57_U0_img_cols_read : out STD_LOGIC;
    xfMat2AXIvideo57_U0_img_data_V_read : out STD_LOGIC;
    xfMat2AXIvideo57_U0_ap_ready : out STD_LOGIC;
    p_dst_x_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    p_dst_x_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgOutput1_rows_c13_empty_n : in STD_LOGIC;
    imgOutput1_cols_c14_empty_n : in STD_LOGIC;
    xfMat2AXIvideo57_U0_ap_start : in STD_LOGIC;
    p_dst_x_TREADY : in STD_LOGIC;
    imgOutput1_data_V_ch_empty_n : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    xfMat2AXIvideo_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_cols_dout : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_xfMat2AXIvideo57;

architecture STRUCTURE of system_sobel_ip_0_1_xfMat2AXIvideo57 is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_38_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_38_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal axi_last_V_fu_193_p2 : STD_LOGIC;
  signal axi_last_V_reg_247 : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_247_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal cols_reg_219 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_172_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_i_reg_130 : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_i_reg_130_reg_n_0_[9]\ : STD_LOGIC;
  signal i_reg_233 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_reg_2330\ : STD_LOGIC;
  signal \i_reg_233[10]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_233[10]_i_4_n_0\ : STD_LOGIC;
  signal j_fu_187_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_141 : STD_LOGIC;
  signal j_i_reg_1410 : STD_LOGIC;
  signal \j_i_reg_141[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_reg_141[10]_i_4_n_0\ : STD_LOGIC;
  signal \j_i_reg_141_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^p_dst_x_tvalid\ : STD_LOGIC;
  signal rows_reg_214 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_i_fu_152_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_3_i_reg_224 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_3_i_reg_224[12]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[12]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[16]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[20]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[24]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[28]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224[8]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_i_reg_224_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_7_i_fu_182_p2 : STD_LOGIC;
  signal tmp_7_i_reg_238 : STD_LOGIC;
  signal \tmp_7_i_reg_238[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_7_i_reg_238_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_user_V_fu_78 : STD_LOGIC;
  signal \tmp_user_V_fu_78[0]_i_1_n_0\ : STD_LOGIC;
  signal \^xfmat2axivideo57_u0_img_cols_read\ : STD_LOGIC;
  signal \^xfmat2axivideo57_u0_img_data_v_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_247_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair132";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_3 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_reg_233[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_reg_233[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_reg_233[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_reg_233[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_reg_233[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_reg_233[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_reg_233[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_reg_233[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \j_i_reg_141[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \j_i_reg_141[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \j_i_reg_141[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \j_i_reg_141[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \j_i_reg_141[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \j_i_reg_141[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \j_i_reg_141[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \j_i_reg_141[9]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[0]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[1]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[2]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[3]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[4]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[5]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[6]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_dst_x_TDATA[7]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \p_dst_x_TUSER[0]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tmp_7_i_reg_238[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair139";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  ap_done_reg <= \^ap_done_reg\;
  i_reg_2330 <= \^i_reg_2330\;
  p_dst_x_TVALID <= \^p_dst_x_tvalid\;
  xfMat2AXIvideo57_U0_img_cols_read <= \^xfmat2axivideo57_u0_img_cols_read\;
  xfMat2AXIvideo57_U0_img_data_V_read <= \^xfmat2axivideo57_u0_img_data_v_read\;
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[0][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[0][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_x_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => p_dst_x_TREADY,
      I4 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => p_dst_x_TREADY,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => \^p_dst_x_tvalid\,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I4 => p_dst_x_TREADY,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_7_i_reg_238,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \^xfmat2axivideo57_u0_img_data_v_read\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I1 => \^p_dst_x_tvalid\,
      I2 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I3 => p_dst_x_TREADY,
      O => AXI_video_strm_V_dest_V_1_state(1)
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^p_dst_x_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_1_state(1),
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I4 => p_dst_x_TREADY,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I2 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I3 => p_dst_x_TREADY,
      O => AXI_video_strm_V_id_V_1_state(1)
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_id_V_1_state(1),
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_dst_x_TREADY,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I4 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => p_dst_x_TREADY,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => AXI_video_strm_V_keep_V_1_state(1)
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_keep_V_1_state(1),
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_V_reg_247,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_V_reg_247,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_x_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => p_dst_x_TREADY,
      I4 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => p_dst_x_TREADY,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_dst_x_TREADY,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I4 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => p_dst_x_TREADY,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => AXI_video_strm_V_strb_V_1_state(1)
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_strb_V_1_state(1),
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_dst_x_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A820A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I3 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I4 => p_dst_x_TREADY,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3B"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => \^xfmat2axivideo57_u0_img_data_v_read\,
      I3 => p_dst_x_TREADY,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      I2 => ap_CS_fsm_state2,
      I3 => \^xfmat2axivideo57_u0_img_cols_read\,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => \^xfmat2axivideo57_u0_img_cols_read\,
      I3 => \^i_reg_2330\,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(29),
      I1 => rows_reg_214(28),
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(27),
      I1 => rows_reg_214(26),
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(25),
      I1 => rows_reg_214(24),
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(22),
      I1 => rows_reg_214(23),
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(20),
      I1 => rows_reg_214(21),
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(18),
      I1 => rows_reg_214(19),
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(16),
      I1 => rows_reg_214(17),
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(23),
      I1 => rows_reg_214(22),
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(21),
      I1 => rows_reg_214(20),
      O => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      I2 => ap_CS_fsm_state2,
      I3 => \ap_CS_fsm[2]_i_3_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(19),
      I1 => rows_reg_214(18),
      O => \ap_CS_fsm[2]_i_20_n_0\
    );
\ap_CS_fsm[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(17),
      I1 => rows_reg_214(16),
      O => \ap_CS_fsm[2]_i_21_n_0\
    );
\ap_CS_fsm[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(14),
      I1 => rows_reg_214(15),
      O => \ap_CS_fsm[2]_i_23_n_0\
    );
\ap_CS_fsm[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(12),
      I1 => rows_reg_214(13),
      O => \ap_CS_fsm[2]_i_24_n_0\
    );
\ap_CS_fsm[2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[10]\,
      I1 => rows_reg_214(10),
      I2 => rows_reg_214(11),
      O => \ap_CS_fsm[2]_i_25_n_0\
    );
\ap_CS_fsm[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(8),
      I1 => \i_i_reg_130_reg_n_0_[8]\,
      I2 => \i_i_reg_130_reg_n_0_[9]\,
      I3 => rows_reg_214(9),
      O => \ap_CS_fsm[2]_i_26_n_0\
    );
\ap_CS_fsm[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(15),
      I1 => rows_reg_214(14),
      O => \ap_CS_fsm[2]_i_27_n_0\
    );
\ap_CS_fsm[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(13),
      I1 => rows_reg_214(12),
      O => \ap_CS_fsm[2]_i_28_n_0\
    );
\ap_CS_fsm[2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[10]\,
      I1 => rows_reg_214(10),
      I2 => rows_reg_214(11),
      O => \ap_CS_fsm[2]_i_29_n_0\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_7_i_fu_182_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[9]\,
      I1 => rows_reg_214(9),
      I2 => \i_i_reg_130_reg_n_0_[8]\,
      I3 => rows_reg_214(8),
      O => \ap_CS_fsm[2]_i_30_n_0\
    );
\ap_CS_fsm[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(6),
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      I3 => rows_reg_214(7),
      O => \ap_CS_fsm[2]_i_31_n_0\
    );
\ap_CS_fsm[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(4),
      I1 => \i_i_reg_130_reg_n_0_[4]\,
      I2 => \i_i_reg_130_reg_n_0_[5]\,
      I3 => rows_reg_214(5),
      O => \ap_CS_fsm[2]_i_32_n_0\
    );
\ap_CS_fsm[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(2),
      I1 => \i_i_reg_130_reg_n_0_[2]\,
      I2 => \i_i_reg_130_reg_n_0_[3]\,
      I3 => rows_reg_214(3),
      O => \ap_CS_fsm[2]_i_33_n_0\
    );
\ap_CS_fsm[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rows_reg_214(0),
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => rows_reg_214(1),
      O => \ap_CS_fsm[2]_i_34_n_0\
    );
\ap_CS_fsm[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[7]\,
      I1 => rows_reg_214(7),
      I2 => \i_i_reg_130_reg_n_0_[6]\,
      I3 => rows_reg_214(6),
      O => \ap_CS_fsm[2]_i_35_n_0\
    );
\ap_CS_fsm[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[5]\,
      I1 => rows_reg_214(5),
      I2 => \i_i_reg_130_reg_n_0_[4]\,
      I3 => rows_reg_214(4),
      O => \ap_CS_fsm[2]_i_36_n_0\
    );
\ap_CS_fsm[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[3]\,
      I1 => rows_reg_214(3),
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      I3 => rows_reg_214(2),
      O => \ap_CS_fsm[2]_i_37_n_0\
    );
\ap_CS_fsm[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[1]\,
      I1 => rows_reg_214(1),
      I2 => \i_i_reg_130_reg_n_0_[0]\,
      I3 => rows_reg_214(0),
      O => \ap_CS_fsm[2]_i_38_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_214(30),
      I1 => rows_reg_214(31),
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(28),
      I1 => rows_reg_214(29),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(26),
      I1 => rows_reg_214(27),
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_214(24),
      I1 => rows_reg_214(25),
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_214(31),
      I1 => rows_reg_214(30),
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(29),
      I1 => cols_reg_219(28),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(27),
      I1 => cols_reg_219(26),
      O => \ap_CS_fsm[3]_i_11_n_0\
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(25),
      I1 => cols_reg_219(24),
      O => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(22),
      I1 => cols_reg_219(23),
      O => \ap_CS_fsm[3]_i_14_n_0\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(20),
      I1 => cols_reg_219(21),
      O => \ap_CS_fsm[3]_i_15_n_0\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(18),
      I1 => cols_reg_219(19),
      O => \ap_CS_fsm[3]_i_16_n_0\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(16),
      I1 => cols_reg_219(17),
      O => \ap_CS_fsm[3]_i_17_n_0\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(23),
      I1 => cols_reg_219(22),
      O => \ap_CS_fsm[3]_i_18_n_0\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(21),
      I1 => cols_reg_219(20),
      O => \ap_CS_fsm[3]_i_19_n_0\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202220"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_7_i_fu_182_p2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(19),
      I1 => cols_reg_219(18),
      O => \ap_CS_fsm[3]_i_20_n_0\
    );
\ap_CS_fsm[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(17),
      I1 => cols_reg_219(16),
      O => \ap_CS_fsm[3]_i_21_n_0\
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(14),
      I1 => cols_reg_219(15),
      O => \ap_CS_fsm[3]_i_23_n_0\
    );
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(12),
      I1 => cols_reg_219(13),
      O => \ap_CS_fsm[3]_i_24_n_0\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(10),
      I1 => cols_reg_219(10),
      I2 => cols_reg_219(11),
      O => \ap_CS_fsm[3]_i_25_n_0\
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(8),
      I1 => \j_i_reg_141_reg__0\(8),
      I2 => \j_i_reg_141_reg__0\(9),
      I3 => cols_reg_219(9),
      O => \ap_CS_fsm[3]_i_26_n_0\
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(15),
      I1 => cols_reg_219(14),
      O => \ap_CS_fsm[3]_i_27_n_0\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(13),
      I1 => cols_reg_219(12),
      O => \ap_CS_fsm[3]_i_28_n_0\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => cols_reg_219(10),
      I1 => cols_reg_219(11),
      I2 => \j_i_reg_141_reg__0\(10),
      O => \ap_CS_fsm[3]_i_29_n_0\
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FFC0C0C0"
    )
        port map (
      I0 => imgOutput1_data_V_ch_empty_n,
      I1 => tmp_7_i_reg_238,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_7_i_reg_238_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => AXI_video_strm_V_data_V_1_ack_in,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(9),
      I1 => cols_reg_219(9),
      I2 => cols_reg_219(8),
      I3 => \j_i_reg_141_reg__0\(8),
      O => \ap_CS_fsm[3]_i_30_n_0\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(6),
      I1 => \j_i_reg_141_reg__0\(6),
      I2 => \j_i_reg_141_reg__0\(7),
      I3 => cols_reg_219(7),
      O => \ap_CS_fsm[3]_i_31_n_0\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(4),
      I1 => \j_i_reg_141_reg__0\(4),
      I2 => \j_i_reg_141_reg__0\(5),
      I3 => cols_reg_219(5),
      O => \ap_CS_fsm[3]_i_32_n_0\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(2),
      I1 => \j_i_reg_141_reg__0\(2),
      I2 => \j_i_reg_141_reg__0\(3),
      I3 => cols_reg_219(3),
      O => \ap_CS_fsm[3]_i_33_n_0\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => cols_reg_219(0),
      I1 => \j_i_reg_141_reg__0\(0),
      I2 => \j_i_reg_141_reg__0\(1),
      I3 => cols_reg_219(1),
      O => \ap_CS_fsm[3]_i_34_n_0\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(7),
      I1 => cols_reg_219(7),
      I2 => cols_reg_219(6),
      I3 => \j_i_reg_141_reg__0\(6),
      O => \ap_CS_fsm[3]_i_35_n_0\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(5),
      I1 => cols_reg_219(5),
      I2 => cols_reg_219(4),
      I3 => \j_i_reg_141_reg__0\(4),
      O => \ap_CS_fsm[3]_i_36_n_0\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(3),
      I1 => cols_reg_219(3),
      I2 => cols_reg_219(2),
      I3 => \j_i_reg_141_reg__0\(2),
      O => \ap_CS_fsm[3]_i_37_n_0\
    );
\ap_CS_fsm[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(1),
      I1 => cols_reg_219(1),
      I2 => cols_reg_219(0),
      I3 => \j_i_reg_141_reg__0\(0),
      O => \ap_CS_fsm[3]_i_38_n_0\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_219(30),
      I1 => cols_reg_219(31),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(28),
      I1 => cols_reg_219(29),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(26),
      I1 => cols_reg_219(27),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_219(24),
      I1 => cols_reg_219(25),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_219(31),
      I1 => cols_reg_219(30),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_22_n_0\,
      CO(3) => \ap_CS_fsm_reg[2]_i_13_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_13_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_13_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_23_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_24_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_25_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_26_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_27_n_0\,
      S(2) => \ap_CS_fsm[2]_i_28_n_0\,
      S(1) => \ap_CS_fsm[2]_i_29_n_0\,
      S(0) => \ap_CS_fsm[2]_i_30_n_0\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_0\,
      S(2) => \ap_CS_fsm[2]_i_10_n_0\,
      S(1) => \ap_CS_fsm[2]_i_11_n_0\,
      S(0) => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm_reg[2]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_22_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_22_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_22_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_31_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_32_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_33_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_34_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_35_n_0\,
      S(2) => \ap_CS_fsm[2]_i_36_n_0\,
      S(1) => \ap_CS_fsm[2]_i_37_n_0\,
      S(0) => \ap_CS_fsm[2]_i_38_n_0\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_13_n_0\,
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_14_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_15_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_16_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_17_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_18_n_0\,
      S(2) => \ap_CS_fsm[2]_i_19_n_0\,
      S(1) => \ap_CS_fsm[2]_i_20_n_0\,
      S(0) => \ap_CS_fsm[2]_i_21_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_22_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_13_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_13_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_13_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_23_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_24_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_25_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_26_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_27_n_0\,
      S(2) => \ap_CS_fsm[3]_i_28_n_0\,
      S(1) => \ap_CS_fsm[3]_i_29_n_0\,
      S(0) => \ap_CS_fsm[3]_i_30_n_0\
    );
\ap_CS_fsm_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_22_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_22_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_22_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_31_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_32_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_33_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_34_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_35_n_0\,
      S(2) => \ap_CS_fsm[3]_i_36_n_0\,
      S(1) => \ap_CS_fsm[3]_i_37_n_0\,
      S(0) => \ap_CS_fsm[3]_i_38_n_0\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(3) => tmp_7_i_fu_182_p2,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_5_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_6_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_7_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_9_n_0\,
      S(2) => \ap_CS_fsm[3]_i_10_n_0\,
      S(1) => \ap_CS_fsm[3]_i_11_n_0\,
      S(0) => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_13_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_14_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_15_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_16_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_17_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_18_n_0\,
      S(2) => \ap_CS_fsm[3]_i_19_n_0\,
      S(1) => \ap_CS_fsm[3]_i_20_n_0\,
      S(0) => \ap_CS_fsm[3]_i_21_n_0\
    );
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5100510051000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^i_reg_2330\,
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => ap_done_reg_0,
      I5 => xfMat2AXIvideo_U0_ap_ready,
      O => ap_done_reg_reg_0
    );
ap_done_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      O => xfMat2AXIvideo57_U0_ap_ready
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm1,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => tmp_7_i_fu_182_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i_reg_2330\,
      I1 => \^co\(0),
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => tmp_7_i_fu_182_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A0C0A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \^co\(0),
      I5 => \^i_reg_2330\,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\axi_last_V_reg_247[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => axi_last_V_fu_193_p2,
      I1 => tmp_7_i_fu_182_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => axi_last_V_reg_247,
      O => \axi_last_V_reg_247[0]_i_1_n_0\
    );
\axi_last_V_reg_247[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(17),
      I1 => tmp_3_i_reg_224(16),
      I2 => tmp_3_i_reg_224(15),
      O => \axi_last_V_reg_247[0]_i_10_n_0\
    );
\axi_last_V_reg_247[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(14),
      I1 => tmp_3_i_reg_224(13),
      I2 => tmp_3_i_reg_224(12),
      O => \axi_last_V_reg_247[0]_i_11_n_0\
    );
\axi_last_V_reg_247[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => tmp_3_i_reg_224(11),
      I1 => \j_i_reg_141_reg__0\(9),
      I2 => tmp_3_i_reg_224(9),
      I3 => \j_i_reg_141_reg__0\(10),
      I4 => tmp_3_i_reg_224(10),
      O => \axi_last_V_reg_247[0]_i_12_n_0\
    );
\axi_last_V_reg_247[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(7),
      I1 => tmp_3_i_reg_224(7),
      I2 => \j_i_reg_141_reg__0\(6),
      I3 => tmp_3_i_reg_224(6),
      I4 => \j_i_reg_141_reg__0\(8),
      I5 => tmp_3_i_reg_224(8),
      O => \axi_last_V_reg_247[0]_i_13_n_0\
    );
\axi_last_V_reg_247[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(4),
      I1 => tmp_3_i_reg_224(4),
      I2 => \j_i_reg_141_reg__0\(3),
      I3 => tmp_3_i_reg_224(3),
      I4 => \j_i_reg_141_reg__0\(5),
      I5 => tmp_3_i_reg_224(5),
      O => \axi_last_V_reg_247[0]_i_14_n_0\
    );
\axi_last_V_reg_247[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(1),
      I1 => tmp_3_i_reg_224(1),
      I2 => \j_i_reg_141_reg__0\(0),
      I3 => tmp_3_i_reg_224(0),
      I4 => \j_i_reg_141_reg__0\(2),
      I5 => tmp_3_i_reg_224(2),
      O => \axi_last_V_reg_247[0]_i_15_n_0\
    );
\axi_last_V_reg_247[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_i_reg_224(31),
      I1 => tmp_3_i_reg_224(30),
      O => \axi_last_V_reg_247[0]_i_4_n_0\
    );
\axi_last_V_reg_247[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(29),
      I1 => tmp_3_i_reg_224(28),
      I2 => tmp_3_i_reg_224(27),
      O => \axi_last_V_reg_247[0]_i_5_n_0\
    );
\axi_last_V_reg_247[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(26),
      I1 => tmp_3_i_reg_224(25),
      I2 => tmp_3_i_reg_224(24),
      O => \axi_last_V_reg_247[0]_i_6_n_0\
    );
\axi_last_V_reg_247[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(23),
      I1 => tmp_3_i_reg_224(22),
      I2 => tmp_3_i_reg_224(21),
      O => \axi_last_V_reg_247[0]_i_8_n_0\
    );
\axi_last_V_reg_247[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_3_i_reg_224(20),
      I1 => tmp_3_i_reg_224(19),
      I2 => tmp_3_i_reg_224(18),
      O => \axi_last_V_reg_247[0]_i_9_n_0\
    );
\axi_last_V_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_247[0]_i_1_n_0\,
      Q => axi_last_V_reg_247,
      R => '0'
    );
\axi_last_V_reg_247_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_247_reg[0]_i_3_n_0\,
      CO(3) => \NLW_axi_last_V_reg_247_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => axi_last_V_fu_193_p2,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_2_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_reg_247[0]_i_4_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_5_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_6_n_0\
    );
\axi_last_V_reg_247_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_247_reg[0]_i_7_n_0\,
      CO(3) => \axi_last_V_reg_247_reg[0]_i_3_n_0\,
      CO(2) => \axi_last_V_reg_247_reg[0]_i_3_n_1\,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_3_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_247[0]_i_8_n_0\,
      S(2) => \axi_last_V_reg_247[0]_i_9_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_10_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_11_n_0\
    );
\axi_last_V_reg_247_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_247_reg[0]_i_7_n_0\,
      CO(2) => \axi_last_V_reg_247_reg[0]_i_7_n_1\,
      CO(1) => \axi_last_V_reg_247_reg[0]_i_7_n_2\,
      CO(0) => \axi_last_V_reg_247_reg[0]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_247_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_247[0]_i_12_n_0\,
      S(2) => \axi_last_V_reg_247[0]_i_13_n_0\,
      S(1) => \axi_last_V_reg_247[0]_i_14_n_0\,
      S(0) => \axi_last_V_reg_247[0]_i_15_n_0\
    );
\cols_reg_219[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^q\(0),
      I2 => xfMat2AXIvideo57_U0_ap_start,
      I3 => imgOutput1_cols_c14_empty_n,
      I4 => imgOutput1_rows_c13_empty_n,
      O => \^xfmat2axivideo57_u0_img_cols_read\
    );
\cols_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(0),
      Q => cols_reg_219(0),
      R => '0'
    );
\cols_reg_219_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(10),
      Q => cols_reg_219(10),
      R => '0'
    );
\cols_reg_219_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(11),
      Q => cols_reg_219(11),
      R => '0'
    );
\cols_reg_219_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(12),
      Q => cols_reg_219(12),
      R => '0'
    );
\cols_reg_219_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(13),
      Q => cols_reg_219(13),
      R => '0'
    );
\cols_reg_219_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(14),
      Q => cols_reg_219(14),
      R => '0'
    );
\cols_reg_219_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(15),
      Q => cols_reg_219(15),
      R => '0'
    );
\cols_reg_219_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(16),
      Q => cols_reg_219(16),
      R => '0'
    );
\cols_reg_219_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(17),
      Q => cols_reg_219(17),
      R => '0'
    );
\cols_reg_219_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(18),
      Q => cols_reg_219(18),
      R => '0'
    );
\cols_reg_219_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(19),
      Q => cols_reg_219(19),
      R => '0'
    );
\cols_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(1),
      Q => cols_reg_219(1),
      R => '0'
    );
\cols_reg_219_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(20),
      Q => cols_reg_219(20),
      R => '0'
    );
\cols_reg_219_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(21),
      Q => cols_reg_219(21),
      R => '0'
    );
\cols_reg_219_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(22),
      Q => cols_reg_219(22),
      R => '0'
    );
\cols_reg_219_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(23),
      Q => cols_reg_219(23),
      R => '0'
    );
\cols_reg_219_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(24),
      Q => cols_reg_219(24),
      R => '0'
    );
\cols_reg_219_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(25),
      Q => cols_reg_219(25),
      R => '0'
    );
\cols_reg_219_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(26),
      Q => cols_reg_219(26),
      R => '0'
    );
\cols_reg_219_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(27),
      Q => cols_reg_219(27),
      R => '0'
    );
\cols_reg_219_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(28),
      Q => cols_reg_219(28),
      R => '0'
    );
\cols_reg_219_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(29),
      Q => cols_reg_219(29),
      R => '0'
    );
\cols_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(2),
      Q => cols_reg_219(2),
      R => '0'
    );
\cols_reg_219_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(30),
      Q => cols_reg_219(30),
      R => '0'
    );
\cols_reg_219_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(31),
      Q => cols_reg_219(31),
      R => '0'
    );
\cols_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(3),
      Q => cols_reg_219(3),
      R => '0'
    );
\cols_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(4),
      Q => cols_reg_219(4),
      R => '0'
    );
\cols_reg_219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(5),
      Q => cols_reg_219(5),
      R => '0'
    );
\cols_reg_219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(6),
      Q => cols_reg_219(6),
      R => '0'
    );
\cols_reg_219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(7),
      Q => cols_reg_219(7),
      R => '0'
    );
\cols_reg_219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(8),
      Q => cols_reg_219(8),
      R => '0'
    );
\cols_reg_219_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => D(9),
      Q => cols_reg_219(9),
      R => '0'
    );
\i_i_reg_130[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => imgOutput1_rows_c13_empty_n,
      I1 => imgOutput1_cols_c14_empty_n,
      I2 => xfMat2AXIvideo57_U0_ap_start,
      I3 => \^q\(0),
      I4 => \^ap_done_reg\,
      I5 => ap_CS_fsm_state6,
      O => i_i_reg_130
    );
\i_i_reg_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(0),
      Q => \i_i_reg_130_reg_n_0_[0]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(10),
      Q => \i_i_reg_130_reg_n_0_[10]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(1),
      Q => \i_i_reg_130_reg_n_0_[1]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(2),
      Q => \i_i_reg_130_reg_n_0_[2]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(3),
      Q => \i_i_reg_130_reg_n_0_[3]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(4),
      Q => \i_i_reg_130_reg_n_0_[4]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(5),
      Q => \i_i_reg_130_reg_n_0_[5]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(6),
      Q => \i_i_reg_130_reg_n_0_[6]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(7),
      Q => \i_i_reg_130_reg_n_0_[7]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(8),
      Q => \i_i_reg_130_reg_n_0_[8]\,
      R => i_i_reg_130
    );
\i_i_reg_130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_233(9),
      Q => \i_i_reg_130_reg_n_0_[9]\,
      R => i_i_reg_130
    );
\i_reg_233[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      O => i_fu_172_p2(0)
    );
\i_reg_233[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => AXI_video_strm_V_data_V_1_ack_in,
      I4 => \i_reg_233[10]_i_3_n_0\,
      O => \^i_reg_2330\
    );
\i_reg_233[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[8]\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_reg_233[10]_i_4_n_0\,
      I3 => \i_i_reg_130_reg_n_0_[7]\,
      I4 => \i_i_reg_130_reg_n_0_[9]\,
      I5 => \i_i_reg_130_reg_n_0_[10]\,
      O => i_fu_172_p2(10)
    );
\i_reg_233[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \i_reg_233[10]_i_3_n_0\
    );
\i_reg_233[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[5]\,
      I1 => \i_i_reg_130_reg_n_0_[3]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => \i_i_reg_130_reg_n_0_[0]\,
      I4 => \i_i_reg_130_reg_n_0_[2]\,
      I5 => \i_i_reg_130_reg_n_0_[4]\,
      O => \i_reg_233[10]_i_4_n_0\
    );
\i_reg_233[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      O => i_fu_172_p2(1)
    );
\i_reg_233[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[0]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      O => i_fu_172_p2(2)
    );
\i_reg_233[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[1]\,
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[2]\,
      I3 => \i_i_reg_130_reg_n_0_[3]\,
      O => i_fu_172_p2(3)
    );
\i_reg_233[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[2]\,
      I1 => \i_i_reg_130_reg_n_0_[0]\,
      I2 => \i_i_reg_130_reg_n_0_[1]\,
      I3 => \i_i_reg_130_reg_n_0_[3]\,
      I4 => \i_i_reg_130_reg_n_0_[4]\,
      O => i_fu_172_p2(4)
    );
\i_reg_233[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[3]\,
      I1 => \i_i_reg_130_reg_n_0_[1]\,
      I2 => \i_i_reg_130_reg_n_0_[0]\,
      I3 => \i_i_reg_130_reg_n_0_[2]\,
      I4 => \i_i_reg_130_reg_n_0_[4]\,
      I5 => \i_i_reg_130_reg_n_0_[5]\,
      O => i_fu_172_p2(5)
    );
\i_reg_233[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_233[10]_i_4_n_0\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      O => i_fu_172_p2(6)
    );
\i_reg_233[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_233[10]_i_4_n_0\,
      I1 => \i_i_reg_130_reg_n_0_[6]\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      O => i_fu_172_p2(7)
    );
\i_reg_233[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[6]\,
      I1 => \i_reg_233[10]_i_4_n_0\,
      I2 => \i_i_reg_130_reg_n_0_[7]\,
      I3 => \i_i_reg_130_reg_n_0_[8]\,
      O => i_fu_172_p2(8)
    );
\i_reg_233[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_130_reg_n_0_[7]\,
      I1 => \i_reg_233[10]_i_4_n_0\,
      I2 => \i_i_reg_130_reg_n_0_[6]\,
      I3 => \i_i_reg_130_reg_n_0_[8]\,
      I4 => \i_i_reg_130_reg_n_0_[9]\,
      O => i_fu_172_p2(9)
    );
\i_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(0),
      Q => i_reg_233(0),
      R => '0'
    );
\i_reg_233_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(10),
      Q => i_reg_233(10),
      R => '0'
    );
\i_reg_233_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(1),
      Q => i_reg_233(1),
      R => '0'
    );
\i_reg_233_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(2),
      Q => i_reg_233(2),
      R => '0'
    );
\i_reg_233_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(3),
      Q => i_reg_233(3),
      R => '0'
    );
\i_reg_233_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(4),
      Q => i_reg_233(4),
      R => '0'
    );
\i_reg_233_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(5),
      Q => i_reg_233(5),
      R => '0'
    );
\i_reg_233_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(6),
      Q => i_reg_233(6),
      R => '0'
    );
\i_reg_233_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(7),
      Q => i_reg_233(7),
      R => '0'
    );
\i_reg_233_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(8),
      Q => i_reg_233(8),
      R => '0'
    );
\i_reg_233_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_reg_2330\,
      D => i_fu_172_p2(9),
      Q => i_reg_233(9),
      R => '0'
    );
\j_i_reg_141[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(0),
      O => \j_i_reg_141[0]_i_1_n_0\
    );
\j_i_reg_141[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_7_i_fu_182_p2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \^co\(0),
      I5 => \^i_reg_2330\,
      O => j_i_reg_141
    );
\j_i_reg_141[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_7_i_fu_182_p2,
      I3 => ap_block_pp0_stage0_subdone,
      O => j_i_reg_1410
    );
\j_i_reg_141[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(8),
      I1 => \j_i_reg_141_reg__0\(6),
      I2 => \j_i_reg_141[10]_i_4_n_0\,
      I3 => \j_i_reg_141_reg__0\(7),
      I4 => \j_i_reg_141_reg__0\(9),
      I5 => \j_i_reg_141_reg__0\(10),
      O => j_fu_187_p2(10)
    );
\j_i_reg_141[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(5),
      I1 => \j_i_reg_141_reg__0\(3),
      I2 => \j_i_reg_141_reg__0\(1),
      I3 => \j_i_reg_141_reg__0\(0),
      I4 => \j_i_reg_141_reg__0\(2),
      I5 => \j_i_reg_141_reg__0\(4),
      O => \j_i_reg_141[10]_i_4_n_0\
    );
\j_i_reg_141[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(0),
      I1 => \j_i_reg_141_reg__0\(1),
      O => j_fu_187_p2(1)
    );
\j_i_reg_141[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(0),
      I1 => \j_i_reg_141_reg__0\(1),
      I2 => \j_i_reg_141_reg__0\(2),
      O => j_fu_187_p2(2)
    );
\j_i_reg_141[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(1),
      I1 => \j_i_reg_141_reg__0\(0),
      I2 => \j_i_reg_141_reg__0\(2),
      I3 => \j_i_reg_141_reg__0\(3),
      O => j_fu_187_p2(3)
    );
\j_i_reg_141[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(2),
      I1 => \j_i_reg_141_reg__0\(0),
      I2 => \j_i_reg_141_reg__0\(1),
      I3 => \j_i_reg_141_reg__0\(3),
      I4 => \j_i_reg_141_reg__0\(4),
      O => j_fu_187_p2(4)
    );
\j_i_reg_141[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(3),
      I1 => \j_i_reg_141_reg__0\(1),
      I2 => \j_i_reg_141_reg__0\(0),
      I3 => \j_i_reg_141_reg__0\(2),
      I4 => \j_i_reg_141_reg__0\(4),
      I5 => \j_i_reg_141_reg__0\(5),
      O => j_fu_187_p2(5)
    );
\j_i_reg_141[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_141[10]_i_4_n_0\,
      I1 => \j_i_reg_141_reg__0\(6),
      O => j_fu_187_p2(6)
    );
\j_i_reg_141[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_141[10]_i_4_n_0\,
      I1 => \j_i_reg_141_reg__0\(6),
      I2 => \j_i_reg_141_reg__0\(7),
      O => j_fu_187_p2(7)
    );
\j_i_reg_141[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(6),
      I1 => \j_i_reg_141[10]_i_4_n_0\,
      I2 => \j_i_reg_141_reg__0\(7),
      I3 => \j_i_reg_141_reg__0\(8),
      O => j_fu_187_p2(8)
    );
\j_i_reg_141[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_i_reg_141_reg__0\(7),
      I1 => \j_i_reg_141[10]_i_4_n_0\,
      I2 => \j_i_reg_141_reg__0\(6),
      I3 => \j_i_reg_141_reg__0\(8),
      I4 => \j_i_reg_141_reg__0\(9),
      O => j_fu_187_p2(9)
    );
\j_i_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => \j_i_reg_141[0]_i_1_n_0\,
      Q => \j_i_reg_141_reg__0\(0),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(10),
      Q => \j_i_reg_141_reg__0\(10),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(1),
      Q => \j_i_reg_141_reg__0\(1),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(2),
      Q => \j_i_reg_141_reg__0\(2),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(3),
      Q => \j_i_reg_141_reg__0\(3),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(4),
      Q => \j_i_reg_141_reg__0\(4),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(5),
      Q => \j_i_reg_141_reg__0\(5),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(6),
      Q => \j_i_reg_141_reg__0\(6),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(7),
      Q => \j_i_reg_141_reg__0\(7),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(8),
      Q => \j_i_reg_141_reg__0\(8),
      R => j_i_reg_141
    );
\j_i_reg_141_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1410,
      D => j_fu_187_p2(9),
      Q => \j_i_reg_141_reg__0\(9),
      R => j_i_reg_141
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => xfMat2AXIvideo57_U0_ap_start,
      I1 => \^co\(0),
      I2 => \^i_reg_2330\,
      O => \mOutPtr_reg[1]\
    );
\p_dst_x_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(0)
    );
\p_dst_x_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(1)
    );
\p_dst_x_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(2)
    );
\p_dst_x_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(3)
    );
\p_dst_x_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(4)
    );
\p_dst_x_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(5)
    );
\p_dst_x_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(6)
    );
\p_dst_x_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => p_dst_x_TDATA(7)
    );
\p_dst_x_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => p_dst_x_TLAST(0)
    );
\p_dst_x_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => p_dst_x_TUSER(0)
    );
\rows_reg_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(0),
      Q => rows_reg_214(0),
      R => '0'
    );
\rows_reg_214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(10),
      Q => rows_reg_214(10),
      R => '0'
    );
\rows_reg_214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(11),
      Q => rows_reg_214(11),
      R => '0'
    );
\rows_reg_214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(12),
      Q => rows_reg_214(12),
      R => '0'
    );
\rows_reg_214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(13),
      Q => rows_reg_214(13),
      R => '0'
    );
\rows_reg_214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(14),
      Q => rows_reg_214(14),
      R => '0'
    );
\rows_reg_214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(15),
      Q => rows_reg_214(15),
      R => '0'
    );
\rows_reg_214_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(16),
      Q => rows_reg_214(16),
      R => '0'
    );
\rows_reg_214_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(17),
      Q => rows_reg_214(17),
      R => '0'
    );
\rows_reg_214_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(18),
      Q => rows_reg_214(18),
      R => '0'
    );
\rows_reg_214_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(19),
      Q => rows_reg_214(19),
      R => '0'
    );
\rows_reg_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(1),
      Q => rows_reg_214(1),
      R => '0'
    );
\rows_reg_214_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(20),
      Q => rows_reg_214(20),
      R => '0'
    );
\rows_reg_214_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(21),
      Q => rows_reg_214(21),
      R => '0'
    );
\rows_reg_214_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(22),
      Q => rows_reg_214(22),
      R => '0'
    );
\rows_reg_214_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(23),
      Q => rows_reg_214(23),
      R => '0'
    );
\rows_reg_214_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(24),
      Q => rows_reg_214(24),
      R => '0'
    );
\rows_reg_214_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(25),
      Q => rows_reg_214(25),
      R => '0'
    );
\rows_reg_214_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(26),
      Q => rows_reg_214(26),
      R => '0'
    );
\rows_reg_214_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(27),
      Q => rows_reg_214(27),
      R => '0'
    );
\rows_reg_214_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(28),
      Q => rows_reg_214(28),
      R => '0'
    );
\rows_reg_214_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(29),
      Q => rows_reg_214(29),
      R => '0'
    );
\rows_reg_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(2),
      Q => rows_reg_214(2),
      R => '0'
    );
\rows_reg_214_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(30),
      Q => rows_reg_214(30),
      R => '0'
    );
\rows_reg_214_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(31),
      Q => rows_reg_214(31),
      R => '0'
    );
\rows_reg_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(3),
      Q => rows_reg_214(3),
      R => '0'
    );
\rows_reg_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(4),
      Q => rows_reg_214(4),
      R => '0'
    );
\rows_reg_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(5),
      Q => rows_reg_214(5),
      R => '0'
    );
\rows_reg_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(6),
      Q => rows_reg_214(6),
      R => '0'
    );
\rows_reg_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(7),
      Q => rows_reg_214(7),
      R => '0'
    );
\rows_reg_214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(8),
      Q => rows_reg_214(8),
      R => '0'
    );
\rows_reg_214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => \SRL_SIG_reg[1][31]\(9),
      Q => rows_reg_214(9),
      R => '0'
    );
\tmp_3_i_reg_224[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(0),
      I3 => \SRL_SIG_reg[1][31]_0\(0),
      O => tmp_3_i_fu_152_p2(0)
    );
\tmp_3_i_reg_224[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(12),
      I3 => \SRL_SIG_reg[1][31]_0\(12),
      O => \tmp_3_i_reg_224[12]_i_6_n_0\
    );
\tmp_3_i_reg_224[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(11),
      I3 => \SRL_SIG_reg[1][31]_0\(11),
      O => \tmp_3_i_reg_224[12]_i_7_n_0\
    );
\tmp_3_i_reg_224[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(10),
      I3 => \SRL_SIG_reg[1][31]_0\(10),
      O => \tmp_3_i_reg_224[12]_i_8_n_0\
    );
\tmp_3_i_reg_224[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(9),
      I3 => \SRL_SIG_reg[1][31]_0\(9),
      O => \tmp_3_i_reg_224[12]_i_9_n_0\
    );
\tmp_3_i_reg_224[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(16),
      I3 => \SRL_SIG_reg[1][31]_0\(16),
      O => \tmp_3_i_reg_224[16]_i_6_n_0\
    );
\tmp_3_i_reg_224[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(15),
      I3 => \SRL_SIG_reg[1][31]_0\(15),
      O => \tmp_3_i_reg_224[16]_i_7_n_0\
    );
\tmp_3_i_reg_224[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(14),
      I3 => \SRL_SIG_reg[1][31]_0\(14),
      O => \tmp_3_i_reg_224[16]_i_8_n_0\
    );
\tmp_3_i_reg_224[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(13),
      I3 => \SRL_SIG_reg[1][31]_0\(13),
      O => \tmp_3_i_reg_224[16]_i_9_n_0\
    );
\tmp_3_i_reg_224[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(20),
      I3 => \SRL_SIG_reg[1][31]_0\(20),
      O => \tmp_3_i_reg_224[20]_i_6_n_0\
    );
\tmp_3_i_reg_224[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(19),
      I3 => \SRL_SIG_reg[1][31]_0\(19),
      O => \tmp_3_i_reg_224[20]_i_7_n_0\
    );
\tmp_3_i_reg_224[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(18),
      I3 => \SRL_SIG_reg[1][31]_0\(18),
      O => \tmp_3_i_reg_224[20]_i_8_n_0\
    );
\tmp_3_i_reg_224[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(17),
      I3 => \SRL_SIG_reg[1][31]_0\(17),
      O => \tmp_3_i_reg_224[20]_i_9_n_0\
    );
\tmp_3_i_reg_224[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(24),
      I3 => \SRL_SIG_reg[1][31]_0\(24),
      O => \tmp_3_i_reg_224[24]_i_6_n_0\
    );
\tmp_3_i_reg_224[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(23),
      I3 => \SRL_SIG_reg[1][31]_0\(23),
      O => \tmp_3_i_reg_224[24]_i_7_n_0\
    );
\tmp_3_i_reg_224[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(22),
      I3 => \SRL_SIG_reg[1][31]_0\(22),
      O => \tmp_3_i_reg_224[24]_i_8_n_0\
    );
\tmp_3_i_reg_224[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(21),
      I3 => \SRL_SIG_reg[1][31]_0\(21),
      O => \tmp_3_i_reg_224[24]_i_9_n_0\
    );
\tmp_3_i_reg_224[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(28),
      I3 => \SRL_SIG_reg[1][31]_0\(28),
      O => \tmp_3_i_reg_224[28]_i_6_n_0\
    );
\tmp_3_i_reg_224[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(27),
      I3 => \SRL_SIG_reg[1][31]_0\(27),
      O => \tmp_3_i_reg_224[28]_i_7_n_0\
    );
\tmp_3_i_reg_224[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(26),
      I3 => \SRL_SIG_reg[1][31]_0\(26),
      O => \tmp_3_i_reg_224[28]_i_8_n_0\
    );
\tmp_3_i_reg_224[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(25),
      I3 => \SRL_SIG_reg[1][31]_0\(25),
      O => \tmp_3_i_reg_224[28]_i_9_n_0\
    );
\tmp_3_i_reg_224[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(31),
      I3 => \SRL_SIG_reg[1][31]_0\(31),
      O => \tmp_3_i_reg_224[31]_i_4_n_0\
    );
\tmp_3_i_reg_224[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(30),
      I3 => \SRL_SIG_reg[1][31]_0\(30),
      O => \tmp_3_i_reg_224[31]_i_5_n_0\
    );
\tmp_3_i_reg_224[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(29),
      I3 => \SRL_SIG_reg[1][31]_0\(29),
      O => \tmp_3_i_reg_224[31]_i_6_n_0\
    );
\tmp_3_i_reg_224[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(4),
      I3 => \SRL_SIG_reg[1][31]_0\(4),
      O => \tmp_3_i_reg_224[4]_i_6_n_0\
    );
\tmp_3_i_reg_224[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(3),
      I3 => \SRL_SIG_reg[1][31]_0\(3),
      O => \tmp_3_i_reg_224[4]_i_7_n_0\
    );
\tmp_3_i_reg_224[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(2),
      I3 => \SRL_SIG_reg[1][31]_0\(2),
      O => \tmp_3_i_reg_224[4]_i_8_n_0\
    );
\tmp_3_i_reg_224[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(1),
      I3 => \SRL_SIG_reg[1][31]_0\(1),
      O => \tmp_3_i_reg_224[4]_i_9_n_0\
    );
\tmp_3_i_reg_224[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(8),
      I3 => \SRL_SIG_reg[1][31]_0\(8),
      O => \tmp_3_i_reg_224[8]_i_6_n_0\
    );
\tmp_3_i_reg_224[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(7),
      I3 => \SRL_SIG_reg[1][31]_0\(7),
      O => \tmp_3_i_reg_224[8]_i_7_n_0\
    );
\tmp_3_i_reg_224[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(6),
      I3 => \SRL_SIG_reg[1][31]_0\(6),
      O => \tmp_3_i_reg_224[8]_i_8_n_0\
    );
\tmp_3_i_reg_224[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => \SRL_SIG_reg[0][31]\(5),
      I3 => \SRL_SIG_reg[1][31]_0\(5),
      O => \tmp_3_i_reg_224[8]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(0),
      Q => tmp_3_i_reg_224(0),
      R => '0'
    );
\tmp_3_i_reg_224_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(10),
      Q => tmp_3_i_reg_224(10),
      R => '0'
    );
\tmp_3_i_reg_224_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(11),
      Q => tmp_3_i_reg_224(11),
      R => '0'
    );
\tmp_3_i_reg_224_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(12),
      Q => tmp_3_i_reg_224(12),
      R => '0'
    );
\tmp_3_i_reg_224_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[8]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[12]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[12]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[12]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(11 downto 8),
      O(3 downto 0) => tmp_3_i_fu_152_p2(12 downto 9),
      S(3) => \tmp_3_i_reg_224[12]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[12]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[12]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[12]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(13),
      Q => tmp_3_i_reg_224(13),
      R => '0'
    );
\tmp_3_i_reg_224_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(14),
      Q => tmp_3_i_reg_224(14),
      R => '0'
    );
\tmp_3_i_reg_224_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(15),
      Q => tmp_3_i_reg_224(15),
      R => '0'
    );
\tmp_3_i_reg_224_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(16),
      Q => tmp_3_i_reg_224(16),
      R => '0'
    );
\tmp_3_i_reg_224_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[12]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[16]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[16]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[16]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(15 downto 12),
      O(3 downto 0) => tmp_3_i_fu_152_p2(16 downto 13),
      S(3) => \tmp_3_i_reg_224[16]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[16]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[16]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[16]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(17),
      Q => tmp_3_i_reg_224(17),
      R => '0'
    );
\tmp_3_i_reg_224_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(18),
      Q => tmp_3_i_reg_224(18),
      R => '0'
    );
\tmp_3_i_reg_224_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(19),
      Q => tmp_3_i_reg_224(19),
      R => '0'
    );
\tmp_3_i_reg_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(1),
      Q => tmp_3_i_reg_224(1),
      R => '0'
    );
\tmp_3_i_reg_224_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(20),
      Q => tmp_3_i_reg_224(20),
      R => '0'
    );
\tmp_3_i_reg_224_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[16]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[20]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[20]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[20]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(19 downto 16),
      O(3 downto 0) => tmp_3_i_fu_152_p2(20 downto 17),
      S(3) => \tmp_3_i_reg_224[20]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[20]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[20]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[20]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(21),
      Q => tmp_3_i_reg_224(21),
      R => '0'
    );
\tmp_3_i_reg_224_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(22),
      Q => tmp_3_i_reg_224(22),
      R => '0'
    );
\tmp_3_i_reg_224_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(23),
      Q => tmp_3_i_reg_224(23),
      R => '0'
    );
\tmp_3_i_reg_224_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(24),
      Q => tmp_3_i_reg_224(24),
      R => '0'
    );
\tmp_3_i_reg_224_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[20]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[24]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[24]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[24]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(23 downto 20),
      O(3 downto 0) => tmp_3_i_fu_152_p2(24 downto 21),
      S(3) => \tmp_3_i_reg_224[24]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[24]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[24]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[24]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(25),
      Q => tmp_3_i_reg_224(25),
      R => '0'
    );
\tmp_3_i_reg_224_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(26),
      Q => tmp_3_i_reg_224(26),
      R => '0'
    );
\tmp_3_i_reg_224_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(27),
      Q => tmp_3_i_reg_224(27),
      R => '0'
    );
\tmp_3_i_reg_224_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(28),
      Q => tmp_3_i_reg_224(28),
      R => '0'
    );
\tmp_3_i_reg_224_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[24]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[28]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[28]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[28]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(27 downto 24),
      O(3 downto 0) => tmp_3_i_fu_152_p2(28 downto 25),
      S(3) => \tmp_3_i_reg_224[28]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[28]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[28]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[28]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(29),
      Q => tmp_3_i_reg_224(29),
      R => '0'
    );
\tmp_3_i_reg_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(2),
      Q => tmp_3_i_reg_224(2),
      R => '0'
    );
\tmp_3_i_reg_224_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(30),
      Q => tmp_3_i_reg_224(30),
      R => '0'
    );
\tmp_3_i_reg_224_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(31),
      Q => tmp_3_i_reg_224(31),
      R => '0'
    );
\tmp_3_i_reg_224_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_3_i_reg_224_reg[31]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => img_cols_dout(29 downto 28),
      O(3) => \NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_3_i_fu_152_p2(31 downto 29),
      S(3) => '0',
      S(2) => \tmp_3_i_reg_224[31]_i_4_n_0\,
      S(1) => \tmp_3_i_reg_224[31]_i_5_n_0\,
      S(0) => \tmp_3_i_reg_224[31]_i_6_n_0\
    );
\tmp_3_i_reg_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(3),
      Q => tmp_3_i_reg_224(3),
      R => '0'
    );
\tmp_3_i_reg_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(4),
      Q => tmp_3_i_reg_224(4),
      R => '0'
    );
\tmp_3_i_reg_224_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_i_reg_224_reg[4]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[4]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[4]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[4]_i_1_n_3\,
      CYINIT => D(0),
      DI(3 downto 0) => img_cols_dout(3 downto 0),
      O(3 downto 0) => tmp_3_i_fu_152_p2(4 downto 1),
      S(3) => \tmp_3_i_reg_224[4]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[4]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[4]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[4]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(5),
      Q => tmp_3_i_reg_224(5),
      R => '0'
    );
\tmp_3_i_reg_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(6),
      Q => tmp_3_i_reg_224(6),
      R => '0'
    );
\tmp_3_i_reg_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(7),
      Q => tmp_3_i_reg_224(7),
      R => '0'
    );
\tmp_3_i_reg_224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(8),
      Q => tmp_3_i_reg_224(8),
      R => '0'
    );
\tmp_3_i_reg_224_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_i_reg_224_reg[4]_i_1_n_0\,
      CO(3) => \tmp_3_i_reg_224_reg[8]_i_1_n_0\,
      CO(2) => \tmp_3_i_reg_224_reg[8]_i_1_n_1\,
      CO(1) => \tmp_3_i_reg_224_reg[8]_i_1_n_2\,
      CO(0) => \tmp_3_i_reg_224_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_cols_dout(7 downto 4),
      O(3 downto 0) => tmp_3_i_fu_152_p2(8 downto 5),
      S(3) => \tmp_3_i_reg_224[8]_i_6_n_0\,
      S(2) => \tmp_3_i_reg_224[8]_i_7_n_0\,
      S(1) => \tmp_3_i_reg_224[8]_i_8_n_0\,
      S(0) => \tmp_3_i_reg_224[8]_i_9_n_0\
    );
\tmp_3_i_reg_224_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfmat2axivideo57_u0_img_cols_read\,
      D => tmp_3_i_fu_152_p2(9),
      Q => tmp_3_i_reg_224(9),
      R => '0'
    );
\tmp_7_i_reg_238[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_7_i_fu_182_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => tmp_7_i_reg_238,
      O => \tmp_7_i_reg_238[0]_i_1_n_0\
    );
\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_7_i_reg_238,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => tmp_7_i_reg_238_pp0_iter1_reg,
      O => \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0\
    );
\tmp_7_i_reg_238_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0\,
      Q => tmp_7_i_reg_238_pp0_iter1_reg,
      R => '0'
    );
\tmp_7_i_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_i_reg_238[0]_i_1_n_0\,
      Q => tmp_7_i_reg_238,
      R => '0'
    );
\tmp_user_V_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_user_V_fu_78,
      I1 => \^xfmat2axivideo57_u0_img_cols_read\,
      I2 => \^xfmat2axivideo57_u0_img_data_v_read\,
      O => \tmp_user_V_fu_78[0]_i_1_n_0\
    );
\tmp_user_V_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_78[0]_i_1_n_0\,
      Q => tmp_user_V_fu_78,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A is
  port (
    p_src_mat_cols_read_c_full_n : out STD_LOGIC;
    p_src_mat_cols_read_c_empty_n : out STD_LOGIC;
    \tmp_21_reg_65_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    p_src_mat_rows_read_c_empty_n : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \p_src_cols_read_reg_134_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end system_sobel_ip_0_1_fifo_w32_d2_A;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__20_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_src_mat_cols_read_c_empty_n\ : STD_LOGIC;
  signal \^p_src_mat_cols_read_c_full_n\ : STD_LOGIC;
begin
  p_src_mat_cols_read_c_empty_n <= \^p_src_mat_cols_read_c_empty_n\;
  p_src_mat_cols_read_c_full_n <= \^p_src_mat_cols_read_c_full_n\;
U_fifo_w32_d2_A_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      internal_full_n_reg => \^p_src_mat_cols_read_c_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_src_cols_read_reg_134_reg[15]\(15 downto 0) => \p_src_cols_read_reg_134_reg[15]\(15 downto 0),
      \tmp_21_reg_65_reg[15]\(15 downto 0) => \tmp_21_reg_65_reg[15]\(15 downto 0)
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^p_src_mat_cols_read_c_empty_n\,
      I3 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^p_src_mat_cols_read_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__20_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^p_src_mat_cols_read_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^p_src_mat_cols_read_c_empty_n\,
      I1 => Q(0),
      I2 => Sobel_Block_xFSobelF_U0_ap_start,
      I3 => p_src_mat_rows_read_c_empty_n,
      I4 => \^p_src_mat_cols_read_c_full_n\,
      I5 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => \internal_full_n_i_2__20_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => p_src_mat_rows_read_c_empty_n,
      I1 => Sobel_Block_xFSobelF_U0_ap_start,
      I2 => Q(0),
      I3 => \^p_src_mat_cols_read_c_empty_n\,
      I4 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I5 => \^p_src_mat_cols_read_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^p_src_mat_cols_read_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^p_src_mat_cols_read_c_empty_n\,
      I1 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I2 => \^p_src_mat_cols_read_c_full_n\,
      I3 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I2 => \^p_src_mat_cols_read_c_full_n\,
      I3 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I4 => \^p_src_mat_cols_read_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_13 is
  port (
    p_src_mat_rows_read_c_full_n : out STD_LOGIC;
    p_src_mat_rows_read_c_empty_n : out STD_LOGIC;
    \tmp_reg_60_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    p_src_mat_cols_read_c_empty_n : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \p_src_rows_read_reg_129_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_13 : entity is "fifo_w32_d2_A";
end system_sobel_ip_0_1_fifo_w32_d2_A_13;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_13 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__21_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_src_mat_rows_read_c_empty_n\ : STD_LOGIC;
  signal \^p_src_mat_rows_read_c_full_n\ : STD_LOGIC;
begin
  p_src_mat_rows_read_c_empty_n <= \^p_src_mat_rows_read_c_empty_n\;
  p_src_mat_rows_read_c_full_n <= \^p_src_mat_rows_read_c_full_n\;
U_fifo_w32_d2_A_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      internal_full_n_reg => \^p_src_mat_rows_read_c_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \p_src_rows_read_reg_129_reg[15]\(15 downto 0) => \p_src_rows_read_reg_129_reg[15]\(15 downto 0),
      \tmp_reg_60_reg[15]\(15 downto 0) => \tmp_reg_60_reg[15]\(15 downto 0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^p_src_mat_rows_read_c_empty_n\,
      I3 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^p_src_mat_rows_read_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__21_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^p_src_mat_rows_read_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^p_src_mat_rows_read_c_empty_n\,
      I1 => Q(0),
      I2 => Sobel_Block_xFSobelF_U0_ap_start,
      I3 => p_src_mat_cols_read_c_empty_n,
      I4 => \^p_src_mat_rows_read_c_full_n\,
      I5 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      O => \internal_full_n_i_2__21_n_0\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => p_src_mat_cols_read_c_empty_n,
      I1 => Sobel_Block_xFSobelF_U0_ap_start,
      I2 => Q(0),
      I3 => \^p_src_mat_rows_read_c_empty_n\,
      I4 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I5 => \^p_src_mat_rows_read_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^p_src_mat_rows_read_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^p_src_mat_rows_read_c_empty_n\,
      I1 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I2 => \^p_src_mat_rows_read_c_full_n\,
      I3 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I2 => \^p_src_mat_rows_read_c_full_n\,
      I3 => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      I4 => \^p_src_mat_rows_read_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x is
  port (
    imgInput1_cols_c12_full_n : out STD_LOGIC;
    \p_dstgx_cols_read_reg_119_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput1_rows_c11_empty_n : in STD_LOGIC;
    imgOutput1_cols_c_empty_n : in STD_LOGIC;
    imgOutput1_rows_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_fifo_w32_d2_A_x;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x is
  signal imgInput1_cols_c12_empty_n : STD_LOGIC;
  signal \^imginput1_cols_c12_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  imgInput1_cols_c12_full_n <= \^imginput1_cols_c12_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^imginput1_cols_c12_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => imgInput1_cols_c12_empty_n,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => imgInput1_cols_c12_empty_n,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_accel_U0_p_dstgy_cols_read,
      I3 => imgInput1_cols_c12_empty_n,
      I4 => AXIvideo2xfMat_U0_img_cols_read,
      I5 => \^imginput1_cols_c12_full_n\,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^imginput1_cols_c12_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => imgInput1_cols_c12_empty_n,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => \^imginput1_cols_c12_full_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      I2 => \^imginput1_cols_c12_full_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => imgInput1_cols_c12_empty_n,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\p_src_rows_read_reg_129[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => imgInput1_cols_c12_empty_n,
      I1 => imgInput1_rows_c11_empty_n,
      I2 => imgOutput1_cols_c_empty_n,
      I3 => imgOutput1_rows_c_empty_n,
      O => \p_dstgx_cols_read_reg_119_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_0 is
  port (
    imgInput1_cols_c_full_n : out STD_LOGIC;
    imgInput1_cols_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_0 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_0;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_0 is
  signal \^imginput1_cols_c_empty_n\ : STD_LOGIC;
  signal \^imginput1_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  imgInput1_cols_c_empty_n <= \^imginput1_cols_c_empty_n\;
  imgInput1_cols_c_full_n <= \^imginput1_cols_c_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^imginput1_cols_c_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imginput1_cols_c_empty_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^imginput1_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => AXIvideo2xfMat_U0_img_cols_read,
      I3 => \^imginput1_cols_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => \^imginput1_cols_c_full_n\,
      O => \internal_full_n_i_1__9_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^imginput1_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imginput1_cols_c_empty_n\,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      I2 => \^imginput1_cols_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \^imginput1_cols_c_full_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \^imginput1_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_1 is
  port (
    imgInput1_rows_c11_full_n : out STD_LOGIC;
    imgInput1_rows_c11_empty_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    imgInput1_cols_c12_full_n : in STD_LOGIC;
    imgInput1_rows_c_empty_n : in STD_LOGIC;
    imgInput1_cols_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_1 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_1;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_1 is
  signal \^imginput1_rows_c11_empty_n\ : STD_LOGIC;
  signal \^imginput1_rows_c11_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  imgInput1_rows_c11_empty_n <= \^imginput1_rows_c11_empty_n\;
  imgInput1_rows_c11_full_n <= \^imginput1_rows_c11_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^imginput1_rows_c11_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\cols_reg_346[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^imginput1_rows_c11_full_n\,
      I1 => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      I2 => ap_start,
      I3 => imgInput1_cols_c12_full_n,
      I4 => imgInput1_rows_c_empty_n,
      I5 => imgInput1_cols_c_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imginput1_rows_c11_empty_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^imginput1_rows_c11_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => sobel_accel_U0_p_dstgy_cols_read,
      I3 => \^imginput1_rows_c11_empty_n\,
      I4 => AXIvideo2xfMat_U0_img_cols_read,
      I5 => \^imginput1_rows_c11_full_n\,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^imginput1_rows_c11_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imginput1_rows_c11_empty_n\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => \^imginput1_rows_c11_full_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      I2 => \^imginput1_rows_c11_full_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \^imginput1_rows_c11_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_2 is
  port (
    imgInput1_rows_c_full_n : out STD_LOGIC;
    imgInput1_rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_2 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_2;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_2 is
  signal \^imginput1_rows_c_empty_n\ : STD_LOGIC;
  signal \^imginput1_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  imgInput1_rows_c_empty_n <= \^imginput1_rows_c_empty_n\;
  imgInput1_rows_c_full_n <= \^imginput1_rows_c_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^imginput1_rows_c_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imginput1_rows_c_empty_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^imginput1_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => AXIvideo2xfMat_U0_img_cols_read,
      I3 => \^imginput1_rows_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => \^imginput1_rows_c_full_n\,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^imginput1_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imginput1_rows_c_empty_n\,
      I1 => AXIvideo2xfMat_U0_img_cols_read,
      I2 => \^imginput1_rows_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \^imginput1_rows_c_full_n\,
      I3 => AXIvideo2xfMat_U0_img_cols_read,
      I4 => \^imginput1_rows_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_3 is
  port (
    imgOutput1_cols_c14_full_n : out STD_LOGIC;
    imgOutput1_cols_c14_empty_n : out STD_LOGIC;
    \cols_reg_219_reg[31]\ : out STD_LOGIC;
    \cols_reg_219_reg[31]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_cols_dout : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2AXIvideo57_U0_img_cols_read : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_3 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_3;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_3 is
  signal \^cols_reg_219_reg[31]\ : STD_LOGIC;
  signal \^cols_reg_219_reg[31]_0\ : STD_LOGIC;
  signal \^imgoutput1_cols_c14_empty_n\ : STD_LOGIC;
  signal \^imgoutput1_cols_c14_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
begin
  \cols_reg_219_reg[31]\ <= \^cols_reg_219_reg[31]\;
  \cols_reg_219_reg[31]_0\ <= \^cols_reg_219_reg[31]_0\;
  imgOutput1_cols_c14_empty_n <= \^imgoutput1_cols_c14_empty_n\;
  imgOutput1_cols_c14_full_n <= \^imgoutput1_cols_c14_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      img_cols_dout(29 downto 0) => img_cols_dout(29 downto 0),
      internal_full_n_reg => \^imgoutput1_cols_c14_full_n\,
      \mOutPtr_reg[0]\ => \^cols_reg_219_reg[31]_0\,
      \mOutPtr_reg[1]\ => \^cols_reg_219_reg[31]\,
      \out\(31 downto 0) => \out\(31 downto 0),
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imgoutput1_cols_c14_empty_n\,
      I3 => xfMat2AXIvideo57_U0_img_cols_read,
      I4 => \^cols_reg_219_reg[31]\,
      I5 => \^cols_reg_219_reg[31]_0\,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^imgoutput1_cols_c14_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xfMat2AXIvideo57_U0_img_cols_read,
      I3 => \^imgoutput1_cols_c14_empty_n\,
      I4 => sobel_accel_U0_p_dstgy_cols_read,
      I5 => \^imgoutput1_cols_c14_full_n\,
      O => \internal_full_n_i_1__13_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_reg_219_reg[31]_0\,
      I1 => \^cols_reg_219_reg[31]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => \^imgoutput1_cols_c14_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imgoutput1_cols_c14_empty_n\,
      I1 => xfMat2AXIvideo57_U0_img_cols_read,
      I2 => \^imgoutput1_cols_c14_full_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \^cols_reg_219_reg[31]_0\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^cols_reg_219_reg[31]_0\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => \^imgoutput1_cols_c14_full_n\,
      I3 => xfMat2AXIvideo57_U0_img_cols_read,
      I4 => \^imgoutput1_cols_c14_empty_n\,
      I5 => \^cols_reg_219_reg[31]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \^cols_reg_219_reg[31]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \^cols_reg_219_reg[31]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_5 is
  port (
    imgOutput1_rows_c13_full_n : out STD_LOGIC;
    imgOutput1_rows_c13_empty_n : out STD_LOGIC;
    \p_dstgx_cols_read_reg_119_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    imgOutput2_cols_c_empty_n : in STD_LOGIC;
    sobel_accel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2AXIvideo57_U0_full_n : in STD_LOGIC;
    imgOutput1_cols_c14_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2AXIvideo57_U0_img_cols_read : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_5 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_5;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_5 is
  signal \^imgoutput1_rows_c13_empty_n\ : STD_LOGIC;
  signal \^imgoutput1_rows_c13_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  imgOutput1_rows_c13_empty_n <= \^imgoutput1_rows_c13_empty_n\;
  imgOutput1_rows_c13_full_n <= \^imgoutput1_rows_c13_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^imgoutput1_rows_c13_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \out\(31 downto 0) => \out\(31 downto 0),
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imgoutput1_rows_c13_empty_n\,
      I3 => xfMat2AXIvideo57_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^imgoutput1_rows_c13_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xfMat2AXIvideo57_U0_img_cols_read,
      I3 => \^imgoutput1_rows_c13_empty_n\,
      I4 => sobel_accel_U0_p_dstgy_cols_read,
      I5 => \^imgoutput1_rows_c13_full_n\,
      O => \internal_full_n_i_1__12_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^imgoutput1_rows_c13_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imgoutput1_rows_c13_empty_n\,
      I1 => xfMat2AXIvideo57_U0_img_cols_read,
      I2 => \^imgoutput1_rows_c13_full_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => \^imgoutput1_rows_c13_full_n\,
      I3 => xfMat2AXIvideo57_U0_img_cols_read,
      I4 => \^imgoutput1_rows_c13_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\p_src_rows_read_reg_129[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \^imgoutput1_rows_c13_full_n\,
      I1 => imgOutput2_cols_c_empty_n,
      I2 => sobel_accel_U0_ap_start,
      I3 => start_once_reg,
      I4 => start_for_xfMat2AXIvideo57_U0_full_n,
      I5 => imgOutput1_cols_c14_full_n,
      O => \p_dstgx_cols_read_reg_119_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d2_A_x_7 is
  port (
    imgOutput2_cols_c15_full_n : out STD_LOGIC;
    imgOutput2_cols_c15_empty_n : out STD_LOGIC;
    \cols_reg_219_reg[31]\ : out STD_LOGIC;
    \cols_reg_219_reg[31]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_cols_dout : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2AXIvideo_U0_img_rows_read : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d2_A_x_7 : entity is "fifo_w32_d2_A_x";
end system_sobel_ip_0_1_fifo_w32_d2_A_x_7;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d2_A_x_7 is
  signal \^cols_reg_219_reg[31]\ : STD_LOGIC;
  signal \^cols_reg_219_reg[31]_0\ : STD_LOGIC;
  signal \^imgoutput2_cols_c15_empty_n\ : STD_LOGIC;
  signal \^imgoutput2_cols_c15_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
begin
  \cols_reg_219_reg[31]\ <= \^cols_reg_219_reg[31]\;
  \cols_reg_219_reg[31]_0\ <= \^cols_reg_219_reg[31]_0\;
  imgOutput2_cols_c15_empty_n <= \^imgoutput2_cols_c15_empty_n\;
  imgOutput2_cols_c15_full_n <= \^imgoutput2_cols_c15_full_n\;
U_fifo_w32_d2_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      img_cols_dout(29 downto 0) => img_cols_dout(29 downto 0),
      internal_full_n_reg => \^imgoutput2_cols_c15_full_n\,
      \mOutPtr_reg[0]\ => \^cols_reg_219_reg[31]_0\,
      \mOutPtr_reg[1]\ => \^cols_reg_219_reg[31]\,
      \out\(31 downto 0) => \out\(31 downto 0),
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^imgoutput2_cols_c15_empty_n\,
      I3 => xfMat2AXIvideo_U0_img_rows_read,
      I4 => \^cols_reg_219_reg[31]\,
      I5 => \^cols_reg_219_reg[31]_0\,
      O => \internal_empty_n_i_1__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^imgoutput2_cols_c15_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xfMat2AXIvideo_U0_img_rows_read,
      I3 => \^imgoutput2_cols_c15_empty_n\,
      I4 => sobel_accel_U0_p_dstgy_cols_read,
      I5 => \^imgoutput2_cols_c15_full_n\,
      O => \internal_full_n_i_1__14_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_reg_219_reg[31]_0\,
      I1 => \^cols_reg_219_reg[31]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^imgoutput2_cols_c15_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imgoutput2_cols_c15_empty_n\,
      I1 => xfMat2AXIvideo_U0_img_rows_read,
      I2 => \^imgoutput2_cols_c15_full_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \^cols_reg_219_reg[31]_0\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^cols_reg_219_reg[31]_0\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => \^imgoutput2_cols_c15_full_n\,
      I3 => xfMat2AXIvideo_U0_img_rows_read,
      I4 => \^imgoutput2_cols_c15_empty_n\,
      I5 => \^cols_reg_219_reg[31]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \^cols_reg_219_reg[31]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \^cols_reg_219_reg[31]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A is
  port (
    p_dst_matx_cols_read_s_full_n : out STD_LOGIC;
    p_dst_matx_cols_read_s_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    \p_dstgx_cols_read_reg_119_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d3_A;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^p_dst_matx_cols_read_s_empty_n\ : STD_LOGIC;
  signal \^p_dst_matx_cols_read_s_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair84";
begin
  p_dst_matx_cols_read_s_empty_n <= \^p_dst_matx_cols_read_s_empty_n\;
  p_dst_matx_cols_read_s_full_n <= \^p_dst_matx_cols_read_s_full_n\;
U_fifo_w32_d3_A_ram: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      internal_full_n_reg => \^p_dst_matx_cols_read_s_full_n\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_dstgx_cols_read_reg_119_reg[31]\(31 downto 0) => \p_dstgx_cols_read_reg_119_reg[31]\(31 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^p_dst_matx_cols_read_s_full_n\,
      I2 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I3 => \^p_dst_matx_cols_read_s_empty_n\,
      I4 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__6_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^p_dst_matx_cols_read_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I3 => \^p_dst_matx_cols_read_s_empty_n\,
      I4 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I5 => \^p_dst_matx_cols_read_s_full_n\,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^p_dst_matx_cols_read_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^p_dst_matx_cols_read_s_empty_n\,
      I1 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I2 => \^p_dst_matx_cols_read_s_full_n\,
      I3 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I2 => \^p_dst_matx_cols_read_s_full_n\,
      I3 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I4 => \^p_dst_matx_cols_read_s_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_full_n_reg_0,
      I3 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I4 => \^p_dst_matx_cols_read_s_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_10 is
  port (
    p_dst_matx_rows_read_s_full_n : out STD_LOGIC;
    p_dst_matx_rows_read_s_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read : in STD_LOGIC;
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : in STD_LOGIC;
    \p_dstgx_rows_read_reg_114_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_10 : entity is "fifo_w32_d3_A";
end system_sobel_ip_0_1_fifo_w32_d3_A_10;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_10 is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^p_dst_matx_rows_read_s_empty_n\ : STD_LOGIC;
  signal \^p_dst_matx_rows_read_s_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair85";
begin
  p_dst_matx_rows_read_s_empty_n <= \^p_dst_matx_rows_read_s_empty_n\;
  p_dst_matx_rows_read_s_full_n <= \^p_dst_matx_rows_read_s_full_n\;
U_fifo_w32_d3_A_ram: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      internal_full_n_reg => \^p_dst_matx_rows_read_s_full_n\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0) => \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^p_dst_matx_rows_read_s_full_n\,
      I2 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I3 => \^p_dst_matx_rows_read_s_empty_n\,
      I4 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__5_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^p_dst_matx_rows_read_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I3 => \^p_dst_matx_rows_read_s_empty_n\,
      I4 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I5 => \^p_dst_matx_rows_read_s_full_n\,
      O => \internal_full_n_i_1__5_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^p_dst_matx_rows_read_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^p_dst_matx_rows_read_s_empty_n\,
      I1 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I2 => \^p_dst_matx_rows_read_s_full_n\,
      I3 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      I2 => \^p_dst_matx_rows_read_s_full_n\,
      I3 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I4 => \^p_dst_matx_rows_read_s_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_full_n_reg_0,
      I3 => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      I4 => \^p_dst_matx_rows_read_s_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x is
  port (
    imgOutput1_cols_c_full_n : out STD_LOGIC;
    imgOutput1_cols_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d3_A_x;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x is
  signal \^imgoutput1_cols_c_empty_n\ : STD_LOGIC;
  signal \^imgoutput1_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__14_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair30";
begin
  imgOutput1_cols_c_empty_n <= \^imgoutput1_cols_c_empty_n\;
  imgOutput1_cols_c_full_n <= \^imgoutput1_cols_c_full_n\;
U_fifo_w32_d3_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_dstgx_cols_read_reg_119_reg[31]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__14_n_0\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => shiftReg_ce,
      I3 => \^imgoutput1_cols_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__20_n_0\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n_i_2__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^imgoutput1_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgoutput1_cols_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__21_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_0\,
      Q => \^imgoutput1_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sobel_accel_U0_p_dstgy_cols_read,
      I1 => \^imgoutput1_cols_c_empty_n\,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^imgoutput1_cols_c_empty_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^imgoutput1_cols_c_empty_n\,
      I4 => sobel_accel_U0_p_dstgy_cols_read,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x_6 is
  port (
    imgOutput1_rows_c_full_n : out STD_LOGIC;
    imgOutput1_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_x_6 : entity is "fifo_w32_d3_A_x";
end system_sobel_ip_0_1_fifo_w32_d3_A_x_6;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x_6 is
  signal \^imgoutput1_rows_c_empty_n\ : STD_LOGIC;
  signal \^imgoutput1_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_1__19\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair33";
begin
  imgOutput1_rows_c_empty_n <= \^imgoutput1_rows_c_empty_n\;
  imgOutput1_rows_c_full_n <= \^imgoutput1_rows_c_full_n\;
U_fifo_w32_d3_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \p_dstgx_rows_read_reg_114_reg[31]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__13_n_0\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => shiftReg_ce,
      I3 => \^imgoutput1_rows_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__19_n_0\
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n_i_2__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^imgoutput1_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgoutput1_rows_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__9_n_0\,
      O => \internal_full_n_i_1__20_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^imgoutput1_rows_c_empty_n\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      O => \internal_full_n_i_2__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^imgoutput1_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^imgoutput1_rows_c_empty_n\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => sobel_accel_U0_p_dstgy_cols_read,
      I3 => \^imgoutput1_rows_c_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => \^imgoutput1_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d3_A_x_8 is
  port (
    imgOutput2_cols_c_empty_n : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sobel_accel_U0_p_dstgy_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    imgOutput1_rows_c_full_n : in STD_LOGIC;
    imgOutput2_rows_c_full_n : in STD_LOGIC;
    imgOutput1_cols_c_full_n : in STD_LOGIC;
    imgInput1_rows_c_full_n : in STD_LOGIC;
    imgInput1_cols_c_full_n : in STD_LOGIC;
    start_for_sobel_accel_U0_full_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w32_d3_A_x_8 : entity is "fifo_w32_d3_A_x";
end system_sobel_ip_0_1_fifo_w32_d3_A_x_8;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d3_A_x_8 is
  signal \^imgoutput2_cols_c_empty_n\ : STD_LOGIC;
  signal imgOutput2_cols_c_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^start_once_reg_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair34";
begin
  imgOutput2_cols_c_empty_n <= \^imgoutput2_cols_c_empty_n\;
  start_once_reg_reg <= \^start_once_reg_reg\;
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => imgOutput2_cols_c_full_n,
      I1 => imgOutput1_rows_c_full_n,
      I2 => imgOutput2_rows_c_full_n,
      I3 => imgOutput1_cols_c_full_n,
      I4 => imgInput1_rows_c_full_n,
      I5 => imgInput1_cols_c_full_n,
      O => \^start_once_reg_reg\
    );
U_fifo_w32_d3_A_x_ram: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \SRL_SIG_reg[0][31]\(0) => shiftReg_addr(0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__15_n_0\,
      I1 => sobel_accel_U0_p_dstgy_cols_read,
      I2 => shiftReg_ce,
      I3 => \^imgoutput2_cols_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__21_n_0\
    );
\internal_empty_n_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n_i_2__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_0\,
      Q => \^imgoutput2_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => imgOutput2_cols_c_full_n,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__22_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_0\,
      Q => imgOutput2_cols_c_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sobel_accel_U0_p_dstgy_cols_read,
      I1 => \^imgoutput2_cols_c_empty_n\,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^imgoutput2_cols_c_empty_n\,
      I3 => sobel_accel_U0_p_dstgy_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^imgoutput2_cols_c_empty_n\,
      I4 => sobel_accel_U0_p_dstgy_cols_read,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00AA80FF00"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => start_for_sobel_accel_U0_full_n,
      I2 => start_for_xfMat2AXIvideo_U0_full_n,
      I3 => start_once_reg,
      I4 => ap_start,
      I5 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
      O => start_once_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w32_d4_A is
  port (
    imgOutput2_rows_c_full_n : out STD_LOGIC;
    imgOutput2_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    xfMat2AXIvideo_U0_img_rows_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w32_d4_A;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w32_d4_A is
  signal \^imgoutput2_rows_c_empty_n\ : STD_LOGIC;
  signal \^imgoutput2_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__11\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair36";
begin
  imgOutput2_rows_c_empty_n <= \^imgoutput2_rows_c_empty_n\;
  imgOutput2_rows_c_full_n <= \^imgoutput2_rows_c_full_n\;
U_fifo_w32_d4_A_ram: entity work.system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \rows_reg_214_reg[31]\(0) => shiftReg_addr(1),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__11_n_0\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^imgoutput2_rows_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__23_n_0\
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^imgoutput2_rows_c_empty_n\,
      I4 => xfMat2AXIvideo_U0_img_rows_read,
      O => \internal_empty_n_i_2__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_0\,
      Q => \^imgoutput2_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgoutput2_rows_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__23_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_0\,
      Q => \^imgoutput2_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^imgoutput2_rows_c_empty_n\,
      I1 => xfMat2AXIvideo_U0_img_rows_read,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => xfMat2AXIvideo_U0_img_rows_read,
      I3 => \^imgoutput2_rows_c_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => xfMat2AXIvideo_U0_img_rows_read,
      I4 => \^imgoutput2_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A is
  port (
    imgInput1_data_V_cha_full_n : out STD_LOGIC;
    imgInput1_data_V_cha_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2xfMat_U0_img_data_V_write : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end system_sobel_ip_0_1_fifo_w8_d1_A;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A is
  signal \^imginput1_data_v_cha_empty_n\ : STD_LOGIC;
  signal \^imginput1_data_v_cha_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair29";
begin
  imgInput1_data_V_cha_empty_n <= \^imginput1_data_v_cha_empty_n\;
  imgInput1_data_V_cha_full_n <= \^imginput1_data_v_cha_full_n\;
U_fifo_w8_d1_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => E(0),
      I4 => \^imginput1_data_v_cha_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^imginput1_data_v_cha_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => AXIvideo2xfMat_U0_img_data_V_write,
      I4 => \^imginput1_data_v_cha_full_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^imginput1_data_v_cha_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \^imginput1_data_v_cha_full_n\,
      I2 => AXIvideo2xfMat_U0_img_data_V_write,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA7F1580"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2xfMat_U0_img_data_V_write,
      I2 => \^imginput1_data_v_cha_full_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A_4 is
  port (
    imgOutput1_data_V_ch_full_n : out STD_LOGIC;
    imgOutput1_data_V_ch_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    xfMat2AXIvideo57_U0_img_data_V_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d1_A_4 : entity is "fifo_w8_d1_A";
end system_sobel_ip_0_1_fifo_w8_d1_A_4;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A_4 is
  signal \^imgoutput1_data_v_ch_empty_n\ : STD_LOGIC;
  signal \^imgoutput1_data_v_ch_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair31";
begin
  imgOutput1_data_V_ch_empty_n <= \^imgoutput1_data_v_ch_empty_n\;
  imgOutput1_data_V_ch_full_n <= \^imgoutput1_data_v_ch_full_n\;
U_fifo_w8_d1_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => xfMat2AXIvideo57_U0_img_data_V_read,
      I3 => shiftReg_ce,
      I4 => \^imgoutput1_data_v_ch_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => \^imgoutput1_data_v_ch_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFF5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgoutput1_data_v_ch_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__12_n_0\,
      O => \internal_full_n_i_1__17_n_0\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^imgoutput1_data_v_ch_empty_n\,
      I1 => xfMat2AXIvideo57_U0_img_data_V_read,
      O => \internal_full_n_i_2__12_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => \^imgoutput1_data_v_ch_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^imgoutput1_data_v_ch_empty_n\,
      I1 => xfMat2AXIvideo57_U0_img_data_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => xfMat2AXIvideo57_U0_img_data_V_read,
      I3 => \^imgoutput1_data_v_ch_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d1_A_9 is
  port (
    imgOutput2_data_V_ch_full_n : out STD_LOGIC;
    imgOutput2_data_V_ch_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    xfMat2AXIvideo_U0_img_data_V_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d1_A_9 : entity is "fifo_w8_d1_A";
end system_sobel_ip_0_1_fifo_w8_d1_A_9;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d1_A_9 is
  signal \^imgoutput2_data_v_ch_empty_n\ : STD_LOGIC;
  signal \^imgoutput2_data_v_ch_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair35";
begin
  imgOutput2_data_V_ch_empty_n <= \^imgoutput2_data_v_ch_empty_n\;
  imgOutput2_data_V_ch_full_n <= \^imgoutput2_data_v_ch_full_n\;
U_fifo_w8_d1_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => xfMat2AXIvideo_U0_img_data_V_read,
      I3 => shiftReg_ce,
      I4 => \^imgoutput2_data_v_ch_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^imgoutput2_data_v_ch_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFF5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imgoutput2_data_v_ch_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__14_n_0\,
      O => \internal_full_n_i_1__18_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^imgoutput2_data_v_ch_empty_n\,
      I1 => xfMat2AXIvideo_U0_img_data_V_read,
      O => \internal_full_n_i_2__14_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^imgoutput2_data_v_ch_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^imgoutput2_data_v_ch_empty_n\,
      I1 => xfMat2AXIvideo_U0_img_data_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => xfMat2AXIvideo_U0_img_data_V_read,
      I3 => \^imgoutput2_data_v_ch_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A is
  port (
    p_dstx_V_V_full_n : out STD_LOGIC;
    p_dstx_V_V_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    grp_Sobel_fu_94_p_dst_maty_data_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_sobel_ip_0_1_fifo_w8_d2_A;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_dstx_v_v_empty_n\ : STD_LOGIC;
  signal \^p_dstx_v_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair86";
begin
  p_dstx_V_V_empty_n <= \^p_dstx_v_v_empty_n\;
  p_dstx_V_V_full_n <= \^p_dstx_v_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter5_reg,
      I2 => \^p_dstx_v_v_empty_n\,
      I3 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^p_dstx_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^p_dstx_v_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^p_dstx_v_v_empty_n\,
      I1 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I2 => ap_enable_reg_pp1_iter5_reg,
      O => \internal_full_n_i_2__17_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^p_dstx_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^p_dstx_v_v_empty_n\,
      I1 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter5_reg,
      I2 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I3 => \^p_dstx_v_v_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A_11 is
  port (
    p_dsty_V_V_full_n : out STD_LOGIC;
    p_dsty_V_V_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    grp_Sobel_fu_94_p_dst_maty_data_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d2_A_11 : entity is "fifo_w8_d2_A";
end system_sobel_ip_0_1_fifo_w8_d2_A_11;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A_11 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_dsty_v_v_empty_n\ : STD_LOGIC;
  signal \^p_dsty_v_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair87";
begin
  p_dsty_V_V_empty_n <= \^p_dsty_v_v_empty_n\;
  p_dsty_V_V_full_n <= \^p_dsty_v_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter5_reg,
      I2 => \^p_dsty_v_v_empty_n\,
      I3 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^p_dsty_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__18_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^p_dsty_v_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^p_dsty_v_v_empty_n\,
      I1 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I2 => ap_enable_reg_pp1_iter5_reg,
      O => \internal_full_n_i_2__18_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^p_dsty_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^p_dsty_v_v_empty_n\,
      I1 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I2 => ap_enable_reg_pp1_iter5_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter5_reg,
      I2 => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      I3 => \^p_dsty_v_v_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_fifo_w8_d2_A_12 is
  port (
    p_src_V_V_full_n : out STD_LOGIC;
    p_src_V_V_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_V_V_read : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \buf_1_V_address11__0\ : in STD_LOGIC;
    \buf_0_V_address1137_out__0\ : in STD_LOGIC;
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_5_reg_764 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_fifo_w8_d2_A_12 : entity is "fifo_w8_d2_A";
end system_sobel_ip_0_1_fifo_w8_d2_A_12;

architecture STRUCTURE of system_sobel_ip_0_1_fifo_w8_d2_A_12 is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^p_src_v_v_empty_n\ : STD_LOGIC;
  signal \^p_src_v_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair88";
begin
  p_src_V_V_empty_n <= \^p_src_v_v_empty_n\;
  p_src_V_V_full_n <= \^p_src_v_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg
     port map (
      DIADI(7 downto 0) => DIADI(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \buf_0_V_address1137_out__0\ => \buf_0_V_address1137_out__0\,
      \buf_1_V_address11__0\ => \buf_1_V_address11__0\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      \tmp_14_reg_768_reg[1]\(0) => \tmp_14_reg_768_reg[1]\(0),
      tmp_5_reg_764 => tmp_5_reg_764
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \^p_src_v_v_empty_n\,
      I3 => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^p_src_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^p_src_v_v_full_n\,
      I2 => ap_rst_n,
      I3 => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      I4 => \^p_src_v_v_empty_n\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \internal_full_n_i_1__2_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^p_src_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^p_src_v_v_empty_n\,
      I1 => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      I3 => \^p_src_v_v_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobel3x3 is
  port (
    \GradientValuesX_0_V_reg_836_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_mux_src_buf3_V_phi_fu_306_p4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_mux_src_buf1_V_phi_fu_368_p4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[0]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[1]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[2]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[3]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[4]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[5]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[6]\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_0\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[0]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[1]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[2]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[3]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[4]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[5]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[6]\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[7]_0\ : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[7]_1\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_1\ : out STD_LOGIC;
    \GradientValuesX_0_V_reg_836_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_V_reg_326_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_0_V_reg_314_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf2_V_reg_326_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_V_reg_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    tmp_9_reg_772_pp1_iter4_reg : in STD_LOGIC;
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf3_V_reg_302_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf1_0_V_reg_352_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf3_0_V_reg_339_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \buf0_V_reg_821_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf2_V_reg_831_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf1_0_V_reg_352_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_9_reg_772_pp1_iter3_reg : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_01078_3_reg_749_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end system_sobel_ip_0_1_xFSobel3x3;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobel3x3 is
  signal \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) <= \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(7 downto 0);
GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72: entity work.system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      \GradientValuesX_0_V_reg_836_reg[0]\ => \GradientValuesX_0_V_reg_836_reg[0]\,
      \GradientValuesX_0_V_reg_836_reg[1]\ => \GradientValuesX_0_V_reg_836_reg[1]\,
      \GradientValuesX_0_V_reg_836_reg[2]\ => \GradientValuesX_0_V_reg_836_reg[2]\,
      \GradientValuesX_0_V_reg_836_reg[3]\ => \GradientValuesX_0_V_reg_836_reg[3]\,
      \GradientValuesX_0_V_reg_836_reg[4]\ => \GradientValuesX_0_V_reg_836_reg[4]\,
      \GradientValuesX_0_V_reg_836_reg[5]\ => \GradientValuesX_0_V_reg_836_reg[5]\,
      \GradientValuesX_0_V_reg_836_reg[6]\ => \GradientValuesX_0_V_reg_836_reg[6]\,
      \GradientValuesX_0_V_reg_836_reg[7]\(0) => \GradientValuesX_0_V_reg_836_reg[7]\(0),
      \GradientValuesX_0_V_reg_836_reg[7]_0\ => \GradientValuesX_0_V_reg_836_reg[7]_0\,
      \GradientValuesX_0_V_reg_836_reg[7]_1\ => \GradientValuesX_0_V_reg_836_reg[7]_1\,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(3 downto 0) => \GradientValuesX_0_V_reg_836_reg[7]_2\(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg,
      ap_phi_mux_src_buf1_V_phi_fu_368_p4(3 downto 0) => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(3 downto 0),
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_1(0) => ram_reg_3(0),
      \src_buf1_0_V_reg_352_reg[7]\(0) => \src_buf1_0_V_reg_352_reg[7]\(0),
      \src_buf1_0_V_reg_352_reg[7]_0\(3 downto 0) => \src_buf1_0_V_reg_352_reg[7]_1\(3 downto 0),
      \src_buf1_V_reg_364_reg[7]\(7 downto 0) => \src_buf1_V_reg_364_reg[7]\(7 downto 0),
      \src_buf2_0_V_reg_314_reg[7]\(3 downto 0) => \src_buf2_0_V_reg_314_reg[7]\(3 downto 0),
      \src_buf2_V_reg_326_reg[6]\(3 downto 0) => \src_buf2_V_reg_326_reg[6]\(3 downto 0),
      \src_buf2_V_reg_326_reg[7]\(0) => \src_buf2_V_reg_326_reg[7]\(0),
      \src_buf3_0_V_reg_339_reg[7]\(7 downto 0) => \src_buf3_0_V_reg_339_reg[7]\(7 downto 0),
      \src_buf3_V_reg_302_reg[7]\(7 downto 0) => \src_buf3_V_reg_302_reg[7]\(7 downto 0),
      tmp_9_reg_772_pp1_iter3_reg => tmp_9_reg_772_pp1_iter3_reg,
      tmp_9_reg_772_pp1_iter4_reg => tmp_9_reg_772_pp1_iter4_reg
    );
GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88: entity work.system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      \GradientValuesY_0_V_reg_841_reg[0]\ => \GradientValuesY_0_V_reg_841_reg[0]\,
      \GradientValuesY_0_V_reg_841_reg[1]\ => \GradientValuesY_0_V_reg_841_reg[1]\,
      \GradientValuesY_0_V_reg_841_reg[2]\ => \GradientValuesY_0_V_reg_841_reg[2]\,
      \GradientValuesY_0_V_reg_841_reg[3]\ => \GradientValuesY_0_V_reg_841_reg[3]\,
      \GradientValuesY_0_V_reg_841_reg[3]_0\(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[3]_0\(3 downto 0),
      \GradientValuesY_0_V_reg_841_reg[4]\ => \GradientValuesY_0_V_reg_841_reg[4]\,
      \GradientValuesY_0_V_reg_841_reg[5]\ => \GradientValuesY_0_V_reg_841_reg[5]\,
      \GradientValuesY_0_V_reg_841_reg[6]\ => \GradientValuesY_0_V_reg_841_reg[6]\,
      \GradientValuesY_0_V_reg_841_reg[7]\(0) => \GradientValuesY_0_V_reg_841_reg[7]\(0),
      \GradientValuesY_0_V_reg_841_reg[7]_0\ => \GradientValuesY_0_V_reg_841_reg[7]_0\,
      \GradientValuesY_0_V_reg_841_reg[7]_1\ => \GradientValuesY_0_V_reg_841_reg[7]_1\,
      \GradientValuesY_0_V_reg_841_reg[7]_2\(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[7]_2\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg,
      ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) => \^ap_phi_mux_src_buf1_v_phi_fu_368_p4\(7 downto 0),
      ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0) => ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0),
      \buf0_V_reg_821_reg[7]\(7 downto 0) => \buf0_V_reg_821_reg[7]\(7 downto 0),
      \buf2_V_reg_831_reg[7]\(7 downto 0) => \buf2_V_reg_831_reg[7]\(7 downto 0),
      \p_01078_3_reg_749_reg[1]\(1 downto 0) => \p_01078_3_reg_749_reg[1]\(1 downto 0),
      ram_reg(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_0(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_5(7 downto 0),
      \src_buf1_0_V_reg_352_reg[7]\(0) => \src_buf1_0_V_reg_352_reg[7]_0\(0),
      \src_buf1_0_V_reg_352_reg[7]_0\(3 downto 0) => \src_buf1_0_V_reg_352_reg[7]_2\(3 downto 0),
      \src_buf1_V_reg_364_reg[7]\(7 downto 0) => \src_buf1_V_reg_364_reg[7]\(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]\(7 downto 0) => \src_buf3_0_V_reg_339_reg[7]\(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]_0\(0) => \src_buf3_0_V_reg_339_reg[7]_0\(0),
      \src_buf3_V_reg_302_reg[7]\(7 downto 0) => \src_buf3_V_reg_302_reg[7]\(7 downto 0),
      tmp_9_reg_772_pp1_iter3_reg => tmp_9_reg_772_pp1_iter3_reg,
      tmp_9_reg_772_pp1_iter4_reg => tmp_9_reg_772_pp1_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    \GradientValuesY_0_V_reg_841_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesY_0_V_reg_841_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_mux_src_buf1_V_phi_fu_368_p4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_buf3_0_V_reg_339_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    tmp_6_reg_713 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_33_in : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    \p_0177_0_i_reg_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_1_reg_254_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_phi_mux_src_buf3_V_phi_fu_306_p4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC
  );
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb is
begin
xFSobelFilter3x3_bkb_ram_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23
     port map (
      CO(0) => CO(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      \GradientValuesY_0_V_reg_841_reg[3]\(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[3]\(3 downto 0),
      \GradientValuesY_0_V_reg_841_reg[7]\(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[7]\(3 downto 0),
      \GradientValuesY_0_V_reg_841_reg[7]_0\(0) => \GradientValuesY_0_V_reg_841_reg[7]_0\(0),
      \GradientValuesY_0_V_reg_841_reg[7]_1\(3 downto 0) => \GradientValuesY_0_V_reg_841_reg[7]_1\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[4]\(1 downto 0) => \ap_CS_fsm_reg[4]\(1 downto 0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_0\,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0),
      ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0) => ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => \p_01066_3_reg_759_reg[1]\(1 downto 0),
      \p_0177_0_i_reg_290_reg[10]\(10 downto 0) => \p_0177_0_i_reg_290_reg[10]\(10 downto 0),
      \p_1_reg_254_reg[10]\(10 downto 0) => \p_1_reg_254_reg[10]\(10 downto 0),
      p_33_in => p_33_in,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg_0 => ram_reg,
      ram_reg_1(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]\(0) => \src_buf3_0_V_reg_339_reg[7]\(0),
      \tmp_14_reg_768_reg[1]\(1 downto 0) => \tmp_14_reg_768_reg[1]\(1 downto 0),
      \tmp_5_reg_764_reg[0]\ => \tmp_5_reg_764_reg[0]\,
      tmp_6_reg_713 => tmp_6_reg_713,
      tmp_9_reg_772 => tmp_9_reg_772
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18 is
  port (
    \buf1_V_reg_826_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_1_V_load_reg_8070 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    tmp_6_reg_713 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    \p_0177_0_i_reg_290_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_1_reg_254_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18 : entity is "xFSobelFilter3x3_bkb";
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18 is
begin
xFSobelFilter3x3_bkb_ram_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22
     port map (
      Q(10 downto 0) => Q(10 downto 0),
      \ap_CS_fsm_reg[4]\(1 downto 0) => \ap_CS_fsm_reg[4]\(1 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \buf1_V_reg_826_reg[7]\(7 downto 0) => \buf1_V_reg_826_reg[7]\(7 downto 0),
      buf_1_V_load_reg_8070 => buf_1_V_load_reg_8070,
      \mOutPtr_reg[1]\(7 downto 0) => \mOutPtr_reg[1]\(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => \p_01066_3_reg_759_reg[1]\(1 downto 0),
      \p_0177_0_i_reg_290_reg[10]\(10 downto 0) => \p_0177_0_i_reg_290_reg[10]\(10 downto 0),
      \p_1_reg_254_reg[10]\(10 downto 0) => \p_1_reg_254_reg[10]\(10 downto 0),
      p_33_in => p_33_in,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      \tmp_14_reg_768_reg[1]\(1 downto 0) => \tmp_14_reg_768_reg[1]\(1 downto 0),
      \tmp_5_reg_764_reg[0]\ => \tmp_5_reg_764_reg[0]\,
      tmp_6_reg_713 => tmp_6_reg_713,
      tmp_9_reg_772 => tmp_9_reg_772
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19 is
  port (
    \buf1_V_reg_826_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    buf_1_V_load_reg_8070 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf0_V_reg_821_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf1_V_reg_826_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GradientValuesX_0_V_reg_836_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_11_reg_781_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    tmp_9_reg_772_pp1_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_9_reg_772 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg : in STD_LOGIC;
    p_dsty_V_V_full_n : in STD_LOGIC;
    \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    p_dstx_V_V_full_n : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    \tmp_5_reg_764_reg[0]\ : in STD_LOGIC;
    \p_01066_3_reg_759_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_01078_3_reg_749_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_01072_3_reg_754_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_14_reg_768_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_buf2_0_V_reg_314_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_9_reg_772_pp1_iter4_reg : in STD_LOGIC;
    \src_buf2_V_reg_326_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19 : entity is "xFSobelFilter3x3_bkb";
end system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19 is
begin
xFSobelFilter3x3_bkb_ram_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      DOBDO(7 downto 0) => \buf1_V_reg_826_reg[7]\(7 downto 0),
      \GradientValuesX_0_V_reg_836_reg[3]\(3 downto 0) => \GradientValuesX_0_V_reg_836_reg[3]\(3 downto 0),
      \GradientValuesX_0_V_reg_836_reg[7]\(3 downto 0) => \GradientValuesX_0_V_reg_836_reg[7]\(3 downto 0),
      \GradientValuesX_0_V_reg_836_reg[7]_0\(3 downto 0) => \GradientValuesX_0_V_reg_836_reg[7]_0\(3 downto 0),
      \GradientValuesX_0_V_reg_836_reg[7]_1\(3 downto 0) => \GradientValuesX_0_V_reg_836_reg[7]_1\(3 downto 0),
      \GradientValuesX_0_V_reg_836_reg[7]_2\(0) => \GradientValuesX_0_V_reg_836_reg[7]_2\(0),
      Q(10 downto 0) => Q(10 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[4]\(0) => \ap_CS_fsm_reg[4]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2_reg => ap_enable_reg_pp1_iter2_reg,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg,
      \buf0_V_reg_821_reg[7]\(7 downto 0) => \buf0_V_reg_821_reg[7]\(7 downto 0),
      \buf1_V_reg_826_reg[7]\(7 downto 0) => \buf1_V_reg_826_reg[7]_0\(7 downto 0),
      buf_1_V_load_reg_8070 => buf_1_V_load_reg_8070,
      \mOutPtr_reg[0]\(7 downto 0) => \mOutPtr_reg[0]\(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => \p_01066_3_reg_759_reg[1]\(1 downto 0),
      \p_01072_3_reg_754_reg[1]\(1 downto 0) => \p_01072_3_reg_754_reg[1]\(1 downto 0),
      \p_01078_3_reg_749_reg[1]\(1 downto 0) => \p_01078_3_reg_749_reg[1]\(1 downto 0),
      p_dstx_V_V_full_n => p_dstx_V_V_full_n,
      p_dsty_V_V_full_n => p_dsty_V_V_full_n,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg_0 => ap_block_pp1_stage0_subdone,
      ram_reg_1(0) => ram_reg(0),
      ram_reg_2(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_3(7 downto 0) => DOBDO(7 downto 0),
      \src_buf2_0_V_reg_314_reg[7]\(7 downto 0) => \src_buf2_0_V_reg_314_reg[7]\(7 downto 0),
      \src_buf2_V_reg_326_reg[7]\(7 downto 0) => \src_buf2_V_reg_326_reg[7]\(7 downto 0),
      \tmp_11_reg_781_reg[10]\(10 downto 0) => \tmp_11_reg_781_reg[10]\(10 downto 0),
      \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\ => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\,
      \tmp_14_reg_768_reg[1]\(0) => \tmp_14_reg_768_reg[1]\(0),
      \tmp_5_reg_764_reg[0]\ => \tmp_5_reg_764_reg[0]\,
      tmp_9_reg_772 => tmp_9_reg_772,
      tmp_9_reg_772_pp1_iter2_reg => tmp_9_reg_772_pp1_iter2_reg,
      tmp_9_reg_772_pp1_iter4_reg => tmp_9_reg_772_pp1_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_xFSobelFilter3x3 is
  port (
    ram_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_Block_xFSobelF_U0_ap_ready : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_V_V_read : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFSobelFilter3x3_fu_38_ap_start_reg : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_Block_xFSobelF_U0_ap_start : in STD_LOGIC;
    p_src_mat_rows_read_c_empty_n : in STD_LOGIC;
    p_src_mat_cols_read_c_empty_n : in STD_LOGIC;
    p_dsty_V_V_full_n : in STD_LOGIC;
    p_dstx_V_V_full_n : in STD_LOGIC;
    \tmp_21_reg_65_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_sobel_ip_0_1_xFSobelFilter3x3;

architecture STRUCTURE of system_sobel_ip_0_1_xFSobelFilter3x3 is
  signal GradientValuesX_0_V_2_reg_846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7 : STD_LOGIC;
  signal GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8 : STD_LOGIC;
  signal GradientValuesX_0_V_reg_836 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GradientValuesX_0_V_reg_836[7]_i_2_n_0\ : STD_LOGIC;
  signal GradientValuesY_0_V_2_reg_851 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7 : STD_LOGIC;
  signal GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8 : STD_LOGIC;
  signal GradientValuesY_0_V_reg_841 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sobel_block_xfsobelf_u0_ap_ready\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm145_out : STD_LOGIC;
  signal ap_NS_fsm146_out : STD_LOGIC;
  signal \ap_block_pp0_stage0_subdone47_out__1\ : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone7_in : STD_LOGIC;
  signal \ap_condition_350__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5_reg_n_0 : STD_LOGIC;
  signal ap_phi_mux_src_buf1_V_phi_fu_368_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_src_buf3_V_phi_fu_306_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf0_V_fu_637_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf0_V_reg_821 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf0_V_reg_8210 : STD_LOGIC;
  signal buf1_V_fu_647_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf1_V_reg_826 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf2_V_fu_657_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf2_V_reg_831 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_U_n_10 : STD_LOGIC;
  signal buf_0_V_U_n_11 : STD_LOGIC;
  signal buf_0_V_U_n_12 : STD_LOGIC;
  signal buf_0_V_U_n_13 : STD_LOGIC;
  signal buf_0_V_U_n_14 : STD_LOGIC;
  signal buf_0_V_U_n_15 : STD_LOGIC;
  signal buf_0_V_U_n_16 : STD_LOGIC;
  signal buf_0_V_U_n_17 : STD_LOGIC;
  signal buf_0_V_U_n_19 : STD_LOGIC;
  signal buf_0_V_U_n_20 : STD_LOGIC;
  signal buf_0_V_U_n_21 : STD_LOGIC;
  signal buf_0_V_U_n_22 : STD_LOGIC;
  signal buf_0_V_U_n_23 : STD_LOGIC;
  signal buf_0_V_U_n_24 : STD_LOGIC;
  signal buf_0_V_U_n_25 : STD_LOGIC;
  signal buf_0_V_U_n_26 : STD_LOGIC;
  signal buf_0_V_U_n_8 : STD_LOGIC;
  signal buf_0_V_U_n_9 : STD_LOGIC;
  signal buf_0_V_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_U_n_8 : STD_LOGIC;
  signal buf_1_V_U_n_9 : STD_LOGIC;
  signal buf_1_V_load_reg_807 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_load_reg_8070 : STD_LOGIC;
  signal buf_2_V_U_n_35 : STD_LOGIC;
  signal buf_2_V_U_n_36 : STD_LOGIC;
  signal buf_2_V_U_n_37 : STD_LOGIC;
  signal buf_2_V_U_n_38 : STD_LOGIC;
  signal buf_2_V_U_n_39 : STD_LOGIC;
  signal buf_2_V_U_n_40 : STD_LOGIC;
  signal buf_2_V_U_n_41 : STD_LOGIC;
  signal buf_2_V_U_n_42 : STD_LOGIC;
  signal buf_2_V_U_n_43 : STD_LOGIC;
  signal buf_2_V_U_n_44 : STD_LOGIC;
  signal buf_2_V_U_n_45 : STD_LOGIC;
  signal buf_2_V_U_n_46 : STD_LOGIC;
  signal buf_2_V_U_n_47 : STD_LOGIC;
  signal buf_2_V_U_n_48 : STD_LOGIC;
  signal buf_2_V_U_n_49 : STD_LOGIC;
  signal buf_2_V_U_n_50 : STD_LOGIC;
  signal buf_2_V_U_n_51 : STD_LOGIC;
  signal buf_2_V_U_n_52 : STD_LOGIC;
  signal buf_2_V_U_n_53 : STD_LOGIC;
  signal buf_2_V_U_n_54 : STD_LOGIC;
  signal buf_2_V_U_n_55 : STD_LOGIC;
  signal buf_2_V_U_n_56 : STD_LOGIC;
  signal buf_2_V_U_n_57 : STD_LOGIC;
  signal buf_2_V_U_n_58 : STD_LOGIC;
  signal buf_2_V_U_n_9 : STD_LOGIC;
  signal buf_2_V_load_reg_814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal call_ret_xFSobel3x3_fu_377_n_0 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_10 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_19 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_20 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_21 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_22 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_23 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_24 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_25 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_26 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_27 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_28 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_29 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_30 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_31 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_32 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_33 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_34 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_35 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_36 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_37 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_38 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_39 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_40 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_41 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_42 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_43 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_44 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_45 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_46 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_47 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_48 : STD_LOGIC;
  signal call_ret_xFSobel3x3_fu_377_n_9 : STD_LOGIC;
  signal \col_V_1_reg_776[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[0]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[0]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[0]_i_5_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[0]_i_6_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[12]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[4]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[4]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[4]_i_5_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[8]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[8]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776[8]_i_5_n_0\ : STD_LOGIC;
  signal col_V_1_reg_776_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_V_1_reg_776_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_1_reg_776_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_reg_717[0]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[0]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[0]_i_5_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[0]_i_6_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[12]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[4]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[4]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[4]_i_5_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[8]_i_3_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[8]_i_4_n_0\ : STD_LOGIC;
  signal \col_V_reg_717[8]_i_5_n_0\ : STD_LOGIC;
  signal col_V_reg_717_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \col_V_reg_717_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \col_V_reg_717_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \col_V_reg_717_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_reg_717_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \col_V_reg_717_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_0\ : STD_LOGIC;
  signal op2_assign_fu_450_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \op2_assign_fu_450_p2_carry__0_n_0\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__0_n_1\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__0_n_2\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__0_n_3\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__1_n_0\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__1_n_1\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__1_n_2\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__1_n_3\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__2_n_2\ : STD_LOGIC;
  signal \op2_assign_fu_450_p2_carry__2_n_3\ : STD_LOGIC;
  signal op2_assign_fu_450_p2_carry_n_0 : STD_LOGIC;
  signal op2_assign_fu_450_p2_carry_n_1 : STD_LOGIC;
  signal op2_assign_fu_450_p2_carry_n_2 : STD_LOGIC;
  signal op2_assign_fu_450_p2_carry_n_3 : STD_LOGIC;
  signal op2_assign_reg_740 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_1\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_3\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_4\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_6\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__0_i_9_n_7\ : STD_LOGIC;
  signal \out_pix_4_fu_146_p2__23_carry__1_i_5_n_3\ : STD_LOGIC;
  signal p_01066_3_fu_574_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_01066_3_reg_759[1]_i_10_n_0\ : STD_LOGIC;
  signal \p_01066_3_reg_759[1]_i_6_n_0\ : STD_LOGIC;
  signal \p_01066_3_reg_759[1]_i_7_n_0\ : STD_LOGIC;
  signal \p_01066_3_reg_759[1]_i_8_n_0\ : STD_LOGIC;
  signal \p_01066_3_reg_759[1]_i_9_n_0\ : STD_LOGIC;
  signal p_01072_3_fu_558_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_01078_3_fu_542_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0177_0_i_reg_290 : STD_LOGIC;
  signal \p_0177_0_i_reg_290[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_0177_0_i_reg_290_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_reg_254 : STD_LOGIC;
  signal \p_1_reg_254[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_1_reg_254_reg_n_0_[9]\ : STD_LOGIC;
  signal p_2_reg_266 : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_2_reg_266_reg_n_0_[9]\ : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_3_fu_108 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_48_in : STD_LOGIC;
  signal p_4_fu_104 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_fu_100 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_reg_278 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_s_12_reg_856 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \p_s_12_reg_856[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_s_12_reg_856[12]_i_3_n_0\ : STD_LOGIC;
  signal \p_s_12_reg_856[12]_i_4_n_0\ : STD_LOGIC;
  signal p_s_12_reg_856_0 : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_V_fu_695_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_V_reg_861 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_V_reg_861_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \row_V_reg_861_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \row_V_reg_861_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \row_V_reg_861_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_V_reg_861_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \row_V_reg_861_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_V_reg_861_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_V_reg_861_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_V_reg_861_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \row_V_reg_861_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_V_reg_861_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal row_ind_V_fu_675_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_ind_V_fu_675_p2_carry__0_n_0\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__0_n_1\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__0_n_2\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__0_n_3\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__1_n_1\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__1_n_2\ : STD_LOGIC;
  signal \row_ind_V_fu_675_p2_carry__1_n_3\ : STD_LOGIC;
  signal row_ind_V_fu_675_p2_carry_n_0 : STD_LOGIC;
  signal row_ind_V_fu_675_p2_carry_n_1 : STD_LOGIC;
  signal row_ind_V_fu_675_p2_carry_n_2 : STD_LOGIC;
  signal row_ind_V_fu_675_p2_carry_n_3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal src_buf1_0_V_reg_352 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf1_0_V_reg_352_1 : STD_LOGIC;
  signal src_buf1_V_reg_364 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_0_V_reg_314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_buf2_0_V_reg_314[7]_i_2_n_0\ : STD_LOGIC;
  signal src_buf2_V_reg_326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf3_0_V_reg_339 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf3_V_reg_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_10_cast_fu_606_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp_11_reg_781[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_11_reg_781_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_13_fu_631_p2 : STD_LOGIC;
  signal \tmp_13_reg_788[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_788[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_788[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\ : STD_LOGIC;
  signal \tmp_13_reg_788_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_14_reg_768 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_1_fu_460_p2 : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_1_fu_460_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_n_0 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_n_1 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_n_2 : STD_LOGIC;
  signal tmp_1_fu_460_p2_carry_n_3 : STD_LOGIC;
  signal tmp_2_fu_478_p2 : STD_LOGIC;
  signal tmp_3_fu_484_p2 : STD_LOGIC;
  signal tmp_4_fu_490_p2 : STD_LOGIC;
  signal tmp_5_fu_582_p2 : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_5_fu_582_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_n_0 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_n_1 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_n_2 : STD_LOGIC;
  signal tmp_5_fu_582_p2_carry_n_3 : STD_LOGIC;
  signal tmp_6_fu_430_p2 : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_6_fu_430_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_15_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_16_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_17_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_n_0 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_n_1 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_n_2 : STD_LOGIC;
  signal tmp_6_fu_430_p2_carry_n_3 : STD_LOGIC;
  signal tmp_6_reg_713 : STD_LOGIC;
  signal \tmp_6_reg_713[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_9_fu_610_p2 : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_9_fu_610_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_15_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_16_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_17_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_n_0 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_n_1 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_n_2 : STD_LOGIC;
  signal tmp_9_fu_610_p2_carry_n_3 : STD_LOGIC;
  signal tmp_9_reg_772 : STD_LOGIC;
  signal \tmp_9_reg_772[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_9_reg_772_pp1_iter1_reg : STD_LOGIC;
  signal \tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_9_reg_772_pp1_iter2_reg : STD_LOGIC;
  signal tmp_9_reg_772_pp1_iter3_reg : STD_LOGIC;
  signal tmp_9_reg_772_pp1_iter4_reg : STD_LOGIC;
  signal tmp_cast_fu_426_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \NLW_col_V_1_reg_776_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_V_1_reg_776_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_col_V_reg_717_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_V_reg_717_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_op2_assign_fu_450_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_op2_assign_fu_450_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_V_reg_861_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_ind_V_fu_675_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_1_fu_460_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_fu_460_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_fu_460_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_1_fu_460_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_5_fu_582_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_5_fu_582_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_6_fu_430_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_6_fu_430_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_9_fu_610_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_fu_610_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair70";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter1_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter2_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter3_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of grp_xFSobelFilter3x3_fu_38_ap_start_reg_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[1]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[1]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[1]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[1]_i_8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_01066_3_reg_759[1]_i_9\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_01072_3_reg_754[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_01072_3_reg_754[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_01078_3_reg_749[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_01078_3_reg_749[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_s_12_reg_856[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_s_12_reg_856[12]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_13_reg_788[0]_i_1\ : label is "soft_lutpair62";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/Sobel_Block_xFSobelF_U0/grp_xFSobelFilter3x3_fu_38/tmp_13_reg_788_pp1_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\sobel_accel_U0/grp_Sobel_fu_94/Sobel_Block_xFSobelF_U0/grp_xFSobelFilter3x3_fu_38/tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of tmp_6_fu_430_p2_carry_i_12 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of tmp_6_fu_430_p2_carry_i_9 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_6_reg_713[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of tmp_9_fu_610_p2_carry_i_12 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of tmp_9_fu_610_p2_carry_i_9 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_9_reg_772[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_9_reg_772_pp1_iter1_reg[0]_i_1\ : label is "soft_lutpair64";
begin
  Sobel_Block_xFSobelF_U0_ap_ready <= \^sobel_block_xfsobelf_u0_ap_ready\;
  ram_reg <= \^ram_reg\;
  ram_reg_0(0) <= \^ram_reg_0\(0);
\GradientValuesX_0_V_2_reg_846_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0,
      Q => GradientValuesX_0_V_2_reg_846(0),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1,
      Q => GradientValuesX_0_V_2_reg_846(1),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2,
      Q => GradientValuesX_0_V_2_reg_846(2),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3,
      Q => GradientValuesX_0_V_2_reg_846(3),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4,
      Q => GradientValuesX_0_V_2_reg_846(4),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5,
      Q => GradientValuesX_0_V_2_reg_846(5),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6,
      Q => GradientValuesX_0_V_2_reg_846(6),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
\GradientValuesX_0_V_2_reg_846_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7,
      Q => GradientValuesX_0_V_2_reg_846(7),
      S => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8
    );
GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394: entity work.system_sobel_ip_0_1_xFGradientX3x3_0_0_s
     port map (
      \GradientValuesX_0_V_2_reg_846_reg[0]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0,
      \GradientValuesX_0_V_2_reg_846_reg[1]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1,
      \GradientValuesX_0_V_2_reg_846_reg[2]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2,
      \GradientValuesX_0_V_2_reg_846_reg[3]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3,
      \GradientValuesX_0_V_2_reg_846_reg[4]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4,
      \GradientValuesX_0_V_2_reg_846_reg[5]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5,
      \GradientValuesX_0_V_2_reg_846_reg[6]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6,
      \GradientValuesX_0_V_2_reg_846_reg[7]\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7,
      \GradientValuesX_0_V_2_reg_846_reg[7]_0\ => GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8,
      Q(7 downto 0) => src_buf2_V_reg_326(7 downto 0),
      \ap_CS_fsm_reg[5]\(0) => ap_CS_fsm_state12,
      \src_buf1_V_reg_364_reg[7]\(7 downto 0) => src_buf1_V_reg_364(7 downto 0),
      \src_buf3_V_reg_302_reg[7]\(7 downto 0) => src_buf3_V_reg_302(7 downto 0)
    );
\GradientValuesX_0_V_reg_836[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_9_reg_772_pp1_iter3_reg,
      I1 => ap_block_pp1_stage0_subdone,
      O => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\
    );
\GradientValuesX_0_V_reg_836_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_19,
      Q => GradientValuesX_0_V_reg_836(0),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_20,
      Q => GradientValuesX_0_V_reg_836(1),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_21,
      Q => GradientValuesX_0_V_reg_836(2),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_22,
      Q => GradientValuesX_0_V_reg_836(3),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_23,
      Q => GradientValuesX_0_V_reg_836(4),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_24,
      Q => GradientValuesX_0_V_reg_836(5),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_25,
      Q => GradientValuesX_0_V_reg_836(6),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesX_0_V_reg_836_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_26,
      Q => GradientValuesX_0_V_reg_836(7),
      S => call_ret_xFSobel3x3_fu_377_n_36
    );
\GradientValuesY_0_V_2_reg_851_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0,
      Q => GradientValuesY_0_V_2_reg_851(0),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1,
      Q => GradientValuesY_0_V_2_reg_851(1),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2,
      Q => GradientValuesY_0_V_2_reg_851(2),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3,
      Q => GradientValuesY_0_V_2_reg_851(3),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4,
      Q => GradientValuesY_0_V_2_reg_851(4),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5,
      Q => GradientValuesY_0_V_2_reg_851(5),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6,
      Q => GradientValuesY_0_V_2_reg_851(6),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
\GradientValuesY_0_V_2_reg_851_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7,
      Q => GradientValuesY_0_V_2_reg_851(7),
      S => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8
    );
GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410: entity work.system_sobel_ip_0_1_xFGradientY3x3_0_0_s
     port map (
      \GradientValuesY_0_V_2_reg_851_reg[0]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0,
      \GradientValuesY_0_V_2_reg_851_reg[1]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1,
      \GradientValuesY_0_V_2_reg_851_reg[2]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2,
      \GradientValuesY_0_V_2_reg_851_reg[3]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3,
      \GradientValuesY_0_V_2_reg_851_reg[4]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4,
      \GradientValuesY_0_V_2_reg_851_reg[5]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5,
      \GradientValuesY_0_V_2_reg_851_reg[6]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6,
      \GradientValuesY_0_V_2_reg_851_reg[7]\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7,
      \GradientValuesY_0_V_2_reg_851_reg[7]_0\ => GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8,
      Q(7 downto 0) => src_buf1_V_reg_364(7 downto 0),
      \ap_CS_fsm_reg[5]\(0) => ap_CS_fsm_state12,
      \src_buf1_0_V_reg_352_reg[7]\(7 downto 0) => src_buf1_0_V_reg_352(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]\(7 downto 0) => src_buf3_0_V_reg_339(7 downto 0),
      \src_buf3_V_reg_302_reg[7]\(7 downto 0) => src_buf3_V_reg_302(7 downto 0)
    );
\GradientValuesY_0_V_reg_841_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_27,
      Q => GradientValuesY_0_V_reg_841(0),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_28,
      Q => GradientValuesY_0_V_reg_841(1),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_29,
      Q => GradientValuesY_0_V_reg_841(2),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_30,
      Q => GradientValuesY_0_V_reg_841(3),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_31,
      Q => GradientValuesY_0_V_reg_841(4),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_32,
      Q => GradientValuesY_0_V_reg_841(5),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_33,
      Q => GradientValuesY_0_V_reg_841(6),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\GradientValuesY_0_V_reg_841_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \GradientValuesX_0_V_reg_836[7]_i_2_n_0\,
      D => call_ret_xFSobel3x3_fu_377_n_34,
      Q => GradientValuesY_0_V_reg_841(7),
      S => call_ret_xFSobel3x3_fu_377_n_35
    );
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(0),
      I1 => GradientValuesX_0_V_reg_836(0),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(0)
    );
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(0),
      I1 => GradientValuesY_0_V_reg_841(0),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(1),
      I1 => GradientValuesX_0_V_reg_836(1),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(1)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(1),
      I1 => GradientValuesY_0_V_reg_841(1),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(2),
      I1 => GradientValuesX_0_V_reg_836(2),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(2)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(2),
      I1 => GradientValuesY_0_V_reg_841(2),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(3),
      I1 => GradientValuesX_0_V_reg_836(3),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(3)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(3),
      I1 => GradientValuesY_0_V_reg_841(3),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(4),
      I1 => GradientValuesX_0_V_reg_836(4),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(4)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(4),
      I1 => GradientValuesY_0_V_reg_841(4),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(5),
      I1 => GradientValuesX_0_V_reg_836(5),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(5)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(5),
      I1 => GradientValuesY_0_V_reg_841(5),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(6),
      I1 => GradientValuesX_0_V_reg_836(6),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(6)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(6),
      I1 => GradientValuesY_0_V_reg_841(6),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000800"
    )
        port map (
      I0 => p_dstx_V_V_full_n,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      I3 => ap_enable_reg_pp1_iter5_reg_n_0,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => ap_NS_fsm146_out,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000800"
    )
        port map (
      I0 => p_dsty_V_V_full_n,
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      I3 => ap_enable_reg_pp1_iter5_reg_n_0,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => ap_NS_fsm146_out,
      O => \SRL_SIG_reg[1][0]\(0)
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesX_0_V_2_reg_846(7),
      I1 => GradientValuesX_0_V_reg_836(7),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dsty_V_V_full_n,
      O => \SRL_SIG_reg[0][7]\(7)
    );
\SRL_SIG[0][7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => GradientValuesY_0_V_2_reg_851(7),
      I1 => GradientValuesY_0_V_reg_841(7),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => p_dstx_V_V_full_n,
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => tmp_1_fu_460_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EEEEEEE"
    )
        port map (
      I0 => \^sobel_block_xfsobelf_u0_ap_ready\,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => Sobel_Block_xFSobelF_U0_ap_start,
      I3 => p_src_mat_rows_read_c_empty_n,
      I4 => p_src_mat_cols_read_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_block_pp0_stage0_subdone47_out__1\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_6_fu_430_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1111111"
    )
        port map (
      I0 => \^sobel_block_xfsobelf_u0_ap_ready\,
      I1 => \ap_CS_fsm_reg[1]_0\(0),
      I2 => Sobel_Block_xFSobelF_U0_ap_start,
      I3 => p_src_mat_rows_read_c_empty_n,
      I4 => p_src_mat_cols_read_c_empty_n,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => tmp_1_fu_460_p2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      O => \^sobel_block_xfsobelf_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => p_src_V_V_empty_n,
      I2 => tmp_6_reg_713,
      O => \ap_block_pp0_stage0_subdone47_out__1\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002020202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_fu_430_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_6_reg_713,
      I4 => p_src_V_V_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => p_dstx_V_V_full_n,
      I3 => p_dsty_V_V_full_n,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => tmp_1_fu_460_p2,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_enable_reg_pp1_iter4_reg_n_0,
      I4 => ap_enable_reg_pp1_iter3,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ap_enable_reg_pp1_iter4_reg_n_0,
      I3 => ap_block_pp1_stage0_subdone,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => p_dstx_V_V_full_n,
      I3 => p_dsty_V_V_full_n,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_rst_n,
      I4 => \ap_enable_reg_pp0_iter0_i_2__2_n_0\,
      I5 => tmp_6_fu_430_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
\ap_enable_reg_pp0_iter0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => p_src_V_V_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_enable_reg_pp0_iter0_i_2__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000A0A0C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => tmp_6_fu_430_p2,
      I4 => \ap_block_pp0_stage0_subdone47_out__1\,
      I5 => ap_NS_fsm145_out,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm145_out
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter00,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_fu_610_p2,
      I5 => ap_block_pp1_stage0_subdone,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_enable_reg_pp1_iter2,
      O => ap_enable_reg_pp1_iter2_i_1_n_0
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter2_i_1_n_0,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ap_enable_reg_pp1_iter3,
      O => ap_enable_reg_pp1_iter3_i_1_n_0
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter3_i_1_n_0,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => ap_enable_reg_pp1_iter4_reg_n_0,
      I2 => ap_rst_n,
      I3 => tmp_1_fu_460_p2,
      I4 => ap_CS_fsm_state5,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter4_i_1_n_0
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter4_i_1_n_0,
      Q => ap_enable_reg_pp1_iter4_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp1_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808CC000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5_reg_n_0,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp1_iter00,
      I3 => ap_enable_reg_pp1_iter3,
      I4 => ap_enable_reg_pp1_iter4_reg_n_0,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter5_i_1_n_0
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter5_i_1_n_0,
      Q => ap_enable_reg_pp1_iter5_reg_n_0,
      R => '0'
    );
\buf0_V_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(0),
      Q => buf0_V_reg_821(0),
      R => '0'
    );
\buf0_V_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(1),
      Q => buf0_V_reg_821(1),
      R => '0'
    );
\buf0_V_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(2),
      Q => buf0_V_reg_821(2),
      R => '0'
    );
\buf0_V_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(3),
      Q => buf0_V_reg_821(3),
      R => '0'
    );
\buf0_V_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(4),
      Q => buf0_V_reg_821(4),
      R => '0'
    );
\buf0_V_reg_821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(5),
      Q => buf0_V_reg_821(5),
      R => '0'
    );
\buf0_V_reg_821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(6),
      Q => buf0_V_reg_821(6),
      R => '0'
    );
\buf0_V_reg_821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf0_V_fu_637_p5(7),
      Q => buf0_V_reg_821(7),
      R => '0'
    );
\buf1_V_reg_826[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter4_reg_n_0,
      I2 => tmp_9_reg_772_pp1_iter3_reg,
      O => buf0_V_reg_8210
    );
\buf1_V_reg_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(0),
      Q => buf1_V_reg_826(0),
      R => '0'
    );
\buf1_V_reg_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(1),
      Q => buf1_V_reg_826(1),
      R => '0'
    );
\buf1_V_reg_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(2),
      Q => buf1_V_reg_826(2),
      R => '0'
    );
\buf1_V_reg_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(3),
      Q => buf1_V_reg_826(3),
      R => '0'
    );
\buf1_V_reg_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(4),
      Q => buf1_V_reg_826(4),
      R => '0'
    );
\buf1_V_reg_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(5),
      Q => buf1_V_reg_826(5),
      R => '0'
    );
\buf1_V_reg_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(6),
      Q => buf1_V_reg_826(6),
      R => '0'
    );
\buf1_V_reg_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf1_V_fu_647_p5(7),
      Q => buf1_V_reg_826(7),
      R => '0'
    );
\buf2_V_reg_831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(0),
      Q => buf2_V_reg_831(0),
      R => '0'
    );
\buf2_V_reg_831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(1),
      Q => buf2_V_reg_831(1),
      R => '0'
    );
\buf2_V_reg_831_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(2),
      Q => buf2_V_reg_831(2),
      R => '0'
    );
\buf2_V_reg_831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(3),
      Q => buf2_V_reg_831(3),
      R => '0'
    );
\buf2_V_reg_831_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(4),
      Q => buf2_V_reg_831(4),
      R => '0'
    );
\buf2_V_reg_831_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(5),
      Q => buf2_V_reg_831(5),
      R => '0'
    );
\buf2_V_reg_831_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(6),
      Q => buf2_V_reg_831(6),
      R => '0'
    );
\buf2_V_reg_831_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf0_V_reg_8210,
      D => buf2_V_fu_657_p5(7),
      Q => buf2_V_reg_831(7),
      R => '0'
    );
buf_0_V_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb
     port map (
      CO(0) => buf_0_V_U_n_16,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => buf_0_V_q0(7 downto 0),
      \GradientValuesY_0_V_reg_841_reg[3]\(3) => buf_0_V_U_n_19,
      \GradientValuesY_0_V_reg_841_reg[3]\(2) => buf_0_V_U_n_20,
      \GradientValuesY_0_V_reg_841_reg[3]\(1) => buf_0_V_U_n_21,
      \GradientValuesY_0_V_reg_841_reg[3]\(0) => buf_0_V_U_n_22,
      \GradientValuesY_0_V_reg_841_reg[7]\(3) => buf_0_V_U_n_12,
      \GradientValuesY_0_V_reg_841_reg[7]\(2) => buf_0_V_U_n_13,
      \GradientValuesY_0_V_reg_841_reg[7]\(1) => buf_0_V_U_n_14,
      \GradientValuesY_0_V_reg_841_reg[7]\(0) => buf_0_V_U_n_15,
      \GradientValuesY_0_V_reg_841_reg[7]_0\(0) => buf_0_V_U_n_17,
      \GradientValuesY_0_V_reg_841_reg[7]_1\(3) => buf_0_V_U_n_23,
      \GradientValuesY_0_V_reg_841_reg[7]_1\(2) => buf_0_V_U_n_24,
      \GradientValuesY_0_V_reg_841_reg[7]_1\(1) => buf_0_V_U_n_25,
      \GradientValuesY_0_V_reg_841_reg[7]_1\(0) => buf_0_V_U_n_26,
      O(3) => buf_0_V_U_n_8,
      O(2) => buf_0_V_U_n_9,
      O(1) => buf_0_V_U_n_10,
      O(0) => buf_0_V_U_n_11,
      Q(10) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10]\,
      Q(9) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9]\,
      Q(8) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8]\,
      Q(7) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7]\,
      Q(6) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6]\,
      Q(5) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5]\,
      Q(4) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4]\,
      Q(3) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3]\,
      Q(2) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2]\,
      Q(1) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1]\,
      Q(0) => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0]\,
      S(3) => call_ret_xFSobel3x3_fu_377_n_41,
      S(2) => call_ret_xFSobel3x3_fu_377_n_42,
      S(1) => call_ret_xFSobel3x3_fu_377_n_43,
      S(0) => call_ret_xFSobel3x3_fu_377_n_44,
      \ap_CS_fsm_reg[4]\(1) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[4]_0\ => buf_1_V_U_n_9,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0),
      ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0) => ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => p_5_fu_100(1 downto 0),
      \p_0177_0_i_reg_290_reg[10]\(10) => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      \p_0177_0_i_reg_290_reg[10]\(9) => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      \p_0177_0_i_reg_290_reg[10]\(8) => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      \p_0177_0_i_reg_290_reg[10]\(7) => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      \p_0177_0_i_reg_290_reg[10]\(6) => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      \p_0177_0_i_reg_290_reg[10]\(5) => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      \p_0177_0_i_reg_290_reg[10]\(4) => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      \p_0177_0_i_reg_290_reg[10]\(3) => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      \p_0177_0_i_reg_290_reg[10]\(2) => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      \p_0177_0_i_reg_290_reg[10]\(1) => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      \p_0177_0_i_reg_290_reg[10]\(0) => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      \p_1_reg_254_reg[10]\(10) => \p_1_reg_254_reg_n_0_[10]\,
      \p_1_reg_254_reg[10]\(9) => \p_1_reg_254_reg_n_0_[9]\,
      \p_1_reg_254_reg[10]\(8) => \p_1_reg_254_reg_n_0_[8]\,
      \p_1_reg_254_reg[10]\(7) => \p_1_reg_254_reg_n_0_[7]\,
      \p_1_reg_254_reg[10]\(6) => \p_1_reg_254_reg_n_0_[6]\,
      \p_1_reg_254_reg[10]\(5) => \p_1_reg_254_reg_n_0_[5]\,
      \p_1_reg_254_reg[10]\(4) => \p_1_reg_254_reg_n_0_[4]\,
      \p_1_reg_254_reg[10]\(3) => \p_1_reg_254_reg_n_0_[3]\,
      \p_1_reg_254_reg[10]\(2) => \p_1_reg_254_reg_n_0_[2]\,
      \p_1_reg_254_reg[10]\(1) => \p_1_reg_254_reg_n_0_[1]\,
      \p_1_reg_254_reg[10]\(0) => \p_1_reg_254_reg_n_0_[0]\,
      p_33_in => p_33_in,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg => ram_reg_1,
      ram_reg_0(3) => call_ret_xFSobel3x3_fu_377_n_45,
      ram_reg_0(2) => call_ret_xFSobel3x3_fu_377_n_46,
      ram_reg_0(1) => call_ret_xFSobel3x3_fu_377_n_47,
      ram_reg_0(0) => call_ret_xFSobel3x3_fu_377_n_48,
      ram_reg_1(7 downto 0) => buf_1_V_load_reg_807(7 downto 0),
      ram_reg_2(7 downto 0) => buf_2_V_load_reg_814(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]\(0) => call_ret_xFSobel3x3_fu_377_n_9,
      \tmp_14_reg_768_reg[1]\(1) => \^ram_reg_0\(0),
      \tmp_14_reg_768_reg[1]\(0) => tmp_14_reg_768(0),
      \tmp_5_reg_764_reg[0]\ => \^ram_reg\,
      tmp_6_reg_713 => tmp_6_reg_713,
      tmp_9_reg_772 => tmp_9_reg_772
    );
buf_1_V_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18
     port map (
      Q(10) => \tmp_11_reg_781_reg_n_0_[10]\,
      Q(9) => \tmp_11_reg_781_reg_n_0_[9]\,
      Q(8) => \tmp_11_reg_781_reg_n_0_[8]\,
      Q(7) => \tmp_11_reg_781_reg_n_0_[7]\,
      Q(6) => \tmp_11_reg_781_reg_n_0_[6]\,
      Q(5) => \tmp_11_reg_781_reg_n_0_[5]\,
      Q(4) => \tmp_11_reg_781_reg_n_0_[4]\,
      Q(3) => \tmp_11_reg_781_reg_n_0_[3]\,
      Q(2) => \tmp_11_reg_781_reg_n_0_[2]\,
      Q(1) => \tmp_11_reg_781_reg_n_0_[1]\,
      Q(0) => \tmp_11_reg_781_reg_n_0_[0]\,
      \ap_CS_fsm_reg[4]\(1) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \buf1_V_reg_826_reg[7]\(7 downto 0) => buf_1_V_load_reg_807(7 downto 0),
      buf_1_V_load_reg_8070 => buf_1_V_load_reg_8070,
      \mOutPtr_reg[1]\(7 downto 0) => \mOutPtr_reg[1]_1\(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => p_5_fu_100(1 downto 0),
      \p_0177_0_i_reg_290_reg[10]\(10) => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      \p_0177_0_i_reg_290_reg[10]\(9) => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      \p_0177_0_i_reg_290_reg[10]\(8) => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      \p_0177_0_i_reg_290_reg[10]\(7) => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      \p_0177_0_i_reg_290_reg[10]\(6) => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      \p_0177_0_i_reg_290_reg[10]\(5) => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      \p_0177_0_i_reg_290_reg[10]\(4) => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      \p_0177_0_i_reg_290_reg[10]\(3) => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      \p_0177_0_i_reg_290_reg[10]\(2) => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      \p_0177_0_i_reg_290_reg[10]\(1) => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      \p_0177_0_i_reg_290_reg[10]\(0) => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      \p_1_reg_254_reg[10]\(10) => \p_1_reg_254_reg_n_0_[10]\,
      \p_1_reg_254_reg[10]\(9) => \p_1_reg_254_reg_n_0_[9]\,
      \p_1_reg_254_reg[10]\(8) => \p_1_reg_254_reg_n_0_[8]\,
      \p_1_reg_254_reg[10]\(7) => \p_1_reg_254_reg_n_0_[7]\,
      \p_1_reg_254_reg[10]\(6) => \p_1_reg_254_reg_n_0_[6]\,
      \p_1_reg_254_reg[10]\(5) => \p_1_reg_254_reg_n_0_[5]\,
      \p_1_reg_254_reg[10]\(4) => \p_1_reg_254_reg_n_0_[4]\,
      \p_1_reg_254_reg[10]\(3) => \p_1_reg_254_reg_n_0_[3]\,
      \p_1_reg_254_reg[10]\(2) => \p_1_reg_254_reg_n_0_[2]\,
      \p_1_reg_254_reg[10]\(1) => \p_1_reg_254_reg_n_0_[1]\,
      \p_1_reg_254_reg[10]\(0) => \p_1_reg_254_reg_n_0_[0]\,
      p_33_in => p_33_in,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg => buf_1_V_U_n_8,
      ram_reg_0 => buf_1_V_U_n_9,
      ram_reg_1 => ram_reg_2,
      \tmp_14_reg_768_reg[1]\(1) => \^ram_reg_0\(0),
      \tmp_14_reg_768_reg[1]\(0) => tmp_14_reg_768(0),
      \tmp_5_reg_764_reg[0]\ => \^ram_reg\,
      tmp_6_reg_713 => tmp_6_reg_713,
      tmp_9_reg_772 => tmp_9_reg_772
    );
buf_2_V_U: entity work.system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19
     port map (
      CO(0) => buf_2_V_U_n_9,
      D(7 downto 0) => buf2_V_fu_657_p5(7 downto 0),
      DI(2) => buf_2_V_U_n_39,
      DI(1) => buf_2_V_U_n_40,
      DI(0) => buf_2_V_U_n_41,
      DOBDO(7 downto 0) => buf_0_V_q0(7 downto 0),
      \GradientValuesX_0_V_reg_836_reg[3]\(3) => buf_2_V_U_n_50,
      \GradientValuesX_0_V_reg_836_reg[3]\(2) => buf_2_V_U_n_51,
      \GradientValuesX_0_V_reg_836_reg[3]\(1) => buf_2_V_U_n_52,
      \GradientValuesX_0_V_reg_836_reg[3]\(0) => buf_2_V_U_n_53,
      \GradientValuesX_0_V_reg_836_reg[7]\(3) => buf_2_V_U_n_42,
      \GradientValuesX_0_V_reg_836_reg[7]\(2) => buf_2_V_U_n_43,
      \GradientValuesX_0_V_reg_836_reg[7]\(1) => buf_2_V_U_n_44,
      \GradientValuesX_0_V_reg_836_reg[7]\(0) => buf_2_V_U_n_45,
      \GradientValuesX_0_V_reg_836_reg[7]_0\(3) => buf_2_V_U_n_46,
      \GradientValuesX_0_V_reg_836_reg[7]_0\(2) => buf_2_V_U_n_47,
      \GradientValuesX_0_V_reg_836_reg[7]_0\(1) => buf_2_V_U_n_48,
      \GradientValuesX_0_V_reg_836_reg[7]_0\(0) => buf_2_V_U_n_49,
      \GradientValuesX_0_V_reg_836_reg[7]_1\(3) => buf_2_V_U_n_54,
      \GradientValuesX_0_V_reg_836_reg[7]_1\(2) => buf_2_V_U_n_55,
      \GradientValuesX_0_V_reg_836_reg[7]_1\(1) => buf_2_V_U_n_56,
      \GradientValuesX_0_V_reg_836_reg[7]_1\(0) => buf_2_V_U_n_57,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(0) => buf_2_V_U_n_58,
      Q(10) => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      Q(9) => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      Q(8) => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      Q(7) => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      Q(6) => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      Q(5) => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      Q(4) => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      Q(3) => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      Q(2) => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      Q(1) => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      Q(0) => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      S(3) => buf_2_V_U_n_35,
      S(2) => buf_2_V_U_n_36,
      S(1) => buf_2_V_U_n_37,
      S(0) => buf_2_V_U_n_38,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_pp1_stage0,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2_reg => buf_1_V_U_n_8,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg_n_0,
      \buf0_V_reg_821_reg[7]\(7 downto 0) => buf0_V_fu_637_p5(7 downto 0),
      \buf1_V_reg_826_reg[7]\(7 downto 0) => buf_2_V_load_reg_814(7 downto 0),
      \buf1_V_reg_826_reg[7]_0\(7 downto 0) => buf1_V_fu_647_p5(7 downto 0),
      buf_1_V_load_reg_8070 => buf_1_V_load_reg_8070,
      \mOutPtr_reg[0]\(7 downto 0) => \mOutPtr_reg[0]\(7 downto 0),
      \p_01066_3_reg_759_reg[1]\(1 downto 0) => p_5_fu_100(1 downto 0),
      \p_01072_3_reg_754_reg[1]\(1 downto 0) => p_4_fu_104(1 downto 0),
      \p_01078_3_reg_749_reg[1]\(1 downto 0) => p_3_fu_108(1 downto 0),
      p_dstx_V_V_full_n => p_dstx_V_V_full_n,
      p_dsty_V_V_full_n => p_dsty_V_V_full_n,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      ram_reg(0) => call_ret_xFSobel3x3_fu_377_n_0,
      ram_reg_0(7 downto 0) => buf_1_V_load_reg_807(7 downto 0),
      \src_buf2_0_V_reg_314_reg[7]\(7 downto 0) => src_buf2_0_V_reg_314(7 downto 0),
      \src_buf2_V_reg_326_reg[7]\(7 downto 0) => src_buf2_V_reg_326(7 downto 0),
      \tmp_11_reg_781_reg[10]\(10) => \tmp_11_reg_781_reg_n_0_[10]\,
      \tmp_11_reg_781_reg[10]\(9) => \tmp_11_reg_781_reg_n_0_[9]\,
      \tmp_11_reg_781_reg[10]\(8) => \tmp_11_reg_781_reg_n_0_[8]\,
      \tmp_11_reg_781_reg[10]\(7) => \tmp_11_reg_781_reg_n_0_[7]\,
      \tmp_11_reg_781_reg[10]\(6) => \tmp_11_reg_781_reg_n_0_[6]\,
      \tmp_11_reg_781_reg[10]\(5) => \tmp_11_reg_781_reg_n_0_[5]\,
      \tmp_11_reg_781_reg[10]\(4) => \tmp_11_reg_781_reg_n_0_[4]\,
      \tmp_11_reg_781_reg[10]\(3) => \tmp_11_reg_781_reg_n_0_[3]\,
      \tmp_11_reg_781_reg[10]\(2) => \tmp_11_reg_781_reg_n_0_[2]\,
      \tmp_11_reg_781_reg[10]\(1) => \tmp_11_reg_781_reg_n_0_[1]\,
      \tmp_11_reg_781_reg[10]\(0) => \tmp_11_reg_781_reg_n_0_[0]\,
      \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\ => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      \tmp_14_reg_768_reg[1]\(0) => \^ram_reg_0\(0),
      \tmp_5_reg_764_reg[0]\ => \^ram_reg\,
      tmp_9_reg_772 => tmp_9_reg_772,
      tmp_9_reg_772_pp1_iter2_reg => tmp_9_reg_772_pp1_iter2_reg,
      tmp_9_reg_772_pp1_iter4_reg => tmp_9_reg_772_pp1_iter4_reg
    );
call_ret_xFSobel3x3_fu_377: entity work.system_sobel_ip_0_1_xFSobel3x3
     port map (
      CO(0) => call_ret_xFSobel3x3_fu_377_n_10,
      D(7 downto 0) => buf0_V_fu_637_p5(7 downto 0),
      DI(2) => buf_2_V_U_n_39,
      DI(1) => buf_2_V_U_n_40,
      DI(0) => buf_2_V_U_n_41,
      DOBDO(7 downto 0) => buf_0_V_q0(7 downto 0),
      \GradientValuesX_0_V_reg_836_reg[0]\ => call_ret_xFSobel3x3_fu_377_n_19,
      \GradientValuesX_0_V_reg_836_reg[1]\ => call_ret_xFSobel3x3_fu_377_n_20,
      \GradientValuesX_0_V_reg_836_reg[2]\ => call_ret_xFSobel3x3_fu_377_n_21,
      \GradientValuesX_0_V_reg_836_reg[3]\ => call_ret_xFSobel3x3_fu_377_n_22,
      \GradientValuesX_0_V_reg_836_reg[4]\ => call_ret_xFSobel3x3_fu_377_n_23,
      \GradientValuesX_0_V_reg_836_reg[5]\ => call_ret_xFSobel3x3_fu_377_n_24,
      \GradientValuesX_0_V_reg_836_reg[6]\ => call_ret_xFSobel3x3_fu_377_n_25,
      \GradientValuesX_0_V_reg_836_reg[7]\(0) => call_ret_xFSobel3x3_fu_377_n_0,
      \GradientValuesX_0_V_reg_836_reg[7]_0\ => call_ret_xFSobel3x3_fu_377_n_26,
      \GradientValuesX_0_V_reg_836_reg[7]_1\ => call_ret_xFSobel3x3_fu_377_n_36,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(3) => call_ret_xFSobel3x3_fu_377_n_37,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(2) => call_ret_xFSobel3x3_fu_377_n_38,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(1) => call_ret_xFSobel3x3_fu_377_n_39,
      \GradientValuesX_0_V_reg_836_reg[7]_2\(0) => call_ret_xFSobel3x3_fu_377_n_40,
      \GradientValuesY_0_V_reg_841_reg[0]\ => call_ret_xFSobel3x3_fu_377_n_27,
      \GradientValuesY_0_V_reg_841_reg[1]\ => call_ret_xFSobel3x3_fu_377_n_28,
      \GradientValuesY_0_V_reg_841_reg[2]\ => call_ret_xFSobel3x3_fu_377_n_29,
      \GradientValuesY_0_V_reg_841_reg[3]\ => call_ret_xFSobel3x3_fu_377_n_30,
      \GradientValuesY_0_V_reg_841_reg[3]_0\(3) => call_ret_xFSobel3x3_fu_377_n_41,
      \GradientValuesY_0_V_reg_841_reg[3]_0\(2) => call_ret_xFSobel3x3_fu_377_n_42,
      \GradientValuesY_0_V_reg_841_reg[3]_0\(1) => call_ret_xFSobel3x3_fu_377_n_43,
      \GradientValuesY_0_V_reg_841_reg[3]_0\(0) => call_ret_xFSobel3x3_fu_377_n_44,
      \GradientValuesY_0_V_reg_841_reg[4]\ => call_ret_xFSobel3x3_fu_377_n_31,
      \GradientValuesY_0_V_reg_841_reg[5]\ => call_ret_xFSobel3x3_fu_377_n_32,
      \GradientValuesY_0_V_reg_841_reg[6]\ => call_ret_xFSobel3x3_fu_377_n_33,
      \GradientValuesY_0_V_reg_841_reg[7]\(0) => call_ret_xFSobel3x3_fu_377_n_9,
      \GradientValuesY_0_V_reg_841_reg[7]_0\ => call_ret_xFSobel3x3_fu_377_n_34,
      \GradientValuesY_0_V_reg_841_reg[7]_1\ => call_ret_xFSobel3x3_fu_377_n_35,
      \GradientValuesY_0_V_reg_841_reg[7]_2\(3) => call_ret_xFSobel3x3_fu_377_n_45,
      \GradientValuesY_0_V_reg_841_reg[7]_2\(2) => call_ret_xFSobel3x3_fu_377_n_46,
      \GradientValuesY_0_V_reg_841_reg[7]_2\(1) => call_ret_xFSobel3x3_fu_377_n_47,
      \GradientValuesY_0_V_reg_841_reg[7]_2\(0) => call_ret_xFSobel3x3_fu_377_n_48,
      O(3) => buf_0_V_U_n_8,
      O(2) => buf_0_V_U_n_9,
      O(1) => buf_0_V_U_n_10,
      O(0) => buf_0_V_U_n_11,
      Q(7 downto 0) => src_buf1_0_V_reg_352(7 downto 0),
      S(3) => buf_2_V_U_n_35,
      S(2) => buf_2_V_U_n_36,
      S(1) => buf_2_V_U_n_37,
      S(0) => buf_2_V_U_n_38,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_enable_reg_pp1_iter5_reg => ap_enable_reg_pp1_iter5_reg_n_0,
      ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 0),
      ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0) => ap_phi_mux_src_buf3_V_phi_fu_306_p4(7 downto 0),
      \buf0_V_reg_821_reg[7]\(7 downto 0) => buf0_V_reg_821(7 downto 0),
      \buf2_V_reg_831_reg[7]\(7 downto 0) => buf2_V_reg_831(7 downto 0),
      \p_01078_3_reg_749_reg[1]\(1 downto 0) => p_3_fu_108(1 downto 0),
      ram_reg(3) => buf_2_V_U_n_50,
      ram_reg(2) => buf_2_V_U_n_51,
      ram_reg(1) => buf_2_V_U_n_52,
      ram_reg(0) => buf_2_V_U_n_53,
      ram_reg_0(3) => buf_2_V_U_n_54,
      ram_reg_0(2) => buf_2_V_U_n_55,
      ram_reg_0(1) => buf_2_V_U_n_56,
      ram_reg_0(0) => buf_2_V_U_n_57,
      ram_reg_1(3) => buf_0_V_U_n_19,
      ram_reg_1(2) => buf_0_V_U_n_20,
      ram_reg_1(1) => buf_0_V_U_n_21,
      ram_reg_1(0) => buf_0_V_U_n_22,
      ram_reg_2(3) => buf_0_V_U_n_23,
      ram_reg_2(2) => buf_0_V_U_n_24,
      ram_reg_2(1) => buf_0_V_U_n_25,
      ram_reg_2(0) => buf_0_V_U_n_26,
      ram_reg_3(0) => buf_2_V_U_n_9,
      ram_reg_4(7 downto 0) => buf_1_V_load_reg_807(7 downto 0),
      ram_reg_5(7 downto 0) => buf_2_V_load_reg_814(7 downto 0),
      \src_buf1_0_V_reg_352_reg[7]\(0) => \out_pix_4_fu_146_p2__23_carry__1_i_5_n_3\,
      \src_buf1_0_V_reg_352_reg[7]_0\(0) => buf_0_V_U_n_16,
      \src_buf1_0_V_reg_352_reg[7]_1\(3) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_4\,
      \src_buf1_0_V_reg_352_reg[7]_1\(2) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_5\,
      \src_buf1_0_V_reg_352_reg[7]_1\(1) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_6\,
      \src_buf1_0_V_reg_352_reg[7]_1\(0) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_7\,
      \src_buf1_0_V_reg_352_reg[7]_2\(3) => buf_0_V_U_n_12,
      \src_buf1_0_V_reg_352_reg[7]_2\(2) => buf_0_V_U_n_13,
      \src_buf1_0_V_reg_352_reg[7]_2\(1) => buf_0_V_U_n_14,
      \src_buf1_0_V_reg_352_reg[7]_2\(0) => buf_0_V_U_n_15,
      \src_buf1_V_reg_364_reg[7]\(7 downto 0) => src_buf1_V_reg_364(7 downto 0),
      \src_buf2_0_V_reg_314_reg[7]\(3) => buf_2_V_U_n_42,
      \src_buf2_0_V_reg_314_reg[7]\(2) => buf_2_V_U_n_43,
      \src_buf2_0_V_reg_314_reg[7]\(1) => buf_2_V_U_n_44,
      \src_buf2_0_V_reg_314_reg[7]\(0) => buf_2_V_U_n_45,
      \src_buf2_V_reg_326_reg[6]\(3) => buf_2_V_U_n_46,
      \src_buf2_V_reg_326_reg[6]\(2) => buf_2_V_U_n_47,
      \src_buf2_V_reg_326_reg[6]\(1) => buf_2_V_U_n_48,
      \src_buf2_V_reg_326_reg[6]\(0) => buf_2_V_U_n_49,
      \src_buf2_V_reg_326_reg[7]\(0) => buf_2_V_U_n_58,
      \src_buf3_0_V_reg_339_reg[7]\(7 downto 0) => src_buf3_0_V_reg_339(7 downto 0),
      \src_buf3_0_V_reg_339_reg[7]_0\(0) => buf_0_V_U_n_17,
      \src_buf3_V_reg_302_reg[7]\(7 downto 0) => src_buf3_V_reg_302(7 downto 0),
      tmp_9_reg_772_pp1_iter3_reg => tmp_9_reg_772_pp1_iter3_reg,
      tmp_9_reg_772_pp1_iter4_reg => tmp_9_reg_772_pp1_iter4_reg
    );
\col_V_1_reg_776[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter0,
      O => \col_V_1_reg_776[0]_i_1_n_0\
    );
\col_V_1_reg_776[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      O => \col_V_1_reg_776[0]_i_3_n_0\
    );
\col_V_1_reg_776[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      O => \col_V_1_reg_776[0]_i_4_n_0\
    );
\col_V_1_reg_776[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      O => \col_V_1_reg_776[0]_i_5_n_0\
    );
\col_V_1_reg_776[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      I1 => tmp_9_reg_772,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => col_V_1_reg_776_reg(0),
      O => \col_V_1_reg_776[0]_i_6_n_0\
    );
\col_V_1_reg_776[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(12),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[12]\,
      O => \col_V_1_reg_776[12]_i_2_n_0\
    );
\col_V_1_reg_776[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(7),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      O => \col_V_1_reg_776[4]_i_2_n_0\
    );
\col_V_1_reg_776[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(6),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      O => \col_V_1_reg_776[4]_i_3_n_0\
    );
\col_V_1_reg_776[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(5),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      O => \col_V_1_reg_776[4]_i_4_n_0\
    );
\col_V_1_reg_776[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(4),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      O => \col_V_1_reg_776[4]_i_5_n_0\
    );
\col_V_1_reg_776[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(11),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[11]\,
      O => \col_V_1_reg_776[8]_i_2_n_0\
    );
\col_V_1_reg_776[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      O => \col_V_1_reg_776[8]_i_3_n_0\
    );
\col_V_1_reg_776[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(9),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      O => \col_V_1_reg_776[8]_i_4_n_0\
    );
\col_V_1_reg_776[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_1_reg_776_reg(8),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => tmp_9_reg_772,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      O => \col_V_1_reg_776[8]_i_5_n_0\
    );
\col_V_1_reg_776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[0]_i_2_n_7\,
      Q => col_V_1_reg_776_reg(0),
      R => '0'
    );
\col_V_1_reg_776_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_V_1_reg_776_reg[0]_i_2_n_0\,
      CO(2) => \col_V_1_reg_776_reg[0]_i_2_n_1\,
      CO(1) => \col_V_1_reg_776_reg[0]_i_2_n_2\,
      CO(0) => \col_V_1_reg_776_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \col_V_1_reg_776_reg[0]_i_2_n_4\,
      O(2) => \col_V_1_reg_776_reg[0]_i_2_n_5\,
      O(1) => \col_V_1_reg_776_reg[0]_i_2_n_6\,
      O(0) => \col_V_1_reg_776_reg[0]_i_2_n_7\,
      S(3) => \col_V_1_reg_776[0]_i_3_n_0\,
      S(2) => \col_V_1_reg_776[0]_i_4_n_0\,
      S(1) => \col_V_1_reg_776[0]_i_5_n_0\,
      S(0) => \col_V_1_reg_776[0]_i_6_n_0\
    );
\col_V_1_reg_776_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[8]_i_1_n_5\,
      Q => col_V_1_reg_776_reg(10),
      R => '0'
    );
\col_V_1_reg_776_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[8]_i_1_n_4\,
      Q => col_V_1_reg_776_reg(11),
      R => '0'
    );
\col_V_1_reg_776_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[12]_i_1_n_7\,
      Q => col_V_1_reg_776_reg(12),
      R => '0'
    );
\col_V_1_reg_776_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_776_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_col_V_1_reg_776_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_col_V_1_reg_776_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \col_V_1_reg_776_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \col_V_1_reg_776[12]_i_2_n_0\
    );
\col_V_1_reg_776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[0]_i_2_n_6\,
      Q => col_V_1_reg_776_reg(1),
      R => '0'
    );
\col_V_1_reg_776_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[0]_i_2_n_5\,
      Q => col_V_1_reg_776_reg(2),
      R => '0'
    );
\col_V_1_reg_776_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[0]_i_2_n_4\,
      Q => col_V_1_reg_776_reg(3),
      R => '0'
    );
\col_V_1_reg_776_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[4]_i_1_n_7\,
      Q => col_V_1_reg_776_reg(4),
      R => '0'
    );
\col_V_1_reg_776_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_776_reg[0]_i_2_n_0\,
      CO(3) => \col_V_1_reg_776_reg[4]_i_1_n_0\,
      CO(2) => \col_V_1_reg_776_reg[4]_i_1_n_1\,
      CO(1) => \col_V_1_reg_776_reg[4]_i_1_n_2\,
      CO(0) => \col_V_1_reg_776_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_1_reg_776_reg[4]_i_1_n_4\,
      O(2) => \col_V_1_reg_776_reg[4]_i_1_n_5\,
      O(1) => \col_V_1_reg_776_reg[4]_i_1_n_6\,
      O(0) => \col_V_1_reg_776_reg[4]_i_1_n_7\,
      S(3) => \col_V_1_reg_776[4]_i_2_n_0\,
      S(2) => \col_V_1_reg_776[4]_i_3_n_0\,
      S(1) => \col_V_1_reg_776[4]_i_4_n_0\,
      S(0) => \col_V_1_reg_776[4]_i_5_n_0\
    );
\col_V_1_reg_776_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[4]_i_1_n_6\,
      Q => col_V_1_reg_776_reg(5),
      R => '0'
    );
\col_V_1_reg_776_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[4]_i_1_n_5\,
      Q => col_V_1_reg_776_reg(6),
      R => '0'
    );
\col_V_1_reg_776_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[4]_i_1_n_4\,
      Q => col_V_1_reg_776_reg(7),
      R => '0'
    );
\col_V_1_reg_776_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[8]_i_1_n_7\,
      Q => col_V_1_reg_776_reg(8),
      R => '0'
    );
\col_V_1_reg_776_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_1_reg_776_reg[4]_i_1_n_0\,
      CO(3) => \col_V_1_reg_776_reg[8]_i_1_n_0\,
      CO(2) => \col_V_1_reg_776_reg[8]_i_1_n_1\,
      CO(1) => \col_V_1_reg_776_reg[8]_i_1_n_2\,
      CO(0) => \col_V_1_reg_776_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_1_reg_776_reg[8]_i_1_n_4\,
      O(2) => \col_V_1_reg_776_reg[8]_i_1_n_5\,
      O(1) => \col_V_1_reg_776_reg[8]_i_1_n_6\,
      O(0) => \col_V_1_reg_776_reg[8]_i_1_n_7\,
      S(3) => \col_V_1_reg_776[8]_i_2_n_0\,
      S(2) => \col_V_1_reg_776[8]_i_3_n_0\,
      S(1) => \col_V_1_reg_776[8]_i_4_n_0\,
      S(0) => \col_V_1_reg_776[8]_i_5_n_0\
    );
\col_V_1_reg_776_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_776[0]_i_1_n_0\,
      D => \col_V_1_reg_776_reg[8]_i_1_n_6\,
      Q => col_V_1_reg_776_reg(9),
      R => '0'
    );
\col_V_reg_717[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => p_src_V_V_empty_n,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      O => sel
    );
\col_V_reg_717[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[3]\,
      O => \col_V_reg_717[0]_i_3_n_0\
    );
\col_V_reg_717[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[2]\,
      O => \col_V_reg_717[0]_i_4_n_0\
    );
\col_V_reg_717[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[1]\,
      O => \col_V_reg_717[0]_i_5_n_0\
    );
\col_V_reg_717[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_6_reg_713,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => col_V_reg_717_reg(0),
      O => \col_V_reg_717[0]_i_6_n_0\
    );
\col_V_reg_717[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(12),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[12]\,
      O => \col_V_reg_717[12]_i_2_n_0\
    );
\col_V_reg_717[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(7),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[7]\,
      O => \col_V_reg_717[4]_i_2_n_0\
    );
\col_V_reg_717[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(6),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[6]\,
      O => \col_V_reg_717[4]_i_3_n_0\
    );
\col_V_reg_717[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(5),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[5]\,
      O => \col_V_reg_717[4]_i_4_n_0\
    );
\col_V_reg_717[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[4]\,
      O => \col_V_reg_717[4]_i_5_n_0\
    );
\col_V_reg_717[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(11),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[11]\,
      O => \col_V_reg_717[8]_i_2_n_0\
    );
\col_V_reg_717[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(10),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[10]\,
      O => \col_V_reg_717[8]_i_3_n_0\
    );
\col_V_reg_717[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(9),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[9]\,
      O => \col_V_reg_717[8]_i_4_n_0\
    );
\col_V_reg_717[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_V_reg_717_reg(8),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_6_reg_713,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \p_1_reg_254_reg_n_0_[8]\,
      O => \col_V_reg_717[8]_i_5_n_0\
    );
\col_V_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[0]_i_2_n_7\,
      Q => col_V_reg_717_reg(0),
      R => '0'
    );
\col_V_reg_717_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_V_reg_717_reg[0]_i_2_n_0\,
      CO(2) => \col_V_reg_717_reg[0]_i_2_n_1\,
      CO(1) => \col_V_reg_717_reg[0]_i_2_n_2\,
      CO(0) => \col_V_reg_717_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \col_V_reg_717_reg[0]_i_2_n_4\,
      O(2) => \col_V_reg_717_reg[0]_i_2_n_5\,
      O(1) => \col_V_reg_717_reg[0]_i_2_n_6\,
      O(0) => \col_V_reg_717_reg[0]_i_2_n_7\,
      S(3) => \col_V_reg_717[0]_i_3_n_0\,
      S(2) => \col_V_reg_717[0]_i_4_n_0\,
      S(1) => \col_V_reg_717[0]_i_5_n_0\,
      S(0) => \col_V_reg_717[0]_i_6_n_0\
    );
\col_V_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[8]_i_1_n_5\,
      Q => col_V_reg_717_reg(10),
      R => '0'
    );
\col_V_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[8]_i_1_n_4\,
      Q => col_V_reg_717_reg(11),
      R => '0'
    );
\col_V_reg_717_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[12]_i_1_n_7\,
      Q => col_V_reg_717_reg(12),
      R => '0'
    );
\col_V_reg_717_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_reg_717_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_col_V_reg_717_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_col_V_reg_717_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \col_V_reg_717_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \col_V_reg_717[12]_i_2_n_0\
    );
\col_V_reg_717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[0]_i_2_n_6\,
      Q => col_V_reg_717_reg(1),
      R => '0'
    );
\col_V_reg_717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[0]_i_2_n_5\,
      Q => col_V_reg_717_reg(2),
      R => '0'
    );
\col_V_reg_717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[0]_i_2_n_4\,
      Q => col_V_reg_717_reg(3),
      R => '0'
    );
\col_V_reg_717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[4]_i_1_n_7\,
      Q => col_V_reg_717_reg(4),
      R => '0'
    );
\col_V_reg_717_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_reg_717_reg[0]_i_2_n_0\,
      CO(3) => \col_V_reg_717_reg[4]_i_1_n_0\,
      CO(2) => \col_V_reg_717_reg[4]_i_1_n_1\,
      CO(1) => \col_V_reg_717_reg[4]_i_1_n_2\,
      CO(0) => \col_V_reg_717_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_reg_717_reg[4]_i_1_n_4\,
      O(2) => \col_V_reg_717_reg[4]_i_1_n_5\,
      O(1) => \col_V_reg_717_reg[4]_i_1_n_6\,
      O(0) => \col_V_reg_717_reg[4]_i_1_n_7\,
      S(3) => \col_V_reg_717[4]_i_2_n_0\,
      S(2) => \col_V_reg_717[4]_i_3_n_0\,
      S(1) => \col_V_reg_717[4]_i_4_n_0\,
      S(0) => \col_V_reg_717[4]_i_5_n_0\
    );
\col_V_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[4]_i_1_n_6\,
      Q => col_V_reg_717_reg(5),
      R => '0'
    );
\col_V_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[4]_i_1_n_5\,
      Q => col_V_reg_717_reg(6),
      R => '0'
    );
\col_V_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[4]_i_1_n_4\,
      Q => col_V_reg_717_reg(7),
      R => '0'
    );
\col_V_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[8]_i_1_n_7\,
      Q => col_V_reg_717_reg(8),
      R => '0'
    );
\col_V_reg_717_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_V_reg_717_reg[4]_i_1_n_0\,
      CO(3) => \col_V_reg_717_reg[8]_i_1_n_0\,
      CO(2) => \col_V_reg_717_reg[8]_i_1_n_1\,
      CO(1) => \col_V_reg_717_reg[8]_i_1_n_2\,
      CO(0) => \col_V_reg_717_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_V_reg_717_reg[8]_i_1_n_4\,
      O(2) => \col_V_reg_717_reg[8]_i_1_n_5\,
      O(1) => \col_V_reg_717_reg[8]_i_1_n_6\,
      O(0) => \col_V_reg_717_reg[8]_i_1_n_7\,
      S(3) => \col_V_reg_717[8]_i_2_n_0\,
      S(2) => \col_V_reg_717[8]_i_3_n_0\,
      S(1) => \col_V_reg_717[8]_i_4_n_0\,
      S(0) => \col_V_reg_717[8]_i_5_n_0\
    );
\col_V_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => \col_V_reg_717_reg[8]_i_1_n_6\,
      Q => col_V_reg_717_reg(9),
      R => '0'
    );
grp_xFSobelFilter3x3_fu_38_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => tmp_1_fu_460_p2,
      I2 => ap_CS_fsm_state5,
      I3 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      O => grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_NS_fsm146_out,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter5_reg_n_0,
      I3 => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      I5 => p_dstx_V_V_full_n,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_NS_fsm146_out,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter5_reg_n_0,
      I3 => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      I4 => \ap_CS_fsm_reg[1]_0\(1),
      I5 => p_dsty_V_V_full_n,
      O => \mOutPtr_reg[1]_0\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88888888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \p_1_reg_254[12]_i_2_n_0\,
      I2 => \mOutPtr[1]_i_4_n_0\,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \^ram_reg\,
      I5 => tmp_9_reg_772,
      O => Sobel_Block_xFSobelF_U0_p_src_V_V_read
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      O => \mOutPtr[1]_i_4_n_0\
    );
op2_assign_fu_450_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => op2_assign_fu_450_p2_carry_n_0,
      CO(2) => op2_assign_fu_450_p2_carry_n_1,
      CO(1) => op2_assign_fu_450_p2_carry_n_2,
      CO(0) => op2_assign_fu_450_p2_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => op2_assign_fu_450_p2(4 downto 1),
      S(3 downto 0) => Q(4 downto 1)
    );
\op2_assign_fu_450_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => op2_assign_fu_450_p2_carry_n_0,
      CO(3) => \op2_assign_fu_450_p2_carry__0_n_0\,
      CO(2) => \op2_assign_fu_450_p2_carry__0_n_1\,
      CO(1) => \op2_assign_fu_450_p2_carry__0_n_2\,
      CO(0) => \op2_assign_fu_450_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => op2_assign_fu_450_p2(8 downto 5),
      S(3 downto 0) => Q(8 downto 5)
    );
\op2_assign_fu_450_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_fu_450_p2_carry__0_n_0\,
      CO(3) => \op2_assign_fu_450_p2_carry__1_n_0\,
      CO(2) => \op2_assign_fu_450_p2_carry__1_n_1\,
      CO(1) => \op2_assign_fu_450_p2_carry__1_n_2\,
      CO(0) => \op2_assign_fu_450_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => op2_assign_fu_450_p2(12 downto 9),
      S(3 downto 0) => Q(12 downto 9)
    );
\op2_assign_fu_450_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_fu_450_p2_carry__1_n_0\,
      CO(3) => op2_assign_fu_450_p2(16),
      CO(2) => \NLW_op2_assign_fu_450_p2_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \op2_assign_fu_450_p2_carry__2_n_2\,
      CO(0) => \op2_assign_fu_450_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_op2_assign_fu_450_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => op2_assign_fu_450_p2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => Q(15 downto 13)
    );
\op2_assign_reg_740[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => op2_assign_fu_450_p2(0)
    );
\op2_assign_reg_740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(0),
      Q => op2_assign_reg_740(0),
      R => '0'
    );
\op2_assign_reg_740_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(10),
      Q => op2_assign_reg_740(10),
      R => '0'
    );
\op2_assign_reg_740_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(11),
      Q => op2_assign_reg_740(11),
      R => '0'
    );
\op2_assign_reg_740_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(12),
      Q => op2_assign_reg_740(12),
      R => '0'
    );
\op2_assign_reg_740_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(13),
      Q => op2_assign_reg_740(13),
      R => '0'
    );
\op2_assign_reg_740_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(14),
      Q => op2_assign_reg_740(14),
      R => '0'
    );
\op2_assign_reg_740_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(15),
      Q => op2_assign_reg_740(15),
      R => '0'
    );
\op2_assign_reg_740_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(16),
      Q => op2_assign_reg_740(16),
      R => '0'
    );
\op2_assign_reg_740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(1),
      Q => op2_assign_reg_740(1),
      R => '0'
    );
\op2_assign_reg_740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(2),
      Q => op2_assign_reg_740(2),
      R => '0'
    );
\op2_assign_reg_740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(3),
      Q => op2_assign_reg_740(3),
      R => '0'
    );
\op2_assign_reg_740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(4),
      Q => op2_assign_reg_740(4),
      R => '0'
    );
\op2_assign_reg_740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(5),
      Q => op2_assign_reg_740(5),
      R => '0'
    );
\op2_assign_reg_740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(6),
      Q => op2_assign_reg_740(6),
      R => '0'
    );
\op2_assign_reg_740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(7),
      Q => op2_assign_reg_740(7),
      R => '0'
    );
\op2_assign_reg_740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(8),
      Q => op2_assign_reg_740(8),
      R => '0'
    );
\op2_assign_reg_740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => op2_assign_fu_450_p2(9),
      Q => op2_assign_reg_740(9),
      R => '0'
    );
\out_pix_4_fu_146_p2__23_carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => call_ret_xFSobel3x3_fu_377_n_10,
      CO(3) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_0\,
      CO(2) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_1\,
      CO(1) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_2\,
      CO(0) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_mux_src_buf1_V_phi_fu_368_p4(7 downto 4),
      O(3) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_4\,
      O(2) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_5\,
      O(1) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_6\,
      O(0) => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_7\,
      S(3) => call_ret_xFSobel3x3_fu_377_n_37,
      S(2) => call_ret_xFSobel3x3_fu_377_n_38,
      S(1) => call_ret_xFSobel3x3_fu_377_n_39,
      S(0) => call_ret_xFSobel3x3_fu_377_n_40
    );
\out_pix_4_fu_146_p2__23_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix_4_fu_146_p2__23_carry__0_i_9_n_0\,
      CO(3 downto 1) => \NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_pix_4_fu_146_p2__23_carry__1_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p_01066_3_reg_759[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_5_fu_100(0),
      I3 => tmp_4_fu_490_p2,
      O => p_01066_3_fu_574_p3(0)
    );
\p_01066_3_reg_759[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => tmp_1_fu_460_p2,
      O => ap_enable_reg_pp1_iter00
    );
\p_01066_3_reg_759[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[7]\,
      I1 => \p_2_reg_266_reg_n_0_[8]\,
      I2 => \p_2_reg_266_reg_n_0_[5]\,
      I3 => \p_2_reg_266_reg_n_0_[6]\,
      O => \p_01066_3_reg_759[1]_i_10_n_0\
    );
\p_01066_3_reg_759[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCDC"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_5_fu_100(1),
      I3 => tmp_4_fu_490_p2,
      O => p_01066_3_fu_574_p3(1)
    );
\p_01066_3_reg_759[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \p_01066_3_reg_759[1]_i_6_n_0\,
      I1 => \p_01066_3_reg_759[1]_i_7_n_0\,
      I2 => \p_2_reg_266_reg_n_0_[6]\,
      I3 => \p_2_reg_266_reg_n_0_[7]\,
      I4 => \p_2_reg_266_reg_n_0_[4]\,
      I5 => \p_2_reg_266_reg_n_0_[5]\,
      O => tmp_3_fu_484_p2
    );
\p_01066_3_reg_759[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \p_01066_3_reg_759[1]_i_8_n_0\,
      I1 => \p_2_reg_266_reg_n_0_[1]\,
      I2 => \p_01066_3_reg_759[1]_i_9_n_0\,
      I3 => \p_2_reg_266_reg_n_0_[0]\,
      I4 => \p_2_reg_266_reg_n_0_[2]\,
      I5 => \p_01066_3_reg_759[1]_i_10_n_0\,
      O => tmp_2_fu_478_p2
    );
\p_01066_3_reg_759[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \p_01066_3_reg_759[1]_i_8_n_0\,
      I1 => \p_2_reg_266_reg_n_0_[0]\,
      I2 => \p_01066_3_reg_759[1]_i_9_n_0\,
      I3 => \p_2_reg_266_reg_n_0_[1]\,
      I4 => \p_2_reg_266_reg_n_0_[2]\,
      I5 => \p_01066_3_reg_759[1]_i_10_n_0\,
      O => tmp_4_fu_490_p2
    );
\p_01066_3_reg_759[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[11]\,
      I1 => \p_2_reg_266_reg_n_0_[9]\,
      I2 => \p_2_reg_266_reg_n_0_[8]\,
      I3 => \p_2_reg_266_reg_n_0_[12]\,
      I4 => \p_2_reg_266_reg_n_0_[10]\,
      O => \p_01066_3_reg_759[1]_i_6_n_0\
    );
\p_01066_3_reg_759[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[2]\,
      I1 => \p_2_reg_266_reg_n_0_[3]\,
      I2 => \p_2_reg_266_reg_n_0_[0]\,
      I3 => \p_2_reg_266_reg_n_0_[1]\,
      O => \p_01066_3_reg_759[1]_i_7_n_0\
    );
\p_01066_3_reg_759[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[12]\,
      I1 => \p_2_reg_266_reg_n_0_[11]\,
      I2 => \p_2_reg_266_reg_n_0_[9]\,
      I3 => \p_2_reg_266_reg_n_0_[10]\,
      O => \p_01066_3_reg_759[1]_i_8_n_0\
    );
\p_01066_3_reg_759[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[4]\,
      I1 => \p_2_reg_266_reg_n_0_[3]\,
      O => \p_01066_3_reg_759[1]_i_9_n_0\
    );
\p_01066_3_reg_759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01066_3_fu_574_p3(0),
      Q => p_5_fu_100(0),
      R => '0'
    );
\p_01066_3_reg_759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01066_3_fu_574_p3(1),
      Q => p_5_fu_100(1),
      R => '0'
    );
\p_01072_3_reg_754[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCDC"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_4_fu_104(0),
      I3 => tmp_4_fu_490_p2,
      O => p_01072_3_fu_558_p3(0)
    );
\p_01072_3_reg_754[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2232"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_4_fu_104(1),
      I3 => tmp_4_fu_490_p2,
      O => p_01072_3_fu_558_p3(1)
    );
\p_01072_3_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01072_3_fu_558_p3(0),
      Q => p_4_fu_104(0),
      R => '0'
    );
\p_01072_3_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01072_3_fu_558_p3(1),
      Q => p_4_fu_104(1),
      R => '0'
    );
\p_01078_3_reg_749[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2232"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_3_fu_108(0),
      I3 => tmp_4_fu_490_p2,
      O => p_01078_3_fu_542_p3(0)
    );
\p_01078_3_reg_749[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => tmp_3_fu_484_p2,
      I1 => tmp_2_fu_478_p2,
      I2 => p_3_fu_108(1),
      I3 => tmp_4_fu_490_p2,
      O => p_01078_3_fu_542_p3(1)
    );
\p_01078_3_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01078_3_fu_542_p3(0),
      Q => p_3_fu_108(0),
      R => '0'
    );
\p_01078_3_reg_749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => p_01078_3_fu_542_p3(1),
      Q => p_3_fu_108(1),
      R => '0'
    );
\p_0177_0_i_reg_290[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000000000"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => tmp_1_fu_460_p2,
      I5 => ap_CS_fsm_state5,
      O => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_block_pp1_stage0_subdone,
      O => \p_0177_0_i_reg_290[12]_i_2_n_0\
    );
\p_0177_0_i_reg_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(0),
      Q => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(10),
      Q => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(11),
      Q => \p_0177_0_i_reg_290_reg_n_0_[11]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(12),
      Q => \p_0177_0_i_reg_290_reg_n_0_[12]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(1),
      Q => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(2),
      Q => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(3),
      Q => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(4),
      Q => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(5),
      Q => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(6),
      Q => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(7),
      Q => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(8),
      Q => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      R => p_0177_0_i_reg_290
    );
\p_0177_0_i_reg_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0177_0_i_reg_290[12]_i_2_n_0\,
      D => col_V_1_reg_776_reg(9),
      Q => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      R => p_0177_0_i_reg_290
    );
\p_1_reg_254[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => p_src_V_V_empty_n,
      I4 => tmp_6_reg_713,
      I5 => ap_CS_fsm_pp0_stage0,
      O => p_1_reg_254
    );
\p_1_reg_254[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => p_src_V_V_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \p_1_reg_254[12]_i_2_n_0\
    );
\p_1_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(0),
      Q => \p_1_reg_254_reg_n_0_[0]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(10),
      Q => \p_1_reg_254_reg_n_0_[10]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(11),
      Q => \p_1_reg_254_reg_n_0_[11]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(12),
      Q => \p_1_reg_254_reg_n_0_[12]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(1),
      Q => \p_1_reg_254_reg_n_0_[1]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(2),
      Q => \p_1_reg_254_reg_n_0_[2]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(3),
      Q => \p_1_reg_254_reg_n_0_[3]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(4),
      Q => \p_1_reg_254_reg_n_0_[4]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(5),
      Q => \p_1_reg_254_reg_n_0_[5]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(6),
      Q => \p_1_reg_254_reg_n_0_[6]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(7),
      Q => \p_1_reg_254_reg_n_0_[7]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(8),
      Q => \p_1_reg_254_reg_n_0_[8]\,
      R => p_1_reg_254
    );
\p_1_reg_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_1_reg_254[12]_i_2_n_0\,
      D => col_V_reg_717_reg(9),
      Q => \p_1_reg_254_reg_n_0_[9]\,
      R => p_1_reg_254
    );
\p_2_reg_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(0),
      Q => \p_2_reg_266_reg_n_0_[0]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(10),
      Q => \p_2_reg_266_reg_n_0_[10]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(11),
      Q => \p_2_reg_266_reg_n_0_[11]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(12),
      Q => \p_2_reg_266_reg_n_0_[12]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(1),
      Q => \p_2_reg_266_reg_n_0_[1]\,
      S => p_2_reg_266
    );
\p_2_reg_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(2),
      Q => \p_2_reg_266_reg_n_0_[2]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(3),
      Q => \p_2_reg_266_reg_n_0_[3]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(4),
      Q => \p_2_reg_266_reg_n_0_[4]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(5),
      Q => \p_2_reg_266_reg_n_0_[5]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(6),
      Q => \p_2_reg_266_reg_n_0_[6]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(7),
      Q => \p_2_reg_266_reg_n_0_[7]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(8),
      Q => \p_2_reg_266_reg_n_0_[8]\,
      R => p_2_reg_266
    );
\p_2_reg_266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => p_s_12_reg_856(9),
      Q => \p_2_reg_266_reg_n_0_[9]\,
      R => p_2_reg_266
    );
\p_6_reg_278[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => p_dsty_V_V_full_n,
      I2 => p_dstx_V_V_full_n,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      O => p_2_reg_266
    );
\p_6_reg_278[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[6]\,
      I1 => p_dstx_V_V_full_n,
      I2 => p_dsty_V_V_full_n,
      O => ap_NS_fsm146_out
    );
\p_6_reg_278_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(0),
      Q => p_6_reg_278(0),
      S => p_2_reg_266
    );
\p_6_reg_278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(10),
      Q => p_6_reg_278(10),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(11),
      Q => p_6_reg_278(11),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(12),
      Q => p_6_reg_278(12),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(1),
      Q => p_6_reg_278(1),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(2),
      Q => p_6_reg_278(2),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(3),
      Q => p_6_reg_278(3),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(4),
      Q => p_6_reg_278(4),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(5),
      Q => p_6_reg_278(5),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(6),
      Q => p_6_reg_278(6),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(7),
      Q => p_6_reg_278(7),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(8),
      Q => p_6_reg_278(8),
      R => p_2_reg_266
    );
\p_6_reg_278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm146_out,
      D => row_V_reg_861(9),
      Q => p_6_reg_278(9),
      R => p_2_reg_266
    );
\p_s_12_reg_856[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[0]\,
      O => row_ind_V_fu_675_p2(0)
    );
\p_s_12_reg_856[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \p_s_12_reg_856[12]_i_2_n_0\,
      I2 => \p_s_12_reg_856[12]_i_3_n_0\,
      I3 => \p_s_12_reg_856[12]_i_4_n_0\,
      O => p_s_12_reg_856_0
    );
\p_s_12_reg_856[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => row_ind_V_fu_675_p2(7),
      I1 => row_ind_V_fu_675_p2(8),
      I2 => row_ind_V_fu_675_p2(5),
      I3 => row_ind_V_fu_675_p2(6),
      O => \p_s_12_reg_856[12]_i_2_n_0\
    );
\p_s_12_reg_856[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => row_ind_V_fu_675_p2(3),
      I1 => row_ind_V_fu_675_p2(4),
      I2 => row_ind_V_fu_675_p2(12),
      I3 => row_ind_V_fu_675_p2(2),
      O => \p_s_12_reg_856[12]_i_3_n_0\
    );
\p_s_12_reg_856[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \p_2_reg_266_reg_n_0_[0]\,
      I1 => row_ind_V_fu_675_p2(10),
      I2 => row_ind_V_fu_675_p2(9),
      I3 => row_ind_V_fu_675_p2(11),
      I4 => row_ind_V_fu_675_p2(1),
      O => \p_s_12_reg_856[12]_i_4_n_0\
    );
\p_s_12_reg_856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(0),
      Q => p_s_12_reg_856(0),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(10),
      Q => p_s_12_reg_856(10),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(11),
      Q => p_s_12_reg_856(11),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(12),
      Q => p_s_12_reg_856(12),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(1),
      Q => p_s_12_reg_856(1),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(2),
      Q => p_s_12_reg_856(2),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(3),
      Q => p_s_12_reg_856(3),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(4),
      Q => p_s_12_reg_856(4),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(5),
      Q => p_s_12_reg_856(5),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(6),
      Q => p_s_12_reg_856(6),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(7),
      Q => p_s_12_reg_856(7),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(8),
      Q => p_s_12_reg_856(8),
      R => p_s_12_reg_856_0
    );
\p_s_12_reg_856_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_ind_V_fu_675_p2(9),
      Q => p_s_12_reg_856(9),
      R => p_s_12_reg_856_0
    );
\row_V_reg_861[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_6_reg_278(0),
      O => row_V_fu_695_p2(0)
    );
\row_V_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(0),
      Q => row_V_reg_861(0),
      R => '0'
    );
\row_V_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(10),
      Q => row_V_reg_861(10),
      R => '0'
    );
\row_V_reg_861_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(11),
      Q => row_V_reg_861(11),
      R => '0'
    );
\row_V_reg_861_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(12),
      Q => row_V_reg_861(12),
      R => '0'
    );
\row_V_reg_861_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_V_reg_861_reg[8]_i_1_n_0\,
      CO(3) => \NLW_row_V_reg_861_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \row_V_reg_861_reg[12]_i_1_n_1\,
      CO(1) => \row_V_reg_861_reg[12]_i_1_n_2\,
      CO(0) => \row_V_reg_861_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_V_fu_695_p2(12 downto 9),
      S(3 downto 0) => p_6_reg_278(12 downto 9)
    );
\row_V_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(1),
      Q => row_V_reg_861(1),
      R => '0'
    );
\row_V_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(2),
      Q => row_V_reg_861(2),
      R => '0'
    );
\row_V_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(3),
      Q => row_V_reg_861(3),
      R => '0'
    );
\row_V_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(4),
      Q => row_V_reg_861(4),
      R => '0'
    );
\row_V_reg_861_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_V_reg_861_reg[4]_i_1_n_0\,
      CO(2) => \row_V_reg_861_reg[4]_i_1_n_1\,
      CO(1) => \row_V_reg_861_reg[4]_i_1_n_2\,
      CO(0) => \row_V_reg_861_reg[4]_i_1_n_3\,
      CYINIT => p_6_reg_278(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_V_fu_695_p2(4 downto 1),
      S(3 downto 0) => p_6_reg_278(4 downto 1)
    );
\row_V_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(5),
      Q => row_V_reg_861(5),
      R => '0'
    );
\row_V_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(6),
      Q => row_V_reg_861(6),
      R => '0'
    );
\row_V_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(7),
      Q => row_V_reg_861(7),
      R => '0'
    );
\row_V_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(8),
      Q => row_V_reg_861(8),
      R => '0'
    );
\row_V_reg_861_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_V_reg_861_reg[4]_i_1_n_0\,
      CO(3) => \row_V_reg_861_reg[8]_i_1_n_0\,
      CO(2) => \row_V_reg_861_reg[8]_i_1_n_1\,
      CO(1) => \row_V_reg_861_reg[8]_i_1_n_2\,
      CO(0) => \row_V_reg_861_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_V_fu_695_p2(8 downto 5),
      S(3 downto 0) => p_6_reg_278(8 downto 5)
    );
\row_V_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => row_V_fu_695_p2(9),
      Q => row_V_reg_861(9),
      R => '0'
    );
row_ind_V_fu_675_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => row_ind_V_fu_675_p2_carry_n_0,
      CO(2) => row_ind_V_fu_675_p2_carry_n_1,
      CO(1) => row_ind_V_fu_675_p2_carry_n_2,
      CO(0) => row_ind_V_fu_675_p2_carry_n_3,
      CYINIT => \p_2_reg_266_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_675_p2(4 downto 1),
      S(3) => \p_2_reg_266_reg_n_0_[4]\,
      S(2) => \p_2_reg_266_reg_n_0_[3]\,
      S(1) => \p_2_reg_266_reg_n_0_[2]\,
      S(0) => \p_2_reg_266_reg_n_0_[1]\
    );
\row_ind_V_fu_675_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => row_ind_V_fu_675_p2_carry_n_0,
      CO(3) => \row_ind_V_fu_675_p2_carry__0_n_0\,
      CO(2) => \row_ind_V_fu_675_p2_carry__0_n_1\,
      CO(1) => \row_ind_V_fu_675_p2_carry__0_n_2\,
      CO(0) => \row_ind_V_fu_675_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_675_p2(8 downto 5),
      S(3) => \p_2_reg_266_reg_n_0_[8]\,
      S(2) => \p_2_reg_266_reg_n_0_[7]\,
      S(1) => \p_2_reg_266_reg_n_0_[6]\,
      S(0) => \p_2_reg_266_reg_n_0_[5]\
    );
\row_ind_V_fu_675_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_V_fu_675_p2_carry__0_n_0\,
      CO(3) => \NLW_row_ind_V_fu_675_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_V_fu_675_p2_carry__1_n_1\,
      CO(1) => \row_ind_V_fu_675_p2_carry__1_n_2\,
      CO(0) => \row_ind_V_fu_675_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_675_p2(12 downto 9),
      S(3) => \p_2_reg_266_reg_n_0_[12]\,
      S(2) => \p_2_reg_266_reg_n_0_[11]\,
      S(1) => \p_2_reg_266_reg_n_0_[10]\,
      S(0) => \p_2_reg_266_reg_n_0_[9]\
    );
\src_buf1_0_V_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(0),
      Q => src_buf1_0_V_reg_352(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(1),
      Q => src_buf1_0_V_reg_352(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(2),
      Q => src_buf1_0_V_reg_352(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(3),
      Q => src_buf1_0_V_reg_352(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(4),
      Q => src_buf1_0_V_reg_352(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(5),
      Q => src_buf1_0_V_reg_352(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(6),
      Q => src_buf1_0_V_reg_352(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_0_V_reg_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf0_V_reg_821(7),
      Q => src_buf1_0_V_reg_352(7),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(0),
      Q => src_buf1_V_reg_364(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(1),
      Q => src_buf1_V_reg_364(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(2),
      Q => src_buf1_V_reg_364(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(3),
      Q => src_buf1_V_reg_364(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(4),
      Q => src_buf1_V_reg_364(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(5),
      Q => src_buf1_V_reg_364(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(6),
      Q => src_buf1_V_reg_364(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf1_V_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf1_0_V_reg_352(7),
      Q => src_buf1_V_reg_364(7),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => tmp_9_reg_772_pp1_iter4_reg,
      I1 => ap_enable_reg_pp1_iter5_reg_n_0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => tmp_1_fu_460_p2,
      I4 => ap_CS_fsm_state5,
      O => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_9_reg_772_pp1_iter4_reg,
      I1 => ap_enable_reg_pp1_iter5_reg_n_0,
      I2 => ap_block_pp1_stage0_subdone,
      O => \src_buf2_0_V_reg_314[7]_i_2_n_0\
    );
\src_buf2_0_V_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(0),
      Q => src_buf2_0_V_reg_314(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(1),
      Q => src_buf2_0_V_reg_314(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(2),
      Q => src_buf2_0_V_reg_314(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(3),
      Q => src_buf2_0_V_reg_314(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(4),
      Q => src_buf2_0_V_reg_314(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(5),
      Q => src_buf2_0_V_reg_314(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(6),
      Q => src_buf2_0_V_reg_314(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_0_V_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf1_V_reg_826(7),
      Q => src_buf2_0_V_reg_314(7),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(0),
      Q => src_buf2_V_reg_326(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(1),
      Q => src_buf2_V_reg_326(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(2),
      Q => src_buf2_V_reg_326(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(3),
      Q => src_buf2_V_reg_326(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(4),
      Q => src_buf2_V_reg_326(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(5),
      Q => src_buf2_V_reg_326(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(6),
      Q => src_buf2_V_reg_326(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf2_V_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf2_0_V_reg_314(7),
      Q => src_buf2_V_reg_326(7),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(0),
      Q => src_buf3_0_V_reg_339(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(1),
      Q => src_buf3_0_V_reg_339(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(2),
      Q => src_buf3_0_V_reg_339(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(3),
      Q => src_buf3_0_V_reg_339(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(4),
      Q => src_buf3_0_V_reg_339(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(5),
      Q => src_buf3_0_V_reg_339(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(6),
      Q => src_buf3_0_V_reg_339(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_0_V_reg_339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => buf2_V_reg_831(7),
      Q => src_buf3_0_V_reg_339(7),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(0),
      Q => src_buf3_V_reg_302(0),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(1),
      Q => src_buf3_V_reg_302(1),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(2),
      Q => src_buf3_V_reg_302(2),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(3),
      Q => src_buf3_V_reg_302(3),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(4),
      Q => src_buf3_V_reg_302(4),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(5),
      Q => src_buf3_V_reg_302(5),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(6),
      Q => src_buf3_V_reg_302(6),
      R => src_buf1_0_V_reg_352_1
    );
\src_buf3_V_reg_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_buf2_0_V_reg_314[7]_i_2_n_0\,
      D => src_buf3_0_V_reg_339(7),
      Q => src_buf3_V_reg_302(7),
      R => src_buf1_0_V_reg_352_1
    );
\tmp_11_reg_781[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      O => \tmp_11_reg_781[10]_i_1_n_0\
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[0]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[10]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[1]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[2]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[3]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[4]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[5]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[6]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[7]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[8]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8]\,
      R => '0'
    );
\tmp_11_reg_781_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_11_reg_781_reg_n_0_[9]\,
      Q => \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9]\,
      R => '0'
    );
\tmp_11_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      Q => \tmp_11_reg_781_reg_n_0_[0]\,
      R => '0'
    );
\tmp_11_reg_781_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      Q => \tmp_11_reg_781_reg_n_0_[10]\,
      R => '0'
    );
\tmp_11_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      Q => \tmp_11_reg_781_reg_n_0_[1]\,
      R => '0'
    );
\tmp_11_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      Q => \tmp_11_reg_781_reg_n_0_[2]\,
      R => '0'
    );
\tmp_11_reg_781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      Q => \tmp_11_reg_781_reg_n_0_[3]\,
      R => '0'
    );
\tmp_11_reg_781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      Q => \tmp_11_reg_781_reg_n_0_[4]\,
      R => '0'
    );
\tmp_11_reg_781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      Q => \tmp_11_reg_781_reg_n_0_[5]\,
      R => '0'
    );
\tmp_11_reg_781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      Q => \tmp_11_reg_781_reg_n_0_[6]\,
      R => '0'
    );
\tmp_11_reg_781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      Q => \tmp_11_reg_781_reg_n_0_[7]\,
      R => '0'
    );
\tmp_11_reg_781_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      Q => \tmp_11_reg_781_reg_n_0_[8]\,
      R => '0'
    );
\tmp_11_reg_781_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_11_reg_781[10]_i_1_n_0\,
      D => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      Q => \tmp_11_reg_781_reg_n_0_[9]\,
      R => '0'
    );
\tmp_13_reg_788[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08F700"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => \tmp_13_reg_788_reg_n_0_[0]\,
      I4 => tmp_13_fu_631_p2,
      O => \tmp_13_reg_788[0]_i_1_n_0\
    );
\tmp_13_reg_788[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_13_reg_788[0]_i_3_n_0\,
      I1 => \tmp_13_reg_788[0]_i_4_n_0\,
      I2 => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      I3 => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      I5 => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      O => tmp_13_fu_631_p2
    );
\tmp_13_reg_788[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[11]\,
      I1 => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      I2 => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      I3 => \p_0177_0_i_reg_290_reg_n_0_[12]\,
      I4 => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      O => \tmp_13_reg_788[0]_i_3_n_0\
    );
\tmp_13_reg_788[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      I1 => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      I2 => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      I3 => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      O => \tmp_13_reg_788[0]_i_4_n_0\
    );
\tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone7_in,
      CLK => ap_clk,
      D => \tmp_13_reg_788_reg_n_0_[0]\,
      Q => \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0\
    );
\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0\,
      Q => \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0\,
      R => '0'
    );
\tmp_13_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_13_reg_788[0]_i_1_n_0\,
      Q => \tmp_13_reg_788_reg_n_0_[0]\,
      R => '0'
    );
\tmp_14_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \p_2_reg_266_reg_n_0_[0]\,
      Q => tmp_14_reg_768(0),
      R => '0'
    );
\tmp_14_reg_768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => \p_2_reg_266_reg_n_0_[1]\,
      Q => \^ram_reg_0\(0),
      R => '0'
    );
tmp_1_fu_460_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_1_fu_460_p2_carry_n_0,
      CO(2) => tmp_1_fu_460_p2_carry_n_1,
      CO(1) => tmp_1_fu_460_p2_carry_n_2,
      CO(0) => tmp_1_fu_460_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_1_fu_460_p2_carry_i_1_n_0,
      DI(2) => tmp_1_fu_460_p2_carry_i_2_n_0,
      DI(1) => tmp_1_fu_460_p2_carry_i_3_n_0,
      DI(0) => tmp_1_fu_460_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_1_fu_460_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_1_fu_460_p2_carry_i_5_n_0,
      S(2) => tmp_1_fu_460_p2_carry_i_6_n_0,
      S(1) => tmp_1_fu_460_p2_carry_i_7_n_0,
      S(0) => tmp_1_fu_460_p2_carry_i_8_n_0
    );
\tmp_1_fu_460_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_1_fu_460_p2_carry_n_0,
      CO(3) => \tmp_1_fu_460_p2_carry__0_n_0\,
      CO(2) => \tmp_1_fu_460_p2_carry__0_n_1\,
      CO(1) => \tmp_1_fu_460_p2_carry__0_n_2\,
      CO(0) => \tmp_1_fu_460_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_1_fu_460_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_1_fu_460_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_1_fu_460_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_1_fu_460_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_1_fu_460_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_1_fu_460_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_1_fu_460_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_1_fu_460_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_1_fu_460_p2_carry__0_i_8_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => op2_assign_reg_740(14),
      I1 => op2_assign_reg_740(15),
      O => \tmp_1_fu_460_p2_carry__0_i_1_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => op2_assign_reg_740(12),
      I1 => p_6_reg_278(12),
      I2 => op2_assign_reg_740(13),
      O => \tmp_1_fu_460_p2_carry__0_i_2_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(10),
      I1 => p_6_reg_278(10),
      I2 => p_6_reg_278(11),
      I3 => op2_assign_reg_740(11),
      O => \tmp_1_fu_460_p2_carry__0_i_3_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(8),
      I1 => p_6_reg_278(8),
      I2 => p_6_reg_278(9),
      I3 => op2_assign_reg_740(9),
      O => \tmp_1_fu_460_p2_carry__0_i_4_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_reg_740(14),
      I1 => op2_assign_reg_740(15),
      O => \tmp_1_fu_460_p2_carry__0_i_5_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => op2_assign_reg_740(12),
      I1 => p_6_reg_278(12),
      I2 => op2_assign_reg_740(13),
      O => \tmp_1_fu_460_p2_carry__0_i_6_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(10),
      I1 => p_6_reg_278(10),
      I2 => op2_assign_reg_740(11),
      I3 => p_6_reg_278(11),
      O => \tmp_1_fu_460_p2_carry__0_i_7_n_0\
    );
\tmp_1_fu_460_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(8),
      I1 => p_6_reg_278(8),
      I2 => op2_assign_reg_740(9),
      I3 => p_6_reg_278(9),
      O => \tmp_1_fu_460_p2_carry__0_i_8_n_0\
    );
\tmp_1_fu_460_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_fu_460_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp_1_fu_460_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_1_fu_460_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => op2_assign_reg_740(16),
      O(3 downto 0) => \NLW_tmp_1_fu_460_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tmp_1_fu_460_p2_carry__1_i_1_n_0\
    );
\tmp_1_fu_460_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_reg_740(16),
      O => \tmp_1_fu_460_p2_carry__1_i_1_n_0\
    );
tmp_1_fu_460_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(6),
      I1 => p_6_reg_278(6),
      I2 => p_6_reg_278(7),
      I3 => op2_assign_reg_740(7),
      O => tmp_1_fu_460_p2_carry_i_1_n_0
    );
tmp_1_fu_460_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(4),
      I1 => p_6_reg_278(4),
      I2 => p_6_reg_278(5),
      I3 => op2_assign_reg_740(5),
      O => tmp_1_fu_460_p2_carry_i_2_n_0
    );
tmp_1_fu_460_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(2),
      I1 => p_6_reg_278(2),
      I2 => p_6_reg_278(3),
      I3 => op2_assign_reg_740(3),
      O => tmp_1_fu_460_p2_carry_i_3_n_0
    );
tmp_1_fu_460_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => op2_assign_reg_740(0),
      I1 => p_6_reg_278(0),
      I2 => p_6_reg_278(1),
      I3 => op2_assign_reg_740(1),
      O => tmp_1_fu_460_p2_carry_i_4_n_0
    );
tmp_1_fu_460_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(6),
      I1 => p_6_reg_278(6),
      I2 => op2_assign_reg_740(7),
      I3 => p_6_reg_278(7),
      O => tmp_1_fu_460_p2_carry_i_5_n_0
    );
tmp_1_fu_460_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(4),
      I1 => p_6_reg_278(4),
      I2 => op2_assign_reg_740(5),
      I3 => p_6_reg_278(5),
      O => tmp_1_fu_460_p2_carry_i_6_n_0
    );
tmp_1_fu_460_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(2),
      I1 => p_6_reg_278(2),
      I2 => op2_assign_reg_740(3),
      I3 => p_6_reg_278(3),
      O => tmp_1_fu_460_p2_carry_i_7_n_0
    );
tmp_1_fu_460_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => op2_assign_reg_740(0),
      I1 => p_6_reg_278(0),
      I2 => op2_assign_reg_740(1),
      I3 => p_6_reg_278(1),
      O => tmp_1_fu_460_p2_carry_i_8_n_0
    );
tmp_5_fu_582_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_5_fu_582_p2_carry_n_0,
      CO(2) => tmp_5_fu_582_p2_carry_n_1,
      CO(1) => tmp_5_fu_582_p2_carry_n_2,
      CO(0) => tmp_5_fu_582_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_5_fu_582_p2_carry_i_1_n_0,
      DI(2) => tmp_5_fu_582_p2_carry_i_2_n_0,
      DI(1) => tmp_5_fu_582_p2_carry_i_3_n_0,
      DI(0) => tmp_5_fu_582_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_5_fu_582_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_5_fu_582_p2_carry_i_5_n_0,
      S(2) => tmp_5_fu_582_p2_carry_i_6_n_0,
      S(1) => tmp_5_fu_582_p2_carry_i_7_n_0,
      S(0) => tmp_5_fu_582_p2_carry_i_8_n_0
    );
\tmp_5_fu_582_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_5_fu_582_p2_carry_n_0,
      CO(3) => tmp_5_fu_582_p2,
      CO(2) => \tmp_5_fu_582_p2_carry__0_n_1\,
      CO(1) => \tmp_5_fu_582_p2_carry__0_n_2\,
      CO(0) => \tmp_5_fu_582_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_5_fu_582_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_5_fu_582_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_5_fu_582_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_5_fu_582_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_5_fu_582_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_5_fu_582_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_5_fu_582_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_5_fu_582_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_5_fu_582_p2_carry__0_i_8_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \tmp_5_fu_582_p2_carry__0_i_1_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => Q(12),
      I1 => p_6_reg_278(12),
      I2 => Q(13),
      O => \tmp_5_fu_582_p2_carry__0_i_2_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(10),
      I1 => p_6_reg_278(10),
      I2 => p_6_reg_278(11),
      I3 => Q(11),
      O => \tmp_5_fu_582_p2_carry__0_i_3_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(8),
      I1 => p_6_reg_278(8),
      I2 => p_6_reg_278(9),
      I3 => Q(9),
      O => \tmp_5_fu_582_p2_carry__0_i_4_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \tmp_5_fu_582_p2_carry__0_i_5_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(12),
      I1 => p_6_reg_278(12),
      I2 => Q(13),
      O => \tmp_5_fu_582_p2_carry__0_i_6_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => p_6_reg_278(10),
      I2 => Q(11),
      I3 => p_6_reg_278(11),
      O => \tmp_5_fu_582_p2_carry__0_i_7_n_0\
    );
\tmp_5_fu_582_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => p_6_reg_278(8),
      I2 => Q(9),
      I3 => p_6_reg_278(9),
      O => \tmp_5_fu_582_p2_carry__0_i_8_n_0\
    );
tmp_5_fu_582_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(6),
      I1 => p_6_reg_278(6),
      I2 => p_6_reg_278(7),
      I3 => Q(7),
      O => tmp_5_fu_582_p2_carry_i_1_n_0
    );
tmp_5_fu_582_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(4),
      I1 => p_6_reg_278(4),
      I2 => p_6_reg_278(5),
      I3 => Q(5),
      O => tmp_5_fu_582_p2_carry_i_2_n_0
    );
tmp_5_fu_582_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(2),
      I1 => p_6_reg_278(2),
      I2 => p_6_reg_278(3),
      I3 => Q(3),
      O => tmp_5_fu_582_p2_carry_i_3_n_0
    );
tmp_5_fu_582_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_reg_278(0),
      I2 => p_6_reg_278(1),
      I3 => Q(1),
      O => tmp_5_fu_582_p2_carry_i_4_n_0
    );
tmp_5_fu_582_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => p_6_reg_278(6),
      I2 => Q(7),
      I3 => p_6_reg_278(7),
      O => tmp_5_fu_582_p2_carry_i_5_n_0
    );
tmp_5_fu_582_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => p_6_reg_278(4),
      I2 => Q(5),
      I3 => p_6_reg_278(5),
      O => tmp_5_fu_582_p2_carry_i_6_n_0
    );
tmp_5_fu_582_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => p_6_reg_278(2),
      I2 => Q(3),
      I3 => p_6_reg_278(3),
      O => tmp_5_fu_582_p2_carry_i_7_n_0
    );
tmp_5_fu_582_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_reg_278(0),
      I2 => Q(1),
      I3 => p_6_reg_278(1),
      O => tmp_5_fu_582_p2_carry_i_8_n_0
    );
\tmp_5_reg_764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter00,
      D => tmp_5_fu_582_p2,
      Q => \^ram_reg\,
      R => '0'
    );
tmp_6_fu_430_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_6_fu_430_p2_carry_n_0,
      CO(2) => tmp_6_fu_430_p2_carry_n_1,
      CO(1) => tmp_6_fu_430_p2_carry_n_2,
      CO(0) => tmp_6_fu_430_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_6_fu_430_p2_carry_i_1_n_0,
      DI(2) => tmp_6_fu_430_p2_carry_i_2_n_0,
      DI(1) => tmp_6_fu_430_p2_carry_i_3_n_0,
      DI(0) => tmp_6_fu_430_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_6_fu_430_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_6_fu_430_p2_carry_i_5_n_0,
      S(2) => tmp_6_fu_430_p2_carry_i_6_n_0,
      S(1) => tmp_6_fu_430_p2_carry_i_7_n_0,
      S(0) => tmp_6_fu_430_p2_carry_i_8_n_0
    );
\tmp_6_fu_430_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_6_fu_430_p2_carry_n_0,
      CO(3) => tmp_6_fu_430_p2,
      CO(2) => \tmp_6_fu_430_p2_carry__0_n_1\,
      CO(1) => \tmp_6_fu_430_p2_carry__0_n_2\,
      CO(0) => \tmp_6_fu_430_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_fu_430_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_6_fu_430_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_6_fu_430_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_6_fu_430_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_6_fu_430_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_6_fu_430_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_6_fu_430_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_6_fu_430_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_6_fu_430_p2_carry__0_i_8_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(14),
      I1 => \tmp_21_reg_65_reg[15]\(15),
      O => \tmp_6_fu_430_p2_carry__0_i_1_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[9]\,
      I1 => col_V_reg_717_reg(9),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(9)
    );
\tmp_6_fu_430_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(11),
      I4 => \p_1_reg_254_reg_n_0_[11]\,
      I5 => \tmp_21_reg_65_reg[15]\(11),
      O => \tmp_6_fu_430_p2_carry__0_i_11_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(9),
      I4 => \p_1_reg_254_reg_n_0_[9]\,
      I5 => \tmp_21_reg_65_reg[15]\(9),
      O => \tmp_6_fu_430_p2_carry__0_i_12_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(12),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(12),
      I3 => \p_1_reg_254_reg_n_0_[12]\,
      I4 => \tmp_21_reg_65_reg[15]\(13),
      O => \tmp_6_fu_430_p2_carry__0_i_2_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(10),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(10),
      I3 => \p_1_reg_254_reg_n_0_[10]\,
      I4 => tmp_cast_fu_426_p1(11),
      I5 => \tmp_21_reg_65_reg[15]\(11),
      O => \tmp_6_fu_430_p2_carry__0_i_3_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(8),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(8),
      I3 => \p_1_reg_254_reg_n_0_[8]\,
      I4 => tmp_cast_fu_426_p1(9),
      I5 => \tmp_21_reg_65_reg[15]\(9),
      O => \tmp_6_fu_430_p2_carry__0_i_4_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(14),
      I1 => \tmp_21_reg_65_reg[15]\(15),
      O => \tmp_6_fu_430_p2_carry__0_i_5_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A599"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(12),
      I1 => \p_1_reg_254_reg_n_0_[12]\,
      I2 => col_V_reg_717_reg(12),
      I3 => p_48_in,
      I4 => \tmp_21_reg_65_reg[15]\(13),
      O => \tmp_6_fu_430_p2_carry__0_i_6_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(10),
      I1 => \p_1_reg_254_reg_n_0_[10]\,
      I2 => col_V_reg_717_reg(10),
      I3 => p_48_in,
      I4 => \tmp_6_fu_430_p2_carry__0_i_11_n_0\,
      O => \tmp_6_fu_430_p2_carry__0_i_7_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(8),
      I1 => \p_1_reg_254_reg_n_0_[8]\,
      I2 => col_V_reg_717_reg(8),
      I3 => p_48_in,
      I4 => \tmp_6_fu_430_p2_carry__0_i_12_n_0\,
      O => \tmp_6_fu_430_p2_carry__0_i_8_n_0\
    );
\tmp_6_fu_430_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[11]\,
      I1 => col_V_reg_717_reg(11),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(11)
    );
tmp_6_fu_430_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(6),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(6),
      I3 => \p_1_reg_254_reg_n_0_[6]\,
      I4 => tmp_cast_fu_426_p1(7),
      I5 => \tmp_21_reg_65_reg[15]\(7),
      O => tmp_6_fu_430_p2_carry_i_1_n_0
    );
tmp_6_fu_430_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[7]\,
      I1 => col_V_reg_717_reg(7),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(7)
    );
tmp_6_fu_430_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[5]\,
      I1 => col_V_reg_717_reg(5),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(5)
    );
tmp_6_fu_430_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[3]\,
      I1 => col_V_reg_717_reg(3),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(3)
    );
tmp_6_fu_430_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_1_reg_254_reg_n_0_[1]\,
      I1 => col_V_reg_717_reg(1),
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_6_reg_713,
      I4 => ap_CS_fsm_pp0_stage0,
      O => tmp_cast_fu_426_p1(1)
    );
tmp_6_fu_430_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(7),
      I4 => \p_1_reg_254_reg_n_0_[7]\,
      I5 => \tmp_21_reg_65_reg[15]\(7),
      O => tmp_6_fu_430_p2_carry_i_14_n_0
    );
tmp_6_fu_430_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(5),
      I4 => \p_1_reg_254_reg_n_0_[5]\,
      I5 => \tmp_21_reg_65_reg[15]\(5),
      O => tmp_6_fu_430_p2_carry_i_15_n_0
    );
tmp_6_fu_430_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(3),
      I4 => \p_1_reg_254_reg_n_0_[3]\,
      I5 => \tmp_21_reg_65_reg[15]\(3),
      O => tmp_6_fu_430_p2_carry_i_16_n_0
    );
tmp_6_fu_430_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_6_reg_713,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => col_V_reg_717_reg(1),
      I4 => \p_1_reg_254_reg_n_0_[1]\,
      I5 => \tmp_21_reg_65_reg[15]\(1),
      O => tmp_6_fu_430_p2_carry_i_17_n_0
    );
tmp_6_fu_430_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(4),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(4),
      I3 => \p_1_reg_254_reg_n_0_[4]\,
      I4 => tmp_cast_fu_426_p1(5),
      I5 => \tmp_21_reg_65_reg[15]\(5),
      O => tmp_6_fu_430_p2_carry_i_2_n_0
    );
tmp_6_fu_430_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(2),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(2),
      I3 => \p_1_reg_254_reg_n_0_[2]\,
      I4 => tmp_cast_fu_426_p1(3),
      I5 => \tmp_21_reg_65_reg[15]\(3),
      O => tmp_6_fu_430_p2_carry_i_3_n_0
    );
tmp_6_fu_430_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(0),
      I1 => p_48_in,
      I2 => col_V_reg_717_reg(0),
      I3 => \p_1_reg_254_reg_n_0_[0]\,
      I4 => tmp_cast_fu_426_p1(1),
      I5 => \tmp_21_reg_65_reg[15]\(1),
      O => tmp_6_fu_430_p2_carry_i_4_n_0
    );
tmp_6_fu_430_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(6),
      I1 => \p_1_reg_254_reg_n_0_[6]\,
      I2 => col_V_reg_717_reg(6),
      I3 => p_48_in,
      I4 => tmp_6_fu_430_p2_carry_i_14_n_0,
      O => tmp_6_fu_430_p2_carry_i_5_n_0
    );
tmp_6_fu_430_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(4),
      I1 => \p_1_reg_254_reg_n_0_[4]\,
      I2 => col_V_reg_717_reg(4),
      I3 => p_48_in,
      I4 => tmp_6_fu_430_p2_carry_i_15_n_0,
      O => tmp_6_fu_430_p2_carry_i_6_n_0
    );
tmp_6_fu_430_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(2),
      I1 => \p_1_reg_254_reg_n_0_[2]\,
      I2 => col_V_reg_717_reg(2),
      I3 => p_48_in,
      I4 => tmp_6_fu_430_p2_carry_i_16_n_0,
      O => tmp_6_fu_430_p2_carry_i_7_n_0
    );
tmp_6_fu_430_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(0),
      I1 => \p_1_reg_254_reg_n_0_[0]\,
      I2 => col_V_reg_717_reg(0),
      I3 => p_48_in,
      I4 => tmp_6_fu_430_p2_carry_i_17_n_0,
      O => tmp_6_fu_430_p2_carry_i_8_n_0
    );
tmp_6_fu_430_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_6_reg_713,
      I2 => ap_CS_fsm_pp0_stage0,
      O => p_48_in
    );
\tmp_6_reg_713[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F8B8B8"
    )
        port map (
      I0 => tmp_6_fu_430_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_6_reg_713,
      I3 => p_src_V_V_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \tmp_6_reg_713[0]_i_1_n_0\
    );
\tmp_6_reg_713_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_713[0]_i_1_n_0\,
      Q => tmp_6_reg_713,
      R => '0'
    );
tmp_9_fu_610_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_9_fu_610_p2_carry_n_0,
      CO(2) => tmp_9_fu_610_p2_carry_n_1,
      CO(1) => tmp_9_fu_610_p2_carry_n_2,
      CO(0) => tmp_9_fu_610_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_9_fu_610_p2_carry_i_1_n_0,
      DI(2) => tmp_9_fu_610_p2_carry_i_2_n_0,
      DI(1) => tmp_9_fu_610_p2_carry_i_3_n_0,
      DI(0) => tmp_9_fu_610_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_9_fu_610_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_9_fu_610_p2_carry_i_5_n_0,
      S(2) => tmp_9_fu_610_p2_carry_i_6_n_0,
      S(1) => tmp_9_fu_610_p2_carry_i_7_n_0,
      S(0) => tmp_9_fu_610_p2_carry_i_8_n_0
    );
\tmp_9_fu_610_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_9_fu_610_p2_carry_n_0,
      CO(3) => tmp_9_fu_610_p2,
      CO(2) => \tmp_9_fu_610_p2_carry__0_n_1\,
      CO(1) => \tmp_9_fu_610_p2_carry__0_n_2\,
      CO(0) => \tmp_9_fu_610_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_fu_610_p2_carry__0_i_1_n_0\,
      DI(2) => \tmp_9_fu_610_p2_carry__0_i_2_n_0\,
      DI(1) => \tmp_9_fu_610_p2_carry__0_i_3_n_0\,
      DI(0) => \tmp_9_fu_610_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tmp_9_fu_610_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_fu_610_p2_carry__0_i_5_n_0\,
      S(2) => \tmp_9_fu_610_p2_carry__0_i_6_n_0\,
      S(1) => \tmp_9_fu_610_p2_carry__0_i_7_n_0\,
      S(0) => \tmp_9_fu_610_p2_carry__0_i_8_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(14),
      I1 => \tmp_21_reg_65_reg[15]\(15),
      O => \tmp_9_fu_610_p2_carry__0_i_1_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      I1 => col_V_1_reg_776_reg(9),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(9)
    );
\tmp_9_fu_610_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(11),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[11]\,
      I5 => \tmp_21_reg_65_reg[15]\(11),
      O => \tmp_9_fu_610_p2_carry__0_i_11_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(9),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[9]\,
      I5 => \tmp_21_reg_65_reg[15]\(9),
      O => \tmp_9_fu_610_p2_carry__0_i_12_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(12),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(12),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[12]\,
      I4 => \tmp_21_reg_65_reg[15]\(13),
      O => \tmp_9_fu_610_p2_carry__0_i_2_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(10),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(10),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      I4 => tmp_10_cast_fu_606_p1(11),
      I5 => \tmp_21_reg_65_reg[15]\(11),
      O => \tmp_9_fu_610_p2_carry__0_i_3_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(8),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(8),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      I4 => tmp_10_cast_fu_606_p1(9),
      I5 => \tmp_21_reg_65_reg[15]\(9),
      O => \tmp_9_fu_610_p2_carry__0_i_4_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(14),
      I1 => \tmp_21_reg_65_reg[15]\(15),
      O => \tmp_9_fu_610_p2_carry__0_i_5_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A599"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(12),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[12]\,
      I2 => col_V_1_reg_776_reg(12),
      I3 => \ap_condition_350__0\,
      I4 => \tmp_21_reg_65_reg[15]\(13),
      O => \tmp_9_fu_610_p2_carry__0_i_6_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(10),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[10]\,
      I2 => col_V_1_reg_776_reg(10),
      I3 => \ap_condition_350__0\,
      I4 => \tmp_9_fu_610_p2_carry__0_i_11_n_0\,
      O => \tmp_9_fu_610_p2_carry__0_i_7_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(8),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[8]\,
      I2 => col_V_1_reg_776_reg(8),
      I3 => \ap_condition_350__0\,
      I4 => \tmp_9_fu_610_p2_carry__0_i_12_n_0\,
      O => \tmp_9_fu_610_p2_carry__0_i_8_n_0\
    );
\tmp_9_fu_610_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[11]\,
      I1 => col_V_1_reg_776_reg(11),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(11)
    );
tmp_9_fu_610_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(6),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(6),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      I4 => tmp_10_cast_fu_606_p1(7),
      I5 => \tmp_21_reg_65_reg[15]\(7),
      O => tmp_9_fu_610_p2_carry_i_1_n_0
    );
tmp_9_fu_610_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      I1 => col_V_1_reg_776_reg(7),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(7)
    );
tmp_9_fu_610_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      I1 => col_V_1_reg_776_reg(5),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(5)
    );
tmp_9_fu_610_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      I1 => col_V_1_reg_776_reg(3),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(3)
    );
tmp_9_fu_610_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAAAAA"
    )
        port map (
      I0 => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      I1 => col_V_1_reg_776_reg(1),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_9_reg_772,
      O => tmp_10_cast_fu_606_p1(1)
    );
tmp_9_fu_610_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(7),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[7]\,
      I5 => \tmp_21_reg_65_reg[15]\(7),
      O => tmp_9_fu_610_p2_carry_i_14_n_0
    );
tmp_9_fu_610_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(5),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[5]\,
      I5 => \tmp_21_reg_65_reg[15]\(5),
      O => tmp_9_fu_610_p2_carry_i_15_n_0
    );
tmp_9_fu_610_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(3),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[3]\,
      I5 => \tmp_21_reg_65_reg[15]\(3),
      O => tmp_9_fu_610_p2_carry_i_16_n_0
    );
tmp_9_fu_610_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F800000807FFF"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => col_V_1_reg_776_reg(1),
      I4 => \p_0177_0_i_reg_290_reg_n_0_[1]\,
      I5 => \tmp_21_reg_65_reg[15]\(1),
      O => tmp_9_fu_610_p2_carry_i_17_n_0
    );
tmp_9_fu_610_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(4),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(4),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      I4 => tmp_10_cast_fu_606_p1(5),
      I5 => \tmp_21_reg_65_reg[15]\(5),
      O => tmp_9_fu_610_p2_carry_i_2_n_0
    );
tmp_9_fu_610_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(2),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(2),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      I4 => tmp_10_cast_fu_606_p1(3),
      I5 => \tmp_21_reg_65_reg[15]\(3),
      O => tmp_9_fu_610_p2_carry_i_3_n_0
    );
tmp_9_fu_610_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF0000082A"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(0),
      I1 => \ap_condition_350__0\,
      I2 => col_V_1_reg_776_reg(0),
      I3 => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      I4 => tmp_10_cast_fu_606_p1(1),
      I5 => \tmp_21_reg_65_reg[15]\(1),
      O => tmp_9_fu_610_p2_carry_i_4_n_0
    );
tmp_9_fu_610_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(6),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[6]\,
      I2 => col_V_1_reg_776_reg(6),
      I3 => \ap_condition_350__0\,
      I4 => tmp_9_fu_610_p2_carry_i_14_n_0,
      O => tmp_9_fu_610_p2_carry_i_5_n_0
    );
tmp_9_fu_610_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(4),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[4]\,
      I2 => col_V_1_reg_776_reg(4),
      I3 => \ap_condition_350__0\,
      I4 => tmp_9_fu_610_p2_carry_i_15_n_0,
      O => tmp_9_fu_610_p2_carry_i_6_n_0
    );
tmp_9_fu_610_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(2),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[2]\,
      I2 => col_V_1_reg_776_reg(2),
      I3 => \ap_condition_350__0\,
      I4 => tmp_9_fu_610_p2_carry_i_16_n_0,
      O => tmp_9_fu_610_p2_carry_i_7_n_0
    );
tmp_9_fu_610_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5990000"
    )
        port map (
      I0 => \tmp_21_reg_65_reg[15]\(0),
      I1 => \p_0177_0_i_reg_290_reg_n_0_[0]\,
      I2 => col_V_1_reg_776_reg(0),
      I3 => \ap_condition_350__0\,
      I4 => tmp_9_fu_610_p2_carry_i_17_n_0,
      O => tmp_9_fu_610_p2_carry_i_8_n_0
    );
tmp_9_fu_610_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => tmp_9_reg_772,
      O => \ap_condition_350__0\
    );
\tmp_9_reg_772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_9_fu_610_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => tmp_9_reg_772,
      O => \tmp_9_reg_772[0]_i_1_n_0\
    );
\tmp_9_reg_772_pp1_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_9_reg_772,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => tmp_9_reg_772_pp1_iter1_reg,
      O => \tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0\
    );
\tmp_9_reg_772_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0\,
      Q => tmp_9_reg_772_pp1_iter1_reg,
      R => '0'
    );
\tmp_9_reg_772_pp1_iter2_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      O => ap_block_pp1_stage0_subdone7_in
    );
\tmp_9_reg_772_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => tmp_9_reg_772_pp1_iter1_reg,
      Q => tmp_9_reg_772_pp1_iter2_reg,
      R => '0'
    );
\tmp_9_reg_772_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => tmp_9_reg_772_pp1_iter2_reg,
      Q => tmp_9_reg_772_pp1_iter3_reg,
      R => '0'
    );
\tmp_9_reg_772_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone7_in,
      D => tmp_9_reg_772_pp1_iter3_reg,
      Q => tmp_9_reg_772_pp1_iter4_reg,
      R => '0'
    );
\tmp_9_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_772[0]_i_1_n_0\,
      Q => tmp_9_reg_772,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_Sobel_Block_xFSobelF is
  port (
    tmp_5_reg_764 : out STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_V_V_read : out STD_LOGIC;
    \buf_0_V_address1137_out__0\ : out STD_LOGIC;
    \buf_1_V_address11__0\ : out STD_LOGIC;
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_src_V_V_empty_n : in STD_LOGIC;
    Sobel_Block_xFSobelF_U0_ap_start : in STD_LOGIC;
    p_src_mat_rows_read_c_empty_n : in STD_LOGIC;
    p_src_mat_cols_read_c_empty_n : in STD_LOGIC;
    p_dsty_V_V_full_n : in STD_LOGIC;
    p_dstx_V_V_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end system_sobel_ip_0_1_Sobel_Block_xFSobelF;

architecture STRUCTURE of system_sobel_ip_0_1_Sobel_Block_xFSobelF is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_xFSobelFilter3x3_fu_38_ap_start_reg : STD_LOGIC;
  signal grp_xFSobelFilter3x3_fu_38_n_28 : STD_LOGIC;
  signal tmp_21_reg_65 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_reg_60 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(0) <= \^q\(0);
  Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read <= \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
grp_xFSobelFilter3x3_fu_38: entity work.system_sobel_ip_0_1_xFSobelFilter3x3
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => tmp_reg_60(15 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1][0]\(0),
      Sobel_Block_xFSobelF_U0_ap_ready => Sobel_Block_xFSobelF_U0_ap_ready,
      Sobel_Block_xFSobelF_U0_ap_start => Sobel_Block_xFSobelF_U0_ap_start,
      Sobel_Block_xFSobelF_U0_p_src_V_V_read => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      \ap_CS_fsm_reg[0]_0\(0) => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xFSobelFilter3x3_fu_38_ap_start_reg => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg => grp_xFSobelFilter3x3_fu_38_n_28,
      \mOutPtr_reg[0]\(7 downto 0) => \mOutPtr_reg[0]\(7 downto 0),
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      \mOutPtr_reg[1]_1\(7 downto 0) => \mOutPtr_reg[1]_1\(7 downto 0),
      p_dstx_V_V_full_n => p_dstx_V_V_full_n,
      p_dsty_V_V_full_n => p_dsty_V_V_full_n,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      p_src_mat_cols_read_c_empty_n => p_src_mat_cols_read_c_empty_n,
      p_src_mat_rows_read_c_empty_n => p_src_mat_rows_read_c_empty_n,
      ram_reg => tmp_5_reg_764,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1 => \buf_0_V_address1137_out__0\,
      ram_reg_2 => \buf_1_V_address11__0\,
      \tmp_21_reg_65_reg[15]\(15 downto 0) => tmp_21_reg_65(15 downto 0)
    );
grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobelFilter3x3_fu_38_n_28,
      Q => grp_xFSobelFilter3x3_fu_38_ap_start_reg,
      R => ap_rst_n_inv
    );
\tmp_21_reg_65[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => Sobel_Block_xFSobelF_U0_ap_start,
      I2 => p_src_mat_rows_read_c_empty_n,
      I3 => p_src_mat_cols_read_c_empty_n,
      O => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\
    );
\tmp_21_reg_65_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(0),
      Q => tmp_21_reg_65(0),
      R => '0'
    );
\tmp_21_reg_65_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(10),
      Q => tmp_21_reg_65(10),
      R => '0'
    );
\tmp_21_reg_65_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(11),
      Q => tmp_21_reg_65(11),
      R => '0'
    );
\tmp_21_reg_65_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(12),
      Q => tmp_21_reg_65(12),
      R => '0'
    );
\tmp_21_reg_65_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(13),
      Q => tmp_21_reg_65(13),
      R => '0'
    );
\tmp_21_reg_65_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(14),
      Q => tmp_21_reg_65(14),
      R => '0'
    );
\tmp_21_reg_65_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(15),
      Q => tmp_21_reg_65(15),
      R => '0'
    );
\tmp_21_reg_65_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(1),
      Q => tmp_21_reg_65(1),
      R => '0'
    );
\tmp_21_reg_65_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(2),
      Q => tmp_21_reg_65(2),
      R => '0'
    );
\tmp_21_reg_65_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(3),
      Q => tmp_21_reg_65(3),
      R => '0'
    );
\tmp_21_reg_65_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(4),
      Q => tmp_21_reg_65(4),
      R => '0'
    );
\tmp_21_reg_65_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(5),
      Q => tmp_21_reg_65(5),
      R => '0'
    );
\tmp_21_reg_65_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(6),
      Q => tmp_21_reg_65(6),
      R => '0'
    );
\tmp_21_reg_65_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(7),
      Q => tmp_21_reg_65(7),
      R => '0'
    );
\tmp_21_reg_65_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(8),
      Q => tmp_21_reg_65(8),
      R => '0'
    );
\tmp_21_reg_65_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]\(9),
      Q => tmp_21_reg_65(9),
      R => '0'
    );
\tmp_reg_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(0),
      Q => tmp_reg_60(0),
      R => '0'
    );
\tmp_reg_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(10),
      Q => tmp_reg_60(10),
      R => '0'
    );
\tmp_reg_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(11),
      Q => tmp_reg_60(11),
      R => '0'
    );
\tmp_reg_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(12),
      Q => tmp_reg_60(12),
      R => '0'
    );
\tmp_reg_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(13),
      Q => tmp_reg_60(13),
      R => '0'
    );
\tmp_reg_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(14),
      Q => tmp_reg_60(14),
      R => '0'
    );
\tmp_reg_60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(15),
      Q => tmp_reg_60(15),
      R => '0'
    );
\tmp_reg_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(1),
      Q => tmp_reg_60(1),
      R => '0'
    );
\tmp_reg_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(2),
      Q => tmp_reg_60(2),
      R => '0'
    );
\tmp_reg_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(3),
      Q => tmp_reg_60(3),
      R => '0'
    );
\tmp_reg_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(4),
      Q => tmp_reg_60(4),
      R => '0'
    );
\tmp_reg_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(5),
      Q => tmp_reg_60(5),
      R => '0'
    );
\tmp_reg_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(6),
      Q => tmp_reg_60(6),
      R => '0'
    );
\tmp_reg_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(7),
      Q => tmp_reg_60(7),
      R => '0'
    );
\tmp_reg_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(8),
      Q => tmp_reg_60(8),
      R => '0'
    );
\tmp_reg_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_block_xfsobelf_u0_p_src_mat_cols_read_read\,
      D => \SRL_SIG_reg[1][15]_0\(9),
      Q => tmp_reg_60(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_Sobel is
  port (
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_once_reg_reg : out STD_LOGIC;
    grp_Sobel_fu_94_ap_start_reg_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0 : out STD_LOGIC;
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_src_rows_read_reg_129_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Sobel_fu_94_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_Sobel_fu_94_ap_done : in STD_LOGIC;
    imgInput1_data_V_cha_empty_n : in STD_LOGIC;
    imgOutput1_data_V_ch_full_n : in STD_LOGIC;
    imgOutput2_data_V_ch_full_n : in STD_LOGIC;
    sobel_accel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2AXIvideo57_U0_full_n : in STD_LOGIC;
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_dstgx_rows_read_reg_114_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_dstgx_cols_read_reg_119_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_Sobel;

architecture STRUCTURE of system_sobel_ip_0_1_Sobel is
  signal Sobel_Block_xFSobelF_U0_ap_ready : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_ap_start : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_n_2 : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_n_5 : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_n_7 : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_p_dstx_V_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Sobel_Block_xFSobelF_U0_p_dsty_V_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Sobel_Block_xFSobelF_U0_p_src_V_V_read : STD_LOGIC;
  signal Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_2 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_3 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_4 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_5 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_6 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_n_8 : STD_LOGIC;
  signal Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write : STD_LOGIC;
  signal Sobel_Loop_2_proc62_U0_ap_start : STD_LOGIC;
  signal Sobel_Loop_2_proc62_U0_n_13 : STD_LOGIC;
  signal Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_sync_grp_Sobel_fu_94_ap_done : STD_LOGIC;
  signal ap_sync_grp_Sobel_fu_94_ap_ready : STD_LOGIC;
  signal \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\ : STD_LOGIC;
  signal grp_Sobel_fu_94_p_dst_maty_data_V_write : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0\ : STD_LOGIC;
  signal \grp_xFSobelFilter3x3_fu_38/buf_1_V_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal p_dst_matx_cols_read_s_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_dst_matx_cols_read_s_empty_n : STD_LOGIC;
  signal p_dst_matx_cols_read_s_full_n : STD_LOGIC;
  signal p_dst_matx_rows_read_s_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_dst_matx_rows_read_s_empty_n : STD_LOGIC;
  signal p_dst_matx_rows_read_s_full_n : STD_LOGIC;
  signal p_dstx_V_V_empty_n : STD_LOGIC;
  signal p_dstx_V_V_full_n : STD_LOGIC;
  signal p_dsty_V_V_empty_n : STD_LOGIC;
  signal p_dsty_V_V_full_n : STD_LOGIC;
  signal p_src_V_V_U_n_10 : STD_LOGIC;
  signal p_src_V_V_U_n_11 : STD_LOGIC;
  signal p_src_V_V_U_n_12 : STD_LOGIC;
  signal p_src_V_V_U_n_13 : STD_LOGIC;
  signal p_src_V_V_U_n_14 : STD_LOGIC;
  signal p_src_V_V_U_n_15 : STD_LOGIC;
  signal p_src_V_V_U_n_16 : STD_LOGIC;
  signal p_src_V_V_U_n_17 : STD_LOGIC;
  signal p_src_V_V_U_n_18 : STD_LOGIC;
  signal p_src_V_V_U_n_19 : STD_LOGIC;
  signal p_src_V_V_U_n_20 : STD_LOGIC;
  signal p_src_V_V_U_n_21 : STD_LOGIC;
  signal p_src_V_V_U_n_22 : STD_LOGIC;
  signal p_src_V_V_U_n_23 : STD_LOGIC;
  signal p_src_V_V_U_n_24 : STD_LOGIC;
  signal p_src_V_V_U_n_25 : STD_LOGIC;
  signal p_src_V_V_empty_n : STD_LOGIC;
  signal p_src_V_V_full_n : STD_LOGIC;
  signal p_src_mat_cols_read_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_src_mat_cols_read_c_empty_n : STD_LOGIC;
  signal p_src_mat_cols_read_c_full_n : STD_LOGIC;
  signal p_src_mat_rows_read_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_src_mat_rows_read_c_empty_n : STD_LOGIC;
  signal p_src_mat_rows_read_c_full_n : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal start_for_Sobel_Block_xFSobelF_U0_full_n : STD_LOGIC;
  signal start_for_Sobel_Lg8j_U_n_2 : STD_LOGIC;
  signal start_for_Sobel_Loop_2_proc62_U0_full_n : STD_LOGIC;
  signal start_once_reg_4 : STD_LOGIC;
  signal tmp_19_i_fu_120_p2 : STD_LOGIC;
begin
  ap_sync_reg_grp_Sobel_fu_94_ap_done_reg <= \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\;
Sobel_Block_xFSobelF_U0: entity work.system_sobel_ip_0_1_Sobel_Block_xFSobelF
     port map (
      D(7 downto 0) => Sobel_Block_xFSobelF_U0_p_dstx_V_V_din(7 downto 0),
      DIADI(7) => p_src_V_V_U_n_10,
      DIADI(6) => p_src_V_V_U_n_11,
      DIADI(5) => p_src_V_V_U_n_12,
      DIADI(4) => p_src_V_V_U_n_13,
      DIADI(3) => p_src_V_V_U_n_14,
      DIADI(2) => p_src_V_V_U_n_15,
      DIADI(1) => p_src_V_V_U_n_16,
      DIADI(0) => p_src_V_V_U_n_17,
      E(0) => shiftReg_ce_2,
      Q(0) => Sobel_Block_xFSobelF_U0_n_2,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Sobel_Block_xFSobelF_U0_p_dsty_V_V_din(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_1,
      \SRL_SIG_reg[1][15]\(15 downto 0) => p_src_mat_cols_read_c_dout(15 downto 0),
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => p_src_mat_rows_read_c_dout(15 downto 0),
      Sobel_Block_xFSobelF_U0_ap_ready => Sobel_Block_xFSobelF_U0_ap_ready,
      Sobel_Block_xFSobelF_U0_ap_start => Sobel_Block_xFSobelF_U0_ap_start,
      Sobel_Block_xFSobelF_U0_p_src_V_V_read => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \buf_0_V_address1137_out__0\ => \grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0\,
      \buf_1_V_address11__0\ => \grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0\,
      \mOutPtr_reg[0]\(7) => p_src_V_V_U_n_18,
      \mOutPtr_reg[0]\(6) => p_src_V_V_U_n_19,
      \mOutPtr_reg[0]\(5) => p_src_V_V_U_n_20,
      \mOutPtr_reg[0]\(4) => p_src_V_V_U_n_21,
      \mOutPtr_reg[0]\(3) => p_src_V_V_U_n_22,
      \mOutPtr_reg[0]\(2) => p_src_V_V_U_n_23,
      \mOutPtr_reg[0]\(1) => p_src_V_V_U_n_24,
      \mOutPtr_reg[0]\(0) => p_src_V_V_U_n_25,
      \mOutPtr_reg[1]\ => Sobel_Block_xFSobelF_U0_n_5,
      \mOutPtr_reg[1]_0\ => Sobel_Block_xFSobelF_U0_n_7,
      \mOutPtr_reg[1]_1\(7 downto 0) => \grp_xFSobelFilter3x3_fu_38/buf_1_V_d1\(7 downto 0),
      p_dstx_V_V_full_n => p_dstx_V_V_full_n,
      p_dsty_V_V_full_n => p_dsty_V_V_full_n,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      p_src_mat_cols_read_c_empty_n => p_src_mat_cols_read_c_empty_n,
      p_src_mat_rows_read_c_empty_n => p_src_mat_rows_read_c_empty_n,
      ram_reg(0) => \grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768\(1),
      tmp_5_reg_764 => \grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764\
    );
Sobel_Loop_1_proc616_U0: entity work.system_sobel_ip_0_1_Sobel_Loop_1_proc616
     port map (
      E(0) => shiftReg_ce_3,
      Q(31 downto 0) => Q(31 downto 0),
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      \ap_CS_fsm_reg[0]_0\(0) => E(0),
      \ap_CS_fsm_reg[1]_0\(0) => \ap_CS_fsm_reg[1]\(1),
      ap_clk => ap_clk,
      ap_done_reg_reg => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_grp_Sobel_fu_94_ap_done => ap_sync_grp_Sobel_fu_94_ap_done,
      ap_sync_grp_Sobel_fu_94_ap_ready => ap_sync_grp_Sobel_fu_94_ap_ready,
      ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg,
      ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
      grp_Sobel_fu_94_ap_start_reg => grp_Sobel_fu_94_ap_start_reg,
      grp_Sobel_fu_94_ap_start_reg_reg => grp_Sobel_fu_94_ap_start_reg_reg,
      grp_Sobel_fu_94_ap_start_reg_reg_0 => start_for_Sobel_Lg8j_U_n_2,
      imgInput1_data_V_cha_empty_n => imgInput1_data_V_cha_empty_n,
      internal_empty_n_reg => Sobel_Loop_1_proc616_U0_n_5,
      internal_empty_n_reg_0 => Sobel_Loop_1_proc616_U0_n_6,
      internal_full_n_reg => internal_full_n_reg,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[1]\ => Sobel_Loop_1_proc616_U0_n_2,
      \mOutPtr_reg[1]_0\ => Sobel_Loop_1_proc616_U0_n_8,
      \mOutPtr_reg[2]\ => Sobel_Loop_1_proc616_U0_n_3,
      \mOutPtr_reg[2]_0\ => Sobel_Loop_1_proc616_U0_n_4,
      p_dst_matx_cols_read_s_full_n => p_dst_matx_cols_read_s_full_n,
      p_dst_matx_rows_read_s_full_n => p_dst_matx_rows_read_s_full_n,
      p_src_V_V_full_n => p_src_V_V_full_n,
      p_src_mat_cols_read_c_full_n => p_src_mat_cols_read_c_full_n,
      p_src_mat_rows_read_c_full_n => p_src_mat_rows_read_c_full_n,
      \p_src_rows_read_reg_129_reg[31]\(31 downto 0) => \p_src_rows_read_reg_129_reg[31]\(31 downto 0),
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      start_for_Sobel_Block_xFSobelF_U0_full_n => start_for_Sobel_Block_xFSobelF_U0_full_n,
      start_for_Sobel_Loop_2_proc62_U0_full_n => start_for_Sobel_Loop_2_proc62_U0_full_n,
      start_once_reg => start_once_reg_4
    );
Sobel_Loop_2_proc62_U0: entity work.system_sobel_ip_0_1_Sobel_Loop_2_proc62
     port map (
      CO(0) => tmp_19_i_fu_120_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => ap_CS_fsm_state2,
      Sobel_Loop_2_proc62_U0_ap_start => Sobel_Loop_2_proc62_U0_ap_start,
      Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      \ap_CS_fsm_reg[1]_0\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5_reg => Sobel_Block_xFSobelF_U0_n_5,
      ap_enable_reg_pp1_iter5_reg_0 => Sobel_Block_xFSobelF_U0_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_grp_Sobel_fu_94_ap_done => ap_sync_grp_Sobel_fu_94_ap_done,
      ap_sync_grp_Sobel_fu_94_ap_ready => ap_sync_grp_Sobel_fu_94_ap_ready,
      ap_sync_reg_grp_Sobel_fu_94_ap_done => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      ap_sync_reg_grp_Sobel_fu_94_ap_done_reg => \^ap_sync_reg_grp_sobel_fu_94_ap_done_reg\,
      ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0 => ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0,
      grp_Sobel_fu_94_p_dst_maty_data_V_write => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      imgOutput1_data_V_ch_full_n => imgOutput1_data_V_ch_full_n,
      imgOutput2_data_V_ch_full_n => imgOutput2_data_V_ch_full_n,
      mOutPtr110_out => mOutPtr110_out_5,
      mOutPtr110_out_0 => mOutPtr110_out,
      \mOutPtr_reg[0]\ => Sobel_Loop_2_proc62_U0_n_13,
      \out\(31 downto 0) => p_dst_matx_cols_read_s_dout(31 downto 0),
      p_dst_matx_cols_read_s_empty_n => p_dst_matx_cols_read_s_empty_n,
      p_dst_matx_rows_read_s_empty_n => p_dst_matx_rows_read_s_empty_n,
      \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0) => p_dst_matx_rows_read_s_dout(31 downto 0),
      p_dstx_V_V_empty_n => p_dstx_V_V_empty_n,
      p_dsty_V_V_empty_n => p_dsty_V_V_empty_n,
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_once_reg_reg
    );
p_dst_matx_cols_read_s_U: entity work.system_sobel_ip_0_1_fifo_w32_d3_A
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => Sobel_Loop_1_proc616_U0_n_3,
      \out\(31 downto 0) => p_dst_matx_cols_read_s_dout(31 downto 0),
      p_dst_matx_cols_read_s_empty_n => p_dst_matx_cols_read_s_empty_n,
      p_dst_matx_cols_read_s_full_n => p_dst_matx_cols_read_s_full_n,
      \p_dstgx_cols_read_reg_119_reg[31]\(31 downto 0) => \p_dstgx_cols_read_reg_119_reg[31]\(31 downto 0)
    );
p_dst_matx_rows_read_s_U: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_10
     port map (
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read => Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => Sobel_Loop_1_proc616_U0_n_4,
      \out\(31 downto 0) => p_dst_matx_rows_read_s_dout(31 downto 0),
      p_dst_matx_rows_read_s_empty_n => p_dst_matx_rows_read_s_empty_n,
      p_dst_matx_rows_read_s_full_n => p_dst_matx_rows_read_s_full_n,
      \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0) => \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0)
    );
p_dstx_V_V_U: entity work.system_sobel_ip_0_1_fifo_w8_d2_A
     port map (
      D(7 downto 0) => Sobel_Block_xFSobelF_U0_p_dstx_V_V_din(7 downto 0),
      E(0) => shiftReg_ce_2,
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5_reg => Sobel_Block_xFSobelF_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Sobel_fu_94_p_dst_maty_data_V_write => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      mOutPtr110_out => mOutPtr110_out_5,
      p_dstx_V_V_empty_n => p_dstx_V_V_empty_n,
      p_dstx_V_V_full_n => p_dstx_V_V_full_n
    );
p_dsty_V_V_U: entity work.system_sobel_ip_0_1_fifo_w8_d2_A_11
     port map (
      D(7 downto 0) => Sobel_Block_xFSobelF_U0_p_dsty_V_V_din(7 downto 0),
      E(0) => shiftReg_ce_1,
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter5_reg => Sobel_Block_xFSobelF_U0_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Sobel_fu_94_p_dst_maty_data_V_write => grp_Sobel_fu_94_p_dst_maty_data_V_write,
      mOutPtr110_out => mOutPtr110_out,
      p_dsty_V_V_empty_n => p_dsty_V_V_empty_n,
      p_dsty_V_V_full_n => p_dsty_V_V_full_n
    );
p_src_V_V_U: entity work.system_sobel_ip_0_1_fifo_w8_d2_A_12
     port map (
      DIADI(7) => p_src_V_V_U_n_10,
      DIADI(6) => p_src_V_V_U_n_11,
      DIADI(5) => p_src_V_V_U_n_12,
      DIADI(4) => p_src_V_V_U_n_13,
      DIADI(3) => p_src_V_V_U_n_14,
      DIADI(2) => p_src_V_V_U_n_15,
      DIADI(1) => p_src_V_V_U_n_16,
      DIADI(0) => p_src_V_V_U_n_17,
      E(0) => shiftReg_ce_3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0][7]_1\(7 downto 0),
      Sobel_Block_xFSobelF_U0_p_src_V_V_read => Sobel_Block_xFSobelF_U0_p_src_V_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => Sobel_Loop_1_proc616_U0_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \buf_0_V_address1137_out__0\ => \grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0\,
      \buf_1_V_address11__0\ => \grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0\,
      p_src_V_V_empty_n => p_src_V_V_empty_n,
      p_src_V_V_full_n => p_src_V_V_full_n,
      ram_reg(7 downto 0) => \grp_xFSobelFilter3x3_fu_38/buf_1_V_d1\(7 downto 0),
      ram_reg_0(7) => p_src_V_V_U_n_18,
      ram_reg_0(6) => p_src_V_V_U_n_19,
      ram_reg_0(5) => p_src_V_V_U_n_20,
      ram_reg_0(4) => p_src_V_V_U_n_21,
      ram_reg_0(3) => p_src_V_V_U_n_22,
      ram_reg_0(2) => p_src_V_V_U_n_23,
      ram_reg_0(1) => p_src_V_V_U_n_24,
      ram_reg_0(0) => p_src_V_V_U_n_25,
      \tmp_14_reg_768_reg[1]\(0) => \grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768\(1),
      tmp_5_reg_764 => \grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764\
    );
p_src_mat_cols_read_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A
     port map (
      Q(0) => Sobel_Block_xFSobelF_U0_n_2,
      Sobel_Block_xFSobelF_U0_ap_start => Sobel_Block_xFSobelF_U0_ap_start,
      Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => Sobel_Loop_1_proc616_U0_n_5,
      \p_src_cols_read_reg_134_reg[15]\(15 downto 0) => Q(15 downto 0),
      p_src_mat_cols_read_c_empty_n => p_src_mat_cols_read_c_empty_n,
      p_src_mat_cols_read_c_full_n => p_src_mat_cols_read_c_full_n,
      p_src_mat_rows_read_c_empty_n => p_src_mat_rows_read_c_empty_n,
      \tmp_21_reg_65_reg[15]\(15 downto 0) => p_src_mat_cols_read_c_dout(15 downto 0)
    );
p_src_mat_rows_read_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_13
     port map (
      Q(0) => Sobel_Block_xFSobelF_U0_n_2,
      Sobel_Block_xFSobelF_U0_ap_start => Sobel_Block_xFSobelF_U0_ap_start,
      Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read => Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
      Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write => Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => Sobel_Loop_1_proc616_U0_n_6,
      p_src_mat_cols_read_c_empty_n => p_src_mat_cols_read_c_empty_n,
      p_src_mat_rows_read_c_empty_n => p_src_mat_rows_read_c_empty_n,
      p_src_mat_rows_read_c_full_n => p_src_mat_rows_read_c_full_n,
      \p_src_rows_read_reg_129_reg[15]\(15 downto 0) => \p_src_rows_read_reg_129_reg[31]\(15 downto 0),
      \tmp_reg_60_reg[15]\(15 downto 0) => p_src_mat_rows_read_c_dout(15 downto 0)
    );
start_for_Sobel_BfYi_U: entity work.system_sobel_ip_0_1_start_for_Sobel_BfYi
     port map (
      Sobel_Block_xFSobelF_U0_ap_ready => Sobel_Block_xFSobelF_U0_ap_ready,
      Sobel_Block_xFSobelF_U0_ap_start => Sobel_Block_xFSobelF_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Sobel_fu_94_ap_start_reg => grp_Sobel_fu_94_ap_start_reg,
      grp_Sobel_fu_94_ap_start_reg_reg => start_for_Sobel_Lg8j_U_n_2,
      start_for_Sobel_Block_xFSobelF_U0_full_n => start_for_Sobel_Block_xFSobelF_U0_full_n,
      start_for_Sobel_Loop_2_proc62_U0_full_n => start_for_Sobel_Loop_2_proc62_U0_full_n,
      start_once_reg => start_once_reg_4
    );
start_for_Sobel_Lg8j_U: entity work.system_sobel_ip_0_1_start_for_Sobel_Lg8j
     port map (
      CO(0) => tmp_19_i_fu_120_p2,
      Q(0) => ap_CS_fsm_state2,
      Sobel_Loop_2_proc62_U0_ap_start => Sobel_Loop_2_proc62_U0_ap_start,
      \ap_CS_fsm_reg[1]\ => Sobel_Loop_2_proc62_U0_n_13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Sobel_fu_94_ap_start_reg => grp_Sobel_fu_94_ap_start_reg,
      \mOutPtr_reg[0]_0\ => start_for_Sobel_Lg8j_U_n_2,
      start_for_Sobel_Block_xFSobelF_U0_full_n => start_for_Sobel_Block_xFSobelF_U0_full_n,
      start_for_Sobel_Loop_2_proc62_U0_full_n => start_for_Sobel_Loop_2_proc62_U0_full_n,
      start_once_reg => start_once_reg_4,
      start_once_reg_reg => Sobel_Loop_1_proc616_U0_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_sobel_accel is
  port (
    start_once_reg : out STD_LOGIC;
    sobel_accel_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sobel_accel_U0_p_dstgy_cols_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgInput1_data_V_cha_empty_n : in STD_LOGIC;
    imgOutput1_data_V_ch_full_n : in STD_LOGIC;
    imgOutput2_data_V_ch_full_n : in STD_LOGIC;
    imgOutput2_cols_c15_full_n : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC;
    sobel_accel_U0_ap_start : in STD_LOGIC;
    start_for_xfMat2AXIvideo57_U0_full_n : in STD_LOGIC;
    imgOutput1_rows_c13_full_n : in STD_LOGIC;
    imgOutput1_cols_c14_full_n : in STD_LOGIC;
    imgOutput1_cols_c_empty_n : in STD_LOGIC;
    imgOutput2_cols_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_height_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_width_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_sobel_ip_0_1_sobel_accel;

architecture STRUCTURE of system_sobel_ip_0_1_sobel_accel is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_sync_reg_grp_Sobel_fu_94_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0 : STD_LOGIC;
  signal grp_Sobel_fu_94_ap_start_reg : STD_LOGIC;
  signal grp_Sobel_fu_94_n_1 : STD_LOGIC;
  signal grp_Sobel_fu_94_n_19 : STD_LOGIC;
  signal grp_Sobel_fu_94_n_2 : STD_LOGIC;
  signal grp_Sobel_fu_94_n_20 : STD_LOGIC;
  signal grp_Sobel_fu_94_n_25 : STD_LOGIC;
  signal grp_Sobel_fu_94_n_26 : STD_LOGIC;
  signal p_dstgx_cols_read_reg_119 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_dstgx_rows_read_reg_114 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_src_cols_read_reg_134 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_src_rows_read_reg_129 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sobel_accel_u0_p_dstgy_cols_read\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair92";
begin
  Q(0) <= \^q\(0);
  sobel_accel_U0_p_dstgy_cols_read <= \^sobel_accel_u0_p_dstgy_cols_read\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_2,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_1,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_Sobel_fu_94_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_25,
      Q => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      R => '0'
    );
ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_26,
      Q => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0,
      R => '0'
    );
grp_Sobel_fu_94: entity work.system_sobel_ip_0_1_Sobel
     port map (
      D(1) => grp_Sobel_fu_94_n_1,
      D(0) => grp_Sobel_fu_94_n_2,
      E(0) => \^sobel_accel_u0_p_dstgy_cols_read\,
      Q(31 downto 0) => p_src_cols_read_reg_134(31 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[0][7]_1\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\(0) => \^q\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_Sobel_fu_94_ap_done => ap_sync_reg_grp_Sobel_fu_94_ap_done,
      ap_sync_reg_grp_Sobel_fu_94_ap_done_reg => sobel_accel_U0_ap_ready,
      ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0 => grp_Sobel_fu_94_n_25,
      ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg => grp_Sobel_fu_94_n_26,
      ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0 => ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0,
      grp_Sobel_fu_94_ap_start_reg => grp_Sobel_fu_94_ap_start_reg,
      grp_Sobel_fu_94_ap_start_reg_reg => grp_Sobel_fu_94_n_20,
      imgInput1_data_V_cha_empty_n => imgInput1_data_V_cha_empty_n,
      imgOutput1_data_V_ch_full_n => imgOutput1_data_V_ch_full_n,
      imgOutput2_data_V_ch_full_n => imgOutput2_data_V_ch_full_n,
      internal_full_n_reg => internal_full_n_reg,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \p_dstgx_cols_read_reg_119_reg[31]\(31 downto 0) => p_dstgx_cols_read_reg_119(31 downto 0),
      \p_dstgx_rows_read_reg_114_reg[31]\(31 downto 0) => p_dstgx_rows_read_reg_114(31 downto 0),
      \p_src_rows_read_reg_129_reg[31]\(31 downto 0) => p_src_rows_read_reg_129(31 downto 0),
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_once_reg => \^start_once_reg\,
      start_once_reg_reg => grp_Sobel_fu_94_n_19
    );
grp_Sobel_fu_94_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_20,
      Q => grp_Sobel_fu_94_ap_start_reg,
      R => ap_rst_n_inv
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_accel_u0_p_dstgy_cols_read\,
      I1 => imgOutput2_cols_c15_full_n,
      O => internal_empty_n_reg_1
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_accel_u0_p_dstgy_cols_read\,
      I1 => imgOutput1_rows_c13_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sobel_accel_u0_p_dstgy_cols_read\,
      I1 => imgOutput1_cols_c14_full_n,
      O => internal_empty_n_reg_0
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sobel_accel_u0_p_dstgy_cols_read\,
      I1 => imgOutput1_cols_c_empty_n,
      O => internal_full_n_reg_0
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sobel_accel_u0_p_dstgy_cols_read\,
      I1 => imgOutput2_cols_c_empty_n,
      O => internal_full_n_reg_1
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => sobel_accel_U0_ap_start,
      I2 => start_for_xfMat2AXIvideo57_U0_full_n,
      O => \mOutPtr_reg[2]\
    );
\p_dstgx_cols_read_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(0),
      Q => p_dstgx_cols_read_reg_119(0),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(10),
      Q => p_dstgx_cols_read_reg_119(10),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(11),
      Q => p_dstgx_cols_read_reg_119(11),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(12),
      Q => p_dstgx_cols_read_reg_119(12),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(13),
      Q => p_dstgx_cols_read_reg_119(13),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(14),
      Q => p_dstgx_cols_read_reg_119(14),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(15),
      Q => p_dstgx_cols_read_reg_119(15),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(16),
      Q => p_dstgx_cols_read_reg_119(16),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(17),
      Q => p_dstgx_cols_read_reg_119(17),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(18),
      Q => p_dstgx_cols_read_reg_119(18),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(19),
      Q => p_dstgx_cols_read_reg_119(19),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(1),
      Q => p_dstgx_cols_read_reg_119(1),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(20),
      Q => p_dstgx_cols_read_reg_119(20),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(21),
      Q => p_dstgx_cols_read_reg_119(21),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(22),
      Q => p_dstgx_cols_read_reg_119(22),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(23),
      Q => p_dstgx_cols_read_reg_119(23),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(24),
      Q => p_dstgx_cols_read_reg_119(24),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(25),
      Q => p_dstgx_cols_read_reg_119(25),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(26),
      Q => p_dstgx_cols_read_reg_119(26),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(27),
      Q => p_dstgx_cols_read_reg_119(27),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(28),
      Q => p_dstgx_cols_read_reg_119(28),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(29),
      Q => p_dstgx_cols_read_reg_119(29),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(2),
      Q => p_dstgx_cols_read_reg_119(2),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(30),
      Q => p_dstgx_cols_read_reg_119(30),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(31),
      Q => p_dstgx_cols_read_reg_119(31),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(3),
      Q => p_dstgx_cols_read_reg_119(3),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(4),
      Q => p_dstgx_cols_read_reg_119(4),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(5),
      Q => p_dstgx_cols_read_reg_119(5),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(6),
      Q => p_dstgx_cols_read_reg_119(6),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(7),
      Q => p_dstgx_cols_read_reg_119(7),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(8),
      Q => p_dstgx_cols_read_reg_119(8),
      R => '0'
    );
\p_dstgx_cols_read_reg_119_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_width_reg[31]\(9),
      Q => p_dstgx_cols_read_reg_119(9),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(0),
      Q => p_dstgx_rows_read_reg_114(0),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(10),
      Q => p_dstgx_rows_read_reg_114(10),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(11),
      Q => p_dstgx_rows_read_reg_114(11),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(12),
      Q => p_dstgx_rows_read_reg_114(12),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(13),
      Q => p_dstgx_rows_read_reg_114(13),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(14),
      Q => p_dstgx_rows_read_reg_114(14),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(15),
      Q => p_dstgx_rows_read_reg_114(15),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(16),
      Q => p_dstgx_rows_read_reg_114(16),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(17),
      Q => p_dstgx_rows_read_reg_114(17),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(18),
      Q => p_dstgx_rows_read_reg_114(18),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(19),
      Q => p_dstgx_rows_read_reg_114(19),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(1),
      Q => p_dstgx_rows_read_reg_114(1),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(20),
      Q => p_dstgx_rows_read_reg_114(20),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(21),
      Q => p_dstgx_rows_read_reg_114(21),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(22),
      Q => p_dstgx_rows_read_reg_114(22),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(23),
      Q => p_dstgx_rows_read_reg_114(23),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(24),
      Q => p_dstgx_rows_read_reg_114(24),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(25),
      Q => p_dstgx_rows_read_reg_114(25),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(26),
      Q => p_dstgx_rows_read_reg_114(26),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(27),
      Q => p_dstgx_rows_read_reg_114(27),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(28),
      Q => p_dstgx_rows_read_reg_114(28),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(29),
      Q => p_dstgx_rows_read_reg_114(29),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(2),
      Q => p_dstgx_rows_read_reg_114(2),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(30),
      Q => p_dstgx_rows_read_reg_114(30),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(31),
      Q => p_dstgx_rows_read_reg_114(31),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(3),
      Q => p_dstgx_rows_read_reg_114(3),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(4),
      Q => p_dstgx_rows_read_reg_114(4),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(5),
      Q => p_dstgx_rows_read_reg_114(5),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(6),
      Q => p_dstgx_rows_read_reg_114(6),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(7),
      Q => p_dstgx_rows_read_reg_114(7),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(8),
      Q => p_dstgx_rows_read_reg_114(8),
      R => '0'
    );
\p_dstgx_rows_read_reg_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \int_height_reg[31]\(9),
      Q => p_dstgx_rows_read_reg_114(9),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => p_src_cols_read_reg_134(0),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => p_src_cols_read_reg_134(10),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => p_src_cols_read_reg_134(11),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => p_src_cols_read_reg_134(12),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => p_src_cols_read_reg_134(13),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => p_src_cols_read_reg_134(14),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => p_src_cols_read_reg_134(15),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => p_src_cols_read_reg_134(16),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => p_src_cols_read_reg_134(17),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => p_src_cols_read_reg_134(18),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => p_src_cols_read_reg_134(19),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => p_src_cols_read_reg_134(1),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => p_src_cols_read_reg_134(20),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => p_src_cols_read_reg_134(21),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => p_src_cols_read_reg_134(22),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => p_src_cols_read_reg_134(23),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => p_src_cols_read_reg_134(24),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => p_src_cols_read_reg_134(25),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => p_src_cols_read_reg_134(26),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => p_src_cols_read_reg_134(27),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => p_src_cols_read_reg_134(28),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => p_src_cols_read_reg_134(29),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => p_src_cols_read_reg_134(2),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => p_src_cols_read_reg_134(30),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => p_src_cols_read_reg_134(31),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => p_src_cols_read_reg_134(3),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => p_src_cols_read_reg_134(4),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => p_src_cols_read_reg_134(5),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => p_src_cols_read_reg_134(6),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => p_src_cols_read_reg_134(7),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => p_src_cols_read_reg_134(8),
      R => '0'
    );
\p_src_cols_read_reg_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => p_src_cols_read_reg_134(9),
      R => '0'
    );
\p_src_rows_read_reg_129[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => imgOutput2_cols_c15_full_n,
      I2 => internal_empty_n_reg_2,
      I3 => internal_full_n_reg_2,
      O => \^sobel_accel_u0_p_dstgy_cols_read\
    );
\p_src_rows_read_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(0),
      Q => p_src_rows_read_reg_129(0),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(10),
      Q => p_src_rows_read_reg_129(10),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(11),
      Q => p_src_rows_read_reg_129(11),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(12),
      Q => p_src_rows_read_reg_129(12),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(13),
      Q => p_src_rows_read_reg_129(13),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(14),
      Q => p_src_rows_read_reg_129(14),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(15),
      Q => p_src_rows_read_reg_129(15),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(16),
      Q => p_src_rows_read_reg_129(16),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(17),
      Q => p_src_rows_read_reg_129(17),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(18),
      Q => p_src_rows_read_reg_129(18),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(19),
      Q => p_src_rows_read_reg_129(19),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(1),
      Q => p_src_rows_read_reg_129(1),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(20),
      Q => p_src_rows_read_reg_129(20),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(21),
      Q => p_src_rows_read_reg_129(21),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(22),
      Q => p_src_rows_read_reg_129(22),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(23),
      Q => p_src_rows_read_reg_129(23),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(24),
      Q => p_src_rows_read_reg_129(24),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(25),
      Q => p_src_rows_read_reg_129(25),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(26),
      Q => p_src_rows_read_reg_129(26),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(27),
      Q => p_src_rows_read_reg_129(27),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(28),
      Q => p_src_rows_read_reg_129(28),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(29),
      Q => p_src_rows_read_reg_129(29),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(2),
      Q => p_src_rows_read_reg_129(2),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(30),
      Q => p_src_rows_read_reg_129(30),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(31),
      Q => p_src_rows_read_reg_129(31),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(3),
      Q => p_src_rows_read_reg_129(3),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(4),
      Q => p_src_rows_read_reg_129(4),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(5),
      Q => p_src_rows_read_reg_129(5),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(6),
      Q => p_src_rows_read_reg_129(6),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(7),
      Q => p_src_rows_read_reg_129(7),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(8),
      Q => p_src_rows_read_reg_129(8),
      R => '0'
    );
\p_src_rows_read_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sobel_accel_u0_p_dstgy_cols_read\,
      D => \SRL_SIG_reg[1][31]\(9),
      Q => p_src_rows_read_reg_129(9),
      R => '0'
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Sobel_fu_94_n_19,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1_sobel_ip is
  port (
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    p_src_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dst_x_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dst_y_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TVALID : in STD_LOGIC;
    p_src_TREADY : out STD_LOGIC;
    p_dst_x_TVALID : out STD_LOGIC;
    p_dst_x_TREADY : in STD_LOGIC;
    p_dst_y_TVALID : out STD_LOGIC;
    p_dst_y_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of system_sobel_ip_0_1_sobel_ip : entity is 4;
  attribute hls_module : string;
  attribute hls_module of system_sobel_ip_0_1_sobel_ip : entity is "yes";
end system_sobel_ip_0_1_sobel_ip;

architecture STRUCTURE of system_sobel_ip_0_1_sobel_ip is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2xfMat_U0_img_cols_read : STD_LOGIC;
  signal AXIvideo2xfMat_U0_img_data_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2xfMat_U0_img_data_V_write : STD_LOGIC;
  signal AXIvideo2xfMat_U0_n_1 : STD_LOGIC;
  signal AXIvideo2xfMat_U0_n_12 : STD_LOGIC;
  signal AXIvideo2xfMat_U0_n_13 : STD_LOGIC;
  signal AXIvideo2xfMat_U0_n_16 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_10 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_done : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2xfMat_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_reg_2330 : STD_LOGIC;
  signal i_reg_2330_9 : STD_LOGIC;
  signal imgInput1_cols_c12_U_n_1 : STD_LOGIC;
  signal imgInput1_cols_c12_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput1_cols_c12_full_n : STD_LOGIC;
  signal imgInput1_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput1_cols_c_empty_n : STD_LOGIC;
  signal imgInput1_cols_c_full_n : STD_LOGIC;
  signal imgInput1_data_V_cha_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgInput1_data_V_cha_empty_n : STD_LOGIC;
  signal imgInput1_data_V_cha_full_n : STD_LOGIC;
  signal imgInput1_rows_c11_U_n_2 : STD_LOGIC;
  signal imgInput1_rows_c11_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput1_rows_c11_empty_n : STD_LOGIC;
  signal imgInput1_rows_c11_full_n : STD_LOGIC;
  signal imgInput1_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput1_rows_c_empty_n : STD_LOGIC;
  signal imgInput1_rows_c_full_n : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_100 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_101 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_102 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_103 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_104 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_105 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_106 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_107 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_108 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_109 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_110 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_111 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_112 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_113 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_114 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_115 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_116 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_117 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_118 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_119 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_120 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_121 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_122 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_123 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_124 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_125 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_126 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_127 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_128 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_129 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_2 : STD_LOGIC;
  signal imgOutput1_cols_c14_U_n_3 : STD_LOGIC;
  signal imgOutput1_cols_c14_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput1_cols_c14_empty_n : STD_LOGIC;
  signal imgOutput1_cols_c14_full_n : STD_LOGIC;
  signal imgOutput1_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput1_cols_c_empty_n : STD_LOGIC;
  signal imgOutput1_cols_c_full_n : STD_LOGIC;
  signal imgOutput1_data_V_ch_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgOutput1_data_V_ch_empty_n : STD_LOGIC;
  signal imgOutput1_data_V_ch_full_n : STD_LOGIC;
  signal imgOutput1_rows_c13_U_n_2 : STD_LOGIC;
  signal imgOutput1_rows_c13_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput1_rows_c13_empty_n : STD_LOGIC;
  signal imgOutput1_rows_c13_full_n : STD_LOGIC;
  signal imgOutput1_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput1_rows_c_empty_n : STD_LOGIC;
  signal imgOutput1_rows_c_full_n : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_100 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_101 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_102 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_103 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_104 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_105 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_106 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_107 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_108 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_109 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_110 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_111 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_112 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_113 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_114 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_115 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_116 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_117 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_118 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_119 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_120 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_121 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_122 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_123 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_124 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_125 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_126 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_127 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_128 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_129 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_2 : STD_LOGIC;
  signal imgOutput2_cols_c15_U_n_3 : STD_LOGIC;
  signal imgOutput2_cols_c15_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput2_cols_c15_empty_n : STD_LOGIC;
  signal imgOutput2_cols_c15_full_n : STD_LOGIC;
  signal imgOutput2_cols_c_U_n_1 : STD_LOGIC;
  signal imgOutput2_cols_c_U_n_2 : STD_LOGIC;
  signal imgOutput2_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput2_cols_c_empty_n : STD_LOGIC;
  signal imgOutput2_data_V_ch_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgOutput2_data_V_ch_empty_n : STD_LOGIC;
  signal imgOutput2_data_V_ch_full_n : STD_LOGIC;
  signal imgOutput2_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgOutput2_rows_c_empty_n : STD_LOGIC;
  signal imgOutput2_rows_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal shiftReg_ce_7 : STD_LOGIC;
  signal sobel_accel_U0_ap_ready : STD_LOGIC;
  signal sobel_accel_U0_ap_start : STD_LOGIC;
  signal sobel_accel_U0_n_2 : STD_LOGIC;
  signal sobel_accel_U0_n_20 : STD_LOGIC;
  signal sobel_accel_U0_n_21 : STD_LOGIC;
  signal sobel_accel_U0_n_22 : STD_LOGIC;
  signal sobel_accel_U0_n_23 : STD_LOGIC;
  signal sobel_accel_U0_n_24 : STD_LOGIC;
  signal sobel_accel_U0_n_27 : STD_LOGIC;
  signal sobel_accel_U0_n_28 : STD_LOGIC;
  signal sobel_accel_U0_n_29 : STD_LOGIC;
  signal sobel_accel_U0_p_dstgx_data_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sobel_accel_U0_p_dstgy_cols_read : STD_LOGIC;
  signal sobel_accel_U0_p_dstgy_data_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sobel_ip_AXILiteS_s_axi_U_n_0 : STD_LOGIC;
  signal sobel_ip_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal sobel_ip_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal sobel_ip_AXILiteS_s_axi_U_n_72 : STD_LOGIC;
  signal start_for_sobel_accel_U0_full_n : STD_LOGIC;
  signal start_for_sobel_ahbi_U_n_2 : STD_LOGIC;
  signal start_for_xfMat2AXIvideo57_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2AjbC_U_n_2 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_6 : STD_LOGIC;
  signal tmp_4_i_fu_167_p2 : STD_LOGIC;
  signal tmp_4_i_fu_167_p2_8 : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xfMat2AXIvideo57_U0_ap_ready : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_ap_start : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_img_cols_read : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_img_data_V_read : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_n_10 : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_n_11 : STD_LOGIC;
  signal xfMat2AXIvideo57_U0_n_4 : STD_LOGIC;
  signal xfMat2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal xfMat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal xfMat2AXIvideo_U0_img_data_V_read : STD_LOGIC;
  signal xfMat2AXIvideo_U0_img_rows_read : STD_LOGIC;
  signal xfMat2AXIvideo_U0_n_11 : STD_LOGIC;
  signal xfMat2AXIvideo_U0_n_2 : STD_LOGIC;
  signal xfMat2AXIvideo_U0_n_5 : STD_LOGIC;
begin
  p_dst_x_TDEST(0) <= \<const0>\;
  p_dst_x_TID(0) <= \<const0>\;
  p_dst_x_TKEEP(0) <= \<const1>\;
  p_dst_x_TSTRB(0) <= \<const0>\;
  p_dst_y_TDEST(0) <= \<const0>\;
  p_dst_y_TID(0) <= \<const0>\;
  p_dst_y_TKEEP(0) <= \<const1>\;
  p_dst_y_TSTRB(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
AXIvideo2xfMat_U0: entity work.system_sobel_ip_0_1_AXIvideo2xfMat
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      AXIvideo2xfMat_U0_img_data_V_write => AXIvideo2xfMat_U0_img_data_V_write,
      D(7 downto 0) => AXIvideo2xfMat_U0_img_data_V_din(7 downto 0),
      E(0) => shiftReg_ce,
      Q(0) => AXIvideo2xfMat_U0_n_1,
      \SRL_SIG_reg[1][31]\(31 downto 0) => imgInput1_cols_c_dout(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => imgInput1_rows_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2xfMat_U0_ap_ready => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg => AXIvideo2xfMat_U0_n_16,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0,
      imgInput1_cols_c12_full_n => imgInput1_cols_c12_full_n,
      imgInput1_data_V_cha_full_n => imgInput1_data_V_cha_full_n,
      imgInput1_rows_c11_full_n => imgInput1_rows_c11_full_n,
      internal_empty_n_reg => AXIvideo2xfMat_U0_n_12,
      internal_empty_n_reg_0 => AXIvideo2xfMat_U0_n_13,
      internal_full_n_reg => imgInput1_rows_c11_U_n_2,
      p_src_TDATA(7 downto 0) => p_src_TDATA(7 downto 0),
      p_src_TLAST(0) => p_src_TLAST(0),
      p_src_TREADY => p_src_TREADY,
      p_src_TUSER(0) => p_src_TUSER(0),
      p_src_TVALID => p_src_TVALID,
      shiftReg_ce => shiftReg_ce_7
    );
Block_Mat_exit101_pr_U0: entity work.system_sobel_ip_0_1_Block_Mat_exit101_pr
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg => imgOutput2_cols_c_U_n_2,
      start_once_reg => start_once_reg
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXIvideo2xfMat_U0_n_16,
      Q => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_ip_AXILiteS_s_axi_U_n_72,
      Q => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0,
      R => '0'
    );
imgInput1_cols_c12_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      D(31 downto 0) => imgInput1_cols_c12_dout(31 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => imgInput1_cols_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput1_cols_c12_full_n => imgInput1_cols_c12_full_n,
      imgInput1_rows_c11_empty_n => imgInput1_rows_c11_empty_n,
      imgOutput1_cols_c_empty_n => imgOutput1_cols_c_empty_n,
      imgOutput1_rows_c_empty_n => imgOutput1_rows_c_empty_n,
      internal_full_n_reg_0 => AXIvideo2xfMat_U0_n_13,
      \p_dstgx_cols_read_reg_119_reg[0]\ => imgInput1_cols_c12_U_n_1,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
imgInput1_cols_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_0
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      Q(31 downto 0) => width(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => imgInput1_cols_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput1_cols_c_empty_n => imgInput1_cols_c_empty_n,
      imgInput1_cols_c_full_n => imgInput1_cols_c_full_n,
      internal_full_n_reg_0 => sobel_ip_AXILiteS_s_axi_U_n_2,
      shiftReg_ce => shiftReg_ce_7
    );
imgInput1_data_V_cha_U: entity work.system_sobel_ip_0_1_fifo_w8_d1_A
     port map (
      AXIvideo2xfMat_U0_img_data_V_write => AXIvideo2xfMat_U0_img_data_V_write,
      D(7 downto 0) => AXIvideo2xfMat_U0_img_data_V_din(7 downto 0),
      E(0) => shiftReg_ce,
      Q(7 downto 0) => imgInput1_data_V_cha_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput1_data_V_cha_empty_n => imgInput1_data_V_cha_empty_n,
      imgInput1_data_V_cha_full_n => imgInput1_data_V_cha_full_n,
      internal_empty_n_reg_0 => sobel_accel_U0_n_24
    );
imgInput1_rows_c11_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_1
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      D(31 downto 0) => imgInput1_rows_c11_dout(31 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => imgInput1_rows_c_dout(31 downto 0),
      \ap_CS_fsm_reg[0]\ => imgInput1_rows_c11_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2xfMat_U0_ap_ready => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      imgInput1_cols_c12_full_n => imgInput1_cols_c12_full_n,
      imgInput1_cols_c_empty_n => imgInput1_cols_c_empty_n,
      imgInput1_rows_c11_empty_n => imgInput1_rows_c11_empty_n,
      imgInput1_rows_c11_full_n => imgInput1_rows_c11_full_n,
      imgInput1_rows_c_empty_n => imgInput1_rows_c_empty_n,
      internal_full_n_reg_0 => AXIvideo2xfMat_U0_n_12,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
imgInput1_rows_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_2
     port map (
      AXIvideo2xfMat_U0_img_cols_read => AXIvideo2xfMat_U0_img_cols_read,
      Q(31 downto 0) => height(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => imgInput1_rows_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput1_rows_c_empty_n => imgInput1_rows_c_empty_n,
      imgInput1_rows_c_full_n => imgInput1_rows_c_full_n,
      internal_full_n_reg_0 => sobel_ip_AXILiteS_s_axi_U_n_0,
      shiftReg_ce => shiftReg_ce_7
    );
imgOutput1_cols_c14_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_3
     port map (
      D(31 downto 0) => imgOutput1_cols_c14_dout(31 downto 0),
      Q(31 downto 0) => \SRL_SIG_reg[1]_1\(31 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => \SRL_SIG_reg[0]_0\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cols_reg_219_reg[31]\ => imgOutput1_cols_c14_U_n_2,
      \cols_reg_219_reg[31]_0\ => imgOutput1_cols_c14_U_n_3,
      imgOutput1_cols_c14_empty_n => imgOutput1_cols_c14_empty_n,
      imgOutput1_cols_c14_full_n => imgOutput1_cols_c14_full_n,
      img_cols_dout(29) => imgOutput1_cols_c14_U_n_100,
      img_cols_dout(28) => imgOutput1_cols_c14_U_n_101,
      img_cols_dout(27) => imgOutput1_cols_c14_U_n_102,
      img_cols_dout(26) => imgOutput1_cols_c14_U_n_103,
      img_cols_dout(25) => imgOutput1_cols_c14_U_n_104,
      img_cols_dout(24) => imgOutput1_cols_c14_U_n_105,
      img_cols_dout(23) => imgOutput1_cols_c14_U_n_106,
      img_cols_dout(22) => imgOutput1_cols_c14_U_n_107,
      img_cols_dout(21) => imgOutput1_cols_c14_U_n_108,
      img_cols_dout(20) => imgOutput1_cols_c14_U_n_109,
      img_cols_dout(19) => imgOutput1_cols_c14_U_n_110,
      img_cols_dout(18) => imgOutput1_cols_c14_U_n_111,
      img_cols_dout(17) => imgOutput1_cols_c14_U_n_112,
      img_cols_dout(16) => imgOutput1_cols_c14_U_n_113,
      img_cols_dout(15) => imgOutput1_cols_c14_U_n_114,
      img_cols_dout(14) => imgOutput1_cols_c14_U_n_115,
      img_cols_dout(13) => imgOutput1_cols_c14_U_n_116,
      img_cols_dout(12) => imgOutput1_cols_c14_U_n_117,
      img_cols_dout(11) => imgOutput1_cols_c14_U_n_118,
      img_cols_dout(10) => imgOutput1_cols_c14_U_n_119,
      img_cols_dout(9) => imgOutput1_cols_c14_U_n_120,
      img_cols_dout(8) => imgOutput1_cols_c14_U_n_121,
      img_cols_dout(7) => imgOutput1_cols_c14_U_n_122,
      img_cols_dout(6) => imgOutput1_cols_c14_U_n_123,
      img_cols_dout(5) => imgOutput1_cols_c14_U_n_124,
      img_cols_dout(4) => imgOutput1_cols_c14_U_n_125,
      img_cols_dout(3) => imgOutput1_cols_c14_U_n_126,
      img_cols_dout(2) => imgOutput1_cols_c14_U_n_127,
      img_cols_dout(1) => imgOutput1_cols_c14_U_n_128,
      img_cols_dout(0) => imgOutput1_cols_c14_U_n_129,
      internal_full_n_reg_0 => sobel_accel_U0_n_21,
      \out\(31 downto 0) => imgOutput1_cols_c_dout(31 downto 0),
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read,
      xfMat2AXIvideo57_U0_img_cols_read => xfMat2AXIvideo57_U0_img_cols_read
    );
imgOutput1_cols_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x
     port map (
      Q(31 downto 0) => width(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput1_cols_c_empty_n => imgOutput1_cols_c_empty_n,
      imgOutput1_cols_c_full_n => imgOutput1_cols_c_full_n,
      internal_empty_n_reg_0 => sobel_accel_U0_n_28,
      \out\(31 downto 0) => imgOutput1_cols_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_7,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
imgOutput1_data_V_ch_U: entity work.system_sobel_ip_0_1_fifo_w8_d1_A_4
     port map (
      D(7 downto 0) => sobel_accel_U0_p_dstgx_data_V_din(7 downto 0),
      Q(7 downto 0) => imgOutput1_data_V_ch_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput1_data_V_ch_empty_n => imgOutput1_data_V_ch_empty_n,
      imgOutput1_data_V_ch_full_n => imgOutput1_data_V_ch_full_n,
      shiftReg_ce => shiftReg_ce_5,
      xfMat2AXIvideo57_U0_img_data_V_read => xfMat2AXIvideo57_U0_img_data_V_read
    );
imgOutput1_rows_c13_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_5
     port map (
      D(31 downto 0) => imgOutput1_rows_c13_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput1_cols_c14_full_n => imgOutput1_cols_c14_full_n,
      imgOutput1_rows_c13_empty_n => imgOutput1_rows_c13_empty_n,
      imgOutput1_rows_c13_full_n => imgOutput1_rows_c13_full_n,
      imgOutput2_cols_c_empty_n => imgOutput2_cols_c_empty_n,
      internal_full_n_reg_0 => sobel_accel_U0_n_20,
      \out\(31 downto 0) => imgOutput1_rows_c_dout(31 downto 0),
      \p_dstgx_cols_read_reg_119_reg[0]\ => imgOutput1_rows_c13_U_n_2,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_once_reg => start_once_reg_6,
      xfMat2AXIvideo57_U0_img_cols_read => xfMat2AXIvideo57_U0_img_cols_read
    );
imgOutput1_rows_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x_6
     port map (
      Q(31 downto 0) => height(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput1_rows_c_empty_n => imgOutput1_rows_c_empty_n,
      imgOutput1_rows_c_full_n => imgOutput1_rows_c_full_n,
      \out\(31 downto 0) => imgOutput1_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_7,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read
    );
imgOutput2_cols_c15_U: entity work.system_sobel_ip_0_1_fifo_w32_d2_A_x_7
     port map (
      D(31 downto 0) => imgOutput2_cols_c15_dout(31 downto 0),
      Q(31 downto 0) => \SRL_SIG_reg[1]_3\(31 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => \SRL_SIG_reg[0]_2\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cols_reg_219_reg[31]\ => imgOutput2_cols_c15_U_n_2,
      \cols_reg_219_reg[31]_0\ => imgOutput2_cols_c15_U_n_3,
      imgOutput2_cols_c15_empty_n => imgOutput2_cols_c15_empty_n,
      imgOutput2_cols_c15_full_n => imgOutput2_cols_c15_full_n,
      img_cols_dout(29) => imgOutput2_cols_c15_U_n_100,
      img_cols_dout(28) => imgOutput2_cols_c15_U_n_101,
      img_cols_dout(27) => imgOutput2_cols_c15_U_n_102,
      img_cols_dout(26) => imgOutput2_cols_c15_U_n_103,
      img_cols_dout(25) => imgOutput2_cols_c15_U_n_104,
      img_cols_dout(24) => imgOutput2_cols_c15_U_n_105,
      img_cols_dout(23) => imgOutput2_cols_c15_U_n_106,
      img_cols_dout(22) => imgOutput2_cols_c15_U_n_107,
      img_cols_dout(21) => imgOutput2_cols_c15_U_n_108,
      img_cols_dout(20) => imgOutput2_cols_c15_U_n_109,
      img_cols_dout(19) => imgOutput2_cols_c15_U_n_110,
      img_cols_dout(18) => imgOutput2_cols_c15_U_n_111,
      img_cols_dout(17) => imgOutput2_cols_c15_U_n_112,
      img_cols_dout(16) => imgOutput2_cols_c15_U_n_113,
      img_cols_dout(15) => imgOutput2_cols_c15_U_n_114,
      img_cols_dout(14) => imgOutput2_cols_c15_U_n_115,
      img_cols_dout(13) => imgOutput2_cols_c15_U_n_116,
      img_cols_dout(12) => imgOutput2_cols_c15_U_n_117,
      img_cols_dout(11) => imgOutput2_cols_c15_U_n_118,
      img_cols_dout(10) => imgOutput2_cols_c15_U_n_119,
      img_cols_dout(9) => imgOutput2_cols_c15_U_n_120,
      img_cols_dout(8) => imgOutput2_cols_c15_U_n_121,
      img_cols_dout(7) => imgOutput2_cols_c15_U_n_122,
      img_cols_dout(6) => imgOutput2_cols_c15_U_n_123,
      img_cols_dout(5) => imgOutput2_cols_c15_U_n_124,
      img_cols_dout(4) => imgOutput2_cols_c15_U_n_125,
      img_cols_dout(3) => imgOutput2_cols_c15_U_n_126,
      img_cols_dout(2) => imgOutput2_cols_c15_U_n_127,
      img_cols_dout(1) => imgOutput2_cols_c15_U_n_128,
      img_cols_dout(0) => imgOutput2_cols_c15_U_n_129,
      internal_full_n_reg_0 => sobel_accel_U0_n_22,
      \out\(31 downto 0) => imgOutput2_cols_c_dout(31 downto 0),
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read,
      xfMat2AXIvideo_U0_img_rows_read => xfMat2AXIvideo_U0_img_rows_read
    );
imgOutput2_cols_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d3_A_x_8
     port map (
      Q(31 downto 0) => width(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0,
      imgInput1_cols_c_full_n => imgInput1_cols_c_full_n,
      imgInput1_rows_c_full_n => imgInput1_rows_c_full_n,
      imgOutput1_cols_c_full_n => imgOutput1_cols_c_full_n,
      imgOutput1_rows_c_full_n => imgOutput1_rows_c_full_n,
      imgOutput2_cols_c_empty_n => imgOutput2_cols_c_empty_n,
      imgOutput2_rows_c_full_n => imgOutput2_rows_c_full_n,
      internal_empty_n_reg_0 => sobel_accel_U0_n_29,
      \out\(31 downto 0) => imgOutput2_cols_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_7,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read,
      start_for_sobel_accel_U0_full_n => start_for_sobel_accel_U0_full_n,
      start_for_xfMat2AXIvideo_U0_full_n => start_for_xfMat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => imgOutput2_cols_c_U_n_1,
      start_once_reg_reg_0 => imgOutput2_cols_c_U_n_2
    );
imgOutput2_data_V_ch_U: entity work.system_sobel_ip_0_1_fifo_w8_d1_A_9
     port map (
      D(7 downto 0) => sobel_accel_U0_p_dstgy_data_V_din(7 downto 0),
      Q(7 downto 0) => imgOutput2_data_V_ch_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput2_data_V_ch_empty_n => imgOutput2_data_V_ch_empty_n,
      imgOutput2_data_V_ch_full_n => imgOutput2_data_V_ch_full_n,
      shiftReg_ce => shiftReg_ce_4,
      xfMat2AXIvideo_U0_img_data_V_read => xfMat2AXIvideo_U0_img_data_V_read
    );
imgOutput2_rows_c_U: entity work.system_sobel_ip_0_1_fifo_w32_d4_A
     port map (
      Q(31 downto 0) => height(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgOutput2_rows_c_empty_n => imgOutput2_rows_c_empty_n,
      imgOutput2_rows_c_full_n => imgOutput2_rows_c_full_n,
      internal_empty_n_reg_0 => xfMat2AXIvideo_U0_n_11,
      \out\(31 downto 0) => imgOutput2_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_7,
      xfMat2AXIvideo_U0_img_rows_read => xfMat2AXIvideo_U0_img_rows_read
    );
sobel_accel_U0: entity work.system_sobel_ip_0_1_sobel_accel
     port map (
      D(7 downto 0) => sobel_accel_U0_p_dstgx_data_V_din(7 downto 0),
      Q(0) => sobel_accel_U0_n_2,
      \SRL_SIG_reg[0][7]\(7 downto 0) => sobel_accel_U0_p_dstgy_data_V_din(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => imgInput1_data_V_cha_dout(7 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => imgInput1_rows_c11_dout(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => imgInput1_cols_c12_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput1_data_V_cha_empty_n => imgInput1_data_V_cha_empty_n,
      imgOutput1_cols_c14_full_n => imgOutput1_cols_c14_full_n,
      imgOutput1_cols_c_empty_n => imgOutput1_cols_c_empty_n,
      imgOutput1_data_V_ch_full_n => imgOutput1_data_V_ch_full_n,
      imgOutput1_rows_c13_full_n => imgOutput1_rows_c13_full_n,
      imgOutput2_cols_c15_full_n => imgOutput2_cols_c15_full_n,
      imgOutput2_cols_c_empty_n => imgOutput2_cols_c_empty_n,
      imgOutput2_data_V_ch_full_n => imgOutput2_data_V_ch_full_n,
      \int_height_reg[31]\(31 downto 0) => imgOutput1_rows_c_dout(31 downto 0),
      \int_width_reg[31]\(31 downto 0) => imgOutput1_cols_c_dout(31 downto 0),
      internal_empty_n_reg => sobel_accel_U0_n_20,
      internal_empty_n_reg_0 => sobel_accel_U0_n_21,
      internal_empty_n_reg_1 => sobel_accel_U0_n_22,
      internal_empty_n_reg_2 => imgInput1_cols_c12_U_n_1,
      internal_full_n_reg => sobel_accel_U0_n_23,
      internal_full_n_reg_0 => sobel_accel_U0_n_28,
      internal_full_n_reg_1 => sobel_accel_U0_n_29,
      internal_full_n_reg_2 => imgOutput1_rows_c13_U_n_2,
      \mOutPtr_reg[0]\ => sobel_accel_U0_n_24,
      \mOutPtr_reg[2]\ => sobel_accel_U0_n_27,
      shiftReg_ce => shiftReg_ce_5,
      shiftReg_ce_0 => shiftReg_ce_4,
      sobel_accel_U0_ap_ready => sobel_accel_U0_ap_ready,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      sobel_accel_U0_p_dstgy_cols_read => sobel_accel_U0_p_dstgy_cols_read,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_once_reg => start_once_reg_6
    );
sobel_ip_AXILiteS_s_axi_U: entity work.system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi
     port map (
      \ap_CS_fsm_reg[0]\ => start_for_sobel_ahbi_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_done => ap_sync_done,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg => sobel_ip_AXILiteS_s_axi_U_n_72,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0,
      height(31 downto 0) => height(31 downto 0),
      imgInput1_cols_c_full_n => imgInput1_cols_c_full_n,
      imgInput1_rows_c_full_n => imgInput1_rows_c_full_n,
      internal_empty_n_reg => sobel_ip_AXILiteS_s_axi_U_n_0,
      internal_empty_n_reg_0 => sobel_ip_AXILiteS_s_axi_U_n_2,
      internal_full_n_reg => imgOutput2_cols_c_U_n_1,
      interrupt => interrupt,
      \mOutPtr_reg[0]\ => sobel_ip_AXILiteS_s_axi_U_n_4,
      \out\(1) => s_axi_AXILiteS_RVALID,
      \out\(0) => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID(2) => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_BVALID(1) => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_BVALID(0) => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      shiftReg_ce => shiftReg_ce_7,
      start_for_sobel_accel_U0_full_n => start_for_sobel_accel_U0_full_n,
      start_for_xfMat2AXIvideo_U0_full_n => start_for_xfMat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      width(31 downto 0) => width(31 downto 0)
    );
start_for_sobel_ahbi_U: entity work.system_sobel_ip_0_1_start_for_sobel_ahbi
     port map (
      Q(0) => sobel_accel_U0_n_2,
      \ap_CS_fsm_reg[0]\(0) => xfMat2AXIvideo_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg => sobel_ip_AXILiteS_s_axi_U_n_4,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0,
      int_ap_idle_reg => start_for_sobel_ahbi_U_n_2,
      internal_empty_n_reg_0 => sobel_accel_U0_n_23,
      internal_empty_n_reg_1 => start_for_xfMat2AjbC_U_n_2,
      sobel_accel_U0_ap_ready => sobel_accel_U0_ap_ready,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      start_for_sobel_accel_U0_full_n => start_for_sobel_accel_U0_full_n,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_for_xfMat2AXIvideo_U0_full_n => start_for_xfMat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_6,
      xfMat2AXIvideo_U0_ap_start => xfMat2AXIvideo_U0_ap_start
    );
start_for_xfMat2Aibs_U: entity work.system_sobel_ip_0_1_start_for_xfMat2Aibs
     port map (
      CO(0) => tmp_4_i_fu_167_p2_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg => sobel_ip_AXILiteS_s_axi_U_n_4,
      i_reg_2330 => i_reg_2330_9,
      start_for_xfMat2AXIvideo_U0_full_n => start_for_xfMat2AXIvideo_U0_full_n,
      xfMat2AXIvideo_U0_ap_ready => xfMat2AXIvideo_U0_ap_ready,
      xfMat2AXIvideo_U0_ap_start => xfMat2AXIvideo_U0_ap_start
    );
start_for_xfMat2AjbC_U: entity work.system_sobel_ip_0_1_start_for_xfMat2AjbC
     port map (
      CO(0) => tmp_4_i_fu_167_p2,
      Q(0) => xfMat2AXIvideo57_U0_n_4,
      \ap_CS_fsm_reg[0]\(0) => AXIvideo2xfMat_U0_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2xfMat_U0_ap_ready => ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
      i_reg_2330 => i_reg_2330,
      int_ap_idle_reg => start_for_xfMat2AjbC_U_n_2,
      internal_empty_n_reg_0 => xfMat2AXIvideo57_U0_n_11,
      sobel_accel_U0_ap_start => sobel_accel_U0_ap_start,
      start_for_xfMat2AXIvideo57_U0_full_n => start_for_xfMat2AXIvideo57_U0_full_n,
      start_once_reg => start_once_reg_6,
      start_once_reg_reg => sobel_accel_U0_n_27,
      xfMat2AXIvideo57_U0_ap_ready => xfMat2AXIvideo57_U0_ap_ready,
      xfMat2AXIvideo57_U0_ap_start => xfMat2AXIvideo57_U0_ap_start
    );
xfMat2AXIvideo57_U0: entity work.system_sobel_ip_0_1_xfMat2AXIvideo57
     port map (
      CO(0) => tmp_4_i_fu_167_p2,
      D(31 downto 0) => imgOutput1_cols_c14_dout(31 downto 0),
      Q(0) => xfMat2AXIvideo57_U0_n_4,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0]_0\(31 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => imgOutput1_data_V_ch_dout(7 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => imgOutput1_rows_c13_dout(31 downto 0),
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1]_1\(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_10,
      ap_done_reg_reg_0 => xfMat2AXIvideo57_U0_n_10,
      ap_done_reg_reg_1 => xfMat2AXIvideo_U0_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_reg_2330 => i_reg_2330,
      imgOutput1_cols_c14_empty_n => imgOutput1_cols_c14_empty_n,
      imgOutput1_data_V_ch_empty_n => imgOutput1_data_V_ch_empty_n,
      imgOutput1_rows_c13_empty_n => imgOutput1_rows_c13_empty_n,
      img_cols_dout(29) => imgOutput1_cols_c14_U_n_100,
      img_cols_dout(28) => imgOutput1_cols_c14_U_n_101,
      img_cols_dout(27) => imgOutput1_cols_c14_U_n_102,
      img_cols_dout(26) => imgOutput1_cols_c14_U_n_103,
      img_cols_dout(25) => imgOutput1_cols_c14_U_n_104,
      img_cols_dout(24) => imgOutput1_cols_c14_U_n_105,
      img_cols_dout(23) => imgOutput1_cols_c14_U_n_106,
      img_cols_dout(22) => imgOutput1_cols_c14_U_n_107,
      img_cols_dout(21) => imgOutput1_cols_c14_U_n_108,
      img_cols_dout(20) => imgOutput1_cols_c14_U_n_109,
      img_cols_dout(19) => imgOutput1_cols_c14_U_n_110,
      img_cols_dout(18) => imgOutput1_cols_c14_U_n_111,
      img_cols_dout(17) => imgOutput1_cols_c14_U_n_112,
      img_cols_dout(16) => imgOutput1_cols_c14_U_n_113,
      img_cols_dout(15) => imgOutput1_cols_c14_U_n_114,
      img_cols_dout(14) => imgOutput1_cols_c14_U_n_115,
      img_cols_dout(13) => imgOutput1_cols_c14_U_n_116,
      img_cols_dout(12) => imgOutput1_cols_c14_U_n_117,
      img_cols_dout(11) => imgOutput1_cols_c14_U_n_118,
      img_cols_dout(10) => imgOutput1_cols_c14_U_n_119,
      img_cols_dout(9) => imgOutput1_cols_c14_U_n_120,
      img_cols_dout(8) => imgOutput1_cols_c14_U_n_121,
      img_cols_dout(7) => imgOutput1_cols_c14_U_n_122,
      img_cols_dout(6) => imgOutput1_cols_c14_U_n_123,
      img_cols_dout(5) => imgOutput1_cols_c14_U_n_124,
      img_cols_dout(4) => imgOutput1_cols_c14_U_n_125,
      img_cols_dout(3) => imgOutput1_cols_c14_U_n_126,
      img_cols_dout(2) => imgOutput1_cols_c14_U_n_127,
      img_cols_dout(1) => imgOutput1_cols_c14_U_n_128,
      img_cols_dout(0) => imgOutput1_cols_c14_U_n_129,
      \mOutPtr_reg[0]\ => imgOutput1_cols_c14_U_n_3,
      \mOutPtr_reg[1]\ => xfMat2AXIvideo57_U0_n_11,
      \mOutPtr_reg[1]_0\ => imgOutput1_cols_c14_U_n_2,
      p_dst_x_TDATA(7 downto 0) => p_dst_x_TDATA(7 downto 0),
      p_dst_x_TLAST(0) => p_dst_x_TLAST(0),
      p_dst_x_TREADY => p_dst_x_TREADY,
      p_dst_x_TUSER(0) => p_dst_x_TUSER(0),
      p_dst_x_TVALID => p_dst_x_TVALID,
      xfMat2AXIvideo57_U0_ap_ready => xfMat2AXIvideo57_U0_ap_ready,
      xfMat2AXIvideo57_U0_ap_start => xfMat2AXIvideo57_U0_ap_start,
      xfMat2AXIvideo57_U0_img_cols_read => xfMat2AXIvideo57_U0_img_cols_read,
      xfMat2AXIvideo57_U0_img_data_V_read => xfMat2AXIvideo57_U0_img_data_V_read,
      xfMat2AXIvideo_U0_ap_ready => xfMat2AXIvideo_U0_ap_ready
    );
xfMat2AXIvideo_U0: entity work.system_sobel_ip_0_1_xfMat2AXIvideo
     port map (
      CO(0) => tmp_4_i_fu_167_p2_8,
      D(31 downto 0) => imgOutput2_cols_c15_dout(31 downto 0),
      Q(0) => xfMat2AXIvideo_U0_n_5,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0]_2\(31 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => imgOutput2_data_V_ch_dout(7 downto 0),
      \SRL_SIG_reg[1][31]\(31 downto 0) => \SRL_SIG_reg[1]_3\(31 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_10,
      ap_done_reg_0 => ap_done_reg,
      ap_done_reg_reg_0 => xfMat2AXIvideo_U0_n_2,
      ap_done_reg_reg_1 => xfMat2AXIvideo57_U0_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_done => ap_sync_done,
      i_reg_2330 => i_reg_2330_9,
      i_reg_2330_1 => i_reg_2330,
      imgOutput2_cols_c15_empty_n => imgOutput2_cols_c15_empty_n,
      imgOutput2_data_V_ch_empty_n => imgOutput2_data_V_ch_empty_n,
      imgOutput2_rows_c_empty_n => imgOutput2_rows_c_empty_n,
      img_cols_dout(29) => imgOutput2_cols_c15_U_n_100,
      img_cols_dout(28) => imgOutput2_cols_c15_U_n_101,
      img_cols_dout(27) => imgOutput2_cols_c15_U_n_102,
      img_cols_dout(26) => imgOutput2_cols_c15_U_n_103,
      img_cols_dout(25) => imgOutput2_cols_c15_U_n_104,
      img_cols_dout(24) => imgOutput2_cols_c15_U_n_105,
      img_cols_dout(23) => imgOutput2_cols_c15_U_n_106,
      img_cols_dout(22) => imgOutput2_cols_c15_U_n_107,
      img_cols_dout(21) => imgOutput2_cols_c15_U_n_108,
      img_cols_dout(20) => imgOutput2_cols_c15_U_n_109,
      img_cols_dout(19) => imgOutput2_cols_c15_U_n_110,
      img_cols_dout(18) => imgOutput2_cols_c15_U_n_111,
      img_cols_dout(17) => imgOutput2_cols_c15_U_n_112,
      img_cols_dout(16) => imgOutput2_cols_c15_U_n_113,
      img_cols_dout(15) => imgOutput2_cols_c15_U_n_114,
      img_cols_dout(14) => imgOutput2_cols_c15_U_n_115,
      img_cols_dout(13) => imgOutput2_cols_c15_U_n_116,
      img_cols_dout(12) => imgOutput2_cols_c15_U_n_117,
      img_cols_dout(11) => imgOutput2_cols_c15_U_n_118,
      img_cols_dout(10) => imgOutput2_cols_c15_U_n_119,
      img_cols_dout(9) => imgOutput2_cols_c15_U_n_120,
      img_cols_dout(8) => imgOutput2_cols_c15_U_n_121,
      img_cols_dout(7) => imgOutput2_cols_c15_U_n_122,
      img_cols_dout(6) => imgOutput2_cols_c15_U_n_123,
      img_cols_dout(5) => imgOutput2_cols_c15_U_n_124,
      img_cols_dout(4) => imgOutput2_cols_c15_U_n_125,
      img_cols_dout(3) => imgOutput2_cols_c15_U_n_126,
      img_cols_dout(2) => imgOutput2_cols_c15_U_n_127,
      img_cols_dout(1) => imgOutput2_cols_c15_U_n_128,
      img_cols_dout(0) => imgOutput2_cols_c15_U_n_129,
      \int_height_reg[31]\(31 downto 0) => imgOutput2_rows_c_dout(31 downto 0),
      internal_full_n_reg => xfMat2AXIvideo_U0_n_11,
      \mOutPtr_reg[0]\ => imgOutput2_cols_c15_U_n_3,
      \mOutPtr_reg[1]\ => imgOutput2_cols_c15_U_n_2,
      p_dst_y_TDATA(7 downto 0) => p_dst_y_TDATA(7 downto 0),
      p_dst_y_TLAST(0) => p_dst_y_TLAST(0),
      p_dst_y_TREADY => p_dst_y_TREADY,
      p_dst_y_TUSER(0) => p_dst_y_TUSER(0),
      p_dst_y_TVALID => p_dst_y_TVALID,
      \rows_reg_214_reg[30]_0\(0) => tmp_4_i_fu_167_p2,
      xfMat2AXIvideo57_U0_ap_ready => xfMat2AXIvideo57_U0_ap_ready,
      xfMat2AXIvideo_U0_ap_ready => xfMat2AXIvideo_U0_ap_ready,
      xfMat2AXIvideo_U0_ap_start => xfMat2AXIvideo_U0_ap_start,
      xfMat2AXIvideo_U0_img_data_V_read => xfMat2AXIvideo_U0_img_data_V_read,
      xfMat2AXIvideo_U0_img_rows_read => xfMat2AXIvideo_U0_img_rows_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_sobel_ip_0_1 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    p_src_TVALID : in STD_LOGIC;
    p_src_TREADY : out STD_LOGIC;
    p_src_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TVALID : out STD_LOGIC;
    p_dst_x_TREADY : in STD_LOGIC;
    p_dst_x_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dst_x_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_x_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TVALID : out STD_LOGIC;
    p_dst_y_TREADY : in STD_LOGIC;
    p_dst_y_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_dst_y_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_dst_y_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_sobel_ip_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_sobel_ip_0_1 : entity is "system_sobel_ip_0_1,sobel_ip,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_sobel_ip_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_sobel_ip_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_sobel_ip_0_1 : entity is "sobel_ip,Vivado 2018.2";
  attribute hls_module : string;
  attribute hls_module of system_sobel_ip_0_1 : entity is "yes";
end system_sobel_ip_0_1;

architecture STRUCTURE of system_sobel_ip_0_1 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:p_src:p_dst_x:p_dst_y, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of p_dst_x_TREADY : signal is "xilinx.com:interface:axis:1.0 p_dst_x TREADY";
  attribute X_INTERFACE_INFO of p_dst_x_TVALID : signal is "xilinx.com:interface:axis:1.0 p_dst_x TVALID";
  attribute X_INTERFACE_INFO of p_dst_y_TREADY : signal is "xilinx.com:interface:axis:1.0 p_dst_y TREADY";
  attribute X_INTERFACE_INFO of p_dst_y_TVALID : signal is "xilinx.com:interface:axis:1.0 p_dst_y TVALID";
  attribute X_INTERFACE_INFO of p_src_TREADY : signal is "xilinx.com:interface:axis:1.0 p_src TREADY";
  attribute X_INTERFACE_INFO of p_src_TVALID : signal is "xilinx.com:interface:axis:1.0 p_src TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 150000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of p_dst_x_TDATA : signal is "xilinx.com:interface:axis:1.0 p_dst_x TDATA";
  attribute X_INTERFACE_INFO of p_dst_x_TDEST : signal is "xilinx.com:interface:axis:1.0 p_dst_x TDEST";
  attribute X_INTERFACE_PARAMETER of p_dst_x_TDEST : signal is "XIL_INTERFACENAME p_dst_x, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of p_dst_x_TID : signal is "xilinx.com:interface:axis:1.0 p_dst_x TID";
  attribute X_INTERFACE_INFO of p_dst_x_TKEEP : signal is "xilinx.com:interface:axis:1.0 p_dst_x TKEEP";
  attribute X_INTERFACE_INFO of p_dst_x_TLAST : signal is "xilinx.com:interface:axis:1.0 p_dst_x TLAST";
  attribute X_INTERFACE_INFO of p_dst_x_TSTRB : signal is "xilinx.com:interface:axis:1.0 p_dst_x TSTRB";
  attribute X_INTERFACE_INFO of p_dst_x_TUSER : signal is "xilinx.com:interface:axis:1.0 p_dst_x TUSER";
  attribute X_INTERFACE_INFO of p_dst_y_TDATA : signal is "xilinx.com:interface:axis:1.0 p_dst_y TDATA";
  attribute X_INTERFACE_INFO of p_dst_y_TDEST : signal is "xilinx.com:interface:axis:1.0 p_dst_y TDEST";
  attribute X_INTERFACE_PARAMETER of p_dst_y_TDEST : signal is "XIL_INTERFACENAME p_dst_y, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of p_dst_y_TID : signal is "xilinx.com:interface:axis:1.0 p_dst_y TID";
  attribute X_INTERFACE_INFO of p_dst_y_TKEEP : signal is "xilinx.com:interface:axis:1.0 p_dst_y TKEEP";
  attribute X_INTERFACE_INFO of p_dst_y_TLAST : signal is "xilinx.com:interface:axis:1.0 p_dst_y TLAST";
  attribute X_INTERFACE_INFO of p_dst_y_TSTRB : signal is "xilinx.com:interface:axis:1.0 p_dst_y TSTRB";
  attribute X_INTERFACE_INFO of p_dst_y_TUSER : signal is "xilinx.com:interface:axis:1.0 p_dst_y TUSER";
  attribute X_INTERFACE_INFO of p_src_TDATA : signal is "xilinx.com:interface:axis:1.0 p_src TDATA";
  attribute X_INTERFACE_INFO of p_src_TDEST : signal is "xilinx.com:interface:axis:1.0 p_src TDEST";
  attribute X_INTERFACE_PARAMETER of p_src_TDEST : signal is "XIL_INTERFACENAME p_src, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of p_src_TID : signal is "xilinx.com:interface:axis:1.0 p_src TID";
  attribute X_INTERFACE_INFO of p_src_TKEEP : signal is "xilinx.com:interface:axis:1.0 p_src TKEEP";
  attribute X_INTERFACE_INFO of p_src_TLAST : signal is "xilinx.com:interface:axis:1.0 p_src TLAST";
  attribute X_INTERFACE_INFO of p_src_TSTRB : signal is "xilinx.com:interface:axis:1.0 p_src TSTRB";
  attribute X_INTERFACE_INFO of p_src_TUSER : signal is "xilinx.com:interface:axis:1.0 p_src TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.system_sobel_ip_0_1_sobel_ip
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      p_dst_x_TDATA(7 downto 0) => p_dst_x_TDATA(7 downto 0),
      p_dst_x_TDEST(0) => p_dst_x_TDEST(0),
      p_dst_x_TID(0) => p_dst_x_TID(0),
      p_dst_x_TKEEP(0) => p_dst_x_TKEEP(0),
      p_dst_x_TLAST(0) => p_dst_x_TLAST(0),
      p_dst_x_TREADY => p_dst_x_TREADY,
      p_dst_x_TSTRB(0) => p_dst_x_TSTRB(0),
      p_dst_x_TUSER(0) => p_dst_x_TUSER(0),
      p_dst_x_TVALID => p_dst_x_TVALID,
      p_dst_y_TDATA(7 downto 0) => p_dst_y_TDATA(7 downto 0),
      p_dst_y_TDEST(0) => p_dst_y_TDEST(0),
      p_dst_y_TID(0) => p_dst_y_TID(0),
      p_dst_y_TKEEP(0) => p_dst_y_TKEEP(0),
      p_dst_y_TLAST(0) => p_dst_y_TLAST(0),
      p_dst_y_TREADY => p_dst_y_TREADY,
      p_dst_y_TSTRB(0) => p_dst_y_TSTRB(0),
      p_dst_y_TUSER(0) => p_dst_y_TUSER(0),
      p_dst_y_TVALID => p_dst_y_TVALID,
      p_src_TDATA(7 downto 0) => p_src_TDATA(7 downto 0),
      p_src_TDEST(0) => p_src_TDEST(0),
      p_src_TID(0) => p_src_TID(0),
      p_src_TKEEP(0) => p_src_TKEEP(0),
      p_src_TLAST(0) => p_src_TLAST(0),
      p_src_TREADY => p_src_TREADY,
      p_src_TSTRB(0) => p_src_TSTRB(0),
      p_src_TUSER(0) => p_src_TUSER(0),
      p_src_TVALID => p_src_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
