#This variable holds the names of all the source files
SRC = file1.c file2.c file3.c
#This variable holds the name of the output file
OUTPUT = program

#This rule will compile all the source files and output the executable
$(OUTPUT): $(SRC)
	gcc -o $(OUTPUT) $(SRC)

#This rule will clean up any temporary files
clean:
	rm -rf *.o $(OUTPUT)

#This make target will run the program
run:
	./$(OUTPUT)

#This target is the default, it will run the program after compiling
.PHONY: all
all: $(OUTPUT) run

#This target will run the program with debug flags enabled
debug:
	gcc -o $(OUTPUT) -g $(SRC)
	gdb $(OUTPUT)

#This target will print out the help menu
.PHONY: help
help:
	@echo "Available targets:"
	@echo " - all: Compiles and runs the program"
	@echo " - clean: Removes temporary files"
	@echo " - run: Runs the program"
	@echo " - debug: Runs the program with debug flags enabled"
	@echo " - help: Prints out the help menu"