// Generated by CIRCT 42e53322a
module bsg_mux_one_hot_width_p32_els_p1(	// /tmp/tmp.jHGhH4HKAw/12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.cleaned.mlir:2:3
  input  [31:0] data_i,	// /tmp/tmp.jHGhH4HKAw/12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.cleaned.mlir:2:50
  input         sel_one_hot_i,	// /tmp/tmp.jHGhH4HKAw/12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.cleaned.mlir:2:68
  output [31:0] data_o	// /tmp/tmp.jHGhH4HKAw/12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.cleaned.mlir:2:93
);

  assign data_o = data_i & {32{sel_one_hot_i}};	// /tmp/tmp.jHGhH4HKAw/12885_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_mux_one_hot_width_p32_els_p1.cleaned.mlir:3:10, :4:10, :5:5
endmodule

