\relax 
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Data-path Architecture for WRAMP CPU}}{1}}
\newlabel{fig:wrampblok}{{1}{1}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Operation History}}{1}}
\newlabel{fig:hist}{{2}{1}}
\newlabel{ques:badack}{{2}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Code for Question\nobreakspace  {}2\hbox {}}}{3}}
\newlabel{code:badack}{{3}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {A}Definition of the WRAMP Control Signals for Question 1}{4}}
\newlabel{cntrl_sig_defn}{{A}{4}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Descriptions of each of the control signals}}{4}}
\newlabel{table:signals}{{1}{4}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces ALU Operations}}{5}}
\newlabel{table:alu}{{2}{5}}
\@writefile{toc}{\contentsline {section}{\numberline {B}\$cctrl - CPU Control Register}{6}}
\newlabel{appen:cctrl}{{B}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces \$cctrl - CPU Control Register}}{6}}
\newlabel{cctrl_pic}{{4}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.1}Interrupt Enable}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.2}Interrupt Mask}{6}}
\newlabel{sec:imask}{{B.2}{6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {B.3}Kernel User Mode}{6}}
\@writefile{toc}{\contentsline {section}{\numberline {C}\$estat - Exception Status Register}{7}}
\newlabel{appen:estat}{{C}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces \$estat - Exception Status Register}}{7}}
\newlabel{estat_pic}{{5}{7}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Exception Status Register Fields}}{7}}
\newlabel{table:sta_loc}{{3}{7}}
\@writefile{toc}{\contentsline {section}{\numberline {D}Details of the Serial ports}{8}}
\newlabel{org_sp_defn}{{D}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces Base addresses for each serial port}}{8}}
\newlabel{table:serialbase}{{4}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {5}{\ignorespaces Serial Port Register Offsets}}{8}}
\newlabel{table:serialoffset}{{5}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {6}{\ignorespaces Status register format}}{8}}
\newlabel{table:serialstat}{{6}{8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {D.1}Serial Control Register}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces The Serial Control Register}}{9}}
\newlabel{serial_cr_pic}{{6}{9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {D.2}Serial Interrupt Acknowledge Register}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces The Serial Interrupt Acknowledge Register}}{9}}
\newlabel{serial_iack_pic}{{7}{9}}
\@writefile{toc}{\contentsline {section}{\numberline {E}Parallel Interface}{10}}
\newlabel{appen:parallel}{{E}{10}}
\@writefile{lot}{\contentsline {table}{\numberline {7}{\ignorespaces Parallel Port Register Offsets}}{10}}
\newlabel{table:parallel_offsets}{{7}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {E.1}Parallel Switch Register}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces The Switch Register}}{10}}
\newlabel{switch_reg_pic}{{8}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {E.2}Parallel Push Button Register}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces The Push Button Register}}{10}}
\newlabel{button_reg_pic}{{9}{10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {E.3}Parallel Left and Right SSD Registers}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces Seven-segment display bit encoding}}{11}}
\newlabel{fig:ssd}{{10}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {E.4}Parallel Control Register}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces The Parallel Control Register}}{11}}
\newlabel{parallel_cr_pic}{{11}{11}}
\@writefile{toc}{\contentsline {subsection}{\numberline {E.5}Parallel Interrupt Acknowledge Register}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces The Parallel Interrupt Acknowledge Register}}{11}}
\newlabel{parallel_iack_pic}{{12}{11}}
