C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis   -part M2GL025  -package VF400  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  BaseDesign  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.vm   -freq 100.000   -tcl  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\designer\BaseDesign\synthesis.fdc  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synwork\BaseDesign_prem.srd  -sap  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.sap  -otap  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.tap  -omap  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.map  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v  -sap  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.sap  -ologparam  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\syntmp\BaseDesign.plg  -osyn  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\BaseDesign.srm  -prjdir  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\  -prjname  BaseDesign_syn  -log  C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF400 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module BaseDesign -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\BaseDesign.vm -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_prem.srd -sap ..\BaseDesign.sap -otap ..\BaseDesign.tap -omap ..\BaseDesign.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v -sap ..\BaseDesign.sap -ologparam BaseDesign.plg -osyn ..\BaseDesign.srm -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:111
file:..\scratchproject.prs|io:o|time:1582804694|size:43970|exec:0|csum:
file:..\BaseDesign.vm|io:o|time:1582804820|size:8592629|exec:0|csum:
file:..\..\designer\BaseDesign\synthesis.fdc|io:i|time:1582804693|size:883|exec:0|csum:97173482FE705086632628A3306BE76B
file:..\synwork\BaseDesign_prem.srd|io:i|time:1582804711|size:1524981|exec:0|csum:D63658A1039D4C0F01C41FFD510D6652
file:..\BaseDesign.sap|io:o|time:1582804713|size:28965|exec:0|csum:
file:..\BaseDesign.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\BaseDesign.map|io:o|time:1582804824|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v|io:i|time:1562075649|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:..\BaseDesign.sap|io:o|time:1582804713|size:28965|exec:0|csum:
file:BaseDesign.plg|io:o|time:1582804824|size:1739|exec:0|csum:
file:..\BaseDesign.srm|io:o|time:1582804817|size:51301|exec:0|csum:
file:..\synlog\BaseDesign_fpga_mapper.srr|io:o|time:1582804824|size:283514|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
