#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2834ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27ff320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28066f0 .functor NOT 1, L_0x2862630, C4<0>, C4<0>, C4<0>;
L_0x2862460 .functor XOR 2, L_0x2862320, L_0x28623c0, C4<00>, C4<00>;
L_0x2862570 .functor XOR 2, L_0x2862460, L_0x28624d0, C4<00>, C4<00>;
v0x285e490_0 .net *"_ivl_10", 1 0, L_0x28624d0;  1 drivers
v0x285e590_0 .net *"_ivl_12", 1 0, L_0x2862570;  1 drivers
v0x285e670_0 .net *"_ivl_2", 1 0, L_0x2862280;  1 drivers
v0x285e730_0 .net *"_ivl_4", 1 0, L_0x2862320;  1 drivers
v0x285e810_0 .net *"_ivl_6", 1 0, L_0x28623c0;  1 drivers
v0x285e940_0 .net *"_ivl_8", 1 0, L_0x2862460;  1 drivers
v0x285ea20_0 .net "a", 0 0, v0x285b4c0_0;  1 drivers
v0x285eac0_0 .net "b", 0 0, v0x285b560_0;  1 drivers
v0x285eb60_0 .net "c", 0 0, v0x285b600_0;  1 drivers
v0x285ec00_0 .var "clk", 0 0;
v0x285eca0_0 .net "d", 0 0, v0x285b740_0;  1 drivers
v0x285ed40_0 .net "out_pos_dut", 0 0, L_0x28620c0;  1 drivers
v0x285ede0_0 .net "out_pos_ref", 0 0, L_0x2860310;  1 drivers
v0x285ee80_0 .net "out_sop_dut", 0 0, L_0x2860ca0;  1 drivers
v0x285ef20_0 .net "out_sop_ref", 0 0, L_0x28360f0;  1 drivers
v0x285efc0_0 .var/2u "stats1", 223 0;
v0x285f060_0 .var/2u "strobe", 0 0;
v0x285f100_0 .net "tb_match", 0 0, L_0x2862630;  1 drivers
v0x285f1d0_0 .net "tb_mismatch", 0 0, L_0x28066f0;  1 drivers
v0x285f270_0 .net "wavedrom_enable", 0 0, v0x285ba10_0;  1 drivers
v0x285f340_0 .net "wavedrom_title", 511 0, v0x285bab0_0;  1 drivers
L_0x2862280 .concat [ 1 1 0 0], L_0x2860310, L_0x28360f0;
L_0x2862320 .concat [ 1 1 0 0], L_0x2860310, L_0x28360f0;
L_0x28623c0 .concat [ 1 1 0 0], L_0x28620c0, L_0x2860ca0;
L_0x28624d0 .concat [ 1 1 0 0], L_0x2860310, L_0x28360f0;
L_0x2862630 .cmp/eeq 2, L_0x2862280, L_0x2862570;
S_0x2803420 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27ff320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2806ad0 .functor AND 1, v0x285b600_0, v0x285b740_0, C4<1>, C4<1>;
L_0x2806eb0 .functor NOT 1, v0x285b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x2807290 .functor NOT 1, v0x285b560_0, C4<0>, C4<0>, C4<0>;
L_0x2807510 .functor AND 1, L_0x2806eb0, L_0x2807290, C4<1>, C4<1>;
L_0x281ea90 .functor AND 1, L_0x2807510, v0x285b600_0, C4<1>, C4<1>;
L_0x28360f0 .functor OR 1, L_0x2806ad0, L_0x281ea90, C4<0>, C4<0>;
L_0x285f790 .functor NOT 1, v0x285b560_0, C4<0>, C4<0>, C4<0>;
L_0x285f800 .functor OR 1, L_0x285f790, v0x285b740_0, C4<0>, C4<0>;
L_0x285f910 .functor AND 1, v0x285b600_0, L_0x285f800, C4<1>, C4<1>;
L_0x285f9d0 .functor NOT 1, v0x285b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x285faa0 .functor OR 1, L_0x285f9d0, v0x285b560_0, C4<0>, C4<0>;
L_0x285fb10 .functor AND 1, L_0x285f910, L_0x285faa0, C4<1>, C4<1>;
L_0x285fc90 .functor NOT 1, v0x285b560_0, C4<0>, C4<0>, C4<0>;
L_0x285fd00 .functor OR 1, L_0x285fc90, v0x285b740_0, C4<0>, C4<0>;
L_0x285fc20 .functor AND 1, v0x285b600_0, L_0x285fd00, C4<1>, C4<1>;
L_0x285fe90 .functor NOT 1, v0x285b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x285ff90 .functor OR 1, L_0x285fe90, v0x285b740_0, C4<0>, C4<0>;
L_0x2860050 .functor AND 1, L_0x285fc20, L_0x285ff90, C4<1>, C4<1>;
L_0x2860200 .functor XNOR 1, L_0x285fb10, L_0x2860050, C4<0>, C4<0>;
v0x2806020_0 .net *"_ivl_0", 0 0, L_0x2806ad0;  1 drivers
v0x2806420_0 .net *"_ivl_12", 0 0, L_0x285f790;  1 drivers
v0x2806800_0 .net *"_ivl_14", 0 0, L_0x285f800;  1 drivers
v0x2806be0_0 .net *"_ivl_16", 0 0, L_0x285f910;  1 drivers
v0x2806fc0_0 .net *"_ivl_18", 0 0, L_0x285f9d0;  1 drivers
v0x28073a0_0 .net *"_ivl_2", 0 0, L_0x2806eb0;  1 drivers
v0x2807620_0 .net *"_ivl_20", 0 0, L_0x285faa0;  1 drivers
v0x2859a30_0 .net *"_ivl_24", 0 0, L_0x285fc90;  1 drivers
v0x2859b10_0 .net *"_ivl_26", 0 0, L_0x285fd00;  1 drivers
v0x2859bf0_0 .net *"_ivl_28", 0 0, L_0x285fc20;  1 drivers
v0x2859cd0_0 .net *"_ivl_30", 0 0, L_0x285fe90;  1 drivers
v0x2859db0_0 .net *"_ivl_32", 0 0, L_0x285ff90;  1 drivers
v0x2859e90_0 .net *"_ivl_36", 0 0, L_0x2860200;  1 drivers
L_0x7f1073c17018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2859f50_0 .net *"_ivl_38", 0 0, L_0x7f1073c17018;  1 drivers
v0x285a030_0 .net *"_ivl_4", 0 0, L_0x2807290;  1 drivers
v0x285a110_0 .net *"_ivl_6", 0 0, L_0x2807510;  1 drivers
v0x285a1f0_0 .net *"_ivl_8", 0 0, L_0x281ea90;  1 drivers
v0x285a2d0_0 .net "a", 0 0, v0x285b4c0_0;  alias, 1 drivers
v0x285a390_0 .net "b", 0 0, v0x285b560_0;  alias, 1 drivers
v0x285a450_0 .net "c", 0 0, v0x285b600_0;  alias, 1 drivers
v0x285a510_0 .net "d", 0 0, v0x285b740_0;  alias, 1 drivers
v0x285a5d0_0 .net "out_pos", 0 0, L_0x2860310;  alias, 1 drivers
v0x285a690_0 .net "out_sop", 0 0, L_0x28360f0;  alias, 1 drivers
v0x285a750_0 .net "pos0", 0 0, L_0x285fb10;  1 drivers
v0x285a810_0 .net "pos1", 0 0, L_0x2860050;  1 drivers
L_0x2860310 .functor MUXZ 1, L_0x7f1073c17018, L_0x285fb10, L_0x2860200, C4<>;
S_0x285a990 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27ff320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x285b4c0_0 .var "a", 0 0;
v0x285b560_0 .var "b", 0 0;
v0x285b600_0 .var "c", 0 0;
v0x285b6a0_0 .net "clk", 0 0, v0x285ec00_0;  1 drivers
v0x285b740_0 .var "d", 0 0;
v0x285b830_0 .var/2u "fail", 0 0;
v0x285b8d0_0 .var/2u "fail1", 0 0;
v0x285b970_0 .net "tb_match", 0 0, L_0x2862630;  alias, 1 drivers
v0x285ba10_0 .var "wavedrom_enable", 0 0;
v0x285bab0_0 .var "wavedrom_title", 511 0;
E_0x2812670/0 .event negedge, v0x285b6a0_0;
E_0x2812670/1 .event posedge, v0x285b6a0_0;
E_0x2812670 .event/or E_0x2812670/0, E_0x2812670/1;
S_0x285acc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x285a990;
 .timescale -12 -12;
v0x285af00_0 .var/2s "i", 31 0;
E_0x2812510 .event posedge, v0x285b6a0_0;
S_0x285b000 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x285a990;
 .timescale -12 -12;
v0x285b200_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x285b2e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x285a990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x285bc90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27ff320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2860ac0 .functor OR 1, L_0x2860890, L_0x28609d0, C4<0>, C4<0>;
L_0x2860ca0 .functor OR 1, L_0x2860ac0, L_0x2860bd0, C4<0>, C4<0>;
L_0x2861070 .functor AND 1, L_0x2860e50, L_0x2860f40, C4<1>, C4<1>;
L_0x2861270 .functor AND 1, L_0x2861070, L_0x2861180, C4<1>, C4<1>;
L_0x2861600 .functor AND 1, L_0x2861270, L_0x28613b0, C4<1>, C4<1>;
L_0x28617b0 .functor AND 1, L_0x2861600, L_0x2861710, C4<1>, C4<1>;
L_0x2861a50 .functor AND 1, L_0x28617b0, L_0x2861900, C4<1>, C4<1>;
L_0x2861c00 .functor AND 1, L_0x2861a50, L_0x2861b10, C4<1>, C4<1>;
L_0x2861ec0 .functor AND 1, L_0x2861c00, L_0x2861d60, C4<1>, C4<1>;
L_0x28620c0 .functor AND 1, L_0x2861ec0, L_0x2861fd0, C4<1>, C4<1>;
v0x285be50_0 .net *"_ivl_11", 0 0, L_0x2860ac0;  1 drivers
L_0x7f1073c170f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x285bf10_0 .net/2u *"_ivl_12", 3 0, L_0x7f1073c170f0;  1 drivers
v0x285bff0_0 .net *"_ivl_14", 0 0, L_0x2860bd0;  1 drivers
L_0x7f1073c17138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x285c0c0_0 .net/2u *"_ivl_18", 3 0, L_0x7f1073c17138;  1 drivers
L_0x7f1073c17060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x285c1a0_0 .net/2u *"_ivl_2", 3 0, L_0x7f1073c17060;  1 drivers
v0x285c2d0_0 .net *"_ivl_20", 0 0, L_0x2860e50;  1 drivers
L_0x7f1073c17180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x285c390_0 .net/2u *"_ivl_22", 3 0, L_0x7f1073c17180;  1 drivers
v0x285c470_0 .net *"_ivl_24", 0 0, L_0x2860f40;  1 drivers
v0x285c530_0 .net *"_ivl_27", 0 0, L_0x2861070;  1 drivers
L_0x7f1073c171c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x285c680_0 .net/2u *"_ivl_28", 3 0, L_0x7f1073c171c8;  1 drivers
v0x285c760_0 .net *"_ivl_30", 0 0, L_0x2861180;  1 drivers
v0x285c820_0 .net *"_ivl_33", 0 0, L_0x2861270;  1 drivers
L_0x7f1073c17210 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x285c8e0_0 .net/2u *"_ivl_34", 3 0, L_0x7f1073c17210;  1 drivers
v0x285c9c0_0 .net *"_ivl_36", 0 0, L_0x28613b0;  1 drivers
v0x285ca80_0 .net *"_ivl_39", 0 0, L_0x2861600;  1 drivers
v0x285cb40_0 .net *"_ivl_4", 0 0, L_0x2860890;  1 drivers
L_0x7f1073c17258 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x285cc00_0 .net/2u *"_ivl_40", 3 0, L_0x7f1073c17258;  1 drivers
v0x285cdf0_0 .net *"_ivl_42", 0 0, L_0x2861710;  1 drivers
v0x285ceb0_0 .net *"_ivl_45", 0 0, L_0x28617b0;  1 drivers
L_0x7f1073c172a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x285cf70_0 .net/2u *"_ivl_46", 3 0, L_0x7f1073c172a0;  1 drivers
v0x285d050_0 .net *"_ivl_48", 0 0, L_0x2861900;  1 drivers
v0x285d110_0 .net *"_ivl_51", 0 0, L_0x2861a50;  1 drivers
L_0x7f1073c172e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x285d1d0_0 .net/2u *"_ivl_52", 3 0, L_0x7f1073c172e8;  1 drivers
v0x285d2b0_0 .net *"_ivl_54", 0 0, L_0x2861b10;  1 drivers
v0x285d370_0 .net *"_ivl_57", 0 0, L_0x2861c00;  1 drivers
L_0x7f1073c17330 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x285d430_0 .net/2u *"_ivl_58", 3 0, L_0x7f1073c17330;  1 drivers
L_0x7f1073c170a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x285d510_0 .net/2u *"_ivl_6", 3 0, L_0x7f1073c170a8;  1 drivers
v0x285d5f0_0 .net *"_ivl_60", 0 0, L_0x2861d60;  1 drivers
v0x285d6b0_0 .net *"_ivl_63", 0 0, L_0x2861ec0;  1 drivers
L_0x7f1073c17378 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x285d770_0 .net/2u *"_ivl_64", 3 0, L_0x7f1073c17378;  1 drivers
v0x285d850_0 .net *"_ivl_66", 0 0, L_0x2861fd0;  1 drivers
v0x285d910_0 .net *"_ivl_8", 0 0, L_0x28609d0;  1 drivers
v0x285d9d0_0 .net "a", 0 0, v0x285b4c0_0;  alias, 1 drivers
v0x285dc80_0 .net "b", 0 0, v0x285b560_0;  alias, 1 drivers
v0x285dd70_0 .net "c", 0 0, v0x285b600_0;  alias, 1 drivers
v0x285de60_0 .net "d", 0 0, v0x285b740_0;  alias, 1 drivers
v0x285df50_0 .net "inputs", 3 0, L_0x28604c0;  1 drivers
v0x285e030_0 .net "out_pos", 0 0, L_0x28620c0;  alias, 1 drivers
v0x285e0f0_0 .net "out_sop", 0 0, L_0x2860ca0;  alias, 1 drivers
L_0x28604c0 .concat [ 1 1 1 1], v0x285b740_0, v0x285b600_0, v0x285b560_0, v0x285b4c0_0;
L_0x2860890 .cmp/eq 4, L_0x28604c0, L_0x7f1073c17060;
L_0x28609d0 .cmp/eq 4, L_0x28604c0, L_0x7f1073c170a8;
L_0x2860bd0 .cmp/eq 4, L_0x28604c0, L_0x7f1073c170f0;
L_0x2860e50 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17138;
L_0x2860f40 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17180;
L_0x2861180 .cmp/ne 4, L_0x28604c0, L_0x7f1073c171c8;
L_0x28613b0 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17210;
L_0x2861710 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17258;
L_0x2861900 .cmp/ne 4, L_0x28604c0, L_0x7f1073c172a0;
L_0x2861b10 .cmp/ne 4, L_0x28604c0, L_0x7f1073c172e8;
L_0x2861d60 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17330;
L_0x2861fd0 .cmp/ne 4, L_0x28604c0, L_0x7f1073c17378;
S_0x285e270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27ff320;
 .timescale -12 -12;
E_0x27fb9f0 .event anyedge, v0x285f060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x285f060_0;
    %nor/r;
    %assign/vec4 v0x285f060_0, 0;
    %wait E_0x27fb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x285a990;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285b8d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x285a990;
T_4 ;
    %wait E_0x2812670;
    %load/vec4 v0x285b970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x285b830_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x285a990;
T_5 ;
    %wait E_0x2812510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %wait E_0x2812510;
    %load/vec4 v0x285b830_0;
    %store/vec4 v0x285b8d0_0, 0, 1;
    %fork t_1, S_0x285acc0;
    %jmp t_0;
    .scope S_0x285acc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x285af00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x285af00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2812510;
    %load/vec4 v0x285af00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285af00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x285af00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x285a990;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2812670;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x285b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x285b560_0, 0;
    %assign/vec4 v0x285b4c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x285b830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x285b8d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27ff320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f060_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27ff320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x285ec00_0;
    %inv;
    %store/vec4 v0x285ec00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27ff320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x285b6a0_0, v0x285f1d0_0, v0x285ea20_0, v0x285eac0_0, v0x285eb60_0, v0x285eca0_0, v0x285ef20_0, v0x285ee80_0, v0x285ede0_0, v0x285ed40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27ff320;
T_9 ;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27ff320;
T_10 ;
    %wait E_0x2812670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285efc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
    %load/vec4 v0x285f100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285efc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x285ef20_0;
    %load/vec4 v0x285ef20_0;
    %load/vec4 v0x285ee80_0;
    %xor;
    %load/vec4 v0x285ef20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x285ede0_0;
    %load/vec4 v0x285ede0_0;
    %load/vec4 v0x285ed40_0;
    %xor;
    %load/vec4 v0x285ede0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x285efc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285efc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
