# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:08:41 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:41 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:08:42 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:08:42 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:08:42 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:08:42 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:42 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:08:42 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:08:42 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3017) ./cpu.sv(14): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theControl File: ./controlSignals.sv
# ** Warning: (vsim-3722) ./cpu.sv(14): [TFMPC] - Missing connection for port 'MOVZnotMOVK'.
# ** Warning: (vsim-3017) ./cpu.sv(17): [TFMPC] - Too few port connections. Expected 18, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath File: ./datapath.sv
# ** Warning: (vsim-3722) ./cpu.sv(17): [TFMPC] - Missing connection for port 'MOVZnotMOVK'.
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:26 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:09:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:09:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:09:32 on Feb 13,2018, Elapsed time: 0:00:50
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:09:32 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
vlog -reportprogress 300 -work work {C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:46 on Feb 13,2018
# vlog -reportprogress 300 -work work C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:10:46 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:50 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:10:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:10:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:10:52 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:10:52 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:10:52 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:53 on Feb 13,2018, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:10:53 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
vlog -reportprogress 300 -work work {C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:26 on Feb 13,2018
# vlog -reportprogress 300 -work work C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:11:26 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:11:30 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:11:30 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:11:30 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:11:30 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:11:30 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:30 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:31 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:11:31 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:36 on Feb 13,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:11:36 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
add wave -position end  sim:/cpu_testbench/dut/theDataPath/zeroFlag
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Nguyen/Documents/EE 469/Lab3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:38 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:13:38 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:39 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:13:39 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:40 on Feb 13,2018, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:13:40 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
add wave -position insertpoint  \
{sim:/cpu_testbench/dut/theDataPath/flags/q[3]} \
{sim:/cpu_testbench/dut/theDataPath/flags/q[2]} \
{sim:/cpu_testbench/dut/theDataPath/flags/q[1]} \
{sim:/cpu_testbench/dut/theDataPath/flags/q[0]}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Nguyen/Documents/EE 469/Lab3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:14:27 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:27 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:28 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:14:28 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:29 on Feb 13,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:14:29 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
vlog -reportprogress 300 -work work {C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:55 on Feb 13,2018
# vlog -reportprogress 300 -work work C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:16:55 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:59 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:16:59 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:59 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:17:00 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:17:00 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:17:01 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:17:02 on Feb 13,2018, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:17:02 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Nguyen/Documents/EE 469/Lab3/wave.do}
vlog -reportprogress 300 -work work {C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:46 on Feb 13,2018
# vlog -reportprogress 300 -work work C:/Users/Nguyen/Documents/EE 469/Lab3/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:18:46 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:18:50 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:50 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:51 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:18:51 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:18:52 on Feb 13,2018, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:18:52 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 51250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# 
# Top level modules:
# 	datapath_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./mux_5x2to1.sv 
# -- Compiling module mux_5x2to1
# 
# Top level modules:
# 	mux_5x2to1
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x2to1.sv 
# -- Compiling module mux_64x2to1
# 
# Top level modules:
# 	mux_64x2to1
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 19:21:16 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:16 on Feb 13,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./flagRegister.sv 
# -- Compiling module flagRegister
# 
# Top level modules:
# 	flagRegister
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:17 on Feb 13,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:21:17 on Feb 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:21:18 on Feb 13,2018, Elapsed time: 0:02:26
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 19:21:18 on Feb 13,2018
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.signExtend
# Loading work.shifter
# Loading work.PC
# Loading work.controlSignals
# Loading work.datapath
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.mux_64x2to1
# Loading work.alu
# Loading work.norGate_64input
# Loading work.flagRegister
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.alu1bit
# ** Warning: (vsim-3015) ./datapath.sv(36): [PCDPC] - Port size (64) does not match connection size (16) for port 'value'. The port definition is at: ./math.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/theDataPath/maskShift File: ./math.sv
# ** Warning: Design size of 11534 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(42)
#    Time: 102500 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 42
# End time: 19:21:45 on Feb 13,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
