# do prog_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024_04_26/prog_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:37 on Apr 26,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_04_26/prog_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prog_counter
# -- Compiling architecture two_seg_clear_arch of prog_counter
# -- Compiling architecture two_seg_effi_arch of prog_counter
# -- Loading entity prog_counter
# -- Compiling configuration ifsc_cfg
# -- Loading entity prog_counter
# -- Loading architecture two_seg_effi_arch of prog_counter
# End time: 11:11:38 on Apr 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.ifsc_cfg
# vsim work.ifsc_cfg 
# Start time: 11:11:42 on Apr 26,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-26-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ifsc_cfg
# Loading work.prog_counter(two_seg_effi_arch)
add wave -position end  sim:/prog_counter/clk
add wave -position end  sim:/prog_counter/reset
add wave -position end  sim:/prog_counter/m
add wave -position end  sim:/prog_counter/q
add wave -position end  sim:/prog_counter/r_reg
add wave -position end  sim:/prog_counter/r_next
add wave -position end  sim:/prog_counter/r_inc
force -freeze sim:/prog_counter/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/prog_counter/reset 1 0
force -freeze sim:/prog_counter/reset 1 0, 0 20
vsim work.prog_counter(two_seg_effi_arch)
# End time: 11:12:41 on Apr 26,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim work.prog_counter(two_seg_effi_arch) 
# Start time: 11:12:41 on Apr 26,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prog_counter(two_seg_effi_arch)
add wave -position end  sim:/prog_counter/clk
add wave -position end  sim:/prog_counter/reset
add wave -position end  sim:/prog_counter/m
add wave -position end  sim:/prog_counter/q
add wave -position end  sim:/prog_counter/r_reg
add wave -position end  sim:/prog_counter/r_next
force -freeze sim:/prog_counter/clk 1 0, 0 {50 ps} -r 100
add wave -position end  sim:/prog_counter/r_inc
force -freeze sim:/prog_counter/reset 1 0
force -freeze sim:/prog_counter/reset 1 0, 0 20
force -freeze sim:/prog_counter/m 10#5 0
run 1000
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /prog_counter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /prog_counter
force -freeze sim:/prog_counter/m 10#4 0
run 2000
force -freeze sim:/prog_counter/m 10#14 0
run 2000
# End time: 11:16:00 on Apr 26,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 2
