Flow report for Lab07
Sun Oct  9 15:22:37 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Sun Oct  9 15:22:37 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Lab07                                      ;
; Top-level Entity Name              ; lab7                                       ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,513 / 114,480 ( 2 % )                    ;
;     Total combinational functions  ; 2,059 / 114,480 ( 2 % )                    ;
;     Dedicated logic registers      ; 1,688 / 114,480 ( 1 % )                    ;
; Total registers                    ; 1757                                       ;
; Total pins                         ; 68 / 529 ( 13 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,368 / 3,981,312 ( < 1 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/09/2016 15:09:39 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab07               ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                       ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 8796752800944.147604377803626                               ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)                             ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                          ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                           ; --            ; --          ; --             ;
; MISC_FILE                           ; Lab07_soc/synthesis/../Lab07_soc.cmp                        ; --            ; --          ; --             ;
; MISC_FILE                           ; Lab07_soc/synthesis/../../Lab07_soc.qsys                    ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                        ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                    ; --            ; lab7        ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                       ; --            ; lab7        ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                      ; --            ; lab7        ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                         ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                       ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                ; --            ; --          ; --             ;
; SLD_FILE                            ; Lab07_soc/synthesis/Lab07_soc.regmap                        ; --            ; --          ; --             ;
; SLD_FILE                            ; Lab07_soc/synthesis/Lab07_soc.debuginfo                     ; --            ; --          ; --             ;
; SLD_INFO                            ; QSYS_NAME Lab07_soc HAS_SOPCINFO 1 GENERATION_ID 1476043688 ; --            ; Lab07_soc   ; --             ;
; SOPCINFO_FILE                       ; Lab07_soc/synthesis/../../Lab07_soc.sopcinfo                ; --            ; --          ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                          ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; lab7                                                        ; Lab07         ; --          ; --             ;
+-------------------------------------+-------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:42     ; 1.0                     ; 1139 MB             ; 00:00:58                           ;
; Fitter                    ; 00:00:38     ; 1.0                     ; 1327 MB             ; 00:00:38                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 860 MB              ; 00:00:06                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 986 MB              ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 1149 MB             ; 00:00:05                           ;
; Total                     ; 00:01:36     ; --                      ; --                  ; 00:01:52                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; zach-VirtualBox  ; Ubuntu 14.04.4 ; 14         ; x86_64         ;
; Fitter                    ; zach-VirtualBox  ; Ubuntu 14.04.4 ; 14         ; x86_64         ;
; Assembler                 ; zach-VirtualBox  ; Ubuntu 14.04.4 ; 14         ; x86_64         ;
; TimeQuest Timing Analyzer ; zach-VirtualBox  ; Ubuntu 14.04.4 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; zach-VirtualBox  ; Ubuntu 14.04.4 ; 14         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab07 -c Lab07
quartus_fit --read_settings_files=off --write_settings_files=off Lab07 -c Lab07
quartus_asm --read_settings_files=off --write_settings_files=off Lab07 -c Lab07
quartus_sta Lab07 -c Lab07
quartus_eda --read_settings_files=off --write_settings_files=off Lab07 -c Lab07



