//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Nov 17 02:52:22 2011 (1321498342)
// Driver 290.10
//

.version 3.0
.target sm_11, texmode_independent
.address_size 32

.const .align 4 .b8 __GPU_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.extern .shared .align 4 .b8 shr_1_l_srcArray[280];
.extern .shared .align 4 .b8 shr_2_l_srcArray[280];
.extern .shared .align 4 .b8 shr_3_l_srcArray[296];
.extern .shared .align 4 .b8 shr_4_l_srcArray[296];
.extern .shared .align 4 .b8 shr_5_l_srcArray[344];
.extern .shared .align 4 .b8 shr_6_l_srcArray[344];

.entry convolve_7x(
	.param .u32 .ptr .global .align 4 convolve_7x_param_0,
	.param .u32 .ptr .const .align 4 convolve_7x_param_1,
	.param .u32 convolve_7x_param_2,
	.param .u32 convolve_7x_param_3
)
{
	.reg .f32 	%f<82>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<39>;


	ld.param.u32 	%r19, [convolve_7x_param_0];
	ld.param.u32 	%r2, [convolve_7x_param_2];
	ld.param.u32 	%r20, [convolve_7x_param_3];
	// inline asm
	mov.u32 	%r10, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r11, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r13, %tid.x;
	// inline asm
	add.s32 	%r21, %r13, %r10;
	mad.lo.s32 	%r22, %r12, %r11, %r21;
	div.u32 	%r23, %r22, %r2;
	// inline asm
	mov.u32 	%r14, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r15, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r16, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r17, %tid.x;
	// inline asm
	add.s32 	%r24, %r17, %r14;
	mad.lo.s32 	%r25, %r16, %r15, %r24;
	rem.u32 	%r3, %r25, %r2;
	mad.lo.s32 	%r26, %r23, %r2, %r3;
	shl.b32 	%r27, %r26, 2;
	add.s32 	%r4, %r19, %r27;
	add.s32 	%r28, %r23, %r20;
	mad.lo.s32 	%r29, %r28, %r2, %r3;
	shl.b32 	%r30, %r29, 2;
	add.s32 	%r5, %r19, %r30;
	// inline asm
	mov.u32 	%r18, %ntid.x;
	// inline asm
	rem.s32 	%r7, %r3, %r18;
	shl.b32 	%r31, %r7, 2;
	mov.u32 	%r32, shr_1_l_srcArray;
	add.s32 	%r8, %r31, %r32;
	ld.global.f32 	%f19, [%r4];
	st.shared.f32 	[%r8+12], %f19;
	setp.eq.s32 	%p3, %r7, 0;
	@%p3 bra 	BB0_12;

	add.s32 	%r33, %r18, -1;
	setp.ne.s32 	%p4, %r7, %r33;
	@%p4 bra 	BB0_22;

	ld.param.u32 	%r38, [convolve_7x_param_2];
	add.s32 	%r34, %r38, -1;
	setp.lt.s32 	%p1, %r3, %r34;
	@%p1 bra 	BB0_4;

	ld.shared.f32 	%f76, [%r8+12];
	bra.uni 	BB0_5;

BB0_4:
	ld.global.f32 	%f76, [%r4+4];

BB0_5:
	shl.b32 	%r35, %r18, 2;
	add.s32 	%r9, %r35, %r32;
	st.shared.f32 	[%r9+12], %f76;
	@%p1 bra 	BB0_7;

	ld.shared.f32 	%f77, [%r8+12];
	bra.uni 	BB0_8;

BB0_7:
	ld.global.f32 	%f77, [%r4+8];

BB0_8:
	st.shared.f32 	[%r9+16], %f77;
	@%p1 bra 	BB0_10;

	ld.shared.f32 	%f78, [%r8+12];
	bra.uni 	BB0_11;

BB0_10:
	ld.global.f32 	%f78, [%r4+12];

BB0_11:
	st.shared.f32 	[%r9+20], %f78;
	bra.uni 	BB0_22;

BB0_12:
	setp.gt.s32 	%p2, %r3, 0;
	@%p2 bra 	BB0_14;

	ld.shared.f32 	%f79, [shr_1_l_srcArray+12];
	bra.uni 	BB0_15;

BB0_14:
	ld.global.f32 	%f79, [%r4+-12];

BB0_15:
	st.shared.f32 	[shr_1_l_srcArray], %f79;
	@%p2 bra 	BB0_17;

	ld.shared.f32 	%f80, [shr_1_l_srcArray+12];
	bra.uni 	BB0_18;

BB0_17:
	ld.global.f32 	%f80, [%r4+-8];

BB0_18:
	st.shared.f32 	[shr_1_l_srcArray+4], %f80;
	@%p2 bra 	BB0_20;

	ld.shared.f32 	%f81, [shr_1_l_srcArray+12];
	bra.uni 	BB0_21;

BB0_20:
	ld.global.f32 	%f81, [%r4+-4];

BB0_21:
	st.shared.f32 	[shr_1_l_srcArray+8], %f81;

BB0_22:
	bar.sync 	0;
	ld.shared.f32 	%f20, [%r8];
	ld.shared.f32 	%f21, [%r8+4];
	ld.shared.f32 	%f22, [%r8+8];
	ld.shared.f32 	%f23, [%r8+12];
	ld.param.u32 	%r37, [convolve_7x_param_1];
	ld.const.f32 	%f24, [%r37];
	ld.const.f32 	%f25, [%r37+4];
	ld.const.f32 	%f26, [%r37+8];
	ld.const.f32 	%f27, [%r37+12];
	mul.f32 	%f52, %f20, %f24;
	mul.f32 	%f53, %f21, %f25;
	mul.f32 	%f54, %f22, %f26;
	mul.f32 	%f55, %f23, %f27;
	ld.shared.f32 	%f28, [%r8+16];
	ld.shared.f32 	%f29, [%r8+20];
	ld.shared.f32 	%f30, [%r8+24];
	ld.const.f32 	%f31, [%r37+16];
	ld.const.f32 	%f32, [%r37+20];
	ld.const.f32 	%f33, [%r37+24];
	sub.f32 	%f36, %f52, %f55;
	mul.f32 	%f69, %f28, %f31;
	mul.f32 	%f70, %f29, %f32;
	mul.f32 	%f71, %f30, %f33;
	add.f32 	%f72, %f36, %f55;
	add.f32 	%f73, %f53, %f69;
	add.f32 	%f74, %f54, %f70;
	add.f32 	%f75, %f55, %f71;
	add.f32 	%f39, %f72, %f73;
	add.f32 	%f41, %f39, %f74;
	add.f32 	%f43, %f41, %f75;
	st.global.f32 	[%r5], %f43;
	ret;
}

.entry convolve_7y(
	.param .u32 .ptr .global .align 4 convolve_7y_param_0,
	.param .u32 .ptr .const .align 4 convolve_7y_param_1,
	.param .u32 convolve_7y_param_2,
	.param .u32 convolve_7y_param_3
)
{
	.reg .f32 	%f<82>;
	.reg .pred 	%p<5>;
	.reg .s32 	%r<73>;


	ld.param.u32 	%r1, [convolve_7y_param_0];
	ld.param.u32 	%r3, [convolve_7y_param_2];
	ld.param.u32 	%r4, [convolve_7y_param_3];
	// inline asm
	mov.u32 	%r12, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r14, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r15, %tid.x;
	// inline asm
	add.s32 	%r21, %r15, %r12;
	mad.lo.s32 	%r22, %r14, %r13, %r21;
	div.u32 	%r23, %r22, %r4;
	// inline asm
	mov.u32 	%r16, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r19, %tid.x;
	// inline asm
	add.s32 	%r24, %r19, %r16;
	mad.lo.s32 	%r25, %r18, %r17, %r24;
	rem.u32 	%r5, %r25, %r4;
	add.s32 	%r26, %r5, %r4;
	mad.lo.s32 	%r6, %r26, %r3, %r23;
	shl.b32 	%r27, %r6, 2;
	add.s32 	%r28, %r1, %r27;
	shl.b32 	%r29, %r4, 3;
	add.s32 	%r30, %r5, %r29;
	mad.lo.s32 	%r31, %r30, %r3, %r23;
	shl.b32 	%r32, %r31, 2;
	add.s32 	%r7, %r1, %r32;
	// inline asm
	mov.u32 	%r20, %ntid.x;
	// inline asm
	rem.s32 	%r9, %r5, %r20;
	shl.b32 	%r33, %r9, 2;
	mov.u32 	%r34, shr_2_l_srcArray;
	add.s32 	%r10, %r33, %r34;
	ld.global.f32 	%f19, [%r28];
	st.shared.f32 	[%r10+12], %f19;
	setp.eq.s32 	%p3, %r9, 0;
	@%p3 bra 	BB1_12;

	add.s32 	%r35, %r20, -1;
	setp.ne.s32 	%p4, %r9, %r35;
	@%p4 bra 	BB1_22;

	ld.param.u32 	%r72, [convolve_7y_param_3];
	add.s32 	%r36, %r72, -1;
	setp.lt.s32 	%p1, %r5, %r36;
	@%p1 bra 	BB1_4;

	ld.shared.f32 	%f76, [%r10+12];
	bra.uni 	BB1_5;

BB1_4:
	ld.param.u32 	%r71, [convolve_7y_param_2];
	add.s32 	%r37, %r6, %r71;
	shl.b32 	%r38, %r37, 2;
	ld.param.u32 	%r64, [convolve_7y_param_0];
	add.s32 	%r39, %r64, %r38;
	ld.global.f32 	%f76, [%r39];

BB1_5:
	shl.b32 	%r40, %r20, 2;
	add.s32 	%r11, %r40, %r34;
	st.shared.f32 	[%r11+12], %f76;
	@%p1 bra 	BB1_7;

	ld.shared.f32 	%f77, [%r10+12];
	bra.uni 	BB1_8;

BB1_7:
	ld.param.u32 	%r70, [convolve_7y_param_2];
	shl.b32 	%r42, %r70, 1;
	add.s32 	%r43, %r6, %r42;
	shl.b32 	%r44, %r43, 2;
	ld.param.u32 	%r63, [convolve_7y_param_0];
	add.s32 	%r45, %r63, %r44;
	ld.global.f32 	%f77, [%r45];

BB1_8:
	st.shared.f32 	[%r11+16], %f77;
	@%p1 bra 	BB1_10;

	ld.shared.f32 	%f78, [%r10+12];
	bra.uni 	BB1_11;

BB1_10:
	ld.param.u32 	%r69, [convolve_7y_param_2];
	mad.lo.s32 	%r46, %r69, 3, %r6;
	shl.b32 	%r47, %r46, 2;
	ld.param.u32 	%r62, [convolve_7y_param_0];
	add.s32 	%r48, %r62, %r47;
	ld.global.f32 	%f78, [%r48];

BB1_11:
	st.shared.f32 	[%r11+20], %f78;
	bra.uni 	BB1_22;

BB1_12:
	setp.gt.s32 	%p2, %r5, 0;
	@%p2 bra 	BB1_14;

	ld.shared.f32 	%f79, [shr_2_l_srcArray+12];
	bra.uni 	BB1_15;

BB1_14:
	ld.param.u32 	%r68, [convolve_7y_param_2];
	mad.lo.s32 	%r49, %r68, -3, %r6;
	shl.b32 	%r50, %r49, 2;
	ld.param.u32 	%r61, [convolve_7y_param_0];
	add.s32 	%r51, %r61, %r50;
	ld.global.f32 	%f79, [%r51];

BB1_15:
	st.shared.f32 	[shr_2_l_srcArray], %f79;
	@%p2 bra 	BB1_17;

	ld.shared.f32 	%f80, [shr_2_l_srcArray+12];
	bra.uni 	BB1_18;

BB1_17:
	ld.param.u32 	%r67, [convolve_7y_param_2];
	shl.b32 	%r52, %r67, 1;
	sub.s32 	%r53, %r6, %r52;
	shl.b32 	%r54, %r53, 2;
	ld.param.u32 	%r60, [convolve_7y_param_0];
	add.s32 	%r55, %r60, %r54;
	ld.global.f32 	%f80, [%r55];

BB1_18:
	st.shared.f32 	[shr_2_l_srcArray+4], %f80;
	@%p2 bra 	BB1_20;

	ld.shared.f32 	%f81, [shr_2_l_srcArray+12];
	bra.uni 	BB1_21;

BB1_20:
	ld.param.u32 	%r66, [convolve_7y_param_2];
	sub.s32 	%r56, %r6, %r66;
	shl.b32 	%r57, %r56, 2;
	ld.param.u32 	%r59, [convolve_7y_param_0];
	add.s32 	%r58, %r59, %r57;
	ld.global.f32 	%f81, [%r58];

BB1_21:
	st.shared.f32 	[shr_2_l_srcArray+8], %f81;

BB1_22:
	bar.sync 	0;
	ld.shared.f32 	%f20, [%r10];
	ld.shared.f32 	%f21, [%r10+4];
	ld.shared.f32 	%f22, [%r10+8];
	ld.shared.f32 	%f23, [%r10+12];
	ld.param.u32 	%r65, [convolve_7y_param_1];
	ld.const.f32 	%f24, [%r65];
	ld.const.f32 	%f25, [%r65+4];
	ld.const.f32 	%f26, [%r65+8];
	ld.const.f32 	%f27, [%r65+12];
	mul.f32 	%f52, %f20, %f24;
	mul.f32 	%f53, %f21, %f25;
	mul.f32 	%f54, %f22, %f26;
	mul.f32 	%f55, %f23, %f27;
	ld.shared.f32 	%f28, [%r10+16];
	ld.shared.f32 	%f29, [%r10+20];
	ld.shared.f32 	%f30, [%r10+24];
	ld.const.f32 	%f31, [%r65+16];
	ld.const.f32 	%f32, [%r65+20];
	ld.const.f32 	%f33, [%r65+24];
	sub.f32 	%f36, %f52, %f55;
	mul.f32 	%f69, %f28, %f31;
	mul.f32 	%f70, %f29, %f32;
	mul.f32 	%f71, %f30, %f33;
	add.f32 	%f72, %f36, %f55;
	add.f32 	%f73, %f53, %f69;
	add.f32 	%f74, %f54, %f70;
	add.f32 	%f75, %f55, %f71;
	add.f32 	%f39, %f72, %f73;
	add.f32 	%f41, %f39, %f74;
	add.f32 	%f43, %f41, %f75;
	st.global.f32 	[%r7], %f43;
	ret;
}

.entry gradient_8all(
	.param .u32 .ptr .global .align 4 gradient_8all_param_0,
	.param .u32 gradient_8all_param_1,
	.param .u32 gradient_8all_param_2
)
{
	.reg .f32 	%f<710>;
	.reg .pred 	%p<223>;
	.reg .s32 	%r<1607>;
	.reg .s64 	%rl<98>;


	ld.param.u32 	%r1, [gradient_8all_param_0];
	ld.param.u32 	%r2, [gradient_8all_param_1];
	ld.param.u32 	%r3, [gradient_8all_param_2];
	// inline asm
	mov.u32 	%r420, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r421, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r422, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r423, %tid.x;
	// inline asm
	add.s32 	%r428, %r423, %r420;
	mad.lo.s32 	%r429, %r422, %r421, %r428;
	div.u32 	%r4, %r429, %r2;
	// inline asm
	mov.u32 	%r424, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r425, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r426, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r427, %tid.x;
	// inline asm
	add.s32 	%r430, %r427, %r424;
	mad.lo.s32 	%r431, %r426, %r425, %r430;
	rem.u32 	%r5, %r431, %r2;
	shl.b32 	%r432, %r3, 3;
	add.s32 	%r433, %r4, %r432;
	mad.lo.s32 	%r6, %r433, %r2, %r5;
	shl.b32 	%r434, %r6, 2;
	add.s32 	%r1486, %r1, %r434;
	mad.lo.s32 	%r435, %r4, %r2, %r5;
	shl.b32 	%r436, %r435, 2;
	add.s32 	%r9, %r1, %r436;
	setp.gt.s32 	%p1, %r5, 0;
	@%p1 bra 	BB2_2;

	mov.u32 	%r1489, %r1486;
	bra.uni 	BB2_3;

BB2_2:
	ld.param.u32 	%r1476, [gradient_8all_param_0];
	add.s32 	%r438, %r434, %r1476;
	add.s32 	%r1489, %r438, -4;

BB2_3:
	ld.global.f32 	%f1, [%r1489];
	setp.gt.s32 	%p2, %r4, 0;
	@%p2 bra 	BB2_5;

	mov.u32 	%r1488, %r1486;
	bra.uni 	BB2_6;

BB2_5:
	ld.param.u32 	%r1480, [gradient_8all_param_1];
	sub.s32 	%r439, %r6, %r1480;
	shl.b32 	%r440, %r439, 2;
	ld.param.u32 	%r1475, [gradient_8all_param_0];
	add.s32 	%r1488, %r1475, %r440;

BB2_6:
	ld.global.f32 	%f2, [%r1488];
	ld.param.u32 	%r1479, [gradient_8all_param_1];
	add.s32 	%r441, %r1479, -1;
	setp.lt.s32 	%p3, %r5, %r441;
	@%p3 bra 	BB2_8;

	mov.u32 	%r1487, %r1486;
	bra.uni 	BB2_9;

BB2_8:
	ld.param.u32 	%r1474, [gradient_8all_param_0];
	add.s32 	%r443, %r434, %r1474;
	add.s32 	%r1487, %r443, 4;

BB2_9:
	ld.global.f32 	%f3, [%r1487];
	ld.param.u32 	%r1482, [gradient_8all_param_2];
	add.s32 	%r444, %r1482, -1;
	setp.lt.s32 	%p4, %r4, %r444;
	@%p4 bra 	BB2_10;
	bra.uni 	BB2_11;

BB2_10:
	ld.param.u32 	%r1478, [gradient_8all_param_1];
	add.s32 	%r445, %r6, %r1478;
	shl.b32 	%r446, %r445, 2;
	ld.param.u32 	%r1473, [gradient_8all_param_0];
	add.s32 	%r1486, %r1473, %r446;

BB2_11:
	sub.f32 	%f127, %f1, %f3;
	mul.f32 	%f4, %f127, 0f3F000000;
	ld.global.f32 	%f128, [%r1486];
	sub.f32 	%f129, %f2, %f128;
	mul.f32 	%f5, %f129, 0f3F000000;
	mov.f32 	%f126, 0f00000000;
	// inline asm
	abs.f32 	%f125, %f126;
	// inline asm
	setp.gt.f32 	%p5, %f125, 0f473BA700;
	@%p5 bra 	BB2_13;

	mov.f32 	%f132, 0f3F22F983;
	mul.rn.f32 	%f131, %f126, %f132;
	// inline asm
	cvt.rni.f32.f32 	%f130, %f131;
	// inline asm
	cvt.rzi.s32.f32 	%r1496, %f130;
	cvt.rn.f32.s32 	%f134, %r1496;
	mov.f32 	%f135, 0f3FC90000;
	mul.rn.f32 	%f136, %f134, %f135;
	sub.f32 	%f137, %f126, %f136;
	mov.f32 	%f138, 0f39FD8000;
	mul.rn.f32 	%f139, %f134, %f138;
	sub.f32 	%f140, %f137, %f139;
	mov.f32 	%f141, 0f34A88000;
	mul.rn.f32 	%f142, %f134, %f141;
	sub.f32 	%f143, %f140, %f142;
	mov.f32 	%f144, 0f2E85A309;
	mul.rn.f32 	%f145, %f134, %f144;
	sub.f32 	%f680, %f143, %f145;
	bra.uni 	BB2_23;

BB2_13:
	ld.const.u32 	%r465, [__GPU_i2opi_f];
	shl.b32 	%r466, %r465, 1;
	and.b32  	%r1492, %r466, 2;
	mov.u32 	%r1496, %r1492;
	mov.pred 	%p6, 0;
	@%p6 bra 	BB2_15;

	mov.u32 	%r1490, 0;
	bra.uni 	BB2_16;

BB2_15:
	mov.u32 	%r1490, -2147483648;

BB2_16:
	setp.gt.s32 	%p7, %r1492, 0;
	@%p7 bra 	BB2_18;

	mov.u32 	%r1495, 0;
	bra.uni 	BB2_20;

BB2_18:
	mov.u32 	%r1491, 0;
	mov.u32 	%r1495, %r1491;

BB2_19:
	shr.u32 	%r473, %r1491, 31;
	shl.b32 	%r474, %r1492, 1;
	or.b32  	%r1492, %r473, %r474;
	shl.b32 	%r1491, %r1491, 1;
	add.s32 	%r1495, %r1495, -1;
	setp.gt.s32 	%p8, %r1492, 0;
	@%p8 bra 	BB2_19;

BB2_20:
	mul.lo.s32 	%r1494, %r1492, -921707870;
	mov.u32 	%r477, -921707870;
	// inline asm
	mul.hi.u32 	%r475, %r1492, %r477;
	// inline asm
	setp.gt.s32 	%p9, %r475, 0;
	mov.u32 	%r1493, %r475;
	@%p9 bra 	BB2_21;
	bra.uni 	BB2_22;

BB2_21:
	shl.b32 	%r478, %r475, 1;
	shr.u32 	%r479, %r1494, 31;
	or.b32  	%r1493, %r478, %r479;
	mul.lo.s32 	%r1494, %r1492, -1843415740;
	add.s32 	%r1495, %r1495, -1;

BB2_22:
	setp.ne.s32 	%p10, %r1494, 0;
	selp.u32 	%r480, 1, 0, %p10;
	add.s32 	%r481, %r480, %r1493;
	shr.u32 	%r482, %r481, 8;
	shr.u32 	%r483, %r481, 7;
	and.b32  	%r484, %r483, 1;
	shl.b32 	%r485, %r1495, 23;
	add.s32 	%r486, %r485, %r482;
	add.s32 	%r487, %r486, %r484;
	add.s32 	%r488, %r487, 1056964608;
	or.b32  	%r489, %r488, %r1490;
	mov.b32 	 %f680, %r489;

BB2_23:
	add.s32 	%r40, %r1496, 1;
	and.b32  	%r490, %r40, 1;
	setp.eq.s32 	%p11, %r490, 0;
	mul.rn.f32 	%f9, %f680, %f680;
	@%p11 bra 	BB2_25;

	mov.f32 	%f146, 0f37CCF5CE;
	mul.rn.f32 	%f147, %f146, %f9;
	add.f32 	%f148, %f147, 0fBAB6061A;
	mul.rn.f32 	%f149, %f148, %f9;
	add.f32 	%f150, %f149, 0f3D2AAAA5;
	mul.rn.f32 	%f151, %f150, %f9;
	add.f32 	%f152, %f151, 0fBF000000;
	mul.rn.f32 	%f153, %f152, %f9;
	add.f32 	%f681, %f153, 0f3F800000;
	bra.uni 	BB2_26;

BB2_25:
	mov.f32 	%f154, 0fB94CA1F9;
	mul.rn.f32 	%f155, %f154, %f9;
	add.f32 	%f156, %f155, 0f3C08839E;
	mul.rn.f32 	%f157, %f156, %f9;
	add.f32 	%f158, %f157, 0fBE2AAAA3;
	mul.rn.f32 	%f159, %f158, %f9;
	mul.rn.f32 	%f160, %f159, %f680;
	add.f32 	%f681, %f160, %f680;

BB2_26:
	and.b32  	%r491, %r40, 2;
	setp.eq.s32 	%p12, %r491, 0;
	neg.f32 	%f163, %f681;
	selp.f32 	%f164, %f681, %f163, %p12;
	mul.f32 	%f165, %f164, %f4;
	mul.rn.f32 	%f167, %f126, %f126;
	mul.f32 	%f168, %f167, %f5;
	add.f32 	%f169, %f165, %f168;
	max.f32 	%f13, %f169, %f126;
	mov.f32 	%f162, 0f3EC90FDB;
	// inline asm
	abs.f32 	%f161, %f162;
	// inline asm
	setp.gt.f32 	%p13, %f161, 0f473BA700;
	@%p13 bra 	BB2_28;

	mov.f32 	%f172, 0f3F22F983;
	mul.rn.f32 	%f171, %f162, %f172;
	// inline asm
	cvt.rni.f32.f32 	%f170, %f171;
	// inline asm
	cvt.rzi.s32.f32 	%r1505, %f170;
	cvt.rn.f32.s32 	%f174, %r1505;
	mov.f32 	%f175, 0f3FC90000;
	mul.rn.f32 	%f176, %f174, %f175;
	sub.f32 	%f177, %f162, %f176;
	mov.f32 	%f178, 0f39FD8000;
	mul.rn.f32 	%f179, %f174, %f178;
	sub.f32 	%f180, %f177, %f179;
	mov.f32 	%f181, 0f34A88000;
	mul.rn.f32 	%f182, %f174, %f181;
	sub.f32 	%f183, %f180, %f182;
	mov.f32 	%f184, 0f2E85A309;
	mul.rn.f32 	%f185, %f174, %f184;
	sub.f32 	%f682, %f183, %f185;
	bra.uni 	BB2_38;

BB2_28:
	ld.const.u32 	%r493, [__GPU_i2opi_f];
	mov.u32 	%r509, -921707776;
	// inline asm
	mul.hi.u32 	%r492, %r493, %r509;
	// inline asm
	ld.const.u32 	%r496, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r510, %r496, -921707776;
	// inline asm
	mul.hi.u32 	%r495, %r496, %r509;
	// inline asm
	mad.lo.s32 	%r511, %r496, -921707776, %r492;
	setp.lt.u32 	%p14, %r511, %r510;
	selp.u32 	%r512, 1, 0, %p14;
	add.s32 	%r513, %r512, %r495;
	ld.const.u32 	%r499, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r514, %r499, -921707776;
	// inline asm
	mul.hi.u32 	%r498, %r499, %r509;
	// inline asm
	mad.lo.s32 	%r515, %r499, -921707776, %r513;
	setp.lt.u32 	%p15, %r515, %r514;
	selp.u32 	%r516, 1, 0, %p15;
	add.s32 	%r517, %r516, %r498;
	ld.const.u32 	%r502, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r518, %r502, -921707776;
	// inline asm
	mul.hi.u32 	%r501, %r502, %r509;
	// inline asm
	mad.lo.s32 	%r519, %r502, -921707776, %r517;
	setp.lt.u32 	%p16, %r519, %r518;
	selp.u32 	%r520, 1, 0, %p16;
	add.s32 	%r521, %r520, %r501;
	ld.const.u32 	%r505, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r522, %r505, -921707776;
	// inline asm
	mul.hi.u32 	%r504, %r505, %r509;
	// inline asm
	mad.lo.s32 	%r523, %r505, -921707776, %r521;
	setp.lt.u32 	%p17, %r523, %r522;
	selp.u32 	%r524, 1, 0, %p17;
	add.s32 	%r525, %r524, %r504;
	ld.const.u32 	%r508, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r526, %r508, -921707776;
	// inline asm
	mul.hi.u32 	%r507, %r508, %r509;
	// inline asm
	mad.lo.s32 	%r527, %r508, -921707776, %r525;
	setp.lt.u32 	%p18, %r527, %r526;
	selp.u32 	%r528, 1, 0, %p18;
	add.s32 	%r529, %r528, %r507;
	cvt.u64.u32 	%rl1, %r529;
	shr.u64 	%rl2, %rl1, 1;
	cvt.u32.u64 	%r530, %rl2;
	and.b32  	%r531, %r530, 3;
	and.b64  	%rl3, %rl2, 2147483644;
	cvt.u32.u64 	%r532, %rl3;
	or.b32  	%r1501, %r532, %r531;
	cvt.u64.u32 	%rl4, %r527;
	shl.b64 	%rl5, %rl4, 32;
	shr.u64 	%rl6, %rl5, 35;
	mul.wide.u32 	%rl7, %r529, 536870912;
	or.b64  	%rl8, %rl6, %rl7;
	cvt.u32.u64 	%r533, %rl8;
	shl.b32 	%r43, %r533, 2;
	setp.ne.s32 	%p19, %r43, 0;
	selp.u32 	%r534, 1, 0, %p19;
	add.s32 	%r535, %r534, %r1501;
	setp.gt.u32 	%p20, %r535, -2147483648;
	selp.u32 	%r1505, 1, 0, %p20;
	@%p20 bra 	BB2_30;

	mov.u32 	%r1497, 0;
	mov.u32 	%r1500, %r43;
	bra.uni 	BB2_31;

BB2_30:
	not.b32 	%r538, %r1501;
	neg.s32 	%r45, %r43;
	setp.eq.s32 	%p21, %r43, 0;
	selp.u32 	%r539, 1, 0, %p21;
	add.s32 	%r1501, %r539, %r538;
	mov.u32 	%r1497, -2147483648;
	mov.u32 	%r1500, %r45;

BB2_31:
	mov.u32 	%r1499, %r1500;
	setp.gt.s32 	%p22, %r1501, 0;
	@%p22 bra 	BB2_33;

	mov.u32 	%r1504, 0;
	bra.uni 	BB2_35;

BB2_33:
	mov.u32 	%r1504, 0;

BB2_34:
	shr.u32 	%r542, %r1499, 31;
	shl.b32 	%r543, %r1501, 1;
	or.b32  	%r1501, %r542, %r543;
	shl.b32 	%r1499, %r1499, 1;
	add.s32 	%r1504, %r1504, -1;
	setp.gt.s32 	%p23, %r1501, 0;
	@%p23 bra 	BB2_34;

BB2_35:
	mul.lo.s32 	%r1503, %r1501, -921707870;
	mov.u32 	%r546, -921707870;
	// inline asm
	mul.hi.u32 	%r544, %r1501, %r546;
	// inline asm
	setp.gt.s32 	%p24, %r544, 0;
	mov.u32 	%r1502, %r544;
	@%p24 bra 	BB2_36;
	bra.uni 	BB2_37;

BB2_36:
	shl.b32 	%r547, %r544, 1;
	shr.u32 	%r548, %r1503, 31;
	or.b32  	%r1502, %r547, %r548;
	mul.lo.s32 	%r1503, %r1501, -1843415740;
	add.s32 	%r1504, %r1504, -1;

BB2_37:
	setp.ne.s32 	%p25, %r1503, 0;
	selp.u32 	%r549, 1, 0, %p25;
	add.s32 	%r550, %r549, %r1502;
	shr.u32 	%r551, %r550, 8;
	shr.u32 	%r552, %r550, 7;
	and.b32  	%r553, %r552, 1;
	shl.b32 	%r554, %r1504, 23;
	add.s32 	%r555, %r554, %r551;
	add.s32 	%r556, %r555, %r553;
	add.s32 	%r557, %r556, 1056964608;
	or.b32  	%r558, %r557, %r1497;
	mov.b32 	 %f682, %r558;

BB2_38:
	add.s32 	%r67, %r1505, 1;
	and.b32  	%r559, %r67, 1;
	setp.eq.s32 	%p26, %r559, 0;
	mul.rn.f32 	%f17, %f682, %f682;
	@%p26 bra 	BB2_40;

	mov.f32 	%f186, 0f37CCF5CE;
	mul.rn.f32 	%f187, %f186, %f17;
	add.f32 	%f188, %f187, 0fBAB6061A;
	mul.rn.f32 	%f189, %f188, %f17;
	add.f32 	%f190, %f189, 0f3D2AAAA5;
	mul.rn.f32 	%f191, %f190, %f17;
	add.f32 	%f192, %f191, 0fBF000000;
	mul.rn.f32 	%f193, %f192, %f17;
	add.f32 	%f683, %f193, 0f3F800000;
	bra.uni 	BB2_41;

BB2_40:
	mov.f32 	%f194, 0fB94CA1F9;
	mul.rn.f32 	%f195, %f194, %f17;
	add.f32 	%f196, %f195, 0f3C08839E;
	mul.rn.f32 	%f197, %f196, %f17;
	add.f32 	%f198, %f197, 0fBE2AAAA3;
	mul.rn.f32 	%f199, %f198, %f17;
	mul.rn.f32 	%f200, %f199, %f682;
	add.f32 	%f683, %f200, %f682;

BB2_41:
	and.b32  	%r560, %r67, 2;
	setp.eq.s32 	%p27, %r560, 0;
	neg.f32 	%f203, %f683;
	selp.f32 	%f204, %f683, %f203, %p27;
	mul.f32 	%f21, %f204, %f4;
	// inline asm
	abs.f32 	%f201, %f162;
	// inline asm
	setp.gt.f32 	%p28, %f201, 0f473BA700;
	@%p28 bra 	BB2_43;

	mov.f32 	%f207, 0f3F22F983;
	mul.rn.f32 	%f206, %f162, %f207;
	// inline asm
	cvt.rni.f32.f32 	%f205, %f206;
	// inline asm
	cvt.rzi.s32.f32 	%r1514, %f205;
	cvt.rn.f32.s32 	%f209, %r1514;
	mov.f32 	%f210, 0f3FC90000;
	mul.rn.f32 	%f211, %f209, %f210;
	sub.f32 	%f212, %f162, %f211;
	mov.f32 	%f213, 0f39FD8000;
	mul.rn.f32 	%f214, %f209, %f213;
	sub.f32 	%f215, %f212, %f214;
	mov.f32 	%f216, 0f34A88000;
	mul.rn.f32 	%f217, %f209, %f216;
	sub.f32 	%f218, %f215, %f217;
	mov.f32 	%f219, 0f2E85A309;
	mul.rn.f32 	%f220, %f209, %f219;
	sub.f32 	%f684, %f218, %f220;
	bra.uni 	BB2_53;

BB2_43:
	ld.const.u32 	%r562, [__GPU_i2opi_f];
	mov.u32 	%r578, -921707776;
	// inline asm
	mul.hi.u32 	%r561, %r562, %r578;
	// inline asm
	ld.const.u32 	%r565, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r579, %r565, -921707776;
	// inline asm
	mul.hi.u32 	%r564, %r565, %r578;
	// inline asm
	mad.lo.s32 	%r580, %r565, -921707776, %r561;
	setp.lt.u32 	%p29, %r580, %r579;
	selp.u32 	%r581, 1, 0, %p29;
	add.s32 	%r582, %r581, %r564;
	ld.const.u32 	%r568, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r583, %r568, -921707776;
	// inline asm
	mul.hi.u32 	%r567, %r568, %r578;
	// inline asm
	mad.lo.s32 	%r584, %r568, -921707776, %r582;
	setp.lt.u32 	%p30, %r584, %r583;
	selp.u32 	%r585, 1, 0, %p30;
	add.s32 	%r586, %r585, %r567;
	ld.const.u32 	%r571, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r587, %r571, -921707776;
	// inline asm
	mul.hi.u32 	%r570, %r571, %r578;
	// inline asm
	mad.lo.s32 	%r588, %r571, -921707776, %r586;
	setp.lt.u32 	%p31, %r588, %r587;
	selp.u32 	%r589, 1, 0, %p31;
	add.s32 	%r590, %r589, %r570;
	ld.const.u32 	%r574, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r591, %r574, -921707776;
	// inline asm
	mul.hi.u32 	%r573, %r574, %r578;
	// inline asm
	mad.lo.s32 	%r592, %r574, -921707776, %r590;
	setp.lt.u32 	%p32, %r592, %r591;
	selp.u32 	%r593, 1, 0, %p32;
	add.s32 	%r594, %r593, %r573;
	ld.const.u32 	%r577, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r595, %r577, -921707776;
	// inline asm
	mul.hi.u32 	%r576, %r577, %r578;
	// inline asm
	mad.lo.s32 	%r596, %r577, -921707776, %r594;
	setp.lt.u32 	%p33, %r596, %r595;
	selp.u32 	%r597, 1, 0, %p33;
	add.s32 	%r598, %r597, %r576;
	cvt.u64.u32 	%rl9, %r598;
	shr.u64 	%rl10, %rl9, 1;
	cvt.u32.u64 	%r599, %rl10;
	and.b32  	%r600, %r599, 3;
	and.b64  	%rl11, %rl10, 2147483644;
	cvt.u32.u64 	%r601, %rl11;
	or.b32  	%r1510, %r601, %r600;
	cvt.u64.u32 	%rl12, %r596;
	shl.b64 	%rl13, %rl12, 32;
	shr.u64 	%rl14, %rl13, 35;
	mul.wide.u32 	%rl15, %r598, 536870912;
	or.b64  	%rl16, %rl14, %rl15;
	cvt.u32.u64 	%r602, %rl16;
	shl.b32 	%r70, %r602, 2;
	setp.ne.s32 	%p34, %r70, 0;
	selp.u32 	%r603, 1, 0, %p34;
	add.s32 	%r604, %r603, %r1510;
	setp.gt.u32 	%p35, %r604, -2147483648;
	selp.u32 	%r1514, 1, 0, %p35;
	@%p35 bra 	BB2_45;

	mov.u32 	%r1506, 0;
	mov.u32 	%r1509, %r70;
	bra.uni 	BB2_46;

BB2_45:
	not.b32 	%r607, %r1510;
	neg.s32 	%r72, %r70;
	setp.eq.s32 	%p36, %r70, 0;
	selp.u32 	%r608, 1, 0, %p36;
	add.s32 	%r1510, %r608, %r607;
	mov.u32 	%r1506, -2147483648;
	mov.u32 	%r1509, %r72;

BB2_46:
	mov.u32 	%r1508, %r1509;
	setp.gt.s32 	%p37, %r1510, 0;
	@%p37 bra 	BB2_48;

	mov.u32 	%r1513, 0;
	bra.uni 	BB2_50;

BB2_48:
	mov.u32 	%r1513, 0;

BB2_49:
	shr.u32 	%r611, %r1508, 31;
	shl.b32 	%r612, %r1510, 1;
	or.b32  	%r1510, %r611, %r612;
	shl.b32 	%r1508, %r1508, 1;
	add.s32 	%r1513, %r1513, -1;
	setp.gt.s32 	%p38, %r1510, 0;
	@%p38 bra 	BB2_49;

BB2_50:
	mul.lo.s32 	%r1512, %r1510, -921707870;
	mov.u32 	%r615, -921707870;
	// inline asm
	mul.hi.u32 	%r613, %r1510, %r615;
	// inline asm
	setp.gt.s32 	%p39, %r613, 0;
	mov.u32 	%r1511, %r613;
	@%p39 bra 	BB2_51;
	bra.uni 	BB2_52;

BB2_51:
	shl.b32 	%r616, %r613, 1;
	shr.u32 	%r617, %r1512, 31;
	or.b32  	%r1511, %r616, %r617;
	mul.lo.s32 	%r1512, %r1510, -1843415740;
	add.s32 	%r1513, %r1513, -1;

BB2_52:
	setp.ne.s32 	%p40, %r1512, 0;
	selp.u32 	%r618, 1, 0, %p40;
	add.s32 	%r619, %r618, %r1511;
	shr.u32 	%r620, %r619, 8;
	shr.u32 	%r621, %r619, 7;
	and.b32  	%r622, %r621, 1;
	shl.b32 	%r623, %r1513, 23;
	add.s32 	%r624, %r623, %r620;
	add.s32 	%r625, %r624, %r622;
	add.s32 	%r626, %r625, 1056964608;
	or.b32  	%r627, %r626, %r1506;
	mov.b32 	 %f684, %r627;

BB2_53:
	and.b32  	%r628, %r1514, 1;
	setp.eq.s32 	%p41, %r628, 0;
	mul.rn.f32 	%f25, %f684, %f684;
	@%p41 bra 	BB2_55;

	mov.f32 	%f221, 0f37CCF5CE;
	mul.rn.f32 	%f222, %f221, %f25;
	add.f32 	%f223, %f222, 0fBAB6061A;
	mul.rn.f32 	%f224, %f223, %f25;
	add.f32 	%f225, %f224, 0f3D2AAAA5;
	mul.rn.f32 	%f226, %f225, %f25;
	add.f32 	%f227, %f226, 0fBF000000;
	mul.rn.f32 	%f228, %f227, %f25;
	add.f32 	%f685, %f228, 0f3F800000;
	bra.uni 	BB2_56;

BB2_55:
	mov.f32 	%f229, 0fB94CA1F9;
	mul.rn.f32 	%f230, %f229, %f25;
	add.f32 	%f231, %f230, 0f3C08839E;
	mul.rn.f32 	%f232, %f231, %f25;
	add.f32 	%f233, %f232, 0fBE2AAAA3;
	mul.rn.f32 	%f234, %f233, %f25;
	mul.rn.f32 	%f235, %f234, %f684;
	add.f32 	%f685, %f235, %f684;

BB2_56:
	and.b32  	%r629, %r1514, 2;
	setp.eq.s32 	%p42, %r629, 0;
	neg.f32 	%f238, %f685;
	selp.f32 	%f239, %f685, %f238, %p42;
	mul.f32 	%f240, %f239, %f5;
	add.f32 	%f241, %f21, %f240;
	max.f32 	%f29, %f241, %f126;
	mov.f32 	%f237, 0f3F490FDB;
	// inline asm
	abs.f32 	%f236, %f237;
	// inline asm
	setp.gt.f32 	%p43, %f236, 0f473BA700;
	@%p43 bra 	BB2_58;

	mov.f32 	%f245, 0f3F22F983;
	mul.rn.f32 	%f244, %f237, %f245;
	// inline asm
	cvt.rni.f32.f32 	%f243, %f244;
	// inline asm
	cvt.rzi.s32.f32 	%r1521, %f243;
	cvt.rn.f32.s32 	%f247, %r1521;
	mov.f32 	%f248, 0f3FC90000;
	mul.rn.f32 	%f249, %f247, %f248;
	sub.f32 	%f250, %f237, %f249;
	mov.f32 	%f251, 0f39FD8000;
	mul.rn.f32 	%f252, %f247, %f251;
	sub.f32 	%f253, %f250, %f252;
	mov.f32 	%f254, 0f34A88000;
	mul.rn.f32 	%f255, %f247, %f254;
	sub.f32 	%f256, %f253, %f255;
	mov.f32 	%f257, 0f2E85A309;
	mul.rn.f32 	%f258, %f247, %f257;
	sub.f32 	%f686, %f256, %f258;
	bra.uni 	BB2_68;

BB2_58:
	ld.const.u32 	%r631, [__GPU_i2opi_f];
	mov.u32 	%r647, -921707776;
	// inline asm
	mul.hi.u32 	%r630, %r631, %r647;
	// inline asm
	ld.const.u32 	%r634, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r648, %r634, -921707776;
	// inline asm
	mul.hi.u32 	%r633, %r634, %r647;
	// inline asm
	mad.lo.s32 	%r649, %r634, -921707776, %r630;
	setp.lt.u32 	%p44, %r649, %r648;
	selp.u32 	%r650, 1, 0, %p44;
	add.s32 	%r651, %r650, %r633;
	ld.const.u32 	%r637, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r652, %r637, -921707776;
	// inline asm
	mul.hi.u32 	%r636, %r637, %r647;
	// inline asm
	mad.lo.s32 	%r653, %r637, -921707776, %r651;
	setp.lt.u32 	%p45, %r653, %r652;
	selp.u32 	%r654, 1, 0, %p45;
	add.s32 	%r655, %r654, %r636;
	ld.const.u32 	%r640, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r656, %r640, -921707776;
	// inline asm
	mul.hi.u32 	%r639, %r640, %r647;
	// inline asm
	mad.lo.s32 	%r657, %r640, -921707776, %r655;
	setp.lt.u32 	%p46, %r657, %r656;
	selp.u32 	%r658, 1, 0, %p46;
	add.s32 	%r659, %r658, %r639;
	ld.const.u32 	%r643, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r660, %r643, -921707776;
	// inline asm
	mul.hi.u32 	%r642, %r643, %r647;
	// inline asm
	mad.lo.s32 	%r661, %r643, -921707776, %r659;
	setp.lt.u32 	%p47, %r661, %r660;
	selp.u32 	%r662, 1, 0, %p47;
	add.s32 	%r663, %r662, %r642;
	ld.const.u32 	%r646, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r664, %r646, -921707776;
	// inline asm
	mul.hi.u32 	%r645, %r646, %r647;
	// inline asm
	mad.lo.s32 	%r95, %r646, -921707776, %r663;
	setp.lt.u32 	%p48, %r95, %r664;
	selp.u32 	%r665, 1, 0, %p48;
	add.s32 	%r1517, %r665, %r645;
	and.b32  	%r1516, %r95, -4;
	setp.gt.u32 	%p49, %r95, 3;
	selp.u32 	%r666, 1, 0, %p49;
	add.s32 	%r667, %r666, %r1517;
	setp.gt.u32 	%p50, %r667, -2147483648;
	selp.u32 	%r1521, 1, 0, %p50;
	@%p50 bra 	BB2_60;

	mov.u32 	%r1515, 0;
	bra.uni 	BB2_61;

BB2_60:
	not.b32 	%r670, %r1517;
	neg.s32 	%r1516, %r1516;
	setp.lt.u32 	%p51, %r95, 4;
	selp.u32 	%r671, 1, 0, %p51;
	add.s32 	%r1517, %r671, %r670;
	mov.u32 	%r1515, -2147483648;

BB2_61:
	setp.gt.s32 	%p52, %r1517, 0;
	@%p52 bra 	BB2_63;

	mov.u32 	%r1520, 0;
	bra.uni 	BB2_65;

BB2_63:
	mov.u32 	%r1520, 0;

BB2_64:
	shr.u32 	%r674, %r1516, 31;
	shl.b32 	%r675, %r1517, 1;
	or.b32  	%r1517, %r674, %r675;
	shl.b32 	%r1516, %r1516, 1;
	add.s32 	%r1520, %r1520, -1;
	setp.gt.s32 	%p53, %r1517, 0;
	@%p53 bra 	BB2_64;

BB2_65:
	mul.lo.s32 	%r1519, %r1517, -921707870;
	mov.u32 	%r678, -921707870;
	// inline asm
	mul.hi.u32 	%r676, %r1517, %r678;
	// inline asm
	setp.gt.s32 	%p54, %r676, 0;
	mov.u32 	%r1518, %r676;
	@%p54 bra 	BB2_66;
	bra.uni 	BB2_67;

BB2_66:
	shl.b32 	%r679, %r676, 1;
	shr.u32 	%r680, %r1519, 31;
	or.b32  	%r1518, %r679, %r680;
	mul.lo.s32 	%r1519, %r1517, -1843415740;
	add.s32 	%r1520, %r1520, -1;

BB2_67:
	setp.ne.s32 	%p55, %r1519, 0;
	selp.u32 	%r681, 1, 0, %p55;
	add.s32 	%r682, %r681, %r1518;
	shr.u32 	%r683, %r682, 8;
	shr.u32 	%r684, %r682, 7;
	and.b32  	%r685, %r684, 1;
	shl.b32 	%r686, %r1520, 23;
	add.s32 	%r687, %r686, %r683;
	add.s32 	%r688, %r687, %r685;
	add.s32 	%r689, %r688, 1056964608;
	or.b32  	%r690, %r689, %r1515;
	mov.b32 	 %f686, %r690;

BB2_68:
	add.s32 	%r121, %r1521, 1;
	and.b32  	%r691, %r121, 1;
	setp.eq.s32 	%p56, %r691, 0;
	mul.rn.f32 	%f33, %f686, %f686;
	@%p56 bra 	BB2_70;

	mov.f32 	%f259, 0f37CCF5CE;
	mul.rn.f32 	%f260, %f259, %f33;
	add.f32 	%f261, %f260, 0fBAB6061A;
	mul.rn.f32 	%f262, %f261, %f33;
	add.f32 	%f263, %f262, 0f3D2AAAA5;
	mul.rn.f32 	%f264, %f263, %f33;
	add.f32 	%f265, %f264, 0fBF000000;
	mul.rn.f32 	%f266, %f265, %f33;
	add.f32 	%f687, %f266, 0f3F800000;
	bra.uni 	BB2_71;

BB2_70:
	mov.f32 	%f267, 0fB94CA1F9;
	mul.rn.f32 	%f268, %f267, %f33;
	add.f32 	%f269, %f268, 0f3C08839E;
	mul.rn.f32 	%f270, %f269, %f33;
	add.f32 	%f271, %f270, 0fBE2AAAA3;
	mul.rn.f32 	%f272, %f271, %f33;
	mul.rn.f32 	%f273, %f272, %f686;
	add.f32 	%f687, %f273, %f686;

BB2_71:
	and.b32  	%r692, %r121, 2;
	setp.eq.s32 	%p57, %r692, 0;
	neg.f32 	%f276, %f687;
	selp.f32 	%f277, %f687, %f276, %p57;
	mul.f32 	%f37, %f277, %f4;
	// inline asm
	abs.f32 	%f274, %f237;
	// inline asm
	setp.gt.f32 	%p58, %f274, 0f473BA700;
	@%p58 bra 	BB2_73;

	mov.f32 	%f280, 0f3F22F983;
	mul.rn.f32 	%f279, %f237, %f280;
	// inline asm
	cvt.rni.f32.f32 	%f278, %f279;
	// inline asm
	cvt.rzi.s32.f32 	%r1528, %f278;
	cvt.rn.f32.s32 	%f282, %r1528;
	mov.f32 	%f283, 0f3FC90000;
	mul.rn.f32 	%f284, %f282, %f283;
	sub.f32 	%f285, %f237, %f284;
	mov.f32 	%f286, 0f39FD8000;
	mul.rn.f32 	%f287, %f282, %f286;
	sub.f32 	%f288, %f285, %f287;
	mov.f32 	%f289, 0f34A88000;
	mul.rn.f32 	%f290, %f282, %f289;
	sub.f32 	%f291, %f288, %f290;
	mov.f32 	%f292, 0f2E85A309;
	mul.rn.f32 	%f293, %f282, %f292;
	sub.f32 	%f688, %f291, %f293;
	bra.uni 	BB2_83;

BB2_73:
	ld.const.u32 	%r694, [__GPU_i2opi_f];
	mov.u32 	%r710, -921707776;
	// inline asm
	mul.hi.u32 	%r693, %r694, %r710;
	// inline asm
	ld.const.u32 	%r697, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r711, %r697, -921707776;
	// inline asm
	mul.hi.u32 	%r696, %r697, %r710;
	// inline asm
	mad.lo.s32 	%r712, %r697, -921707776, %r693;
	setp.lt.u32 	%p59, %r712, %r711;
	selp.u32 	%r713, 1, 0, %p59;
	add.s32 	%r714, %r713, %r696;
	ld.const.u32 	%r700, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r715, %r700, -921707776;
	// inline asm
	mul.hi.u32 	%r699, %r700, %r710;
	// inline asm
	mad.lo.s32 	%r716, %r700, -921707776, %r714;
	setp.lt.u32 	%p60, %r716, %r715;
	selp.u32 	%r717, 1, 0, %p60;
	add.s32 	%r718, %r717, %r699;
	ld.const.u32 	%r703, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r719, %r703, -921707776;
	// inline asm
	mul.hi.u32 	%r702, %r703, %r710;
	// inline asm
	mad.lo.s32 	%r720, %r703, -921707776, %r718;
	setp.lt.u32 	%p61, %r720, %r719;
	selp.u32 	%r721, 1, 0, %p61;
	add.s32 	%r722, %r721, %r702;
	ld.const.u32 	%r706, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r723, %r706, -921707776;
	// inline asm
	mul.hi.u32 	%r705, %r706, %r710;
	// inline asm
	mad.lo.s32 	%r724, %r706, -921707776, %r722;
	setp.lt.u32 	%p62, %r724, %r723;
	selp.u32 	%r725, 1, 0, %p62;
	add.s32 	%r726, %r725, %r705;
	ld.const.u32 	%r709, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r727, %r709, -921707776;
	// inline asm
	mul.hi.u32 	%r708, %r709, %r710;
	// inline asm
	mad.lo.s32 	%r123, %r709, -921707776, %r726;
	setp.lt.u32 	%p63, %r123, %r727;
	selp.u32 	%r728, 1, 0, %p63;
	add.s32 	%r1524, %r728, %r708;
	and.b32  	%r1523, %r123, -4;
	setp.gt.u32 	%p64, %r123, 3;
	selp.u32 	%r729, 1, 0, %p64;
	add.s32 	%r730, %r729, %r1524;
	setp.gt.u32 	%p65, %r730, -2147483648;
	selp.u32 	%r1528, 1, 0, %p65;
	@%p65 bra 	BB2_75;

	mov.u32 	%r1522, 0;
	bra.uni 	BB2_76;

BB2_75:
	not.b32 	%r733, %r1524;
	neg.s32 	%r1523, %r1523;
	setp.lt.u32 	%p66, %r123, 4;
	selp.u32 	%r734, 1, 0, %p66;
	add.s32 	%r1524, %r734, %r733;
	mov.u32 	%r1522, -2147483648;

BB2_76:
	setp.gt.s32 	%p67, %r1524, 0;
	@%p67 bra 	BB2_78;

	mov.u32 	%r1527, 0;
	bra.uni 	BB2_80;

BB2_78:
	mov.u32 	%r1527, 0;

BB2_79:
	shr.u32 	%r737, %r1523, 31;
	shl.b32 	%r738, %r1524, 1;
	or.b32  	%r1524, %r737, %r738;
	shl.b32 	%r1523, %r1523, 1;
	add.s32 	%r1527, %r1527, -1;
	setp.gt.s32 	%p68, %r1524, 0;
	@%p68 bra 	BB2_79;

BB2_80:
	mul.lo.s32 	%r1526, %r1524, -921707870;
	mov.u32 	%r741, -921707870;
	// inline asm
	mul.hi.u32 	%r739, %r1524, %r741;
	// inline asm
	setp.gt.s32 	%p69, %r739, 0;
	mov.u32 	%r1525, %r739;
	@%p69 bra 	BB2_81;
	bra.uni 	BB2_82;

BB2_81:
	shl.b32 	%r742, %r739, 1;
	shr.u32 	%r743, %r1526, 31;
	or.b32  	%r1525, %r742, %r743;
	mul.lo.s32 	%r1526, %r1524, -1843415740;
	add.s32 	%r1527, %r1527, -1;

BB2_82:
	setp.ne.s32 	%p70, %r1526, 0;
	selp.u32 	%r744, 1, 0, %p70;
	add.s32 	%r745, %r744, %r1525;
	shr.u32 	%r746, %r745, 8;
	shr.u32 	%r747, %r745, 7;
	and.b32  	%r748, %r747, 1;
	shl.b32 	%r749, %r1527, 23;
	add.s32 	%r750, %r749, %r746;
	add.s32 	%r751, %r750, %r748;
	add.s32 	%r752, %r751, 1056964608;
	or.b32  	%r753, %r752, %r1522;
	mov.b32 	 %f688, %r753;

BB2_83:
	and.b32  	%r754, %r1528, 1;
	setp.eq.s32 	%p71, %r754, 0;
	mul.rn.f32 	%f41, %f688, %f688;
	@%p71 bra 	BB2_85;

	mov.f32 	%f294, 0f37CCF5CE;
	mul.rn.f32 	%f295, %f294, %f41;
	add.f32 	%f296, %f295, 0fBAB6061A;
	mul.rn.f32 	%f297, %f296, %f41;
	add.f32 	%f298, %f297, 0f3D2AAAA5;
	mul.rn.f32 	%f299, %f298, %f41;
	add.f32 	%f300, %f299, 0fBF000000;
	mul.rn.f32 	%f301, %f300, %f41;
	add.f32 	%f689, %f301, 0f3F800000;
	bra.uni 	BB2_86;

BB2_85:
	mov.f32 	%f302, 0fB94CA1F9;
	mul.rn.f32 	%f303, %f302, %f41;
	add.f32 	%f304, %f303, 0f3C08839E;
	mul.rn.f32 	%f305, %f304, %f41;
	add.f32 	%f306, %f305, 0fBE2AAAA3;
	mul.rn.f32 	%f307, %f306, %f41;
	mul.rn.f32 	%f308, %f307, %f688;
	add.f32 	%f689, %f308, %f688;

BB2_86:
	and.b32  	%r755, %r1528, 2;
	setp.eq.s32 	%p72, %r755, 0;
	neg.f32 	%f311, %f689;
	selp.f32 	%f312, %f689, %f311, %p72;
	mul.f32 	%f313, %f312, %f5;
	add.f32 	%f314, %f37, %f313;
	max.f32 	%f45, %f314, %f126;
	mov.f32 	%f310, 0f3F96CBE4;
	// inline asm
	abs.f32 	%f309, %f310;
	// inline asm
	setp.gt.f32 	%p73, %f309, 0f473BA700;
	@%p73 bra 	BB2_88;

	mov.f32 	%f318, 0f3F22F983;
	mul.rn.f32 	%f317, %f310, %f318;
	// inline asm
	cvt.rni.f32.f32 	%f316, %f317;
	// inline asm
	cvt.rzi.s32.f32 	%r1535, %f316;
	cvt.rn.f32.s32 	%f320, %r1535;
	mov.f32 	%f321, 0f3FC90000;
	mul.rn.f32 	%f322, %f320, %f321;
	sub.f32 	%f323, %f310, %f322;
	mov.f32 	%f324, 0f39FD8000;
	mul.rn.f32 	%f325, %f320, %f324;
	sub.f32 	%f326, %f323, %f325;
	mov.f32 	%f327, 0f34A88000;
	mul.rn.f32 	%f328, %f320, %f327;
	sub.f32 	%f329, %f326, %f328;
	mov.f32 	%f330, 0f2E85A309;
	mul.rn.f32 	%f331, %f320, %f330;
	sub.f32 	%f690, %f329, %f331;
	bra.uni 	BB2_98;

BB2_88:
	ld.const.u32 	%r757, [__GPU_i2opi_f];
	mov.u32 	%r773, -1765022720;
	// inline asm
	mul.hi.u32 	%r756, %r757, %r773;
	// inline asm
	ld.const.u32 	%r760, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r774, %r760, -1765022720;
	// inline asm
	mul.hi.u32 	%r759, %r760, %r773;
	// inline asm
	mad.lo.s32 	%r775, %r760, -1765022720, %r756;
	setp.lt.u32 	%p74, %r775, %r774;
	selp.u32 	%r776, 1, 0, %p74;
	add.s32 	%r777, %r776, %r759;
	ld.const.u32 	%r763, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r778, %r763, -1765022720;
	// inline asm
	mul.hi.u32 	%r762, %r763, %r773;
	// inline asm
	mad.lo.s32 	%r779, %r763, -1765022720, %r777;
	setp.lt.u32 	%p75, %r779, %r778;
	selp.u32 	%r780, 1, 0, %p75;
	add.s32 	%r781, %r780, %r762;
	ld.const.u32 	%r766, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r782, %r766, -1765022720;
	// inline asm
	mul.hi.u32 	%r765, %r766, %r773;
	// inline asm
	mad.lo.s32 	%r783, %r766, -1765022720, %r781;
	setp.lt.u32 	%p76, %r783, %r782;
	selp.u32 	%r784, 1, 0, %p76;
	add.s32 	%r785, %r784, %r765;
	ld.const.u32 	%r769, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r786, %r769, -1765022720;
	// inline asm
	mul.hi.u32 	%r768, %r769, %r773;
	// inline asm
	mad.lo.s32 	%r787, %r769, -1765022720, %r785;
	setp.lt.u32 	%p77, %r787, %r786;
	selp.u32 	%r788, 1, 0, %p77;
	add.s32 	%r789, %r788, %r768;
	ld.const.u32 	%r772, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r790, %r772, -1765022720;
	// inline asm
	mul.hi.u32 	%r771, %r772, %r773;
	// inline asm
	mad.lo.s32 	%r791, %r772, -1765022720, %r789;
	setp.lt.u32 	%p78, %r791, %r790;
	selp.u32 	%r792, 1, 0, %p78;
	add.s32 	%r793, %r792, %r771;
	mul.wide.u32 	%rl17, %r793, 2;
	cvt.u32.u64 	%r794, %rl17;
	and.b32  	%r795, %r794, -4;
	cvt.u64.u32 	%rl18, %r787;
	cvt.u64.u32 	%rl19, %r791;
	shl.b64 	%rl20, %rl19, 32;
	or.b64  	%rl21, %rl18, %rl20;
	shr.u64 	%rl22, %rl21, 33;
	mul.wide.u32 	%rl23, %r793, -2147483648;
	or.b64  	%rl24, %rl22, %rl23;
	cvt.u32.u64 	%r796, %rl24;
	shr.u32 	%r797, %r796, 30;
	or.b32  	%r1531, %r797, %r795;
	shr.u64 	%rl25, %rl21, 31;
	cvt.u32.u64 	%r798, %rl25;
	and.b32  	%r1530, %r798, -4;
	and.b64  	%rl26, %rl25, 4294967294;
	cvt.u32.u64 	%r151, %rl26;
	setp.gt.u32 	%p79, %r151, 3;
	selp.u32 	%r799, 1, 0, %p79;
	add.s32 	%r800, %r1531, %r799;
	setp.gt.u32 	%p80, %r800, -2147483648;
	selp.u32 	%r801, 1, 0, %p80;
	cvt.u64.u32 	%rl27, %r793;
	shr.u64 	%rl28, %rl27, 31;
	cvt.u32.u64 	%r802, %rl28;
	add.s32 	%r1535, %r801, %r802;
	@%p80 bra 	BB2_90;

	mov.u32 	%r1529, 0;
	bra.uni 	BB2_91;

BB2_90:
	not.b32 	%r805, %r1531;
	neg.s32 	%r1530, %r1530;
	setp.lt.u32 	%p81, %r151, 4;
	selp.u32 	%r806, 1, 0, %p81;
	add.s32 	%r1531, %r806, %r805;
	mov.u32 	%r1529, -2147483648;

BB2_91:
	setp.gt.s32 	%p82, %r1531, 0;
	@%p82 bra 	BB2_93;

	mov.u32 	%r1534, 0;
	bra.uni 	BB2_95;

BB2_93:
	mov.u32 	%r1534, 0;

BB2_94:
	shr.u32 	%r809, %r1530, 31;
	shl.b32 	%r810, %r1531, 1;
	or.b32  	%r1531, %r809, %r810;
	shl.b32 	%r1530, %r1530, 1;
	add.s32 	%r1534, %r1534, -1;
	setp.gt.s32 	%p83, %r1531, 0;
	@%p83 bra 	BB2_94;

BB2_95:
	mul.lo.s32 	%r1533, %r1531, -921707870;
	mov.u32 	%r813, -921707870;
	// inline asm
	mul.hi.u32 	%r811, %r1531, %r813;
	// inline asm
	setp.gt.s32 	%p84, %r811, 0;
	mov.u32 	%r1532, %r811;
	@%p84 bra 	BB2_96;
	bra.uni 	BB2_97;

BB2_96:
	shl.b32 	%r814, %r811, 1;
	shr.u32 	%r815, %r1533, 31;
	or.b32  	%r1532, %r814, %r815;
	mul.lo.s32 	%r1533, %r1531, -1843415740;
	add.s32 	%r1534, %r1534, -1;

BB2_97:
	setp.ne.s32 	%p85, %r1533, 0;
	selp.u32 	%r816, 1, 0, %p85;
	add.s32 	%r817, %r816, %r1532;
	shr.u32 	%r818, %r817, 8;
	shr.u32 	%r819, %r817, 7;
	and.b32  	%r820, %r819, 1;
	shl.b32 	%r821, %r1534, 23;
	add.s32 	%r822, %r821, %r818;
	add.s32 	%r823, %r822, %r820;
	add.s32 	%r824, %r823, 1056964608;
	or.b32  	%r825, %r824, %r1529;
	mov.b32 	 %f690, %r825;

BB2_98:
	add.s32 	%r176, %r1535, 1;
	and.b32  	%r826, %r176, 1;
	setp.eq.s32 	%p86, %r826, 0;
	mul.rn.f32 	%f49, %f690, %f690;
	@%p86 bra 	BB2_100;

	mov.f32 	%f332, 0f37CCF5CE;
	mul.rn.f32 	%f333, %f332, %f49;
	add.f32 	%f334, %f333, 0fBAB6061A;
	mul.rn.f32 	%f335, %f334, %f49;
	add.f32 	%f336, %f335, 0f3D2AAAA5;
	mul.rn.f32 	%f337, %f336, %f49;
	add.f32 	%f338, %f337, 0fBF000000;
	mul.rn.f32 	%f339, %f338, %f49;
	add.f32 	%f691, %f339, 0f3F800000;
	bra.uni 	BB2_101;

BB2_100:
	mov.f32 	%f340, 0fB94CA1F9;
	mul.rn.f32 	%f341, %f340, %f49;
	add.f32 	%f342, %f341, 0f3C08839E;
	mul.rn.f32 	%f343, %f342, %f49;
	add.f32 	%f344, %f343, 0fBE2AAAA3;
	mul.rn.f32 	%f345, %f344, %f49;
	mul.rn.f32 	%f346, %f345, %f690;
	add.f32 	%f691, %f346, %f690;

BB2_101:
	and.b32  	%r827, %r176, 2;
	setp.eq.s32 	%p87, %r827, 0;
	neg.f32 	%f349, %f691;
	selp.f32 	%f350, %f691, %f349, %p87;
	mul.f32 	%f53, %f350, %f4;
	// inline asm
	abs.f32 	%f347, %f310;
	// inline asm
	setp.gt.f32 	%p88, %f347, 0f473BA700;
	@%p88 bra 	BB2_103;

	mov.f32 	%f353, 0f3F22F983;
	mul.rn.f32 	%f352, %f310, %f353;
	// inline asm
	cvt.rni.f32.f32 	%f351, %f352;
	// inline asm
	cvt.rzi.s32.f32 	%r1542, %f351;
	cvt.rn.f32.s32 	%f355, %r1542;
	mov.f32 	%f356, 0f3FC90000;
	mul.rn.f32 	%f357, %f355, %f356;
	sub.f32 	%f358, %f310, %f357;
	mov.f32 	%f359, 0f39FD8000;
	mul.rn.f32 	%f360, %f355, %f359;
	sub.f32 	%f361, %f358, %f360;
	mov.f32 	%f362, 0f34A88000;
	mul.rn.f32 	%f363, %f355, %f362;
	sub.f32 	%f364, %f361, %f363;
	mov.f32 	%f365, 0f2E85A309;
	mul.rn.f32 	%f366, %f355, %f365;
	sub.f32 	%f692, %f364, %f366;
	bra.uni 	BB2_113;

BB2_103:
	ld.const.u32 	%r829, [__GPU_i2opi_f];
	mov.u32 	%r845, -1765022720;
	// inline asm
	mul.hi.u32 	%r828, %r829, %r845;
	// inline asm
	ld.const.u32 	%r832, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r846, %r832, -1765022720;
	// inline asm
	mul.hi.u32 	%r831, %r832, %r845;
	// inline asm
	mad.lo.s32 	%r847, %r832, -1765022720, %r828;
	setp.lt.u32 	%p89, %r847, %r846;
	selp.u32 	%r848, 1, 0, %p89;
	add.s32 	%r849, %r848, %r831;
	ld.const.u32 	%r835, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r850, %r835, -1765022720;
	// inline asm
	mul.hi.u32 	%r834, %r835, %r845;
	// inline asm
	mad.lo.s32 	%r851, %r835, -1765022720, %r849;
	setp.lt.u32 	%p90, %r851, %r850;
	selp.u32 	%r852, 1, 0, %p90;
	add.s32 	%r853, %r852, %r834;
	ld.const.u32 	%r838, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r854, %r838, -1765022720;
	// inline asm
	mul.hi.u32 	%r837, %r838, %r845;
	// inline asm
	mad.lo.s32 	%r855, %r838, -1765022720, %r853;
	setp.lt.u32 	%p91, %r855, %r854;
	selp.u32 	%r856, 1, 0, %p91;
	add.s32 	%r857, %r856, %r837;
	ld.const.u32 	%r841, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r858, %r841, -1765022720;
	// inline asm
	mul.hi.u32 	%r840, %r841, %r845;
	// inline asm
	mad.lo.s32 	%r859, %r841, -1765022720, %r857;
	setp.lt.u32 	%p92, %r859, %r858;
	selp.u32 	%r860, 1, 0, %p92;
	add.s32 	%r861, %r860, %r840;
	ld.const.u32 	%r844, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r862, %r844, -1765022720;
	// inline asm
	mul.hi.u32 	%r843, %r844, %r845;
	// inline asm
	mad.lo.s32 	%r863, %r844, -1765022720, %r861;
	setp.lt.u32 	%p93, %r863, %r862;
	selp.u32 	%r864, 1, 0, %p93;
	add.s32 	%r865, %r864, %r843;
	mul.wide.u32 	%rl29, %r865, 2;
	cvt.u32.u64 	%r866, %rl29;
	and.b32  	%r867, %r866, -4;
	cvt.u64.u32 	%rl30, %r859;
	cvt.u64.u32 	%rl31, %r863;
	shl.b64 	%rl32, %rl31, 32;
	or.b64  	%rl33, %rl30, %rl32;
	shr.u64 	%rl34, %rl33, 33;
	mul.wide.u32 	%rl35, %r865, -2147483648;
	or.b64  	%rl36, %rl34, %rl35;
	cvt.u32.u64 	%r868, %rl36;
	shr.u32 	%r869, %r868, 30;
	or.b32  	%r1538, %r869, %r867;
	shr.u64 	%rl37, %rl33, 31;
	cvt.u32.u64 	%r870, %rl37;
	and.b32  	%r1537, %r870, -4;
	and.b64  	%rl38, %rl37, 4294967294;
	cvt.u32.u64 	%r179, %rl38;
	setp.gt.u32 	%p94, %r179, 3;
	selp.u32 	%r871, 1, 0, %p94;
	add.s32 	%r872, %r1538, %r871;
	setp.gt.u32 	%p95, %r872, -2147483648;
	selp.u32 	%r873, 1, 0, %p95;
	cvt.u64.u32 	%rl39, %r865;
	shr.u64 	%rl40, %rl39, 31;
	cvt.u32.u64 	%r874, %rl40;
	add.s32 	%r1542, %r873, %r874;
	@%p95 bra 	BB2_105;

	mov.u32 	%r1536, 0;
	bra.uni 	BB2_106;

BB2_105:
	not.b32 	%r877, %r1538;
	neg.s32 	%r1537, %r1537;
	setp.lt.u32 	%p96, %r179, 4;
	selp.u32 	%r878, 1, 0, %p96;
	add.s32 	%r1538, %r878, %r877;
	mov.u32 	%r1536, -2147483648;

BB2_106:
	setp.gt.s32 	%p97, %r1538, 0;
	@%p97 bra 	BB2_108;

	mov.u32 	%r1541, 0;
	bra.uni 	BB2_110;

BB2_108:
	mov.u32 	%r1541, 0;

BB2_109:
	shr.u32 	%r881, %r1537, 31;
	shl.b32 	%r882, %r1538, 1;
	or.b32  	%r1538, %r881, %r882;
	shl.b32 	%r1537, %r1537, 1;
	add.s32 	%r1541, %r1541, -1;
	setp.gt.s32 	%p98, %r1538, 0;
	@%p98 bra 	BB2_109;

BB2_110:
	mul.lo.s32 	%r1540, %r1538, -921707870;
	mov.u32 	%r885, -921707870;
	// inline asm
	mul.hi.u32 	%r883, %r1538, %r885;
	// inline asm
	setp.gt.s32 	%p99, %r883, 0;
	mov.u32 	%r1539, %r883;
	@%p99 bra 	BB2_111;
	bra.uni 	BB2_112;

BB2_111:
	shl.b32 	%r886, %r883, 1;
	shr.u32 	%r887, %r1540, 31;
	or.b32  	%r1539, %r886, %r887;
	mul.lo.s32 	%r1540, %r1538, -1843415740;
	add.s32 	%r1541, %r1541, -1;

BB2_112:
	setp.ne.s32 	%p100, %r1540, 0;
	selp.u32 	%r888, 1, 0, %p100;
	add.s32 	%r889, %r888, %r1539;
	shr.u32 	%r890, %r889, 8;
	shr.u32 	%r891, %r889, 7;
	and.b32  	%r892, %r891, 1;
	shl.b32 	%r893, %r1541, 23;
	add.s32 	%r894, %r893, %r890;
	add.s32 	%r895, %r894, %r892;
	add.s32 	%r896, %r895, 1056964608;
	or.b32  	%r897, %r896, %r1536;
	mov.b32 	 %f692, %r897;

BB2_113:
	and.b32  	%r898, %r1542, 1;
	setp.eq.s32 	%p101, %r898, 0;
	mul.rn.f32 	%f57, %f692, %f692;
	@%p101 bra 	BB2_115;

	mov.f32 	%f367, 0f37CCF5CE;
	mul.rn.f32 	%f368, %f367, %f57;
	add.f32 	%f369, %f368, 0fBAB6061A;
	mul.rn.f32 	%f370, %f369, %f57;
	add.f32 	%f371, %f370, 0f3D2AAAA5;
	mul.rn.f32 	%f372, %f371, %f57;
	add.f32 	%f373, %f372, 0fBF000000;
	mul.rn.f32 	%f374, %f373, %f57;
	add.f32 	%f693, %f374, 0f3F800000;
	bra.uni 	BB2_116;

BB2_115:
	mov.f32 	%f375, 0fB94CA1F9;
	mul.rn.f32 	%f376, %f375, %f57;
	add.f32 	%f377, %f376, 0f3C08839E;
	mul.rn.f32 	%f378, %f377, %f57;
	add.f32 	%f379, %f378, 0fBE2AAAA3;
	mul.rn.f32 	%f380, %f379, %f57;
	mul.rn.f32 	%f381, %f380, %f692;
	add.f32 	%f693, %f381, %f692;

BB2_116:
	and.b32  	%r899, %r1542, 2;
	setp.eq.s32 	%p102, %r899, 0;
	neg.f32 	%f384, %f693;
	selp.f32 	%f385, %f693, %f384, %p102;
	mul.f32 	%f386, %f385, %f5;
	add.f32 	%f387, %f53, %f386;
	max.f32 	%f61, %f387, %f126;
	mov.f32 	%f383, 0f3FC90FDB;
	// inline asm
	abs.f32 	%f382, %f383;
	// inline asm
	setp.gt.f32 	%p103, %f382, 0f473BA700;
	@%p103 bra 	BB2_118;

	mov.f32 	%f391, 0f3F22F983;
	mul.rn.f32 	%f390, %f383, %f391;
	// inline asm
	cvt.rni.f32.f32 	%f389, %f390;
	// inline asm
	cvt.rzi.s32.f32 	%r1549, %f389;
	cvt.rn.f32.s32 	%f393, %r1549;
	mov.f32 	%f394, 0f3FC90000;
	mul.rn.f32 	%f395, %f393, %f394;
	sub.f32 	%f396, %f383, %f395;
	mov.f32 	%f397, 0f39FD8000;
	mul.rn.f32 	%f398, %f393, %f397;
	sub.f32 	%f399, %f396, %f398;
	mov.f32 	%f400, 0f34A88000;
	mul.rn.f32 	%f401, %f393, %f400;
	sub.f32 	%f402, %f399, %f401;
	mov.f32 	%f403, 0f2E85A309;
	mul.rn.f32 	%f404, %f393, %f403;
	sub.f32 	%f694, %f402, %f404;
	bra.uni 	BB2_128;

BB2_118:
	ld.const.u32 	%r901, [__GPU_i2opi_f];
	mov.u32 	%r917, -921707776;
	// inline asm
	mul.hi.u32 	%r900, %r901, %r917;
	// inline asm
	ld.const.u32 	%r904, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r918, %r904, -921707776;
	// inline asm
	mul.hi.u32 	%r903, %r904, %r917;
	// inline asm
	mad.lo.s32 	%r919, %r904, -921707776, %r900;
	setp.lt.u32 	%p104, %r919, %r918;
	selp.u32 	%r920, 1, 0, %p104;
	add.s32 	%r921, %r920, %r903;
	ld.const.u32 	%r907, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r922, %r907, -921707776;
	// inline asm
	mul.hi.u32 	%r906, %r907, %r917;
	// inline asm
	mad.lo.s32 	%r923, %r907, -921707776, %r921;
	setp.lt.u32 	%p105, %r923, %r922;
	selp.u32 	%r924, 1, 0, %p105;
	add.s32 	%r925, %r924, %r906;
	ld.const.u32 	%r910, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r926, %r910, -921707776;
	// inline asm
	mul.hi.u32 	%r909, %r910, %r917;
	// inline asm
	mad.lo.s32 	%r927, %r910, -921707776, %r925;
	setp.lt.u32 	%p106, %r927, %r926;
	selp.u32 	%r928, 1, 0, %p106;
	add.s32 	%r929, %r928, %r909;
	ld.const.u32 	%r913, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r930, %r913, -921707776;
	// inline asm
	mul.hi.u32 	%r912, %r913, %r917;
	// inline asm
	mad.lo.s32 	%r931, %r913, -921707776, %r929;
	setp.lt.u32 	%p107, %r931, %r930;
	selp.u32 	%r932, 1, 0, %p107;
	add.s32 	%r933, %r932, %r912;
	ld.const.u32 	%r916, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r934, %r916, -921707776;
	// inline asm
	mul.hi.u32 	%r915, %r916, %r917;
	// inline asm
	mad.lo.s32 	%r935, %r916, -921707776, %r933;
	setp.lt.u32 	%p108, %r935, %r934;
	selp.u32 	%r936, 1, 0, %p108;
	add.s32 	%r937, %r936, %r915;
	mul.wide.u32 	%rl41, %r937, 2;
	cvt.u32.u64 	%r938, %rl41;
	and.b32  	%r939, %r938, -4;
	cvt.u64.u32 	%rl42, %r931;
	cvt.u64.u32 	%rl43, %r935;
	shl.b64 	%rl44, %rl43, 32;
	or.b64  	%rl45, %rl42, %rl44;
	shr.u64 	%rl46, %rl45, 33;
	mul.wide.u32 	%rl47, %r937, -2147483648;
	or.b64  	%rl48, %rl46, %rl47;
	cvt.u32.u64 	%r940, %rl48;
	shr.u32 	%r941, %r940, 30;
	or.b32  	%r1545, %r941, %r939;
	shr.u64 	%rl49, %rl45, 31;
	cvt.u32.u64 	%r942, %rl49;
	and.b32  	%r1544, %r942, -4;
	and.b64  	%rl50, %rl49, 4294967294;
	cvt.u32.u64 	%r206, %rl50;
	setp.gt.u32 	%p109, %r206, 3;
	selp.u32 	%r943, 1, 0, %p109;
	add.s32 	%r944, %r1545, %r943;
	setp.gt.u32 	%p110, %r944, -2147483648;
	selp.u32 	%r945, 1, 0, %p110;
	cvt.u64.u32 	%rl51, %r937;
	shr.u64 	%rl52, %rl51, 31;
	cvt.u32.u64 	%r946, %rl52;
	add.s32 	%r1549, %r945, %r946;
	@%p110 bra 	BB2_120;

	mov.u32 	%r1543, 0;
	bra.uni 	BB2_121;

BB2_120:
	not.b32 	%r949, %r1545;
	neg.s32 	%r1544, %r1544;
	setp.lt.u32 	%p111, %r206, 4;
	selp.u32 	%r950, 1, 0, %p111;
	add.s32 	%r1545, %r950, %r949;
	mov.u32 	%r1543, -2147483648;

BB2_121:
	setp.gt.s32 	%p112, %r1545, 0;
	@%p112 bra 	BB2_123;

	mov.u32 	%r1548, 0;
	bra.uni 	BB2_125;

BB2_123:
	mov.u32 	%r1548, 0;

BB2_124:
	shr.u32 	%r953, %r1544, 31;
	shl.b32 	%r954, %r1545, 1;
	or.b32  	%r1545, %r953, %r954;
	shl.b32 	%r1544, %r1544, 1;
	add.s32 	%r1548, %r1548, -1;
	setp.gt.s32 	%p113, %r1545, 0;
	@%p113 bra 	BB2_124;

BB2_125:
	mul.lo.s32 	%r1547, %r1545, -921707870;
	mov.u32 	%r957, -921707870;
	// inline asm
	mul.hi.u32 	%r955, %r1545, %r957;
	// inline asm
	setp.gt.s32 	%p114, %r955, 0;
	mov.u32 	%r1546, %r955;
	@%p114 bra 	BB2_126;
	bra.uni 	BB2_127;

BB2_126:
	shl.b32 	%r958, %r955, 1;
	shr.u32 	%r959, %r1547, 31;
	or.b32  	%r1546, %r958, %r959;
	mul.lo.s32 	%r1547, %r1545, -1843415740;
	add.s32 	%r1548, %r1548, -1;

BB2_127:
	setp.ne.s32 	%p115, %r1547, 0;
	selp.u32 	%r960, 1, 0, %p115;
	add.s32 	%r961, %r960, %r1546;
	shr.u32 	%r962, %r961, 8;
	shr.u32 	%r963, %r961, 7;
	and.b32  	%r964, %r963, 1;
	shl.b32 	%r965, %r1548, 23;
	add.s32 	%r966, %r965, %r962;
	add.s32 	%r967, %r966, %r964;
	add.s32 	%r968, %r967, 1056964608;
	or.b32  	%r969, %r968, %r1543;
	mov.b32 	 %f694, %r969;

BB2_128:
	add.s32 	%r231, %r1549, 1;
	and.b32  	%r970, %r231, 1;
	setp.eq.s32 	%p116, %r970, 0;
	mul.rn.f32 	%f65, %f694, %f694;
	@%p116 bra 	BB2_130;

	mov.f32 	%f405, 0f37CCF5CE;
	mul.rn.f32 	%f406, %f405, %f65;
	add.f32 	%f407, %f406, 0fBAB6061A;
	mul.rn.f32 	%f408, %f407, %f65;
	add.f32 	%f409, %f408, 0f3D2AAAA5;
	mul.rn.f32 	%f410, %f409, %f65;
	add.f32 	%f411, %f410, 0fBF000000;
	mul.rn.f32 	%f412, %f411, %f65;
	add.f32 	%f695, %f412, 0f3F800000;
	bra.uni 	BB2_131;

BB2_130:
	mov.f32 	%f413, 0fB94CA1F9;
	mul.rn.f32 	%f414, %f413, %f65;
	add.f32 	%f415, %f414, 0f3C08839E;
	mul.rn.f32 	%f416, %f415, %f65;
	add.f32 	%f417, %f416, 0fBE2AAAA3;
	mul.rn.f32 	%f418, %f417, %f65;
	mul.rn.f32 	%f419, %f418, %f694;
	add.f32 	%f695, %f419, %f694;

BB2_131:
	and.b32  	%r971, %r231, 2;
	setp.eq.s32 	%p117, %r971, 0;
	neg.f32 	%f422, %f695;
	selp.f32 	%f423, %f695, %f422, %p117;
	mul.f32 	%f69, %f423, %f4;
	// inline asm
	abs.f32 	%f420, %f383;
	// inline asm
	setp.gt.f32 	%p118, %f420, 0f473BA700;
	@%p118 bra 	BB2_133;

	mov.f32 	%f426, 0f3F22F983;
	mul.rn.f32 	%f425, %f383, %f426;
	// inline asm
	cvt.rni.f32.f32 	%f424, %f425;
	// inline asm
	cvt.rzi.s32.f32 	%r1556, %f424;
	cvt.rn.f32.s32 	%f428, %r1556;
	mov.f32 	%f429, 0f3FC90000;
	mul.rn.f32 	%f430, %f428, %f429;
	sub.f32 	%f431, %f383, %f430;
	mov.f32 	%f432, 0f39FD8000;
	mul.rn.f32 	%f433, %f428, %f432;
	sub.f32 	%f434, %f431, %f433;
	mov.f32 	%f435, 0f34A88000;
	mul.rn.f32 	%f436, %f428, %f435;
	sub.f32 	%f437, %f434, %f436;
	mov.f32 	%f438, 0f2E85A309;
	mul.rn.f32 	%f439, %f428, %f438;
	sub.f32 	%f696, %f437, %f439;
	bra.uni 	BB2_143;

BB2_133:
	ld.const.u32 	%r973, [__GPU_i2opi_f];
	mov.u32 	%r989, -921707776;
	// inline asm
	mul.hi.u32 	%r972, %r973, %r989;
	// inline asm
	ld.const.u32 	%r976, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r990, %r976, -921707776;
	// inline asm
	mul.hi.u32 	%r975, %r976, %r989;
	// inline asm
	mad.lo.s32 	%r991, %r976, -921707776, %r972;
	setp.lt.u32 	%p119, %r991, %r990;
	selp.u32 	%r992, 1, 0, %p119;
	add.s32 	%r993, %r992, %r975;
	ld.const.u32 	%r979, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r994, %r979, -921707776;
	// inline asm
	mul.hi.u32 	%r978, %r979, %r989;
	// inline asm
	mad.lo.s32 	%r995, %r979, -921707776, %r993;
	setp.lt.u32 	%p120, %r995, %r994;
	selp.u32 	%r996, 1, 0, %p120;
	add.s32 	%r997, %r996, %r978;
	ld.const.u32 	%r982, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r998, %r982, -921707776;
	// inline asm
	mul.hi.u32 	%r981, %r982, %r989;
	// inline asm
	mad.lo.s32 	%r999, %r982, -921707776, %r997;
	setp.lt.u32 	%p121, %r999, %r998;
	selp.u32 	%r1000, 1, 0, %p121;
	add.s32 	%r1001, %r1000, %r981;
	ld.const.u32 	%r985, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1002, %r985, -921707776;
	// inline asm
	mul.hi.u32 	%r984, %r985, %r989;
	// inline asm
	mad.lo.s32 	%r1003, %r985, -921707776, %r1001;
	setp.lt.u32 	%p122, %r1003, %r1002;
	selp.u32 	%r1004, 1, 0, %p122;
	add.s32 	%r1005, %r1004, %r984;
	ld.const.u32 	%r988, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1006, %r988, -921707776;
	// inline asm
	mul.hi.u32 	%r987, %r988, %r989;
	// inline asm
	mad.lo.s32 	%r1007, %r988, -921707776, %r1005;
	setp.lt.u32 	%p123, %r1007, %r1006;
	selp.u32 	%r1008, 1, 0, %p123;
	add.s32 	%r1009, %r1008, %r987;
	mul.wide.u32 	%rl53, %r1009, 2;
	cvt.u32.u64 	%r1010, %rl53;
	and.b32  	%r1011, %r1010, -4;
	cvt.u64.u32 	%rl54, %r1003;
	cvt.u64.u32 	%rl55, %r1007;
	shl.b64 	%rl56, %rl55, 32;
	or.b64  	%rl57, %rl54, %rl56;
	shr.u64 	%rl58, %rl57, 33;
	mul.wide.u32 	%rl59, %r1009, -2147483648;
	or.b64  	%rl60, %rl58, %rl59;
	cvt.u32.u64 	%r1012, %rl60;
	shr.u32 	%r1013, %r1012, 30;
	or.b32  	%r1552, %r1013, %r1011;
	shr.u64 	%rl61, %rl57, 31;
	cvt.u32.u64 	%r1014, %rl61;
	and.b32  	%r1551, %r1014, -4;
	and.b64  	%rl62, %rl61, 4294967294;
	cvt.u32.u64 	%r234, %rl62;
	setp.gt.u32 	%p124, %r234, 3;
	selp.u32 	%r1015, 1, 0, %p124;
	add.s32 	%r1016, %r1552, %r1015;
	setp.gt.u32 	%p125, %r1016, -2147483648;
	selp.u32 	%r1017, 1, 0, %p125;
	cvt.u64.u32 	%rl63, %r1009;
	shr.u64 	%rl64, %rl63, 31;
	cvt.u32.u64 	%r1018, %rl64;
	add.s32 	%r1556, %r1017, %r1018;
	@%p125 bra 	BB2_135;

	mov.u32 	%r1550, 0;
	bra.uni 	BB2_136;

BB2_135:
	not.b32 	%r1021, %r1552;
	neg.s32 	%r1551, %r1551;
	setp.lt.u32 	%p126, %r234, 4;
	selp.u32 	%r1022, 1, 0, %p126;
	add.s32 	%r1552, %r1022, %r1021;
	mov.u32 	%r1550, -2147483648;

BB2_136:
	setp.gt.s32 	%p127, %r1552, 0;
	@%p127 bra 	BB2_138;

	mov.u32 	%r1555, 0;
	bra.uni 	BB2_140;

BB2_138:
	mov.u32 	%r1555, 0;

BB2_139:
	shr.u32 	%r1025, %r1551, 31;
	shl.b32 	%r1026, %r1552, 1;
	or.b32  	%r1552, %r1025, %r1026;
	shl.b32 	%r1551, %r1551, 1;
	add.s32 	%r1555, %r1555, -1;
	setp.gt.s32 	%p128, %r1552, 0;
	@%p128 bra 	BB2_139;

BB2_140:
	mul.lo.s32 	%r1554, %r1552, -921707870;
	mov.u32 	%r1029, -921707870;
	// inline asm
	mul.hi.u32 	%r1027, %r1552, %r1029;
	// inline asm
	setp.gt.s32 	%p129, %r1027, 0;
	mov.u32 	%r1553, %r1027;
	@%p129 bra 	BB2_141;
	bra.uni 	BB2_142;

BB2_141:
	shl.b32 	%r1030, %r1027, 1;
	shr.u32 	%r1031, %r1554, 31;
	or.b32  	%r1553, %r1030, %r1031;
	mul.lo.s32 	%r1554, %r1552, -1843415740;
	add.s32 	%r1555, %r1555, -1;

BB2_142:
	setp.ne.s32 	%p130, %r1554, 0;
	selp.u32 	%r1032, 1, 0, %p130;
	add.s32 	%r1033, %r1032, %r1553;
	shr.u32 	%r1034, %r1033, 8;
	shr.u32 	%r1035, %r1033, 7;
	and.b32  	%r1036, %r1035, 1;
	shl.b32 	%r1037, %r1555, 23;
	add.s32 	%r1038, %r1037, %r1034;
	add.s32 	%r1039, %r1038, %r1036;
	add.s32 	%r1040, %r1039, 1056964608;
	or.b32  	%r1041, %r1040, %r1550;
	mov.b32 	 %f696, %r1041;

BB2_143:
	and.b32  	%r1042, %r1556, 1;
	setp.eq.s32 	%p131, %r1042, 0;
	mul.rn.f32 	%f73, %f696, %f696;
	@%p131 bra 	BB2_145;

	mov.f32 	%f440, 0f37CCF5CE;
	mul.rn.f32 	%f441, %f440, %f73;
	add.f32 	%f442, %f441, 0fBAB6061A;
	mul.rn.f32 	%f443, %f442, %f73;
	add.f32 	%f444, %f443, 0f3D2AAAA5;
	mul.rn.f32 	%f445, %f444, %f73;
	add.f32 	%f446, %f445, 0fBF000000;
	mul.rn.f32 	%f447, %f446, %f73;
	add.f32 	%f697, %f447, 0f3F800000;
	bra.uni 	BB2_146;

BB2_145:
	mov.f32 	%f448, 0fB94CA1F9;
	mul.rn.f32 	%f449, %f448, %f73;
	add.f32 	%f450, %f449, 0f3C08839E;
	mul.rn.f32 	%f451, %f450, %f73;
	add.f32 	%f452, %f451, 0fBE2AAAA3;
	mul.rn.f32 	%f453, %f452, %f73;
	mul.rn.f32 	%f454, %f453, %f696;
	add.f32 	%f697, %f454, %f696;

BB2_146:
	and.b32  	%r1043, %r1556, 2;
	setp.eq.s32 	%p132, %r1043, 0;
	neg.f32 	%f457, %f697;
	selp.f32 	%f458, %f697, %f457, %p132;
	mul.f32 	%f459, %f458, %f5;
	add.f32 	%f460, %f69, %f459;
	max.f32 	%f77, %f460, %f126;
	mov.f32 	%f456, 0f3FFB53D2;
	// inline asm
	abs.f32 	%f455, %f456;
	// inline asm
	setp.gt.f32 	%p133, %f455, 0f473BA700;
	@%p133 bra 	BB2_148;

	mov.f32 	%f464, 0f3F22F983;
	mul.rn.f32 	%f463, %f456, %f464;
	// inline asm
	cvt.rni.f32.f32 	%f462, %f463;
	// inline asm
	cvt.rzi.s32.f32 	%r1563, %f462;
	cvt.rn.f32.s32 	%f466, %r1563;
	mov.f32 	%f467, 0f3FC90000;
	mul.rn.f32 	%f468, %f466, %f467;
	sub.f32 	%f469, %f456, %f468;
	mov.f32 	%f470, 0f39FD8000;
	mul.rn.f32 	%f471, %f466, %f470;
	sub.f32 	%f472, %f469, %f471;
	mov.f32 	%f473, 0f34A88000;
	mul.rn.f32 	%f474, %f466, %f473;
	sub.f32 	%f475, %f472, %f474;
	mov.f32 	%f476, 0f2E85A309;
	mul.rn.f32 	%f477, %f466, %f476;
	sub.f32 	%f698, %f475, %f477;
	bra.uni 	BB2_158;

BB2_148:
	ld.const.u32 	%r1045, [__GPU_i2opi_f];
	mov.u32 	%r1061, -78392832;
	// inline asm
	mul.hi.u32 	%r1044, %r1045, %r1061;
	// inline asm
	ld.const.u32 	%r1048, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1062, %r1048, -78392832;
	// inline asm
	mul.hi.u32 	%r1047, %r1048, %r1061;
	// inline asm
	mad.lo.s32 	%r1063, %r1048, -78392832, %r1044;
	setp.lt.u32 	%p134, %r1063, %r1062;
	selp.u32 	%r1064, 1, 0, %p134;
	add.s32 	%r1065, %r1064, %r1047;
	ld.const.u32 	%r1051, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1066, %r1051, -78392832;
	// inline asm
	mul.hi.u32 	%r1050, %r1051, %r1061;
	// inline asm
	mad.lo.s32 	%r1067, %r1051, -78392832, %r1065;
	setp.lt.u32 	%p135, %r1067, %r1066;
	selp.u32 	%r1068, 1, 0, %p135;
	add.s32 	%r1069, %r1068, %r1050;
	ld.const.u32 	%r1054, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1070, %r1054, -78392832;
	// inline asm
	mul.hi.u32 	%r1053, %r1054, %r1061;
	// inline asm
	mad.lo.s32 	%r1071, %r1054, -78392832, %r1069;
	setp.lt.u32 	%p136, %r1071, %r1070;
	selp.u32 	%r1072, 1, 0, %p136;
	add.s32 	%r1073, %r1072, %r1053;
	ld.const.u32 	%r1057, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1074, %r1057, -78392832;
	// inline asm
	mul.hi.u32 	%r1056, %r1057, %r1061;
	// inline asm
	mad.lo.s32 	%r1075, %r1057, -78392832, %r1073;
	setp.lt.u32 	%p137, %r1075, %r1074;
	selp.u32 	%r1076, 1, 0, %p137;
	add.s32 	%r1077, %r1076, %r1056;
	ld.const.u32 	%r1060, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1078, %r1060, -78392832;
	// inline asm
	mul.hi.u32 	%r1059, %r1060, %r1061;
	// inline asm
	mad.lo.s32 	%r1079, %r1060, -78392832, %r1077;
	setp.lt.u32 	%p138, %r1079, %r1078;
	selp.u32 	%r1080, 1, 0, %p138;
	add.s32 	%r1081, %r1080, %r1059;
	mul.wide.u32 	%rl65, %r1081, 2;
	cvt.u32.u64 	%r1082, %rl65;
	and.b32  	%r1083, %r1082, -4;
	cvt.u64.u32 	%rl66, %r1075;
	cvt.u64.u32 	%rl67, %r1079;
	shl.b64 	%rl68, %rl67, 32;
	or.b64  	%rl69, %rl66, %rl68;
	shr.u64 	%rl70, %rl69, 33;
	mul.wide.u32 	%rl71, %r1081, -2147483648;
	or.b64  	%rl72, %rl70, %rl71;
	cvt.u32.u64 	%r1084, %rl72;
	shr.u32 	%r1085, %r1084, 30;
	or.b32  	%r1559, %r1085, %r1083;
	shr.u64 	%rl73, %rl69, 31;
	cvt.u32.u64 	%r1086, %rl73;
	and.b32  	%r1558, %r1086, -4;
	and.b64  	%rl74, %rl73, 4294967294;
	cvt.u32.u64 	%r261, %rl74;
	setp.gt.u32 	%p139, %r261, 3;
	selp.u32 	%r1087, 1, 0, %p139;
	add.s32 	%r1088, %r1559, %r1087;
	setp.gt.u32 	%p140, %r1088, -2147483648;
	selp.u32 	%r1089, 1, 0, %p140;
	cvt.u64.u32 	%rl75, %r1081;
	shr.u64 	%rl76, %rl75, 31;
	cvt.u32.u64 	%r1090, %rl76;
	add.s32 	%r1563, %r1089, %r1090;
	@%p140 bra 	BB2_150;

	mov.u32 	%r1557, 0;
	bra.uni 	BB2_151;

BB2_150:
	not.b32 	%r1093, %r1559;
	neg.s32 	%r1558, %r1558;
	setp.lt.u32 	%p141, %r261, 4;
	selp.u32 	%r1094, 1, 0, %p141;
	add.s32 	%r1559, %r1094, %r1093;
	mov.u32 	%r1557, -2147483648;

BB2_151:
	setp.gt.s32 	%p142, %r1559, 0;
	@%p142 bra 	BB2_153;

	mov.u32 	%r1562, 0;
	bra.uni 	BB2_155;

BB2_153:
	mov.u32 	%r1562, 0;

BB2_154:
	shr.u32 	%r1097, %r1558, 31;
	shl.b32 	%r1098, %r1559, 1;
	or.b32  	%r1559, %r1097, %r1098;
	shl.b32 	%r1558, %r1558, 1;
	add.s32 	%r1562, %r1562, -1;
	setp.gt.s32 	%p143, %r1559, 0;
	@%p143 bra 	BB2_154;

BB2_155:
	mul.lo.s32 	%r1561, %r1559, -921707870;
	mov.u32 	%r1101, -921707870;
	// inline asm
	mul.hi.u32 	%r1099, %r1559, %r1101;
	// inline asm
	setp.gt.s32 	%p144, %r1099, 0;
	mov.u32 	%r1560, %r1099;
	@%p144 bra 	BB2_156;
	bra.uni 	BB2_157;

BB2_156:
	shl.b32 	%r1102, %r1099, 1;
	shr.u32 	%r1103, %r1561, 31;
	or.b32  	%r1560, %r1102, %r1103;
	mul.lo.s32 	%r1561, %r1559, -1843415740;
	add.s32 	%r1562, %r1562, -1;

BB2_157:
	setp.ne.s32 	%p145, %r1561, 0;
	selp.u32 	%r1104, 1, 0, %p145;
	add.s32 	%r1105, %r1104, %r1560;
	shr.u32 	%r1106, %r1105, 8;
	shr.u32 	%r1107, %r1105, 7;
	and.b32  	%r1108, %r1107, 1;
	shl.b32 	%r1109, %r1562, 23;
	add.s32 	%r1110, %r1109, %r1106;
	add.s32 	%r1111, %r1110, %r1108;
	add.s32 	%r1112, %r1111, 1056964608;
	or.b32  	%r1113, %r1112, %r1557;
	mov.b32 	 %f698, %r1113;

BB2_158:
	add.s32 	%r286, %r1563, 1;
	and.b32  	%r1114, %r286, 1;
	setp.eq.s32 	%p146, %r1114, 0;
	mul.rn.f32 	%f81, %f698, %f698;
	@%p146 bra 	BB2_160;

	mov.f32 	%f478, 0f37CCF5CE;
	mul.rn.f32 	%f479, %f478, %f81;
	add.f32 	%f480, %f479, 0fBAB6061A;
	mul.rn.f32 	%f481, %f480, %f81;
	add.f32 	%f482, %f481, 0f3D2AAAA5;
	mul.rn.f32 	%f483, %f482, %f81;
	add.f32 	%f484, %f483, 0fBF000000;
	mul.rn.f32 	%f485, %f484, %f81;
	add.f32 	%f699, %f485, 0f3F800000;
	bra.uni 	BB2_161;

BB2_160:
	mov.f32 	%f486, 0fB94CA1F9;
	mul.rn.f32 	%f487, %f486, %f81;
	add.f32 	%f488, %f487, 0f3C08839E;
	mul.rn.f32 	%f489, %f488, %f81;
	add.f32 	%f490, %f489, 0fBE2AAAA3;
	mul.rn.f32 	%f491, %f490, %f81;
	mul.rn.f32 	%f492, %f491, %f698;
	add.f32 	%f699, %f492, %f698;

BB2_161:
	and.b32  	%r1115, %r286, 2;
	setp.eq.s32 	%p147, %r1115, 0;
	neg.f32 	%f495, %f699;
	selp.f32 	%f496, %f699, %f495, %p147;
	mul.f32 	%f85, %f496, %f4;
	// inline asm
	abs.f32 	%f493, %f456;
	// inline asm
	setp.gt.f32 	%p148, %f493, 0f473BA700;
	@%p148 bra 	BB2_163;

	mov.f32 	%f499, 0f3F22F983;
	mul.rn.f32 	%f498, %f456, %f499;
	// inline asm
	cvt.rni.f32.f32 	%f497, %f498;
	// inline asm
	cvt.rzi.s32.f32 	%r1570, %f497;
	cvt.rn.f32.s32 	%f501, %r1570;
	mov.f32 	%f502, 0f3FC90000;
	mul.rn.f32 	%f503, %f501, %f502;
	sub.f32 	%f504, %f456, %f503;
	mov.f32 	%f505, 0f39FD8000;
	mul.rn.f32 	%f506, %f501, %f505;
	sub.f32 	%f507, %f504, %f506;
	mov.f32 	%f508, 0f34A88000;
	mul.rn.f32 	%f509, %f501, %f508;
	sub.f32 	%f510, %f507, %f509;
	mov.f32 	%f511, 0f2E85A309;
	mul.rn.f32 	%f512, %f501, %f511;
	sub.f32 	%f700, %f510, %f512;
	bra.uni 	BB2_173;

BB2_163:
	ld.const.u32 	%r1117, [__GPU_i2opi_f];
	mov.u32 	%r1133, -78392832;
	// inline asm
	mul.hi.u32 	%r1116, %r1117, %r1133;
	// inline asm
	ld.const.u32 	%r1120, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1134, %r1120, -78392832;
	// inline asm
	mul.hi.u32 	%r1119, %r1120, %r1133;
	// inline asm
	mad.lo.s32 	%r1135, %r1120, -78392832, %r1116;
	setp.lt.u32 	%p149, %r1135, %r1134;
	selp.u32 	%r1136, 1, 0, %p149;
	add.s32 	%r1137, %r1136, %r1119;
	ld.const.u32 	%r1123, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1138, %r1123, -78392832;
	// inline asm
	mul.hi.u32 	%r1122, %r1123, %r1133;
	// inline asm
	mad.lo.s32 	%r1139, %r1123, -78392832, %r1137;
	setp.lt.u32 	%p150, %r1139, %r1138;
	selp.u32 	%r1140, 1, 0, %p150;
	add.s32 	%r1141, %r1140, %r1122;
	ld.const.u32 	%r1126, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1142, %r1126, -78392832;
	// inline asm
	mul.hi.u32 	%r1125, %r1126, %r1133;
	// inline asm
	mad.lo.s32 	%r1143, %r1126, -78392832, %r1141;
	setp.lt.u32 	%p151, %r1143, %r1142;
	selp.u32 	%r1144, 1, 0, %p151;
	add.s32 	%r1145, %r1144, %r1125;
	ld.const.u32 	%r1129, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1146, %r1129, -78392832;
	// inline asm
	mul.hi.u32 	%r1128, %r1129, %r1133;
	// inline asm
	mad.lo.s32 	%r1147, %r1129, -78392832, %r1145;
	setp.lt.u32 	%p152, %r1147, %r1146;
	selp.u32 	%r1148, 1, 0, %p152;
	add.s32 	%r1149, %r1148, %r1128;
	ld.const.u32 	%r1132, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1150, %r1132, -78392832;
	// inline asm
	mul.hi.u32 	%r1131, %r1132, %r1133;
	// inline asm
	mad.lo.s32 	%r1151, %r1132, -78392832, %r1149;
	setp.lt.u32 	%p153, %r1151, %r1150;
	selp.u32 	%r1152, 1, 0, %p153;
	add.s32 	%r1153, %r1152, %r1131;
	mul.wide.u32 	%rl77, %r1153, 2;
	cvt.u32.u64 	%r1154, %rl77;
	and.b32  	%r1155, %r1154, -4;
	cvt.u64.u32 	%rl78, %r1147;
	cvt.u64.u32 	%rl79, %r1151;
	shl.b64 	%rl80, %rl79, 32;
	or.b64  	%rl81, %rl78, %rl80;
	shr.u64 	%rl82, %rl81, 33;
	mul.wide.u32 	%rl83, %r1153, -2147483648;
	or.b64  	%rl84, %rl82, %rl83;
	cvt.u32.u64 	%r1156, %rl84;
	shr.u32 	%r1157, %r1156, 30;
	or.b32  	%r1566, %r1157, %r1155;
	shr.u64 	%rl85, %rl81, 31;
	cvt.u32.u64 	%r1158, %rl85;
	and.b32  	%r1565, %r1158, -4;
	and.b64  	%rl86, %rl85, 4294967294;
	cvt.u32.u64 	%r289, %rl86;
	setp.gt.u32 	%p154, %r289, 3;
	selp.u32 	%r1159, 1, 0, %p154;
	add.s32 	%r1160, %r1566, %r1159;
	setp.gt.u32 	%p155, %r1160, -2147483648;
	selp.u32 	%r1161, 1, 0, %p155;
	cvt.u64.u32 	%rl87, %r1153;
	shr.u64 	%rl88, %rl87, 31;
	cvt.u32.u64 	%r1162, %rl88;
	add.s32 	%r1570, %r1161, %r1162;
	@%p155 bra 	BB2_165;

	mov.u32 	%r1564, 0;
	bra.uni 	BB2_166;

BB2_165:
	not.b32 	%r1165, %r1566;
	neg.s32 	%r1565, %r1565;
	setp.lt.u32 	%p156, %r289, 4;
	selp.u32 	%r1166, 1, 0, %p156;
	add.s32 	%r1566, %r1166, %r1165;
	mov.u32 	%r1564, -2147483648;

BB2_166:
	setp.gt.s32 	%p157, %r1566, 0;
	@%p157 bra 	BB2_168;

	mov.u32 	%r1569, 0;
	bra.uni 	BB2_170;

BB2_168:
	mov.u32 	%r1569, 0;

BB2_169:
	shr.u32 	%r1169, %r1565, 31;
	shl.b32 	%r1170, %r1566, 1;
	or.b32  	%r1566, %r1169, %r1170;
	shl.b32 	%r1565, %r1565, 1;
	add.s32 	%r1569, %r1569, -1;
	setp.gt.s32 	%p158, %r1566, 0;
	@%p158 bra 	BB2_169;

BB2_170:
	mul.lo.s32 	%r1568, %r1566, -921707870;
	mov.u32 	%r1173, -921707870;
	// inline asm
	mul.hi.u32 	%r1171, %r1566, %r1173;
	// inline asm
	setp.gt.s32 	%p159, %r1171, 0;
	mov.u32 	%r1567, %r1171;
	@%p159 bra 	BB2_171;
	bra.uni 	BB2_172;

BB2_171:
	shl.b32 	%r1174, %r1171, 1;
	shr.u32 	%r1175, %r1568, 31;
	or.b32  	%r1567, %r1174, %r1175;
	mul.lo.s32 	%r1568, %r1566, -1843415740;
	add.s32 	%r1569, %r1569, -1;

BB2_172:
	setp.ne.s32 	%p160, %r1568, 0;
	selp.u32 	%r1176, 1, 0, %p160;
	add.s32 	%r1177, %r1176, %r1567;
	shr.u32 	%r1178, %r1177, 8;
	shr.u32 	%r1179, %r1177, 7;
	and.b32  	%r1180, %r1179, 1;
	shl.b32 	%r1181, %r1569, 23;
	add.s32 	%r1182, %r1181, %r1178;
	add.s32 	%r1183, %r1182, %r1180;
	add.s32 	%r1184, %r1183, 1056964608;
	or.b32  	%r1185, %r1184, %r1564;
	mov.b32 	 %f700, %r1185;

BB2_173:
	and.b32  	%r1186, %r1570, 1;
	setp.eq.s32 	%p161, %r1186, 0;
	mul.rn.f32 	%f89, %f700, %f700;
	@%p161 bra 	BB2_175;

	mov.f32 	%f513, 0f37CCF5CE;
	mul.rn.f32 	%f514, %f513, %f89;
	add.f32 	%f515, %f514, 0fBAB6061A;
	mul.rn.f32 	%f516, %f515, %f89;
	add.f32 	%f517, %f516, 0f3D2AAAA5;
	mul.rn.f32 	%f518, %f517, %f89;
	add.f32 	%f519, %f518, 0fBF000000;
	mul.rn.f32 	%f520, %f519, %f89;
	add.f32 	%f701, %f520, 0f3F800000;
	bra.uni 	BB2_176;

BB2_175:
	mov.f32 	%f521, 0fB94CA1F9;
	mul.rn.f32 	%f522, %f521, %f89;
	add.f32 	%f523, %f522, 0f3C08839E;
	mul.rn.f32 	%f524, %f523, %f89;
	add.f32 	%f525, %f524, 0fBE2AAAA3;
	mul.rn.f32 	%f526, %f525, %f89;
	mul.rn.f32 	%f527, %f526, %f700;
	add.f32 	%f701, %f527, %f700;

BB2_176:
	and.b32  	%r1187, %r1570, 2;
	setp.eq.s32 	%p162, %r1187, 0;
	neg.f32 	%f530, %f701;
	selp.f32 	%f531, %f701, %f530, %p162;
	mul.f32 	%f532, %f531, %f5;
	add.f32 	%f533, %f85, %f532;
	max.f32 	%f93, %f533, %f126;
	mov.f32 	%f529, 0f4016CBE4;
	// inline asm
	abs.f32 	%f528, %f529;
	// inline asm
	setp.gt.f32 	%p163, %f528, 0f473BA700;
	@%p163 bra 	BB2_178;

	mov.f32 	%f537, 0f3F22F983;
	mul.rn.f32 	%f536, %f529, %f537;
	// inline asm
	cvt.rni.f32.f32 	%f535, %f536;
	// inline asm
	cvt.rzi.s32.f32 	%r1579, %f535;
	cvt.rn.f32.s32 	%f539, %r1579;
	mov.f32 	%f540, 0f3FC90000;
	mul.rn.f32 	%f541, %f539, %f540;
	sub.f32 	%f542, %f529, %f541;
	mov.f32 	%f543, 0f39FD8000;
	mul.rn.f32 	%f544, %f539, %f543;
	sub.f32 	%f545, %f542, %f544;
	mov.f32 	%f546, 0f34A88000;
	mul.rn.f32 	%f547, %f539, %f546;
	sub.f32 	%f548, %f545, %f547;
	mov.f32 	%f549, 0f2E85A309;
	mul.rn.f32 	%f550, %f539, %f549;
	sub.f32 	%f702, %f548, %f550;
	bra.uni 	BB2_188;

BB2_178:
	ld.const.u32 	%r1189, [__GPU_i2opi_f];
	mov.u32 	%r1205, -1765022720;
	// inline asm
	mul.hi.u32 	%r1188, %r1189, %r1205;
	// inline asm
	ld.const.u32 	%r1192, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1206, %r1192, -1765022720;
	// inline asm
	mul.hi.u32 	%r1191, %r1192, %r1205;
	// inline asm
	mad.lo.s32 	%r1207, %r1192, -1765022720, %r1188;
	setp.lt.u32 	%p164, %r1207, %r1206;
	selp.u32 	%r1208, 1, 0, %p164;
	add.s32 	%r1209, %r1208, %r1191;
	ld.const.u32 	%r1195, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1210, %r1195, -1765022720;
	// inline asm
	mul.hi.u32 	%r1194, %r1195, %r1205;
	// inline asm
	mad.lo.s32 	%r1211, %r1195, -1765022720, %r1209;
	setp.lt.u32 	%p165, %r1211, %r1210;
	selp.u32 	%r1212, 1, 0, %p165;
	add.s32 	%r1213, %r1212, %r1194;
	ld.const.u32 	%r1198, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1214, %r1198, -1765022720;
	// inline asm
	mul.hi.u32 	%r1197, %r1198, %r1205;
	// inline asm
	mad.lo.s32 	%r1215, %r1198, -1765022720, %r1213;
	setp.lt.u32 	%p166, %r1215, %r1214;
	selp.u32 	%r1216, 1, 0, %p166;
	add.s32 	%r1217, %r1216, %r1197;
	ld.const.u32 	%r1201, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1218, %r1201, -1765022720;
	// inline asm
	mul.hi.u32 	%r1200, %r1201, %r1205;
	// inline asm
	mad.lo.s32 	%r1219, %r1201, -1765022720, %r1217;
	setp.lt.u32 	%p167, %r1219, %r1218;
	selp.u32 	%r1220, 1, 0, %p167;
	add.s32 	%r1221, %r1220, %r1200;
	ld.const.u32 	%r1204, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1222, %r1204, -1765022720;
	// inline asm
	mul.hi.u32 	%r1203, %r1204, %r1205;
	// inline asm
	mad.lo.s32 	%r1223, %r1204, -1765022720, %r1221;
	setp.lt.u32 	%p168, %r1223, %r1222;
	selp.u32 	%r1224, 1, 0, %p168;
	add.s32 	%r1225, %r1224, %r1203;
	shr.u32 	%r1226, %r1225, 30;
	shl.b32 	%r1227, %r1225, 2;
	cvt.u64.u32 	%rl89, %r1223;
	shl.b64 	%rl90, %rl89, 32;
	shr.u64 	%rl91, %rl90, 62;
	cvt.u32.u64 	%r1228, %rl91;
	or.b32  	%r1575, %r1228, %r1227;
	shl.b32 	%r316, %r1223, 2;
	setp.ne.s32 	%p169, %r316, 0;
	selp.u32 	%r1229, 1, 0, %p169;
	add.s32 	%r1230, %r1229, %r1575;
	setp.gt.u32 	%p170, %r1230, -2147483648;
	selp.u32 	%r1231, 1, 0, %p170;
	add.s32 	%r1579, %r1231, %r1226;
	@%p170 bra 	BB2_180;

	mov.u32 	%r1571, 0;
	mov.u32 	%r1574, %r316;
	bra.uni 	BB2_181;

BB2_180:
	not.b32 	%r1234, %r1575;
	neg.s32 	%r318, %r316;
	setp.eq.s32 	%p171, %r316, 0;
	selp.u32 	%r1235, 1, 0, %p171;
	add.s32 	%r1575, %r1235, %r1234;
	mov.u32 	%r1571, -2147483648;
	mov.u32 	%r1574, %r318;

BB2_181:
	mov.u32 	%r1573, %r1574;
	setp.gt.s32 	%p172, %r1575, 0;
	@%p172 bra 	BB2_183;

	mov.u32 	%r1578, 0;
	bra.uni 	BB2_185;

BB2_183:
	mov.u32 	%r1578, 0;

BB2_184:
	shr.u32 	%r1238, %r1573, 31;
	shl.b32 	%r1239, %r1575, 1;
	or.b32  	%r1575, %r1238, %r1239;
	shl.b32 	%r1573, %r1573, 1;
	add.s32 	%r1578, %r1578, -1;
	setp.gt.s32 	%p173, %r1575, 0;
	@%p173 bra 	BB2_184;

BB2_185:
	mul.lo.s32 	%r1577, %r1575, -921707870;
	mov.u32 	%r1242, -921707870;
	// inline asm
	mul.hi.u32 	%r1240, %r1575, %r1242;
	// inline asm
	setp.gt.s32 	%p174, %r1240, 0;
	mov.u32 	%r1576, %r1240;
	@%p174 bra 	BB2_186;
	bra.uni 	BB2_187;

BB2_186:
	shl.b32 	%r1243, %r1240, 1;
	shr.u32 	%r1244, %r1577, 31;
	or.b32  	%r1576, %r1243, %r1244;
	mul.lo.s32 	%r1577, %r1575, -1843415740;
	add.s32 	%r1578, %r1578, -1;

BB2_187:
	setp.ne.s32 	%p175, %r1577, 0;
	selp.u32 	%r1245, 1, 0, %p175;
	add.s32 	%r1246, %r1245, %r1576;
	shr.u32 	%r1247, %r1246, 8;
	shr.u32 	%r1248, %r1246, 7;
	and.b32  	%r1249, %r1248, 1;
	shl.b32 	%r1250, %r1578, 23;
	add.s32 	%r1251, %r1250, %r1247;
	add.s32 	%r1252, %r1251, %r1249;
	add.s32 	%r1253, %r1252, 1056964608;
	or.b32  	%r1254, %r1253, %r1571;
	mov.b32 	 %f702, %r1254;

BB2_188:
	add.s32 	%r340, %r1579, 1;
	and.b32  	%r1255, %r340, 1;
	setp.eq.s32 	%p176, %r1255, 0;
	mul.rn.f32 	%f97, %f702, %f702;
	@%p176 bra 	BB2_190;

	mov.f32 	%f551, 0f37CCF5CE;
	mul.rn.f32 	%f552, %f551, %f97;
	add.f32 	%f553, %f552, 0fBAB6061A;
	mul.rn.f32 	%f554, %f553, %f97;
	add.f32 	%f555, %f554, 0f3D2AAAA5;
	mul.rn.f32 	%f556, %f555, %f97;
	add.f32 	%f557, %f556, 0fBF000000;
	mul.rn.f32 	%f558, %f557, %f97;
	add.f32 	%f703, %f558, 0f3F800000;
	bra.uni 	BB2_191;

BB2_190:
	mov.f32 	%f559, 0fB94CA1F9;
	mul.rn.f32 	%f560, %f559, %f97;
	add.f32 	%f561, %f560, 0f3C08839E;
	mul.rn.f32 	%f562, %f561, %f97;
	add.f32 	%f563, %f562, 0fBE2AAAA3;
	mul.rn.f32 	%f564, %f563, %f97;
	mul.rn.f32 	%f565, %f564, %f702;
	add.f32 	%f703, %f565, %f702;

BB2_191:
	and.b32  	%r1256, %r340, 2;
	setp.eq.s32 	%p177, %r1256, 0;
	neg.f32 	%f568, %f703;
	selp.f32 	%f569, %f703, %f568, %p177;
	mul.f32 	%f101, %f569, %f4;
	// inline asm
	abs.f32 	%f566, %f529;
	// inline asm
	setp.gt.f32 	%p178, %f566, 0f473BA700;
	@%p178 bra 	BB2_193;

	mov.f32 	%f572, 0f3F22F983;
	mul.rn.f32 	%f571, %f529, %f572;
	// inline asm
	cvt.rni.f32.f32 	%f570, %f571;
	// inline asm
	cvt.rzi.s32.f32 	%r1588, %f570;
	cvt.rn.f32.s32 	%f574, %r1588;
	mov.f32 	%f575, 0f3FC90000;
	mul.rn.f32 	%f576, %f574, %f575;
	sub.f32 	%f577, %f529, %f576;
	mov.f32 	%f578, 0f39FD8000;
	mul.rn.f32 	%f579, %f574, %f578;
	sub.f32 	%f580, %f577, %f579;
	mov.f32 	%f581, 0f34A88000;
	mul.rn.f32 	%f582, %f574, %f581;
	sub.f32 	%f583, %f580, %f582;
	mov.f32 	%f584, 0f2E85A309;
	mul.rn.f32 	%f585, %f574, %f584;
	sub.f32 	%f704, %f583, %f585;
	bra.uni 	BB2_203;

BB2_193:
	ld.const.u32 	%r1258, [__GPU_i2opi_f];
	mov.u32 	%r1274, -1765022720;
	// inline asm
	mul.hi.u32 	%r1257, %r1258, %r1274;
	// inline asm
	ld.const.u32 	%r1261, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1275, %r1261, -1765022720;
	// inline asm
	mul.hi.u32 	%r1260, %r1261, %r1274;
	// inline asm
	mad.lo.s32 	%r1276, %r1261, -1765022720, %r1257;
	setp.lt.u32 	%p179, %r1276, %r1275;
	selp.u32 	%r1277, 1, 0, %p179;
	add.s32 	%r1278, %r1277, %r1260;
	ld.const.u32 	%r1264, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1279, %r1264, -1765022720;
	// inline asm
	mul.hi.u32 	%r1263, %r1264, %r1274;
	// inline asm
	mad.lo.s32 	%r1280, %r1264, -1765022720, %r1278;
	setp.lt.u32 	%p180, %r1280, %r1279;
	selp.u32 	%r1281, 1, 0, %p180;
	add.s32 	%r1282, %r1281, %r1263;
	ld.const.u32 	%r1267, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1283, %r1267, -1765022720;
	// inline asm
	mul.hi.u32 	%r1266, %r1267, %r1274;
	// inline asm
	mad.lo.s32 	%r1284, %r1267, -1765022720, %r1282;
	setp.lt.u32 	%p181, %r1284, %r1283;
	selp.u32 	%r1285, 1, 0, %p181;
	add.s32 	%r1286, %r1285, %r1266;
	ld.const.u32 	%r1270, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1287, %r1270, -1765022720;
	// inline asm
	mul.hi.u32 	%r1269, %r1270, %r1274;
	// inline asm
	mad.lo.s32 	%r1288, %r1270, -1765022720, %r1286;
	setp.lt.u32 	%p182, %r1288, %r1287;
	selp.u32 	%r1289, 1, 0, %p182;
	add.s32 	%r1290, %r1289, %r1269;
	ld.const.u32 	%r1273, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1291, %r1273, -1765022720;
	// inline asm
	mul.hi.u32 	%r1272, %r1273, %r1274;
	// inline asm
	mad.lo.s32 	%r1292, %r1273, -1765022720, %r1290;
	setp.lt.u32 	%p183, %r1292, %r1291;
	selp.u32 	%r1293, 1, 0, %p183;
	add.s32 	%r1294, %r1293, %r1272;
	shr.u32 	%r1295, %r1294, 30;
	shl.b32 	%r1296, %r1294, 2;
	cvt.u64.u32 	%rl92, %r1292;
	shl.b64 	%rl93, %rl92, 32;
	shr.u64 	%rl94, %rl93, 62;
	cvt.u32.u64 	%r1297, %rl94;
	or.b32  	%r1584, %r1297, %r1296;
	shl.b32 	%r343, %r1292, 2;
	setp.ne.s32 	%p184, %r343, 0;
	selp.u32 	%r1298, 1, 0, %p184;
	add.s32 	%r1299, %r1298, %r1584;
	setp.gt.u32 	%p185, %r1299, -2147483648;
	selp.u32 	%r1300, 1, 0, %p185;
	add.s32 	%r1588, %r1300, %r1295;
	@%p185 bra 	BB2_195;

	mov.u32 	%r1580, 0;
	mov.u32 	%r1583, %r343;
	bra.uni 	BB2_196;

BB2_195:
	not.b32 	%r1303, %r1584;
	neg.s32 	%r345, %r343;
	setp.eq.s32 	%p186, %r343, 0;
	selp.u32 	%r1304, 1, 0, %p186;
	add.s32 	%r1584, %r1304, %r1303;
	mov.u32 	%r1580, -2147483648;
	mov.u32 	%r1583, %r345;

BB2_196:
	mov.u32 	%r1582, %r1583;
	setp.gt.s32 	%p187, %r1584, 0;
	@%p187 bra 	BB2_198;

	mov.u32 	%r1587, 0;
	bra.uni 	BB2_200;

BB2_198:
	mov.u32 	%r1587, 0;

BB2_199:
	shr.u32 	%r1307, %r1582, 31;
	shl.b32 	%r1308, %r1584, 1;
	or.b32  	%r1584, %r1307, %r1308;
	shl.b32 	%r1582, %r1582, 1;
	add.s32 	%r1587, %r1587, -1;
	setp.gt.s32 	%p188, %r1584, 0;
	@%p188 bra 	BB2_199;

BB2_200:
	mul.lo.s32 	%r1586, %r1584, -921707870;
	mov.u32 	%r1311, -921707870;
	// inline asm
	mul.hi.u32 	%r1309, %r1584, %r1311;
	// inline asm
	setp.gt.s32 	%p189, %r1309, 0;
	mov.u32 	%r1585, %r1309;
	@%p189 bra 	BB2_201;
	bra.uni 	BB2_202;

BB2_201:
	shl.b32 	%r1312, %r1309, 1;
	shr.u32 	%r1313, %r1586, 31;
	or.b32  	%r1585, %r1312, %r1313;
	mul.lo.s32 	%r1586, %r1584, -1843415740;
	add.s32 	%r1587, %r1587, -1;

BB2_202:
	setp.ne.s32 	%p190, %r1586, 0;
	selp.u32 	%r1314, 1, 0, %p190;
	add.s32 	%r1315, %r1314, %r1585;
	shr.u32 	%r1316, %r1315, 8;
	shr.u32 	%r1317, %r1315, 7;
	and.b32  	%r1318, %r1317, 1;
	shl.b32 	%r1319, %r1587, 23;
	add.s32 	%r1320, %r1319, %r1316;
	add.s32 	%r1321, %r1320, %r1318;
	add.s32 	%r1322, %r1321, 1056964608;
	or.b32  	%r1323, %r1322, %r1580;
	mov.b32 	 %f704, %r1323;

BB2_203:
	and.b32  	%r1324, %r1588, 1;
	setp.eq.s32 	%p191, %r1324, 0;
	mul.rn.f32 	%f105, %f704, %f704;
	@%p191 bra 	BB2_205;

	mov.f32 	%f586, 0f37CCF5CE;
	mul.rn.f32 	%f587, %f586, %f105;
	add.f32 	%f588, %f587, 0fBAB6061A;
	mul.rn.f32 	%f589, %f588, %f105;
	add.f32 	%f590, %f589, 0f3D2AAAA5;
	mul.rn.f32 	%f591, %f590, %f105;
	add.f32 	%f592, %f591, 0fBF000000;
	mul.rn.f32 	%f593, %f592, %f105;
	add.f32 	%f705, %f593, 0f3F800000;
	bra.uni 	BB2_206;

BB2_205:
	mov.f32 	%f594, 0fB94CA1F9;
	mul.rn.f32 	%f595, %f594, %f105;
	add.f32 	%f596, %f595, 0f3C08839E;
	mul.rn.f32 	%f597, %f596, %f105;
	add.f32 	%f598, %f597, 0fBE2AAAA3;
	mul.rn.f32 	%f599, %f598, %f105;
	mul.rn.f32 	%f600, %f599, %f704;
	add.f32 	%f705, %f600, %f704;

BB2_206:
	and.b32  	%r1325, %r1588, 2;
	setp.eq.s32 	%p192, %r1325, 0;
	neg.f32 	%f603, %f705;
	selp.f32 	%f604, %f705, %f603, %p192;
	mul.f32 	%f605, %f604, %f5;
	add.f32 	%f606, %f101, %f605;
	max.f32 	%f109, %f606, %f126;
	mov.f32 	%f602, 0f402FEDE0;
	// inline asm
	abs.f32 	%f601, %f602;
	// inline asm
	setp.gt.f32 	%p193, %f601, 0f473BA700;
	@%p193 bra 	BB2_208;

	mov.f32 	%f610, 0f3F22F983;
	mul.rn.f32 	%f609, %f602, %f610;
	// inline asm
	cvt.rni.f32.f32 	%f608, %f609;
	// inline asm
	cvt.rzi.s32.f32 	%r1597, %f608;
	cvt.rn.f32.s32 	%f612, %r1597;
	mov.f32 	%f613, 0f3FC90000;
	mul.rn.f32 	%f614, %f612, %f613;
	sub.f32 	%f615, %f602, %f614;
	mov.f32 	%f616, 0f39FD8000;
	mul.rn.f32 	%f617, %f612, %f616;
	sub.f32 	%f618, %f615, %f617;
	mov.f32 	%f619, 0f34A88000;
	mul.rn.f32 	%f620, %f612, %f619;
	sub.f32 	%f621, %f618, %f620;
	mov.f32 	%f622, 0f2E85A309;
	mul.rn.f32 	%f623, %f612, %f622;
	sub.f32 	%f706, %f621, %f623;
	bra.uni 	BB2_218;

BB2_208:
	ld.const.u32 	%r1327, [__GPU_i2opi_f];
	mov.u32 	%r1343, -1343365120;
	// inline asm
	mul.hi.u32 	%r1326, %r1327, %r1343;
	// inline asm
	ld.const.u32 	%r1330, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1344, %r1330, -1343365120;
	// inline asm
	mul.hi.u32 	%r1329, %r1330, %r1343;
	// inline asm
	mad.lo.s32 	%r1345, %r1330, -1343365120, %r1326;
	setp.lt.u32 	%p194, %r1345, %r1344;
	selp.u32 	%r1346, 1, 0, %p194;
	add.s32 	%r1347, %r1346, %r1329;
	ld.const.u32 	%r1333, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1348, %r1333, -1343365120;
	// inline asm
	mul.hi.u32 	%r1332, %r1333, %r1343;
	// inline asm
	mad.lo.s32 	%r1349, %r1333, -1343365120, %r1347;
	setp.lt.u32 	%p195, %r1349, %r1348;
	selp.u32 	%r1350, 1, 0, %p195;
	add.s32 	%r1351, %r1350, %r1332;
	ld.const.u32 	%r1336, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1352, %r1336, -1343365120;
	// inline asm
	mul.hi.u32 	%r1335, %r1336, %r1343;
	// inline asm
	mad.lo.s32 	%r1353, %r1336, -1343365120, %r1351;
	setp.lt.u32 	%p196, %r1353, %r1352;
	selp.u32 	%r1354, 1, 0, %p196;
	add.s32 	%r1355, %r1354, %r1335;
	ld.const.u32 	%r1339, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1356, %r1339, -1343365120;
	// inline asm
	mul.hi.u32 	%r1338, %r1339, %r1343;
	// inline asm
	mad.lo.s32 	%r1357, %r1339, -1343365120, %r1355;
	setp.lt.u32 	%p197, %r1357, %r1356;
	selp.u32 	%r1358, 1, 0, %p197;
	add.s32 	%r1359, %r1358, %r1338;
	ld.const.u32 	%r1342, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1360, %r1342, -1343365120;
	// inline asm
	mul.hi.u32 	%r1341, %r1342, %r1343;
	// inline asm
	mad.lo.s32 	%r1361, %r1342, -1343365120, %r1359;
	setp.lt.u32 	%p198, %r1361, %r1360;
	selp.u32 	%r1362, 1, 0, %p198;
	add.s32 	%r1363, %r1362, %r1341;
	shr.u32 	%r1364, %r1363, 30;
	shl.b32 	%r1365, %r1363, 2;
	cvt.u64.u32 	%rl95, %r1361;
	shl.b64 	%rl96, %rl95, 32;
	shr.u64 	%rl97, %rl96, 62;
	cvt.u32.u64 	%r1366, %rl97;
	or.b32  	%r1593, %r1366, %r1365;
	shl.b32 	%r369, %r1361, 2;
	setp.ne.s32 	%p199, %r369, 0;
	selp.u32 	%r1367, 1, 0, %p199;
	add.s32 	%r1368, %r1367, %r1593;
	setp.gt.u32 	%p200, %r1368, -2147483648;
	selp.u32 	%r1369, 1, 0, %p200;
	add.s32 	%r1597, %r1369, %r1364;
	@%p200 bra 	BB2_210;

	mov.u32 	%r1589, 0;
	mov.u32 	%r1592, %r369;
	bra.uni 	BB2_211;

BB2_210:
	not.b32 	%r1372, %r1593;
	neg.s32 	%r371, %r369;
	setp.eq.s32 	%p201, %r369, 0;
	selp.u32 	%r1373, 1, 0, %p201;
	add.s32 	%r1593, %r1373, %r1372;
	mov.u32 	%r1589, -2147483648;
	mov.u32 	%r1592, %r371;

BB2_211:
	mov.u32 	%r1591, %r1592;
	setp.gt.s32 	%p202, %r1593, 0;
	@%p202 bra 	BB2_213;

	mov.u32 	%r1596, 0;
	bra.uni 	BB2_215;

BB2_213:
	mov.u32 	%r1596, 0;

BB2_214:
	shr.u32 	%r1376, %r1591, 31;
	shl.b32 	%r1377, %r1593, 1;
	or.b32  	%r1593, %r1376, %r1377;
	shl.b32 	%r1591, %r1591, 1;
	add.s32 	%r1596, %r1596, -1;
	setp.gt.s32 	%p203, %r1593, 0;
	@%p203 bra 	BB2_214;

BB2_215:
	mul.lo.s32 	%r1595, %r1593, -921707870;
	mov.u32 	%r1380, -921707870;
	// inline asm
	mul.hi.u32 	%r1378, %r1593, %r1380;
	// inline asm
	setp.gt.s32 	%p204, %r1378, 0;
	mov.u32 	%r1594, %r1378;
	@%p204 bra 	BB2_216;
	bra.uni 	BB2_217;

BB2_216:
	shl.b32 	%r1381, %r1378, 1;
	shr.u32 	%r1382, %r1595, 31;
	or.b32  	%r1594, %r1381, %r1382;
	mul.lo.s32 	%r1595, %r1593, -1843415740;
	add.s32 	%r1596, %r1596, -1;

BB2_217:
	setp.ne.s32 	%p205, %r1595, 0;
	selp.u32 	%r1383, 1, 0, %p205;
	add.s32 	%r1384, %r1383, %r1594;
	shr.u32 	%r1385, %r1384, 8;
	shr.u32 	%r1386, %r1384, 7;
	and.b32  	%r1387, %r1386, 1;
	shl.b32 	%r1388, %r1596, 23;
	add.s32 	%r1389, %r1388, %r1385;
	add.s32 	%r1390, %r1389, %r1387;
	add.s32 	%r1391, %r1390, 1056964608;
	or.b32  	%r1392, %r1391, %r1589;
	mov.b32 	 %f706, %r1392;

BB2_218:
	add.s32 	%r393, %r1597, 1;
	and.b32  	%r1393, %r393, 1;
	setp.eq.s32 	%p206, %r1393, 0;
	mul.rn.f32 	%f113, %f706, %f706;
	@%p206 bra 	BB2_220;

	mov.f32 	%f624, 0f37CCF5CE;
	mul.rn.f32 	%f625, %f624, %f113;
	add.f32 	%f626, %f625, 0fBAB6061A;
	mul.rn.f32 	%f627, %f626, %f113;
	add.f32 	%f628, %f627, 0f3D2AAAA5;
	mul.rn.f32 	%f629, %f628, %f113;
	add.f32 	%f630, %f629, 0fBF000000;
	mul.rn.f32 	%f631, %f630, %f113;
	add.f32 	%f707, %f631, 0f3F800000;
	bra.uni 	BB2_221;

BB2_220:
	mov.f32 	%f632, 0fB94CA1F9;
	mul.rn.f32 	%f633, %f632, %f113;
	add.f32 	%f634, %f633, 0f3C08839E;
	mul.rn.f32 	%f635, %f634, %f113;
	add.f32 	%f636, %f635, 0fBE2AAAA3;
	mul.rn.f32 	%f637, %f636, %f113;
	mul.rn.f32 	%f638, %f637, %f706;
	add.f32 	%f707, %f638, %f706;

BB2_221:
	and.b32  	%r1394, %r393, 2;
	setp.eq.s32 	%p207, %r1394, 0;
	neg.f32 	%f641, %f707;
	selp.f32 	%f642, %f707, %f641, %p207;
	mul.f32 	%f117, %f642, %f4;
	// inline asm
	abs.f32 	%f639, %f602;
	// inline asm
	setp.gt.f32 	%p208, %f639, 0f473BA700;
	@%p208 bra 	BB2_223;

	mov.f32 	%f645, 0f3F22F983;
	mul.rn.f32 	%f644, %f602, %f645;
	// inline asm
	cvt.rni.f32.f32 	%f643, %f644;
	// inline asm
	cvt.rzi.s32.f32 	%r1606, %f643;
	cvt.rn.f32.s32 	%f647, %r1606;
	mov.f32 	%f648, 0f3FC90000;
	mul.rn.f32 	%f649, %f647, %f648;
	sub.f32 	%f650, %f602, %f649;
	mov.f32 	%f651, 0f39FD8000;
	mul.rn.f32 	%f652, %f647, %f651;
	sub.f32 	%f653, %f650, %f652;
	mov.f32 	%f654, 0f34A88000;
	mul.rn.f32 	%f655, %f647, %f654;
	sub.f32 	%f656, %f653, %f655;
	mov.f32 	%f657, 0f2E85A309;
	mul.rn.f32 	%f658, %f647, %f657;
	sub.f32 	%f708, %f656, %f658;
	bra.uni 	BB2_233;

BB2_223:
	ld.const.u32 	%r1396, [__GPU_i2opi_f];
	mov.u32 	%r1412, -1343365120;
	// inline asm
	mul.hi.u32 	%r1395, %r1396, %r1412;
	// inline asm
	ld.const.u32 	%r1399, [__GPU_i2opi_f+4];
	mul.lo.s32 	%r1413, %r1399, -1343365120;
	// inline asm
	mul.hi.u32 	%r1398, %r1399, %r1412;
	// inline asm
	mad.lo.s32 	%r1414, %r1399, -1343365120, %r1395;
	setp.lt.u32 	%p209, %r1414, %r1413;
	selp.u32 	%r1415, 1, 0, %p209;
	add.s32 	%r1416, %r1415, %r1398;
	ld.const.u32 	%r1402, [__GPU_i2opi_f+8];
	mul.lo.s32 	%r1417, %r1402, -1343365120;
	// inline asm
	mul.hi.u32 	%r1401, %r1402, %r1412;
	// inline asm
	mad.lo.s32 	%r1418, %r1402, -1343365120, %r1416;
	setp.lt.u32 	%p210, %r1418, %r1417;
	selp.u32 	%r1419, 1, 0, %p210;
	add.s32 	%r1420, %r1419, %r1401;
	ld.const.u32 	%r1405, [__GPU_i2opi_f+12];
	mul.lo.s32 	%r1421, %r1405, -1343365120;
	// inline asm
	mul.hi.u32 	%r1404, %r1405, %r1412;
	// inline asm
	mad.lo.s32 	%r1422, %r1405, -1343365120, %r1420;
	setp.lt.u32 	%p211, %r1422, %r1421;
	selp.u32 	%r1423, 1, 0, %p211;
	add.s32 	%r1424, %r1423, %r1404;
	ld.const.u32 	%r1408, [__GPU_i2opi_f+16];
	mul.lo.s32 	%r1425, %r1408, -1343365120;
	// inline asm
	mul.hi.u32 	%r1407, %r1408, %r1412;
	// inline asm
	mad.lo.s32 	%r1426, %r1408, -1343365120, %r1424;
	setp.lt.u32 	%p212, %r1426, %r1425;
	selp.u32 	%r1427, 1, 0, %p212;
	add.s32 	%r1428, %r1427, %r1407;
	ld.const.u32 	%r1411, [__GPU_i2opi_f+20];
	mul.lo.s32 	%r1429, %r1411, -1343365120;
	// inline asm
	mul.hi.u32 	%r1410, %r1411, %r1412;
	// inline asm
	mad.lo.s32 	%r1430, %r1411, -1343365120, %r1428;
	setp.lt.u32 	%p213, %r1430, %r1429;
	selp.u32 	%r1431, 1, 0, %p213;
	add.s32 	%r1432, %r1431, %r1410;
	shr.u32 	%r1433, %r1432, 30;
	shl.b32 	%r1434, %r1432, 2;
	shr.u32 	%r1435, %r1430, 30;
	or.b32  	%r1602, %r1435, %r1434;
	shl.b32 	%r396, %r1430, 2;
	setp.ne.s32 	%p214, %r396, 0;
	selp.u32 	%r1436, 1, 0, %p214;
	add.s32 	%r1437, %r1436, %r1602;
	setp.gt.u32 	%p215, %r1437, -2147483648;
	selp.u32 	%r1438, 1, 0, %p215;
	add.s32 	%r1606, %r1438, %r1433;
	@%p215 bra 	BB2_225;

	mov.u32 	%r1598, 0;
	mov.u32 	%r1601, %r396;
	bra.uni 	BB2_226;

BB2_225:
	not.b32 	%r1441, %r1602;
	neg.s32 	%r398, %r396;
	setp.eq.s32 	%p216, %r396, 0;
	selp.u32 	%r1442, 1, 0, %p216;
	add.s32 	%r1602, %r1442, %r1441;
	mov.u32 	%r1598, -2147483648;
	mov.u32 	%r1601, %r398;

BB2_226:
	mov.u32 	%r1600, %r1601;
	setp.gt.s32 	%p217, %r1602, 0;
	@%p217 bra 	BB2_228;

	mov.u32 	%r1605, 0;
	bra.uni 	BB2_230;

BB2_228:
	mov.u32 	%r1605, 0;

BB2_229:
	shr.u32 	%r1445, %r1600, 31;
	shl.b32 	%r1446, %r1602, 1;
	or.b32  	%r1602, %r1445, %r1446;
	shl.b32 	%r1600, %r1600, 1;
	add.s32 	%r1605, %r1605, -1;
	setp.gt.s32 	%p218, %r1602, 0;
	@%p218 bra 	BB2_229;

BB2_230:
	mul.lo.s32 	%r1604, %r1602, -921707870;
	mov.u32 	%r1449, -921707870;
	// inline asm
	mul.hi.u32 	%r1447, %r1602, %r1449;
	// inline asm
	setp.gt.s32 	%p219, %r1447, 0;
	mov.u32 	%r1603, %r1447;
	@%p219 bra 	BB2_231;
	bra.uni 	BB2_232;

BB2_231:
	shl.b32 	%r1450, %r1447, 1;
	shr.u32 	%r1451, %r1604, 31;
	or.b32  	%r1603, %r1450, %r1451;
	mul.lo.s32 	%r1604, %r1602, -1843415740;
	add.s32 	%r1605, %r1605, -1;

BB2_232:
	setp.ne.s32 	%p220, %r1604, 0;
	selp.u32 	%r1452, 1, 0, %p220;
	add.s32 	%r1453, %r1452, %r1603;
	shr.u32 	%r1454, %r1453, 8;
	shr.u32 	%r1455, %r1453, 7;
	and.b32  	%r1456, %r1455, 1;
	shl.b32 	%r1457, %r1605, 23;
	add.s32 	%r1458, %r1457, %r1454;
	add.s32 	%r1459, %r1458, %r1456;
	add.s32 	%r1460, %r1459, 1056964608;
	or.b32  	%r1461, %r1460, %r1598;
	mov.b32 	 %f708, %r1461;

BB2_233:
	and.b32  	%r1462, %r1606, 1;
	setp.eq.s32 	%p221, %r1462, 0;
	mul.rn.f32 	%f121, %f708, %f708;
	@%p221 bra 	BB2_235;

	mov.f32 	%f659, 0f37CCF5CE;
	mul.rn.f32 	%f660, %f659, %f121;
	add.f32 	%f661, %f660, 0fBAB6061A;
	mul.rn.f32 	%f662, %f661, %f121;
	add.f32 	%f663, %f662, 0f3D2AAAA5;
	mul.rn.f32 	%f664, %f663, %f121;
	add.f32 	%f665, %f664, 0fBF000000;
	mul.rn.f32 	%f666, %f665, %f121;
	add.f32 	%f709, %f666, 0f3F800000;
	bra.uni 	BB2_236;

BB2_235:
	mov.f32 	%f667, 0fB94CA1F9;
	mul.rn.f32 	%f668, %f667, %f121;
	add.f32 	%f669, %f668, 0f3C08839E;
	mul.rn.f32 	%f670, %f669, %f121;
	add.f32 	%f671, %f670, 0fBE2AAAA3;
	mul.rn.f32 	%f672, %f671, %f121;
	mul.rn.f32 	%f673, %f672, %f708;
	add.f32 	%f709, %f673, %f708;

BB2_236:
	and.b32  	%r1463, %r1606, 2;
	setp.eq.s32 	%p222, %r1463, 0;
	neg.f32 	%f674, %f709;
	selp.f32 	%f675, %f709, %f674, %p222;
	mul.f32 	%f676, %f675, %f5;
	add.f32 	%f677, %f117, %f676;
	max.f32 	%f679, %f677, %f126;
	ld.param.u32 	%r1477, [gradient_8all_param_1];
	ld.param.u32 	%r1481, [gradient_8all_param_2];
	mul.lo.s32 	%r1464, %r1481, %r1477;
	shl.b32 	%r1465, %r1464, 2;
	st.global.f32 	[%r9], %f13;
	add.s32 	%r1466, %r9, %r1465;
	st.global.f32 	[%r1466], %f29;
	add.s32 	%r1467, %r1466, %r1465;
	st.global.f32 	[%r1467], %f45;
	add.s32 	%r1468, %r1467, %r1465;
	st.global.f32 	[%r1468], %f61;
	add.s32 	%r1469, %r1468, %r1465;
	st.global.f32 	[%r1469], %f77;
	add.s32 	%r1470, %r1469, %r1465;
	st.global.f32 	[%r1470], %f93;
	add.s32 	%r1471, %r1470, %r1465;
	st.global.f32 	[%r1471], %f109;
	add.s32 	%r1472, %r1471, %r1465;
	st.global.f32 	[%r1472], %f679;
	ret;
}

.entry convolve_11x(
	.param .u32 .ptr .global .align 4 convolve_11x_param_0,
	.param .u32 .ptr .const .align 4 convolve_11x_param_1,
	.param .u32 convolve_11x_param_2,
	.param .u32 convolve_11x_param_3
)
{
	.reg .f32 	%f<163>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<82>;


	ld.param.u32 	%r35, [convolve_11x_param_0];
	ld.param.u32 	%r36, [convolve_11x_param_1];
	ld.param.u32 	%r37, [convolve_11x_param_2];
	ld.param.u32 	%r38, [convolve_11x_param_3];
	// inline asm
	mov.u32 	%r24, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r25, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r27, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r28, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %tid.x;
	// inline asm
	add.s32 	%r39, %r31, %r28;
	mad.lo.s32 	%r40, %r30, %r29, %r39;
	rem.u32 	%r41, %r40, %r37;
	// inline asm
	mov.u32 	%r32, %ntid.x;
	// inline asm
	rem.s32 	%r42, %r41, %r32;
	setp.lt.s32 	%p1, %r42, 5;
	setp.gt.s32 	%p2, %r41, 4;
	ld.const.f32 	%f13, [%r36+28];
	mov.u32 	%r80, 0;
	ld.const.f32 	%f14, [%r36+32];
	ld.const.f32 	%f15, [%r36+36];
	ld.const.f32 	%f16, [%r36+40];
	ld.const.f32 	%f17, [%r36+44];
	ld.const.f32 	%f18, [%r36+48];
	ld.const.f32 	%f19, [%r36+52];
	ld.const.f32 	%f20, [%r36+56];
	ld.const.f32 	%f21, [%r36+60];
	ld.const.f32 	%f22, [%r36+64];
	ld.const.f32 	%f23, [%r36+68];
	add.s32 	%r43, %r32, -6;
	setp.gt.s32 	%p3, %r42, %r43;
	add.s32 	%r44, %r37, -5;
	setp.lt.s32 	%p4, %r41, %r44;
	shl.b32 	%r45, %r41, 2;
	add.s32 	%r46, %r27, %r24;
	mad.lo.s32 	%r47, %r26, %r25, %r46;
	div.u32 	%r48, %r47, %r37;
	mul.lo.s32 	%r49, %r37, %r48;
	shl.b32 	%r50, %r49, 2;
	add.s32 	%r51, %r45, %r50;
	mul.lo.s32 	%r52, %r38, %r37;
	shl.b32 	%r1, %r52, 3;
	mov.u32 	%r81, 8;
	add.s32 	%r2, %r35, %r51;
	shl.b32 	%r53, %r42, 2;
	add.s32 	%r54, %r53, %r45;
	add.s32 	%r55, %r54, %r50;
	shl.b32 	%r56, %r32, 2;
	sub.s32 	%r57, %r55, %r56;
	add.s32 	%r3, %r35, %r57;
	add.s32 	%r4, %r35, %r55;
	shl.b32 	%r58, %r38, 3;
	add.s32 	%r59, %r48, %r58;
	mul.lo.s32 	%r60, %r37, %r59;
	shl.b32 	%r61, %r60, 2;
	add.s32 	%r62, %r45, %r61;
	add.s32 	%r5, %r35, %r62;
	add.s32 	%r63, %r38, %r48;
	mul.lo.s32 	%r64, %r37, %r63;
	shl.b32 	%r65, %r64, 2;
	add.s32 	%r66, %r45, %r65;
	add.s32 	%r6, %r35, %r66;
	add.s32 	%r67, %r54, %r65;
	sub.s32 	%r68, %r67, %r56;
	add.s32 	%r7, %r35, %r68;
	add.s32 	%r8, %r35, %r67;
	mad.lo.s32 	%r69, %r38, 9, %r48;
	mul.lo.s32 	%r70, %r37, %r69;
	shl.b32 	%r71, %r70, 2;
	add.s32 	%r72, %r45, %r71;
	add.s32 	%r9, %r35, %r72;
	mov.u32 	%r73, shr_3_l_srcArray;
	add.s32 	%r10, %r53, %r73;
	add.s32 	%r11, %r56, %r73;

BB3_1:
	add.s32 	%r74, %r3, %r80;
	add.s32 	%r14, %r74, 24;
	add.s32 	%r75, %r4, %r80;
	add.s32 	%r15, %r75, -20;
	add.s32 	%r76, %r2, %r80;
	add.s32 	%r16, %r5, %r80;
	ld.global.f32 	%f25, [%r76];
	st.shared.f32 	[%r10+20], %f25;
	@%p1 bra 	BB3_7;

	@!%p3 bra 	BB3_11;

	@%p4 bra 	BB3_5;

	ld.shared.f32 	%f159, [%r11+16];
	bra.uni 	BB3_6;

BB3_5:
	ld.global.f32 	%f159, [%r14];

BB3_6:
	st.shared.f32 	[%r10+40], %f159;
	bra.uni 	BB3_11;

BB3_7:
	@%p2 bra 	BB3_9;

	ld.shared.f32 	%f160, [shr_3_l_srcArray+20];
	bra.uni 	BB3_10;

BB3_9:
	ld.global.f32 	%f160, [%r15];

BB3_10:
	st.shared.f32 	[%r10], %f160;

BB3_11:
	bar.sync 	0;
	ld.shared.f32 	%f26, [%r10];
	ld.shared.f32 	%f27, [%r10+4];
	ld.shared.f32 	%f28, [%r10+8];
	ld.shared.f32 	%f29, [%r10+12];
	mul.f32 	%f123, %f26, %f13;
	mul.f32 	%f124, %f27, %f14;
	mul.f32 	%f125, %f28, %f15;
	mul.f32 	%f126, %f29, %f16;
	mov.f32 	%f30, 0f00000000;
	add.f32 	%f131, %f123, %f30;
	add.f32 	%f132, %f124, %f30;
	add.f32 	%f133, %f125, %f30;
	add.f32 	%f134, %f126, %f30;
	ld.shared.f32 	%f31, [%r10+16];
	ld.shared.f32 	%f32, [%r10+20];
	ld.shared.f32 	%f33, [%r10+24];
	ld.shared.f32 	%f34, [%r10+28];
	mul.f32 	%f139, %f31, %f17;
	mul.f32 	%f140, %f32, %f18;
	mul.f32 	%f141, %f33, %f19;
	mul.f32 	%f142, %f34, %f20;
	add.f32 	%f143, %f131, %f139;
	add.f32 	%f144, %f132, %f140;
	add.f32 	%f145, %f133, %f141;
	add.f32 	%f146, %f134, %f142;
	ld.shared.f32 	%f35, [%r10+32];
	ld.shared.f32 	%f36, [%r10+36];
	ld.shared.f32 	%f37, [%r10+40];
	mul.f32 	%f151, %f35, %f21;
	mul.f32 	%f152, %f36, %f22;
	mul.f32 	%f153, %f37, %f23;
	add.f32 	%f155, %f143, %f151;
	add.f32 	%f156, %f144, %f152;
	add.f32 	%f157, %f145, %f153;
	add.f32 	%f41, %f155, %f156;
	add.f32 	%f43, %f41, %f157;
	add.f32 	%f45, %f43, %f146;
	st.global.f32 	[%r16], %f45;
	add.s32 	%r77, %r7, %r80;
	add.s32 	%r18, %r77, 24;
	add.s32 	%r78, %r8, %r80;
	add.s32 	%r19, %r78, -20;
	add.s32 	%r79, %r6, %r80;
	add.s32 	%r20, %r9, %r80;
	ld.global.f32 	%f46, [%r79];
	st.shared.f32 	[%r10+20], %f46;
	@%p1 bra 	BB3_17;

	@!%p3 bra 	BB3_21;

	@%p4 bra 	BB3_15;

	ld.shared.f32 	%f161, [%r11+16];
	bra.uni 	BB3_16;

BB3_15:
	ld.global.f32 	%f161, [%r18];

BB3_16:
	st.shared.f32 	[%r10+40], %f161;
	bra.uni 	BB3_21;

BB3_17:
	@%p2 bra 	BB3_19;

	ld.shared.f32 	%f162, [shr_3_l_srcArray+20];
	bra.uni 	BB3_20;

BB3_19:
	ld.global.f32 	%f162, [%r19];

BB3_20:
	st.shared.f32 	[%r10], %f162;

BB3_21:
	bar.sync 	0;
	ld.shared.f32 	%f47, [%r10];
	ld.shared.f32 	%f48, [%r10+4];
	ld.shared.f32 	%f49, [%r10+8];
	ld.shared.f32 	%f50, [%r10+12];
	mul.f32 	%f71, %f47, %f13;
	mul.f32 	%f72, %f48, %f14;
	mul.f32 	%f73, %f49, %f15;
	mul.f32 	%f74, %f50, %f16;
	add.f32 	%f83, %f71, %f30;
	add.f32 	%f84, %f72, %f30;
	add.f32 	%f85, %f73, %f30;
	add.f32 	%f86, %f74, %f30;
	ld.shared.f32 	%f52, [%r10+16];
	ld.shared.f32 	%f53, [%r10+20];
	ld.shared.f32 	%f54, [%r10+24];
	ld.shared.f32 	%f55, [%r10+28];
	mul.f32 	%f91, %f52, %f17;
	mul.f32 	%f92, %f53, %f18;
	mul.f32 	%f93, %f54, %f19;
	mul.f32 	%f94, %f55, %f20;
	add.f32 	%f99, %f83, %f91;
	add.f32 	%f100, %f84, %f92;
	add.f32 	%f101, %f85, %f93;
	add.f32 	%f102, %f86, %f94;
	ld.shared.f32 	%f56, [%r10+32];
	ld.shared.f32 	%f57, [%r10+36];
	ld.shared.f32 	%f58, [%r10+40];
	mul.f32 	%f107, %f56, %f21;
	mul.f32 	%f108, %f57, %f22;
	mul.f32 	%f109, %f58, %f23;
	add.f32 	%f115, %f99, %f107;
	add.f32 	%f116, %f100, %f108;
	add.f32 	%f117, %f101, %f109;
	add.f32 	%f62, %f115, %f116;
	add.f32 	%f64, %f62, %f117;
	add.f32 	%f66, %f64, %f102;
	st.global.f32 	[%r20], %f66;
	add.s32 	%r80, %r80, %r1;
	add.s32 	%r81, %r81, -2;
	setp.ne.s32 	%p5, %r81, 0;
	@%p5 bra 	BB3_1;

	ret;
}

.entry convolve_11y(
	.param .u32 .ptr .global .align 4 convolve_11y_param_0,
	.param .u32 .ptr .const .align 4 convolve_11y_param_1,
	.param .u32 convolve_11y_param_2,
	.param .u32 convolve_11y_param_3
)
{
	.reg .f32 	%f<163>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<87>;


	ld.param.u32 	%r35, [convolve_11y_param_0];
	ld.param.u32 	%r36, [convolve_11y_param_1];
	ld.param.u32 	%r37, [convolve_11y_param_2];
	ld.param.u32 	%r38, [convolve_11y_param_3];
	// inline asm
	mov.u32 	%r24, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r25, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r26, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r27, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r28, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r29, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r30, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r31, %tid.x;
	// inline asm
	add.s32 	%r39, %r31, %r28;
	mad.lo.s32 	%r40, %r30, %r29, %r39;
	rem.u32 	%r41, %r40, %r38;
	// inline asm
	mov.u32 	%r32, %ntid.x;
	// inline asm
	rem.s32 	%r42, %r41, %r32;
	setp.lt.s32 	%p1, %r42, 5;
	setp.gt.s32 	%p2, %r41, 4;
	ld.const.f32 	%f13, [%r36+28];
	mov.u32 	%r85, 0;
	ld.const.f32 	%f14, [%r36+32];
	ld.const.f32 	%f15, [%r36+36];
	ld.const.f32 	%f16, [%r36+40];
	ld.const.f32 	%f17, [%r36+44];
	ld.const.f32 	%f18, [%r36+48];
	ld.const.f32 	%f19, [%r36+52];
	ld.const.f32 	%f20, [%r36+56];
	ld.const.f32 	%f21, [%r36+60];
	ld.const.f32 	%f22, [%r36+64];
	ld.const.f32 	%f23, [%r36+68];
	add.s32 	%r43, %r32, -6;
	setp.gt.s32 	%p3, %r42, %r43;
	add.s32 	%r44, %r38, -5;
	setp.lt.s32 	%p4, %r41, %r44;
	add.s32 	%r45, %r27, %r24;
	mad.lo.s32 	%r46, %r26, %r25, %r45;
	div.u32 	%r47, %r46, %r38;
	shl.b32 	%r48, %r47, 2;
	add.s32 	%r49, %r35, %r48;
	mul.lo.s32 	%r50, %r38, %r37;
	shl.b32 	%r1, %r50, 3;
	mov.u32 	%r86, 8;
	shl.b32 	%r51, %r38, 3;
	add.s32 	%r52, %r41, %r51;
	mul.lo.s32 	%r53, %r37, %r52;
	shl.b32 	%r54, %r53, 2;
	add.s32 	%r2, %r49, %r54;
	add.s32 	%r55, %r42, %r41;
	add.s32 	%r56, %r55, %r51;
	add.s32 	%r57, %r56, 6;
	sub.s32 	%r58, %r57, %r32;
	mul.lo.s32 	%r59, %r37, %r58;
	shl.b32 	%r60, %r59, 2;
	add.s32 	%r3, %r49, %r60;
	add.s32 	%r61, %r56, -5;
	mul.lo.s32 	%r62, %r37, %r61;
	shl.b32 	%r63, %r62, 2;
	add.s32 	%r4, %r49, %r63;
	mul.lo.s32 	%r64, %r41, %r37;
	shl.b32 	%r65, %r64, 2;
	add.s32 	%r5, %r49, %r65;
	mad.lo.s32 	%r66, %r38, 9, %r41;
	mul.lo.s32 	%r67, %r37, %r66;
	shl.b32 	%r68, %r67, 2;
	add.s32 	%r6, %r49, %r68;
	mad.lo.s32 	%r69, %r38, 9, %r55;
	add.s32 	%r70, %r69, 6;
	sub.s32 	%r71, %r70, %r32;
	mul.lo.s32 	%r72, %r37, %r71;
	shl.b32 	%r73, %r72, 2;
	add.s32 	%r7, %r49, %r73;
	add.s32 	%r74, %r69, -5;
	mul.lo.s32 	%r75, %r37, %r74;
	shl.b32 	%r76, %r75, 2;
	add.s32 	%r8, %r49, %r76;
	add.s32 	%r77, %r41, %r38;
	mul.lo.s32 	%r78, %r37, %r77;
	shl.b32 	%r79, %r78, 2;
	add.s32 	%r9, %r49, %r79;
	shl.b32 	%r80, %r42, 2;
	mov.u32 	%r81, shr_4_l_srcArray;
	add.s32 	%r10, %r80, %r81;
	shl.b32 	%r82, %r32, 2;
	add.s32 	%r11, %r82, %r81;

BB4_1:
	add.s32 	%r14, %r3, %r85;
	add.s32 	%r15, %r4, %r85;
	add.s32 	%r83, %r2, %r85;
	add.s32 	%r16, %r5, %r85;
	ld.global.f32 	%f25, [%r83];
	st.shared.f32 	[%r10+20], %f25;
	@%p1 bra 	BB4_7;

	@!%p3 bra 	BB4_11;

	@%p4 bra 	BB4_5;

	ld.shared.f32 	%f159, [%r11+16];
	bra.uni 	BB4_6;

BB4_5:
	ld.global.f32 	%f159, [%r14];

BB4_6:
	st.shared.f32 	[%r10+40], %f159;
	bra.uni 	BB4_11;

BB4_7:
	@%p2 bra 	BB4_9;

	ld.shared.f32 	%f160, [shr_4_l_srcArray+20];
	bra.uni 	BB4_10;

BB4_9:
	ld.global.f32 	%f160, [%r15];

BB4_10:
	st.shared.f32 	[%r10], %f160;

BB4_11:
	bar.sync 	0;
	ld.shared.f32 	%f26, [%r10];
	ld.shared.f32 	%f27, [%r10+4];
	ld.shared.f32 	%f28, [%r10+8];
	ld.shared.f32 	%f29, [%r10+12];
	mul.f32 	%f123, %f26, %f13;
	mul.f32 	%f124, %f27, %f14;
	mul.f32 	%f125, %f28, %f15;
	mul.f32 	%f126, %f29, %f16;
	mov.f32 	%f30, 0f00000000;
	add.f32 	%f131, %f123, %f30;
	add.f32 	%f132, %f124, %f30;
	add.f32 	%f133, %f125, %f30;
	add.f32 	%f134, %f126, %f30;
	ld.shared.f32 	%f31, [%r10+16];
	ld.shared.f32 	%f32, [%r10+20];
	ld.shared.f32 	%f33, [%r10+24];
	ld.shared.f32 	%f34, [%r10+28];
	mul.f32 	%f139, %f31, %f17;
	mul.f32 	%f140, %f32, %f18;
	mul.f32 	%f141, %f33, %f19;
	mul.f32 	%f142, %f34, %f20;
	add.f32 	%f143, %f131, %f139;
	add.f32 	%f144, %f132, %f140;
	add.f32 	%f145, %f133, %f141;
	add.f32 	%f146, %f134, %f142;
	ld.shared.f32 	%f35, [%r10+32];
	ld.shared.f32 	%f36, [%r10+36];
	ld.shared.f32 	%f37, [%r10+40];
	mul.f32 	%f151, %f35, %f21;
	mul.f32 	%f152, %f36, %f22;
	mul.f32 	%f153, %f37, %f23;
	add.f32 	%f155, %f143, %f151;
	add.f32 	%f156, %f144, %f152;
	add.f32 	%f157, %f145, %f153;
	add.f32 	%f41, %f155, %f156;
	add.f32 	%f43, %f41, %f157;
	add.f32 	%f45, %f43, %f146;
	st.global.f32 	[%r16], %f45;
	add.s32 	%r18, %r7, %r85;
	add.s32 	%r19, %r8, %r85;
	add.s32 	%r84, %r6, %r85;
	add.s32 	%r20, %r9, %r85;
	ld.global.f32 	%f46, [%r84];
	st.shared.f32 	[%r10+20], %f46;
	@%p1 bra 	BB4_17;

	@!%p3 bra 	BB4_21;

	@%p4 bra 	BB4_15;

	ld.shared.f32 	%f161, [%r11+16];
	bra.uni 	BB4_16;

BB4_15:
	ld.global.f32 	%f161, [%r18];

BB4_16:
	st.shared.f32 	[%r10+40], %f161;
	bra.uni 	BB4_21;

BB4_17:
	@%p2 bra 	BB4_19;

	ld.shared.f32 	%f162, [shr_4_l_srcArray+20];
	bra.uni 	BB4_20;

BB4_19:
	ld.global.f32 	%f162, [%r19];

BB4_20:
	st.shared.f32 	[%r10], %f162;

BB4_21:
	bar.sync 	0;
	ld.shared.f32 	%f47, [%r10];
	ld.shared.f32 	%f48, [%r10+4];
	ld.shared.f32 	%f49, [%r10+8];
	ld.shared.f32 	%f50, [%r10+12];
	mul.f32 	%f71, %f47, %f13;
	mul.f32 	%f72, %f48, %f14;
	mul.f32 	%f73, %f49, %f15;
	mul.f32 	%f74, %f50, %f16;
	add.f32 	%f83, %f71, %f30;
	add.f32 	%f84, %f72, %f30;
	add.f32 	%f85, %f73, %f30;
	add.f32 	%f86, %f74, %f30;
	ld.shared.f32 	%f52, [%r10+16];
	ld.shared.f32 	%f53, [%r10+20];
	ld.shared.f32 	%f54, [%r10+24];
	ld.shared.f32 	%f55, [%r10+28];
	mul.f32 	%f91, %f52, %f17;
	mul.f32 	%f92, %f53, %f18;
	mul.f32 	%f93, %f54, %f19;
	mul.f32 	%f94, %f55, %f20;
	add.f32 	%f99, %f83, %f91;
	add.f32 	%f100, %f84, %f92;
	add.f32 	%f101, %f85, %f93;
	add.f32 	%f102, %f86, %f94;
	ld.shared.f32 	%f56, [%r10+32];
	ld.shared.f32 	%f57, [%r10+36];
	ld.shared.f32 	%f58, [%r10+40];
	mul.f32 	%f107, %f56, %f21;
	mul.f32 	%f108, %f57, %f22;
	mul.f32 	%f109, %f58, %f23;
	add.f32 	%f115, %f99, %f107;
	add.f32 	%f116, %f100, %f108;
	add.f32 	%f117, %f101, %f109;
	add.f32 	%f62, %f115, %f116;
	add.f32 	%f64, %f62, %f117;
	add.f32 	%f66, %f64, %f102;
	st.global.f32 	[%r20], %f66;
	add.s32 	%r85, %r85, %r1;
	add.s32 	%r86, %r86, -2;
	setp.ne.s32 	%p5, %r86, 0;
	@%p5 bra 	BB4_1;

	ret;
}

.entry convolve_23x(
	.param .u32 .ptr .global .align 4 convolve_23x_param_0,
	.param .u32 .ptr .const .align 4 convolve_23x_param_1,
	.param .u32 convolve_23x_param_2,
	.param .u32 convolve_23x_param_3
)
{
	.reg .f32 	%f<166>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<57>;


	ld.param.u32 	%r27, [convolve_23x_param_0];
	ld.param.u32 	%r28, [convolve_23x_param_1];
	ld.param.u32 	%r29, [convolve_23x_param_2];
	ld.param.u32 	%r30, [convolve_23x_param_3];
	// inline asm
	mov.u32 	%r16, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r19, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r20, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r21, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r22, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r23, %tid.x;
	// inline asm
	add.s32 	%r31, %r23, %r20;
	mad.lo.s32 	%r32, %r22, %r21, %r31;
	rem.u32 	%r33, %r32, %r29;
	// inline asm
	mov.u32 	%r24, %ntid.x;
	// inline asm
	rem.s32 	%r34, %r33, %r24;
	setp.lt.s32 	%p1, %r34, 11;
	setp.gt.s32 	%p2, %r33, 10;
	ld.const.f32 	%f7, [%r28+72];
	mov.u32 	%r56, 0;
	ld.const.f32 	%f8, [%r28+76];
	ld.const.f32 	%f9, [%r28+80];
	ld.const.f32 	%f10, [%r28+84];
	ld.const.f32 	%f11, [%r28+88];
	ld.const.f32 	%f12, [%r28+92];
	ld.const.f32 	%f13, [%r28+96];
	ld.const.f32 	%f14, [%r28+100];
	ld.const.f32 	%f15, [%r28+104];
	ld.const.f32 	%f16, [%r28+108];
	ld.const.f32 	%f17, [%r28+112];
	ld.const.f32 	%f18, [%r28+116];
	ld.const.f32 	%f19, [%r28+120];
	ld.const.f32 	%f20, [%r28+124];
	ld.const.f32 	%f21, [%r28+128];
	ld.const.f32 	%f22, [%r28+132];
	ld.const.f32 	%f23, [%r28+136];
	ld.const.f32 	%f24, [%r28+140];
	ld.const.f32 	%f25, [%r28+144];
	ld.const.f32 	%f26, [%r28+148];
	ld.const.f32 	%f27, [%r28+152];
	ld.const.f32 	%f28, [%r28+156];
	ld.const.f32 	%f29, [%r28+160];
	add.s32 	%r35, %r24, -12;
	setp.gt.s32 	%p3, %r34, %r35;
	add.s32 	%r36, %r29, -11;
	setp.lt.s32 	%p4, %r33, %r36;
	shl.b32 	%r37, %r24, 2;
	mov.u32 	%r38, shr_5_l_srcArray;
	add.s32 	%r39, %r37, %r38;
	add.s32 	%r1, %r39, 40;
	add.s32 	%r40, %r19, %r16;
	mad.lo.s32 	%r41, %r18, %r17, %r40;
	div.u32 	%r42, %r41, %r29;
	mad.lo.s32 	%r43, %r29, %r42, %r33;
	shl.b32 	%r44, %r43, 2;
	add.s32 	%r2, %r27, %r44;
	mul.lo.s32 	%r45, %r30, %r29;
	shl.b32 	%r3, %r45, 2;
	shl.b32 	%r46, %r34, 2;
	sub.s32 	%r47, %r46, %r37;
	add.s32 	%r4, %r2, %r47;
	add.s32 	%r5, %r2, %r46;
	shl.b32 	%r48, %r30, 4;
	add.s32 	%r49, %r42, %r48;
	mad.lo.s32 	%r50, %r29, %r49, %r33;
	shl.b32 	%r51, %r50, 2;
	add.s32 	%r6, %r27, %r51;
	add.s32 	%r7, %r46, %r38;
	mov.u32 	%r55, 8;

BB5_1:
	add.s32 	%r52, %r4, %r56;
	add.s32 	%r10, %r52, 48;
	add.s32 	%r53, %r5, %r56;
	add.s32 	%r11, %r53, -44;
	add.s32 	%r54, %r2, %r56;
	add.s32 	%r12, %r6, %r56;
	ld.global.f32 	%f31, [%r54];
	st.shared.f32 	[%r7+44], %f31;
	@%p1 bra 	BB5_7;

	@!%p3 bra 	BB5_11;

	@%p4 bra 	BB5_5;

	ld.shared.f32 	%f164, [%r1];
	bra.uni 	BB5_6;

BB5_5:
	ld.global.f32 	%f164, [%r10];

BB5_6:
	st.shared.f32 	[%r7+88], %f164;
	bra.uni 	BB5_11;

BB5_7:
	@%p2 bra 	BB5_9;

	ld.shared.f32 	%f165, [shr_5_l_srcArray+44];
	bra.uni 	BB5_10;

BB5_9:
	ld.global.f32 	%f165, [%r11];

BB5_10:
	st.shared.f32 	[%r7], %f165;

BB5_11:
	bar.sync 	0;
	ld.shared.f32 	%f32, [%r7];
	ld.shared.f32 	%f33, [%r7+4];
	ld.shared.f32 	%f34, [%r7+8];
	ld.shared.f32 	%f35, [%r7+12];
	mul.f32 	%f68, %f32, %f7;
	mul.f32 	%f69, %f33, %f8;
	mul.f32 	%f70, %f34, %f9;
	mul.f32 	%f71, %f35, %f10;
	mov.f32 	%f36, 0f00000000;
	add.f32 	%f80, %f68, %f36;
	add.f32 	%f81, %f69, %f36;
	add.f32 	%f82, %f70, %f36;
	add.f32 	%f83, %f71, %f36;
	ld.shared.f32 	%f37, [%r7+16];
	ld.shared.f32 	%f38, [%r7+20];
	ld.shared.f32 	%f39, [%r7+24];
	ld.shared.f32 	%f40, [%r7+28];
	mul.f32 	%f88, %f37, %f11;
	mul.f32 	%f89, %f38, %f12;
	mul.f32 	%f90, %f39, %f13;
	mul.f32 	%f91, %f40, %f14;
	add.f32 	%f96, %f80, %f88;
	add.f32 	%f97, %f81, %f89;
	add.f32 	%f98, %f82, %f90;
	add.f32 	%f99, %f83, %f91;
	ld.shared.f32 	%f41, [%r7+32];
	ld.shared.f32 	%f42, [%r7+36];
	ld.shared.f32 	%f43, [%r7+40];
	ld.shared.f32 	%f44, [%r7+44];
	mul.f32 	%f104, %f41, %f15;
	mul.f32 	%f105, %f42, %f16;
	mul.f32 	%f106, %f43, %f17;
	mul.f32 	%f107, %f44, %f18;
	add.f32 	%f112, %f96, %f104;
	add.f32 	%f113, %f97, %f105;
	add.f32 	%f114, %f98, %f106;
	add.f32 	%f115, %f99, %f107;
	ld.shared.f32 	%f45, [%r7+48];
	ld.shared.f32 	%f46, [%r7+52];
	ld.shared.f32 	%f47, [%r7+56];
	ld.shared.f32 	%f48, [%r7+60];
	mul.f32 	%f120, %f45, %f19;
	mul.f32 	%f121, %f46, %f20;
	mul.f32 	%f122, %f47, %f21;
	mul.f32 	%f123, %f48, %f22;
	add.f32 	%f128, %f112, %f120;
	add.f32 	%f129, %f113, %f121;
	add.f32 	%f130, %f114, %f122;
	add.f32 	%f131, %f115, %f123;
	ld.shared.f32 	%f49, [%r7+64];
	ld.shared.f32 	%f50, [%r7+68];
	ld.shared.f32 	%f51, [%r7+72];
	ld.shared.f32 	%f52, [%r7+76];
	mul.f32 	%f136, %f49, %f23;
	mul.f32 	%f137, %f50, %f24;
	mul.f32 	%f138, %f51, %f25;
	mul.f32 	%f139, %f52, %f26;
	add.f32 	%f144, %f128, %f136;
	add.f32 	%f145, %f129, %f137;
	add.f32 	%f146, %f130, %f138;
	add.f32 	%f147, %f131, %f139;
	ld.shared.f32 	%f53, [%r7+80];
	ld.shared.f32 	%f54, [%r7+84];
	ld.shared.f32 	%f55, [%r7+88];
	mul.f32 	%f152, %f53, %f27;
	mul.f32 	%f153, %f54, %f28;
	mul.f32 	%f154, %f55, %f29;
	add.f32 	%f160, %f144, %f152;
	add.f32 	%f161, %f145, %f153;
	add.f32 	%f162, %f146, %f154;
	add.f32 	%f59, %f160, %f161;
	add.f32 	%f61, %f59, %f162;
	add.f32 	%f63, %f61, %f147;
	st.global.f32 	[%r12], %f63;
	add.s32 	%r56, %r56, %r3;
	add.s32 	%r55, %r55, -1;
	setp.ne.s32 	%p5, %r55, 0;
	@%p5 bra 	BB5_1;

	ret;
}

.entry convolve_23y(
	.param .u32 .ptr .global .align 4 convolve_23y_param_0,
	.param .u32 .ptr .const .align 4 convolve_23y_param_1,
	.param .u32 convolve_23y_param_2,
	.param .u32 convolve_23y_param_3
)
{
	.reg .f32 	%f<166>;
	.reg .pred 	%p<6>;
	.reg .s32 	%r<65>;


	ld.param.u32 	%r27, [convolve_23y_param_0];
	ld.param.u32 	%r28, [convolve_23y_param_1];
	ld.param.u32 	%r29, [convolve_23y_param_2];
	ld.param.u32 	%r30, [convolve_23y_param_3];
	// inline asm
	mov.u32 	%r16, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r17, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r18, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r19, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r20, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r21, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r22, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r23, %tid.x;
	// inline asm
	add.s32 	%r31, %r23, %r20;
	mad.lo.s32 	%r32, %r22, %r21, %r31;
	rem.u32 	%r33, %r32, %r30;
	// inline asm
	mov.u32 	%r24, %ntid.x;
	// inline asm
	rem.s32 	%r34, %r33, %r24;
	setp.lt.s32 	%p1, %r34, 11;
	setp.gt.s32 	%p2, %r33, 10;
	ld.const.f32 	%f7, [%r28+72];
	mov.u32 	%r64, 0;
	ld.const.f32 	%f8, [%r28+76];
	ld.const.f32 	%f9, [%r28+80];
	ld.const.f32 	%f10, [%r28+84];
	ld.const.f32 	%f11, [%r28+88];
	ld.const.f32 	%f12, [%r28+92];
	ld.const.f32 	%f13, [%r28+96];
	ld.const.f32 	%f14, [%r28+100];
	ld.const.f32 	%f15, [%r28+104];
	ld.const.f32 	%f16, [%r28+108];
	ld.const.f32 	%f17, [%r28+112];
	ld.const.f32 	%f18, [%r28+116];
	ld.const.f32 	%f19, [%r28+120];
	ld.const.f32 	%f20, [%r28+124];
	ld.const.f32 	%f21, [%r28+128];
	ld.const.f32 	%f22, [%r28+132];
	ld.const.f32 	%f23, [%r28+136];
	ld.const.f32 	%f24, [%r28+140];
	ld.const.f32 	%f25, [%r28+144];
	ld.const.f32 	%f26, [%r28+148];
	ld.const.f32 	%f27, [%r28+152];
	ld.const.f32 	%f28, [%r28+156];
	ld.const.f32 	%f29, [%r28+160];
	add.s32 	%r35, %r24, -12;
	setp.gt.s32 	%p3, %r34, %r35;
	add.s32 	%r36, %r30, -11;
	setp.lt.s32 	%p4, %r33, %r36;
	shl.b32 	%r37, %r24, 2;
	mov.u32 	%r38, shr_6_l_srcArray;
	add.s32 	%r39, %r37, %r38;
	add.s32 	%r1, %r39, 40;
	add.s32 	%r40, %r19, %r16;
	mad.lo.s32 	%r41, %r18, %r17, %r40;
	div.u32 	%r42, %r41, %r30;
	shl.b32 	%r43, %r30, 4;
	add.s32 	%r44, %r33, %r43;
	mad.lo.s32 	%r45, %r29, %r44, %r42;
	shl.b32 	%r46, %r45, 2;
	add.s32 	%r2, %r27, %r46;
	mul.lo.s32 	%r47, %r30, %r29;
	shl.b32 	%r3, %r47, 2;
	add.s32 	%r48, %r34, %r33;
	add.s32 	%r49, %r48, %r43;
	add.s32 	%r50, %r49, 12;
	sub.s32 	%r51, %r50, %r24;
	mad.lo.s32 	%r52, %r29, %r51, %r42;
	shl.b32 	%r53, %r52, 2;
	add.s32 	%r4, %r27, %r53;
	add.s32 	%r54, %r49, -11;
	mad.lo.s32 	%r55, %r29, %r54, %r42;
	shl.b32 	%r56, %r55, 2;
	add.s32 	%r5, %r27, %r56;
	shl.b32 	%r57, %r30, 3;
	mov.u32 	%r63, 8;
	add.s32 	%r58, %r33, %r57;
	mad.lo.s32 	%r59, %r29, %r58, %r42;
	shl.b32 	%r60, %r59, 2;
	add.s32 	%r6, %r27, %r60;
	shl.b32 	%r61, %r34, 2;
	add.s32 	%r7, %r61, %r38;

BB6_1:
	add.s32 	%r10, %r4, %r64;
	add.s32 	%r11, %r5, %r64;
	add.s32 	%r62, %r2, %r64;
	add.s32 	%r12, %r6, %r64;
	ld.global.f32 	%f31, [%r62];
	st.shared.f32 	[%r7+44], %f31;
	@%p1 bra 	BB6_7;

	@!%p3 bra 	BB6_11;

	@%p4 bra 	BB6_5;

	ld.shared.f32 	%f164, [%r1];
	bra.uni 	BB6_6;

BB6_5:
	ld.global.f32 	%f164, [%r10];

BB6_6:
	st.shared.f32 	[%r7+88], %f164;
	bra.uni 	BB6_11;

BB6_7:
	@%p2 bra 	BB6_9;

	ld.shared.f32 	%f165, [shr_6_l_srcArray+44];
	bra.uni 	BB6_10;

BB6_9:
	ld.global.f32 	%f165, [%r11];

BB6_10:
	st.shared.f32 	[%r7], %f165;

BB6_11:
	bar.sync 	0;
	ld.shared.f32 	%f32, [%r7];
	ld.shared.f32 	%f33, [%r7+4];
	ld.shared.f32 	%f34, [%r7+8];
	ld.shared.f32 	%f35, [%r7+12];
	mul.f32 	%f68, %f32, %f7;
	mul.f32 	%f69, %f33, %f8;
	mul.f32 	%f70, %f34, %f9;
	mul.f32 	%f71, %f35, %f10;
	mov.f32 	%f36, 0f00000000;
	add.f32 	%f80, %f68, %f36;
	add.f32 	%f81, %f69, %f36;
	add.f32 	%f82, %f70, %f36;
	add.f32 	%f83, %f71, %f36;
	ld.shared.f32 	%f37, [%r7+16];
	ld.shared.f32 	%f38, [%r7+20];
	ld.shared.f32 	%f39, [%r7+24];
	ld.shared.f32 	%f40, [%r7+28];
	mul.f32 	%f88, %f37, %f11;
	mul.f32 	%f89, %f38, %f12;
	mul.f32 	%f90, %f39, %f13;
	mul.f32 	%f91, %f40, %f14;
	add.f32 	%f96, %f80, %f88;
	add.f32 	%f97, %f81, %f89;
	add.f32 	%f98, %f82, %f90;
	add.f32 	%f99, %f83, %f91;
	ld.shared.f32 	%f41, [%r7+32];
	ld.shared.f32 	%f42, [%r7+36];
	ld.shared.f32 	%f43, [%r7+40];
	ld.shared.f32 	%f44, [%r7+44];
	mul.f32 	%f104, %f41, %f15;
	mul.f32 	%f105, %f42, %f16;
	mul.f32 	%f106, %f43, %f17;
	mul.f32 	%f107, %f44, %f18;
	add.f32 	%f112, %f96, %f104;
	add.f32 	%f113, %f97, %f105;
	add.f32 	%f114, %f98, %f106;
	add.f32 	%f115, %f99, %f107;
	ld.shared.f32 	%f45, [%r7+48];
	ld.shared.f32 	%f46, [%r7+52];
	ld.shared.f32 	%f47, [%r7+56];
	ld.shared.f32 	%f48, [%r7+60];
	mul.f32 	%f120, %f45, %f19;
	mul.f32 	%f121, %f46, %f20;
	mul.f32 	%f122, %f47, %f21;
	mul.f32 	%f123, %f48, %f22;
	add.f32 	%f128, %f112, %f120;
	add.f32 	%f129, %f113, %f121;
	add.f32 	%f130, %f114, %f122;
	add.f32 	%f131, %f115, %f123;
	ld.shared.f32 	%f49, [%r7+64];
	ld.shared.f32 	%f50, [%r7+68];
	ld.shared.f32 	%f51, [%r7+72];
	ld.shared.f32 	%f52, [%r7+76];
	mul.f32 	%f136, %f49, %f23;
	mul.f32 	%f137, %f50, %f24;
	mul.f32 	%f138, %f51, %f25;
	mul.f32 	%f139, %f52, %f26;
	add.f32 	%f144, %f128, %f136;
	add.f32 	%f145, %f129, %f137;
	add.f32 	%f146, %f130, %f138;
	add.f32 	%f147, %f131, %f139;
	ld.shared.f32 	%f53, [%r7+80];
	ld.shared.f32 	%f54, [%r7+84];
	ld.shared.f32 	%f55, [%r7+88];
	mul.f32 	%f152, %f53, %f27;
	mul.f32 	%f153, %f54, %f28;
	mul.f32 	%f154, %f55, %f29;
	add.f32 	%f160, %f144, %f152;
	add.f32 	%f161, %f145, %f153;
	add.f32 	%f162, %f146, %f154;
	add.f32 	%f59, %f160, %f161;
	add.f32 	%f61, %f59, %f162;
	add.f32 	%f63, %f61, %f147;
	st.global.f32 	[%r12], %f63;
	add.s32 	%r64, %r64, %r3;
	add.s32 	%r63, %r63, -1;
	setp.ne.s32 	%p5, %r63, 0;
	@%p5 bra 	BB6_1;

	ret;
}

.entry transpose(
	.param .u32 .ptr .global .align 4 transpose_param_0,
	.param .u32 .ptr .global .align 4 transpose_param_1,
	.param .u32 .ptr .shared .align 4 transpose_param_2,
	.param .u32 transpose_param_3,
	.param .u32 transpose_param_4,
	.param .u32 transpose_param_5,
	.param .u32 transpose_param_6
)
{
	.reg .f32 	%f<3>;
	.reg .s32 	%r<63>;


	ld.param.u32 	%r18, [transpose_param_0];
	ld.param.u32 	%r2, [transpose_param_2];
	ld.param.u32 	%r19, [transpose_param_3];
	ld.param.u32 	%r20, [transpose_param_4];
	// inline asm
	mov.u32 	%r7, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r8, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r9, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r10, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r11, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r13, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r14, %tid.y;
	// inline asm
	add.s32 	%r21, %r14, %r11;
	mad.lo.s32 	%r22, %r13, %r12, %r21;
	shl.b32 	%r23, %r20, 3;
	div.s32 	%r5, %r22, %r23;
	rem.s32 	%r24, %r22, %r23;
	shr.s32 	%r25, %r24, 31;
	shr.u32 	%r26, %r25, 29;
	add.s32 	%r27, %r24, %r26;
	shr.s32 	%r6, %r27, 3;
	// inline asm
	mov.u32 	%r15, %tid.y;
	// inline asm
	mad.lo.s32 	%r28, %r5, %r23, %r6;
	mad.lo.s32 	%r29, %r15, %r20, %r28;
	add.s32 	%r30, %r10, %r7;
	mad.lo.s32 	%r31, %r9, %r8, %r30;
	mad.lo.s32 	%r32, %r29, %r19, %r31;
	shl.b32 	%r33, %r32, 2;
	add.s32 	%r34, %r18, %r33;
	ld.global.f32 	%f1, [%r34];
	// inline asm
	mov.u32 	%r16, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r17, %tid.x;
	// inline asm
	mad.lo.s32 	%r35, %r16, 33, %r17;
	shl.b32 	%r36, %r35, 2;
	add.s32 	%r37, %r2, %r36;
	st.shared.f32 	[%r37], %f1;
	bar.sync 	0;
	// inline asm
	mov.u32 	%r38, %tid.x;
	// inline asm
	and.b32  	%r43, %r38, 7;
	// inline asm
	mov.u32 	%r39, %tid.x;
	// inline asm
	shr.u32 	%r44, %r39, 3;
	// inline asm
	mov.u32 	%r40, %tid.y;
	// inline asm
	shl.b32 	%r45, %r40, 2;
	add.s32 	%r46, %r45, %r44;
	ld.param.u32 	%r62, [transpose_param_6];
	mad.lo.s32 	%r47, %r5, %r62, %r6;
	// inline asm
	mov.u32 	%r41, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r42, %ctaid.x;
	// inline asm
	add.s32 	%r48, %r42, %r41;
	shl.b32 	%r49, %r48, 8;
	shl.b32 	%r50, %r46, 3;
	ld.param.u32 	%r61, [transpose_param_5];
	mad.lo.s32 	%r51, %r47, %r61, %r43;
	add.s32 	%r52, %r51, %r50;
	add.s32 	%r53, %r52, %r49;
	mad.lo.s32 	%r54, %r43, 33, %r46;
	shl.b32 	%r55, %r54, 2;
	ld.param.u32 	%r60, [transpose_param_2];
	add.s32 	%r56, %r60, %r55;
	shl.b32 	%r57, %r53, 2;
	ld.param.u32 	%r59, [transpose_param_1];
	add.s32 	%r58, %r59, %r57;
	ld.shared.f32 	%f2, [%r56];
	st.global.f32 	[%r58], %f2;
	ret;
}


