{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731962027224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731962027228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 17:33:47 2024 " "Processing started: Mon Nov 18 17:33:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731962027228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731962027228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Asynchronous-counter -c Asynchronous-counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Asynchronous-counter -c Asynchronous-counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731962027228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731962027701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731962027701 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1731962036321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731962036321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "asynchronous-counter.bdf 1 1 " "Using design file asynchronous-counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Asynchronous-counter " "Found entity 1: Asynchronous-counter" {  } { { "asynchronous-counter.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/asynchronous-counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Asynchronous-counter " "Elaborating entity \"Asynchronous-counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731962036368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor.bdf 1 1 " "Using design file conversor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:convh5 " "Elaborating entity \"conversor\" for hierarchy \"conversor:convh5\"" {  } { { "asynchronous-counter.bdf" "convh5" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/asynchronous-counter.bdf" { { 448 1832 1968 608 "convh5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_a.bdf 1 1 " "Using design file segmento_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_a " "Found entity 1: segmento_a" {  } { { "segmento_a.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_a conversor:convh5\|segmento_a:inst " "Elaborating entity \"segmento_a\" for hierarchy \"conversor:convh5\|segmento_a:inst\"" {  } { { "conversor.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 24 432 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_b.bdf 1 1 " "Using design file segmento_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_b " "Found entity 1: segmento_b" {  } { { "segmento_b.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_b conversor:convh5\|segmento_b:inst2 " "Elaborating entity \"segmento_b\" for hierarchy \"conversor:convh5\|segmento_b:inst2\"" {  } { { "conversor.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 168 432 528 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_c.bdf 1 1 " "Using design file segmento_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_c " "Found entity 1: segmento_c" {  } { { "segmento_c.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_c conversor:convh5\|segmento_c:inst4 " "Elaborating entity \"segmento_c\" for hierarchy \"conversor:convh5\|segmento_c:inst4\"" {  } { { "conversor.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 312 432 528 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_d.bdf 1 1 " "Using design file segmento_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_d " "Found entity 1: segmento_d" {  } { { "segmento_d.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_d conversor:convh5\|segmento_d:inst5 " "Elaborating entity \"segmento_d\" for hierarchy \"conversor:convh5\|segmento_d:inst5\"" {  } { { "conversor.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 456 440 536 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_e.bdf 1 1 " "Using design file segmento_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_e " "Found entity 1: segmento_e" {  } { { "segmento_e.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_e conversor:convh5\|segmento_e:inst7 " "Elaborating entity \"segmento_e\" for hierarchy \"conversor:convh5\|segmento_e:inst7\"" {  } { { "conversor.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 600 432 528 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_f.bdf 1 1 " "Using design file segmento_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_f " "Found entity 1: segmento_f" {  } { { "segmento_f.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_f conversor:convh5\|segmento_f:inst8 " "Elaborating entity \"segmento_f\" for hierarchy \"conversor:convh5\|segmento_f:inst8\"" {  } { { "conversor.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 744 432 528 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_g.bdf 1 1 " "Using design file segmento_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_g " "Found entity 1: segmento_g" {  } { { "segmento_g.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/segmento_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_g conversor:convh5\|segmento_g:inst9 " "Elaborating entity \"segmento_g\" for hierarchy \"conversor:convh5\|segmento_g:inst9\"" {  } { { "conversor.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/conversor.bdf" { { 888 432 528 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst " "Elaborating entity \"mux\" for hierarchy \"mux:inst\"" {  } { { "asynchronous-counter.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/asynchronous-counter.bdf" { { 448 1696 1792 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradordeslocamento.bdf 1 1 " "Using design file registradordeslocamento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradordeslocamento " "Found entity 1: registradordeslocamento" {  } { { "registradordeslocamento.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/registradordeslocamento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradordeslocamento registradordeslocamento:inst1 " "Elaborating entity \"registradordeslocamento\" for hierarchy \"registradordeslocamento:inst1\"" {  } { { "asynchronous-counter.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/asynchronous-counter.bdf" { { 1072 1008 1104 1520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.bdf 1 1 " "Using design file registrador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registradordeslocamento:inst1\|registrador:inst5 " "Elaborating entity \"registrador\" for hierarchy \"registradordeslocamento:inst1\|registrador:inst5\"" {  } { { "registradordeslocamento.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/registradordeslocamento.bdf" { { 224 1096 1208 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somaesub.bdf 1 1 " "Using design file somaesub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somaesub " "Found entity 1: somaesub" {  } { { "somaesub.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/somaesub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaesub somaesub:instsoma " "Elaborating entity \"somaesub\" for hierarchy \"somaesub:instsoma\"" {  } { { "asynchronous-counter.bdf" "instsoma" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/asynchronous-counter.bdf" { { 384 1344 1440 576 "instsoma" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma4bits.bdf 1 1 " "Using design file soma4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma4bits " "Found entity 1: soma4bits" {  } { { "soma4bits.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/soma4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4bits somaesub:instsoma\|soma4bits:inst3 " "Elaborating entity \"soma4bits\" for hierarchy \"somaesub:instsoma\|soma4bits:inst3\"" {  } { { "somaesub.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/somaesub.bdf" { { 72 960 1056 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma1bit.bdf 1 1 " "Using design file soma1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma1bit " "Found entity 1: soma1bit" {  } { { "soma1bit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/soma1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma1bit somaesub:instsoma\|soma4bits:inst3\|soma1bit:inst " "Elaborating entity \"soma1bit\" for hierarchy \"somaesub:instsoma\|soma4bits:inst3\|soma1bit:inst\"" {  } { { "soma4bits.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/soma4bits.bdf" { { 152 400 496 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.bdf 1 1 " "Using design file subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731962036527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731962036527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator somaesub:instsoma\|subtrator:inst4 " "Elaborating entity \"subtrator\" for hierarchy \"somaesub:instsoma\|subtrator:inst4\"" {  } { { "somaesub.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/asynchronous_counter/somaesub.bdf" { { 224 560 656 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962036527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731962036956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731962037281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731962037281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731962037312 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731962037312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731962037312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731962037312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731962037328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 17:33:57 2024 " "Processing ended: Mon Nov 18 17:33:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731962037328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731962037328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731962037328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731962037328 ""}
