
---------- Begin Simulation Statistics ----------
final_tick                               966245560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87088                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739328                       # Number of bytes of host memory used
host_op_rate                                    87373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12738.52                       # Real time elapsed on the host
host_tick_rate                               75852249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109372825                       # Number of instructions simulated
sim_ops                                    1112999358                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.966246                       # Number of seconds simulated
sim_ticks                                966245560000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.878136                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141659993                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           161200498                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20657015                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        216905784                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18411776                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18492760                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           80984                       # Number of indirect misses.
system.cpu0.branchPred.lookups              276902457                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850804                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906048                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12372417                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252643695                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31790479                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       72948607                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016582798                       # Number of instructions committed
system.cpu0.commit.committedOps            1017491374                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1732710657                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.587225                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.391514                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1258318805     72.62%     72.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    276001544     15.93%     88.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72454078      4.18%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60391509      3.49%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19841822      1.15%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6587694      0.38%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2495525      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4829201      0.28%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31790479      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1732710657                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545876                       # Number of function calls committed.
system.cpu0.commit.int_insts                983009590                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316450744                       # Number of loads committed
system.cpu0.commit.membars                    1814481                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814490      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563616124     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317356780     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124862405     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017491374                       # Class of committed instruction
system.cpu0.commit.refs                     442219220                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016582798                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017491374                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.884076                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.884076                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184166029                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8288605                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           140280900                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1122316247                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               748556095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                801588568                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12384773                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18016635                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4275620                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  276902457                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                206264217                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    997500395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4984019                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1155574045                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          112                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               41338776                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144573                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         732801001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160071769                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.603332                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1750971085                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661595                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               917195388     52.38%     52.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               626710255     35.79%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125504106      7.17%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60691061      3.47%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10817019      0.62%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6942075      0.40%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1204657      0.07%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816668      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   89856      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1750971085                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      40                       # number of floating regfile writes
system.cpu0.idleCycles                      164347726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12448764                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262447346                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558003                       # Inst execution rate
system.cpu0.iew.exec_refs                   472313263                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 129831640                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146647977                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            346841221                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1792952                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7172156                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           133629609                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1090429716                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            342481623                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5096650                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1068754054                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1185546                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1911870                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12384773                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4290766                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       165832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20611178                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45520                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13664                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4054091                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30390477                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7861133                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13664                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1102032                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11346732                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                447413158                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1059722677                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847981                       # average fanout of values written-back
system.cpu0.iew.wb_producers                379397754                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553288                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1059788826                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1303338033                       # number of integer regfile reads
system.cpu0.int_regfile_writes              676119709                       # number of integer regfile writes
system.cpu0.ipc                              0.530764                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530764                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816230      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            587097959     54.67%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036873      0.75%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811529      0.17%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           344986041     32.13%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130101969     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             51      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1073850705                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    107                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                211                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           74                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               173                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1371751                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001277                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 313157     22.83%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917211     66.86%     89.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141380     10.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1073406119                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3900136309                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1059722603                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1163380348                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1085059261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1073850705                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5370455                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       72938338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            92275                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2644955                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33463878                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1750971085                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613289                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          959367533     54.79%     54.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          567648284     32.42%     87.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181180314     10.35%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32780496      1.87%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5679596      0.32%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3485186      0.20%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             555074      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             171269      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             103333      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1750971085                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560664                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15652456                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3044071                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           346841221                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          133629609                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1706                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1915318811                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    17172841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              156253395                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647535164                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5728287                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               765432266                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7785730                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11993                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1354063461                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1110268934                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          713184032                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                788077550                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14829373                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12384773                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28503837                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65648863                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1354063405                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        319264                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5129                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12684327                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5124                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2791338722                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2199153902                       # The number of ROB writes
system.cpu0.timesIdled                       22559815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1662                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.220629                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5993740                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6951631                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           800456                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9793029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            231945                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         236844                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4899                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11085752                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13502                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905821                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           640821                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8766099                       # Number of branches committed
system.cpu1.commit.bw_lim_events               925465                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5049635                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37198332                       # Number of instructions committed
system.cpu1.commit.committedOps              38104323                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    214485600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    198768111     92.67%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7608988      3.55%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2605132      1.21%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2580521      1.20%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       860215      0.40%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       199996      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       861256      0.40%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75916      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       925465      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    214485600                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377766                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35813963                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10298682                       # Number of loads committed
system.cpu1.commit.membars                    1811677                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811677      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22362578     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11204503     29.40%     92.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2725424      7.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38104323                       # Class of committed instruction
system.cpu1.commit.refs                      13929939                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37198332                       # Number of Instructions Simulated
system.cpu1.committedOps                     38104323                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.806822                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.806822                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            188109066                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               166156                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5704301                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45614763                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7262890                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17385186                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                642028                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               337876                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2117667                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11085752                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6219481                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    207376675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121077                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      46458609                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1603326                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051322                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7338488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6225685                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.215082                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         215516837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219775                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.662105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               186535496     86.55%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17633630      8.18%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6566085      3.05%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3269601      1.52%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1059799      0.49%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  198134      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  235349      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1202      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17541      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           215516837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         487265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              682806                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9430089                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191946                       # Inst execution rate
system.cpu1.iew.exec_refs                    15078221                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3883133                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              162393528                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11498202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906557                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           684882                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4103763                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43147001                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11195088                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           617198                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41461058                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                674027                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               837069                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                642028                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2668156                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        30165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          304716                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8571                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1677                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4548                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1199520                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       472506                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1677                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       242827                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        439979                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 23380143                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40966110                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826837                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19331573                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189654                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40985954                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52471739                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26979203                       # number of integer regfile writes
system.cpu1.ipc                              0.172211                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172211                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811899      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24984473     59.38%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12261510     29.14%     92.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3020227      7.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42078256                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1063459                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025273                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 216194     20.33%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                748942     70.43%     90.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98320      9.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41329801                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         300787888                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40966098                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         48190838                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40428667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42078256                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718334                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5042677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51107                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           224                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2485573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    215516837                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649066                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          189938389     88.13%     88.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16140330      7.49%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5452643      2.53%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2048154      0.95%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1305924      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             267443      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             258605      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67155      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38194      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      215516837                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194803                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6286803                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          794283                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11498202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4103763                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       216004102                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1716479392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              171380444                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24985480                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6080311                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8314453                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                842914                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14437                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             57070377                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44768633                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29323416                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 17829558                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10083013                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                642028                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17330473                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4337936                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        57070365                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19881                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               736                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12644232                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           735                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   256712975                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87344258                       # The number of ROB writes
system.cpu1.timesIdled                          32648                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.928506                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3956185                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4828826                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           430801                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7266612                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            162383                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         165779                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3396                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7916250                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4200                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905805                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           317471                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6447661                       # Number of branches committed
system.cpu2.commit.bw_lim_events               768142                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718069                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3374487                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28904164                       # Number of instructions committed
system.cpu2.commit.committedOps              29810156                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    202450302                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.147247                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775977                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    190637185     94.16%     94.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5695027      2.81%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1792219      0.89%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1927685      0.95%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       531047      0.26%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       180925      0.09%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       852817      0.42%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        65255      0.03%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       768142      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    202450302                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280263                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27814002                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8346524                       # Number of loads committed
system.cpu2.commit.membars                    1811682                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811682      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16921029     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9252329     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1824975      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29810156                       # Class of committed instruction
system.cpu2.commit.refs                      11077316                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28904164                       # Number of Instructions Simulated
system.cpu2.committedOps                     29810156                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.035895                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.035895                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186377916                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               117792                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3782190                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34538025                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4161701                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10154453                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                318101                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               280662                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2072029                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7916250                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4007659                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    198085182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                40355                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      34817229                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 862862                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038926                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4567547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4118568                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171204                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         203084200                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.175908                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.606830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181909774     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12192836      6.00%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5199174      2.56%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2546580      1.25%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  896348      0.44%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  134911      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  201619      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     156      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2802      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           203084200                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         282459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              353247                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6946671                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.158266                       # Inst execution rate
system.cpu2.iew.exec_refs                    11835573                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2810080                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160857880                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9109443                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906524                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           321140                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2880087                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33180189                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9025493                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           317491                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32186034                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                838875                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               787931                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                318101                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2664387                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          201118                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6380                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4168                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       762919                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       149295                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           648                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       121001                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        232246                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18998817                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31876990                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.851246                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16172673                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.156746                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31888826                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                40106014                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21382586                       # number of integer regfile writes
system.cpu2.ipc                              0.142128                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.142128                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811884      5.57%      5.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18761863     57.72%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10012319     30.80%     94.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1917313      5.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32503525                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1031741                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031742                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 211012     20.45%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                728630     70.62%     91.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                92096      8.93%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31723367                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         269186390                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31876978                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36550682                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30461897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32503525                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718292                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3370032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63426                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           223                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1461443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    203084200                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160050                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.607968                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          183906548     90.56%     90.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           11967976      5.89%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3931128      1.94%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1451339      0.71%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1264690      0.62%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             227378      0.11%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             253334      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              50834      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30973      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      203084200                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.159827                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5719415                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          615759                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9109443                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2880087                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       203366659                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1729116337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              169590837                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19864323                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5971172                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4952185                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                644360                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8177                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42649876                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              34079399                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22835733                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10791642                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10462260                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                318101                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17407571                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2971410                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42649864                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23864                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               741                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12756953                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           738                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   234865802                       # The number of ROB reads
system.cpu2.rob.rob_writes                   67006483                       # The number of ROB writes
system.cpu2.timesIdled                          15337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.920117                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4836604                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5261747                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1204563                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9269926                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            194769                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         407101                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          212332                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10260445                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1129                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905795                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           669575                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864102                       # Number of branches committed
system.cpu3.commit.bw_lim_events               577257                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718069                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12434843                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26687531                       # Number of instructions committed
system.cpu3.commit.committedOps              27593505                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169502025                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162792                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792769                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    157972769     93.20%     93.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5762338      3.40%     96.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1951846      1.15%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1700561      1.00%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       456055      0.27%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       164780      0.10%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       855317      0.50%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        61102      0.04%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       577257      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169502025                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240659                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25659185                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863660                       # Number of loads committed
system.cpu3.commit.membars                    1811655                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811655      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15430890     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769455     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581364      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27593505                       # Class of committed instruction
system.cpu3.commit.refs                      10350831                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26687531                       # Number of Instructions Simulated
system.cpu3.committedOps                     27593505                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.432923                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.432923                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            148651737                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               536050                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4353620                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              44286231                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5758665                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 14025011                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                669918                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               741540                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2395194                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10260445                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4791162                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164810708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                45343                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      51521304                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2409812                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.059765                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5484910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5031373                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.300103                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         171500525                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.311863                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.820927                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               141918523     82.75%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15235467      8.88%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8638954      5.04%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3495884      2.04%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1015450      0.59%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  756672      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  439026      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      46      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     503      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           171500525                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         178306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              702272                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7309042                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.188383                       # Inst execution rate
system.cpu3.iew.exec_refs                    11165598                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2530054                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              123543553                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11127082                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1360500                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1352568                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3465038                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           40024404                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8635544                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           617152                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32341311                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1003045                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               858415                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                669918                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2656483                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          149707                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3639                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1509                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3263422                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       977867                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        94245                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        608027                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19055922                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32034069                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.842939                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16062987                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.186593                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32041007                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40179409                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21442207                       # number of integer regfile writes
system.cpu3.ipc                              0.155450                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155450                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811869      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             19916366     60.43%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9601585     29.13%     95.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1628499      4.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32958463                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     992449                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030112                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 177018     17.84%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                721272     72.68%     90.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                94156      9.49%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32139028                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         238518186                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32034057                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52455429                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  35944705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32958463                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4079699                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12430898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           108313                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1361630                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7757319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    171500525                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.192177                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.649691                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151279313     88.21%     88.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13439013      7.84%     96.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3558088      2.07%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1407706      0.82%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1307588      0.76%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             211819      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             218847      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              47581      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30570      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      171500525                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.191977                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7986657                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          956348                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11127082                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3465038                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       171678831                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1760805221                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              132188862                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18456781                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5328627                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7252130                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                814175                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3203                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52196761                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              42482077                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29068506                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 14138310                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10473173                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                669918                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17231366                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10611725                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        52196749                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         19939                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               815                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11218415                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           811                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   208951920                       # The number of ROB reads
system.cpu3.rob.rob_writes                   82058344                       # The number of ROB writes
system.cpu3.timesIdled                           4400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4317265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8610647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       633414                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46841                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63893978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4744948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128149354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4791789                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1659345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2781614                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1511660                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              964                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            604                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2656397                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2656366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1659345                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            60                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12926355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12926355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    454228800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               454228800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1407                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4317370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4317370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4317370                       # Request fanout histogram
system.membus.respLayer1.occupancy        23157565250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21195985506                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      6913271356                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39171083814.759789                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 349198316500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102086640500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 864158919500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3986635                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3986635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3986635                       # number of overall hits
system.cpu2.icache.overall_hits::total        3986635                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21024                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21024                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21024                       # number of overall misses
system.cpu2.icache.overall_misses::total        21024                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    418592499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    418592499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    418592499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    418592499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4007659                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4007659                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4007659                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4007659                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005246                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005246                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005246                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005246                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19910.221604                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19910.221604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19910.221604                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19910.221604                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   181.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19112                       # number of writebacks
system.cpu2.icache.writebacks::total            19112                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1880                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1880                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19144                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19144                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19144                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19144                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    372741500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    372741500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    372741500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    372741500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004777                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004777                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004777                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004777                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19470.408483                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19470.408483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19470.408483                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19470.408483                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19112                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3986635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3986635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21024                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21024                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    418592499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    418592499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4007659                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4007659                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005246                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005246                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19910.221604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19910.221604                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1880                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1880                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19144                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19144                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    372741500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    372741500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19470.408483                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19470.408483                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.275221                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3799950                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19112                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           198.825345                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        403448500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.275221                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946101                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946101                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8034462                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8034462                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8155443                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8155443                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8155443                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8155443                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2387296                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2387296                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2387296                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2387296                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 314352889747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 314352889747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 314352889747                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 314352889747                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10542739                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10542739                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10542739                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10542739                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226440                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226440                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226440                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226440                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131677.383009                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131677.383009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131677.383009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131677.383009                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1514328                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       271371                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21252                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3496                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.255788                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.623284                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982134                       # number of writebacks
system.cpu2.dcache.writebacks::total           982134                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1800985                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1800985                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1800985                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1800985                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586311                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586311                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  65378954892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65378954892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  65378954892                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65378954892                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055613                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055613                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055613                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055613                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111509.002717                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111509.002717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111509.002717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111509.002717                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982134                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7296532                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7296532                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1421600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1421600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 147116383500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 147116383500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8718132                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8718132                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.163062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.163062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103486.482485                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103486.482485                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1135664                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1135664                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       285936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       285936                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28464563000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28464563000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032798                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99548.720693                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99548.720693                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       858911                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        858911                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       965696                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       965696                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 167236506247                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 167236506247                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1824607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1824607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.529262                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.529262                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173177.176096                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173177.176096                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       665321                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       665321                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300375                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300375                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36914391892                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36914391892                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164624                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122894.355030                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122894.355030                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          280                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          280                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          186                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4008500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4008500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.399142                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.399142                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21551.075269                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21551.075269                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.190987                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.190987                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26162.921348                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26162.921348                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1179000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1179000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.437681                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.437681                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7807.947020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7807.947020                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1041000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1041000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431884                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431884                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6986.577181                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6986.577181                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       156500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       156500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495732                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495732                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410073                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410073                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  39771212500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  39771212500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905805                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452717                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452717                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 96985.689133                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 96985.689133                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410073                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410073                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39361139500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39361139500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452717                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452717                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 95985.689133                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 95985.689133                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.631593                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9647044                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           996218                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.683668                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        403460000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.631593                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.894737                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.894737                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23894955                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23894955                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7213080356.557377                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   39632541960.139236                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 349198298500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    86249756500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 879995803500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4784570                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4784570                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4784570                       # number of overall hits
system.cpu3.icache.overall_hits::total        4784570                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6592                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6592                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6592                       # number of overall misses
system.cpu3.icache.overall_misses::total         6592                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    227640000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    227640000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    227640000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    227640000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4791162                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4791162                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4791162                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4791162                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001376                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001376                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001376                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001376                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 34532.766990                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34532.766990                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 34532.766990                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34532.766990                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5787                       # number of writebacks
system.cpu3.icache.writebacks::total             5787                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          773                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          773                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          773                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5819                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5819                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5819                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5819                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    185071500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    185071500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    185071500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    185071500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001215                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001215                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 31804.691528                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 31804.691528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 31804.691528                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 31804.691528                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5787                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4784570                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4784570                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6592                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6592                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    227640000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    227640000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4791162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4791162                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001376                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001376                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 34532.766990                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34532.766990                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          773                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          773                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5819                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5819                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    185071500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    185071500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 31804.691528                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 31804.691528                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.135100                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4493823                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5787                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           776.537584                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        410476500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.135100                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972972                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972972                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9588143                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9588143                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7748781                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7748781                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7748781                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7748781                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2225478                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2225478                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2225478                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2225478                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 302304291959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 302304291959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 302304291959                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 302304291959                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9974259                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9974259                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9974259                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9974259                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.223122                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.223122                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.223122                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.223122                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135837.915252                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135837.915252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135837.915252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135837.915252                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1455273                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       205169                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19863                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2765                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.265519                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.202170                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809897                       # number of writebacks
system.cpu3.dcache.writebacks::total           809897                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1703935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1703935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1703935                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1703935                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       521543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       521543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       521543                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       521543                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  58686653012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58686653012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  58686653012                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58686653012                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052289                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052289                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052289                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052289                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112525.051649                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112525.051649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112525.051649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112525.051649                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809897                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7045550                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7045550                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1347738                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1347738                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143019560500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143019560500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8393288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8393288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160573                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106118.222162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106118.222162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1071712                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1071712                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276026                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  28094724000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  28094724000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032887                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032887                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101782.890018                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101782.890018                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       703231                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        703231                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       877740                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       877740                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 159284731459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 159284731459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1580971                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1580971                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.555190                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.555190                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 181471.428281                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 181471.428281                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       632223                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       632223                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       245517                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       245517                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  30591929012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30591929012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155295                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155295                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124602.080557                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124602.080557                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2195500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2195500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.370968                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.370968                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 11932.065217                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11932.065217                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.181452                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.181452                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14594.444444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14594.444444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          155                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       940500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       940500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.408971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.408971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6067.741935                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6067.741935                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       802500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       802500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.398417                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.398417                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5314.569536                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5314.569536                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       210000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       210000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       197000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       197000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607337                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607337                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298458                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298458                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28746911000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28746911000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905795                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905795                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329498                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329498                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96318.111761                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96318.111761                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298456                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298456                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28448453000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28448453000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329496                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329496                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95318.750503                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95318.750503                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.230012                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9175934                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           819792                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.193003                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        410488000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.230012                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.850938                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850938                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22581677                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22581677                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       613316250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1259645885.279176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3874268500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   957659132500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8586427500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176296818                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176296818                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176296818                       # number of overall hits
system.cpu0.icache.overall_hits::total      176296818                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29967399                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29967399                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29967399                       # number of overall misses
system.cpu0.icache.overall_misses::total     29967399                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 403805514496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 403805514496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 403805514496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 403805514496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    206264217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    206264217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    206264217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    206264217                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145286                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145286                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145286                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145286                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13474.826911                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13474.826911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13474.826911                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13474.826911                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2821                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.226415                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26442982                       # number of writebacks
system.cpu0.icache.writebacks::total         26442982                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3524383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3524383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3524383                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3524383                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26443016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26443016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26443016                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26443016                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 347948931999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 347948931999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 347948931999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 347948931999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128200                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13158.443500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13158.443500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13158.443500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13158.443500                       # average overall mshr miss latency
system.cpu0.icache.replacements              26442982                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176296818                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176296818                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29967399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29967399                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 403805514496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 403805514496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    206264217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    206264217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145286                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13474.826911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13474.826911                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3524383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3524383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26443016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26443016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 347948931999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 347948931999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13158.443500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13158.443500                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999936                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202739588                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26442982                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.667047                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999936                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        438971448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       438971448                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    396325290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       396325290                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    396325290                       # number of overall hits
system.cpu0.dcache.overall_hits::total      396325290                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45603710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45603710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45603710                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45603710                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1144557548139                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1144557548139                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1144557548139                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1144557548139                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    441929000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    441929000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    441929000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    441929000                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103192                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103192                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25097.904274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25097.904274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25097.904274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25097.904274                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9465307                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       463071                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           224194                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5788                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.219270                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.005356                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34711104                       # number of writebacks
system.cpu0.dcache.writebacks::total         34711104                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11227171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11227171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11227171                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11227171                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34376539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34376539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34376539                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34376539                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 567481212865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 567481212865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 567481212865                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 567481212865                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077787                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077787                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077787                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077787                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16507.805305                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16507.805305                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16507.805305                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16507.805305                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34711104                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281885332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281885332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35184540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35184540                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 710884943500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 710884943500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317069872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317069872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20204.468880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20204.468880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6251355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6251355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28933185                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28933185                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 417286310000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 417286310000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091252                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091252                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14422.411843                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14422.411843                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114439958                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114439958                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10419170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10419170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 433672604639                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 433672604639                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124859128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124859128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083447                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083447                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41622.567310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41622.567310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4975816                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4975816                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5443354                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5443354                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 150194902865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 150194902865                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043596                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043596                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27592.345246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27592.345246                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    101776000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    101776000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.427219                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.427219                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70481.994460                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70481.994460                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1418                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1418                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1355000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52115.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52115.384615                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3072                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3072                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1627500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1627500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.069091                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069091                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7138.157895                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7138.157895                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1402500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1402500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.068788                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.068788                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6178.414097                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6178.414097                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557275                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557275                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348773                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348773                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33444366000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33444366000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906048                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906048                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384939                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384939                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 95891.499629                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 95891.499629                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348773                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348773                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33095593000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33095593000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384939                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384939                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 94891.499629                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 94891.499629                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.944614                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          431612782                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34725080                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.429425                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.944614                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920408568                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920408568                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26214476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33084969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               39796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              129330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               17606                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              121852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              118541                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59730983                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26214476                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33084969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              39796                       # number of overall hits
system.l2.overall_hits::.cpu1.data             129330                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              17606                       # number of overall hits
system.l2.overall_hits::.cpu2.data             121852                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4413                       # number of overall hits
system.l2.overall_hits::.cpu3.data             118541                       # number of overall hits
system.l2.overall_hits::total                59730983                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            228538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1625389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            905390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            860753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            691614                       # number of demand (read+write) misses
system.l2.demand_misses::total                4316651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           228538                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1625389                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2023                       # number of overall misses
system.l2.overall_misses::.cpu1.data           905390                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1538                       # number of overall misses
system.l2.overall_misses::.cpu2.data           860753                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1406                       # number of overall misses
system.l2.overall_misses::.cpu3.data           691614                       # number of overall misses
system.l2.overall_misses::total               4316651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18469130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 163597499000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    186813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 104726445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    140370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 101292395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    125003000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83978014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     472515670500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18469130000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 163597499000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    186813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 104726445000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    140370000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 101292395500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    125003000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83978014500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    472515670500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26443014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34710358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           41819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1034720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          982605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          810155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64047634                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26443014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34710358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          41819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1034720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         982605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         810155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64047634                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.048375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.875010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.080338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.875991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.241622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.853681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067398                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.048375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.875010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.080338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.875991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.241622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.853681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067398                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80814.262836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100651.289630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92344.784973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115669.981997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91267.880364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117678.817849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88906.827881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121423.242589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109463.486972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80814.262836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100651.289630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92344.784973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115669.981997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91267.880364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117678.817849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88906.827881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121423.242589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109463.486972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2781613                       # number of writebacks
system.l2.writebacks::total                   2781613                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 935                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                935                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       228526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1625363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       905326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       860672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       691556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4315716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       228526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1625363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       905326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       860672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       691556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4315716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16183287004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 147341976502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    152291501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95669027001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    108712001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  92679401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     99791001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  77058596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 429293082010                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16183287004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 147341976502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    152291501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95669027001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    108712001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  92679401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     99791001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  77058596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 429293082010                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.042684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.066966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.875908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.207252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.853609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067383                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.042684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.066966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.875908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.207252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.853609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067383                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70815.955314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90651.735337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85317.367507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105673.566208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84798.752730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107682.602664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82745.440299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111427.846769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99472.041721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70815.955314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90651.735337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85317.367507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105673.566208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84798.752730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107682.602664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82745.440299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111427.846769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99472.041721                       # average overall mshr miss latency
system.l2.replacements                        9078606                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809435                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8809436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809436                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     54990006                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54990006                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54990006                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54990006                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                123                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        59500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        52000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       473000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.551020                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.609375                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.630769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10396.551724                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2222.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1525.641026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1857.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3845.528455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       583000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       543500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       778000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       591500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2496000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.551020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.609375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.551020                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625641                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.448276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20129.629630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19948.717949                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21907.407407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20459.016393                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.560000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.650000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   453.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       485000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       281500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       323500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1312500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.647059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20107.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20218.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20192.307692                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4904368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            57725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            58574                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            58939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5079606                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         881739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         660259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         638595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         475777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2656370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92597788000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75784171500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  74182526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  57196152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299760638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5786107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       697169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       534716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7735976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.152389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.919601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.915983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.889775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105017.230722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114779.460030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116165.216608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120216.303016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112845.965735                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       881739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       660259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       638595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       475777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2656370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  83780397501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69181581001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  67796576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52438382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 273196937002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.152389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.919601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.915983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.889775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95017.230157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104779.459274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106165.216608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110216.303016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102845.965359                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26214476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         39796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         17606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26276291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       228538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           233505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18469130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    186813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    140370000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    125003000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18921316500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26443014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        41819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26509796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.048375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.080338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.241622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80814.262836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92344.784973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91267.880364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88906.827881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81031.740220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           706                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       228526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1206                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       232799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16183287004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    152291501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    108712001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     99791001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16544081507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.042684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.066966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.207252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70815.955314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85317.367507                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84798.752730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82745.440299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71065.947478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28180601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        71605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        63278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        59602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28375086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       743650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       222158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       215837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1426776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70999711000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28942273500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27109869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26781862500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 153833716000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28924251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       316736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       275439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29801862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025710                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.773928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.778311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.783611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95474.633228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118068.598015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122029.677077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124083.741435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107819.108255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           81                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       743624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       245067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       222077                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       215779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1426547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63561579001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26487446000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  24882824500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24620214000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139552063501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.778027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.783400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85475.427099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108082.467244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112045.932267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114099.212620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97825.072361                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              60                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.901961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           46                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       890500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       176500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1162000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.901961                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19358.695652                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19366.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999900                       # Cycle average of tags in use
system.l2.tags.total_refs                   127816709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9078611                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.078884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.125736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.392353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.389686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.062957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.292751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.113643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.259610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.041134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.322030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.611340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.334214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.004056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031858163                       # Number of tag accesses
system.l2.tags.data_accesses               1031858163                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      14625600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     104022976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57940864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55083008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         77184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44259584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276205504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14625600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        77184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14899072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178023296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178023296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         228525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1625359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         905326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         860672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         691556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4315711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2781614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2781614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15136525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107656873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           118231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59964947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            84914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57007256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            79880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         45805731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285854358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15136525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       118231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        84914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        79880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15419550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184242291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184242291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184242291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15136525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107656873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          118231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59964947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           84914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57007256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           79880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        45805731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            470096649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2702436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    228525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1537069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    899476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    851869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    679720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004920022250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9518437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2543123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4315711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2781614                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4315711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2781614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 114779                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            208015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            283059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            353680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            240290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            364006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            281777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            270005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            276609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            270419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           220652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           262375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           262124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            138008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            156658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            180000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            207029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           179299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           161394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           158416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           148705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           180875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145208                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172448755750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21004660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            251216230750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41050.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59800.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1866944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1549362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4315711                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2781614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1650478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1099735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  685472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  319824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   92186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 130289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 174917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 186064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 182307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 187937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 177910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 172371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 163968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3487021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.702021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.815025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.080242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2413466     69.21%     69.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       721940     20.70%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       150632      4.32%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62772      1.80%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31142      0.89%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18507      0.53%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12852      0.37%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9519      0.27%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66191      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3487021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.137377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    279.201735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       167112    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.604007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           153701     91.97%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1037      0.62%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10257      6.14%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1636      0.98%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              388      0.23%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              268859648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7345856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               172953984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276205504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178023296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       278.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  966245543500                       # Total gap between requests
system.mem_ctrls.avgGap                     136142.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14625600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     98372416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57566464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54519616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        77184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43502080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    172953984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15136524.922298220918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101808919.049521952868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 118230.814949359250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59577468.071366868913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 84914.232361388553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56424182.689129255712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 79880.315310323393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45021764.446710631251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178995890.030273467302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       228525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1625359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       905326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       860672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       691556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2781614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6773207000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80892114000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77134500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58052366000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54681500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56928517500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     49053500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  48389156750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23224966342250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29638.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49768.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43212.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64123.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42653.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66144.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40674.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69971.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8349456.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12312144600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6544041075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14315264460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7268035680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76274365440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     205337502240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     198122503680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       520173857175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.345405                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 512626456000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32264960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 421354144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12585263880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6689203620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15679390020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6838523640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76274365440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     355954558170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71287088160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       545308392930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.357981                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181617704750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32264960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 752362895250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6307701915.441176                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37575464108.954865                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349198375500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   108398099500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 857847460500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6173264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6173264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6173264                       # number of overall hits
system.cpu1.icache.overall_hits::total        6173264                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46217                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46217                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46217                       # number of overall misses
system.cpu1.icache.overall_misses::total        46217                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    799233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    799233000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    799233000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    799233000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6219481                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6219481                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6219481                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6219481                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007431                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007431                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007431                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007431                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17293.052340                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17293.052340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17293.052340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17293.052340                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41787                       # number of writebacks
system.cpu1.icache.writebacks::total            41787                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4398                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4398                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4398                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4398                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        41819                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        41819                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        41819                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        41819                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    703694500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    703694500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    703694500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    703694500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006724                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006724                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006724                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006724                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16827.147947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16827.147947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16827.147947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16827.147947                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41787                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6173264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6173264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46217                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46217                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    799233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    799233000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6219481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6219481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007431                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007431                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17293.052340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17293.052340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4398                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4398                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        41819                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        41819                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    703694500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    703694500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006724                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006724                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16827.147947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16827.147947                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.124674                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6019877                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41787                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           144.061000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        396191500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.124674                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972646                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972646                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12480781                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12480781                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10838348                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10838348                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10838348                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10838348                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2640957                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2640957                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2640957                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2640957                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 323869104068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 323869104068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 323869104068                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 323869104068                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13479305                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13479305                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13479305                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13479305                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195927                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195927                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195927                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195927                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 122633.236387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 122633.236387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 122633.236387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 122633.236387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1952162                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       242471                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3251                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.660395                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.583513                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1035027                       # number of writebacks
system.cpu1.dcache.writebacks::total          1035027                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2002814                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2002814                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2002814                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2002814                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638143                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638143                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638143                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68747137211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68747137211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68747137211                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68747137211                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047342                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047342                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047342                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107729.987183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107729.987183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107729.987183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107729.987183                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1035027                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9192422                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9192422                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1561837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1561837                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154064301500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154064301500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10754259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10754259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145230                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98643.009162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98643.009162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1244611                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1244611                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       317226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       317226                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30442993000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30442993000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029498                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95966.260647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95966.260647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1645926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1645926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079120                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079120                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169804802568                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169804802568                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2725046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2725046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396001                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 157354.884135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 157354.884135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       758203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       758203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320917                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38304144211                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38304144211                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117766                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117766                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119358.414204                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119358.414204                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3253500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3253500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.369835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.369835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18175.977654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18175.977654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           90                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           89                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1980500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.183884                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.183884                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22252.808989                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22252.808989                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1072000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1072000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.417127                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.417127                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7099.337748                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7099.337748                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.417127                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.417127                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6185.430464                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6185.430464                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       229500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       229500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494927                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494927                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40012604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40012604500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905821                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905821                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453615                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453615                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97379.383734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97379.383734                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39601710500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39601710500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453615                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453615                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96379.383734                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96379.383734                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.053941                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12382407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1048873                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.805440                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        396203000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.053941                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907936                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29820844                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29820844                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 966245560000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56314289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11591049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55238374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6296993                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1032                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1671                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7785479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7785479                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26509797                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29804493                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           65                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           65                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79329010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104147134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       125425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3119117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2961466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2440370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192197347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3384703680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4442973312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5350784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132463616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2448384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125742656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       742784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103683136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8198108352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9132156                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181362368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73180150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67908938     92.80%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5018517      6.86%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78552      0.11%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 156456      0.21%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17685      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73180150                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128122499974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1495306993                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          28871626                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1230546779                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8841212                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52089434309                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39697618170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1574437675                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          62902581                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2802990460500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57555                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741376                       # Number of bytes of host memory used
host_op_rate                                    57617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64344.31                       # Real time elapsed on the host
host_tick_rate                               28545569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703308111                       # Number of instructions simulated
sim_ops                                    3707357712                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.836745                       # Number of seconds simulated
sim_ticks                                1836744900500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.159068                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107366256                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           109379865                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6426429                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124806620                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            171849                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         185442                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13593                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125331799                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10597                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104073                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6411441                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86679033                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19373662                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         324135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116254574                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           652068376                       # Number of instructions committed
system.cpu0.commit.committedOps             652172919                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3635756686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.179377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.005744                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3466817203     95.35%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     67323978      1.85%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13150061      0.36%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4773097      0.13%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4304445      0.12%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3632441      0.10%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     40812346      1.12%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15569453      0.43%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19373662      0.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3635756686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 213863496                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              400171                       # Number of function calls committed.
system.cpu0.commit.int_insts                542104793                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178107312                       # Number of loads committed
system.cpu0.commit.membars                     205171                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       206182      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       338296080     51.87%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14111      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85141305     13.06%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18530197      2.84%     67.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6169344      0.95%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6169731      0.95%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99217591     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        573463      0.09%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     78993794     12.11%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12669282      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        652172919                       # Class of committed instruction
system.cpu0.commit.refs                     191454130                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  652068376                       # Number of Instructions Simulated
system.cpu0.committedOps                    652172919                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.629681                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.629681                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3404119462                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15087                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92657406                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             826113651                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47657495                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                141654789                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6856516                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25234                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54172481                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125331799                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24198038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3618880824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               203775                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     950448080                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13743044                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.034142                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28708097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107538105                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.258912                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3654460743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.260116                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.784299                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3063459952     83.83%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               447906736     12.26%     96.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21009504      0.57%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89331627      2.44%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4910348      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  406725      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21080818      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6338897      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3654460743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229383284                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               205777154                       # number of floating regfile writes
system.cpu0.idleCycles                       16475886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6782905                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95090205                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.334020                       # Inst execution rate
system.cpu0.iew.exec_refs                   735041889                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13580754                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1613252895                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209308713                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            136067                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5447425                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15695222                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          766915939                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            721461135                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5881793                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1226167697                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11241790                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1024967277                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6856516                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1048835836                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52853565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          201653                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       507638                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31201401                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2348404                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        507638                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2049578                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4733327                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                593179783                       # num instructions consuming a value
system.cpu0.iew.wb_count                    689336653                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826895                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490497689                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.187782                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     690451529                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1283782248                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376204538                       # number of integer regfile writes
system.cpu0.ipc                              0.177630                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.177630                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           211198      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            368849216     29.94%     29.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14738      0.00%     29.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86117440      6.99%     36.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20615561      1.67%     38.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6422315      0.52%     39.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6359186      0.52%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           442107635     35.88%     76.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             585713      0.05%     76.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      281664788     22.86%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12909859      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1232049489                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              484559282                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          905246913                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    218572443                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295920926                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  169537765                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137606                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5818144      3.43%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3528      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                75165      0.04%      3.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29545      0.02%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29683415     17.51%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               27580      0.02%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              99423372     58.64%     79.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15960      0.01%     79.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34461056     20.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             916816774                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5386358492                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    470764210                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        586244951                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766543623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1232049489                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372316                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114743023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3507918                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         48181                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    109022823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3654460743                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.337136                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.098839                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3219694857     88.10%     88.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147730830      4.04%     92.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           71493849      1.96%     94.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43421381      1.19%     95.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           94935986      2.60%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52177520      1.43%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11924366      0.33%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5766554      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7315400      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3654460743                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335623                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8152646                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5376276                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209308713                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15695222                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230332777                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122200420                       # number of misc regfile writes
system.cpu0.numCycles                      3670936629                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2553259                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2800626528                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            552304732                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             159590573                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71491916                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             524529212                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4169066                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1129621039                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             793582322                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          673908433                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                159018609                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2745987                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6856516                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            615852585                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121603706                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287618584                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       842002455                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        614589                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             16385                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                349748097                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         16061                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4384754487                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1555580016                       # The number of ROB writes
system.cpu0.timesIdled                         165883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4998                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.307966                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              106942204                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           109900770                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6423176                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124242953                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139237                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         145036                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5799                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124673125                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2204                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102617                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6411966                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85903763                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19341291                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         320545                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      116415831                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           647233318                       # Number of instructions committed
system.cpu1.commit.committedOps             647339030                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3633836236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178142                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.002204                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3466030004     95.38%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     66995284      1.84%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12991830      0.36%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4705808      0.13%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4251382      0.12%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3643995      0.10%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     40849663      1.12%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     15026979      0.41%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19341291      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3633836236                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 213061617                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330738                       # Number of function calls committed.
system.cpu1.commit.int_insts                537642514                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176837513                       # Number of loads committed
system.cpu1.commit.membars                     206415                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206415      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335366477     51.81%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            566      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84702538     13.08%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18582234      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6196224      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6196224      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98439957     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        263326      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78500173     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12695424      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647339030                       # Class of committed instruction
system.cpu1.commit.refs                     189898880                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  647233318                       # Number of Instructions Simulated
system.cpu1.committedOps                    647339030                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.647336                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.647336                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3409032132                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11402                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            92106656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             821636751                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44691174                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                137713436                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6853722                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                27362                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54266579                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124673125                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23980409                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3620075408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190534                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     946566684                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13729864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034109                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25616689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107081441                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.258968                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3652557043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.259191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.783267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3064128656     83.89%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               445950055     12.21%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20842518      0.57%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88963769      2.44%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4890255      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  384367      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21085824      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6308629      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3652557043                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228667238                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204951039                       # number of floating regfile writes
system.cpu1.idleCycles                        2587208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6782626                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94316698                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.334695                       # Inst execution rate
system.cpu1.iew.exec_refs                   735530503                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13292075                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1617774425                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208098028                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            131569                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5406631                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15400460                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          762236349                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            722238428                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5875102                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1223358113                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11328953                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1022160296                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6853722                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1046151035                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53020980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193184                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       504621                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31260515                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2339093                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        504621                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2020768                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4761858                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                590991586                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684454067                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825641                       # average fanout of values written-back
system.cpu1.iew.wb_producers                487947171                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187258                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685571582                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1279841807                       # number of integer regfile reads
system.cpu1.int_regfile_writes              373173057                       # number of integer regfile writes
system.cpu1.ipc                              0.177075                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177075                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210356      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365891500     29.77%     29.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 569      0.00%     29.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85679507      6.97%     36.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20667844      1.68%     38.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6449658      0.52%     38.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6386295      0.52%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           442401723     35.99%     75.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             268756      0.02%     75.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      282151687     22.95%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12935848      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1229233215                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              484505494                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          905367586                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217771773                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         295222609                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  169638200                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138003                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5799316      3.42%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3704      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97555      0.06%      3.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               29376      0.02%      3.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29251750     17.24%     20.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               27414      0.02%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              99792992     58.83%     79.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   37      0.00%     79.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         34636055     20.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             914155565                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5378811359                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466682294                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        582414970                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 761868138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1229233215                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             368211                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      114897319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3517272                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         47666                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    109303819                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3652557043                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.336540                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.098471                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3219825752     88.15%     88.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          146213676      4.00%     92.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71116094      1.95%     94.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           43076273      1.18%     95.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           95159948      2.61%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52269440      1.43%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11968650      0.33%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5658040      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7269170      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3652557043                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.336302                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8162931                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5382586                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208098028                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15400460                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229587906                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121866020                       # number of misc regfile writes
system.cpu1.numCycles                      3655144251                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18210952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2802866984                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548492189                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             160896239                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68444829                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             527622417                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4187851                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1123248644                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             788959280                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          670315009                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                155216424                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1775424                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6853722                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            618670206                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               121822820                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        286898412                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       836350232                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        504878                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14264                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                351615860                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14187                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4378214589                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1546251349                       # The number of ROB writes
system.cpu1.timesIdled                          32267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.359294                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              106979060                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           111021009                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6424810                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124253683                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138991                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         142397                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3406                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124679607                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2070                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103179                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6413539                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85906907                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19376076                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         320877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      116454107                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           647276336                       # Number of instructions committed
system.cpu2.commit.committedOps             647382764                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3627995747                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.178441                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.003025                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3460183408     95.37%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     66975902      1.85%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     13009940      0.36%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4713362      0.13%     97.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4260386      0.12%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3644954      0.10%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     40850059      1.13%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14981660      0.41%     99.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19376076      0.53%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3627995747                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 213079666                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              328993                       # Number of function calls committed.
system.cpu2.commit.int_insts                537675999                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176854286                       # Number of loads committed
system.cpu2.commit.membars                     207768                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       207768      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335387272     51.81%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            516      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84712328     13.09%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18581220      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6195712      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6195712      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98446483     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        260387      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78510982     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12694912      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        647382764                       # Class of committed instruction
system.cpu2.commit.refs                     189912764                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  647276336                       # Number of Instructions Simulated
system.cpu2.committedOps                    647382764                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.638111                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.638111                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3401856261                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11355                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            92134968                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             821704017                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44670587                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                139248518                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6854616                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                27149                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54090456                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124679607                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23962854                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3614284880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               189464                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     946635358                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               13731774                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.034164                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25569661                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107118051                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.259394                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3646720438                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.259626                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.783750                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3058181316     83.86%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               446051978     12.23%     96.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                20830337      0.57%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                89004389      2.44%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4891232      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  381680      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21075983      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6301149      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2374      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3646720438                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228680736                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204963994                       # number of floating regfile writes
system.cpu2.idleCycles                        2695346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6783879                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94326085                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.335210                       # Inst execution rate
system.cpu2.iew.exec_refs                   735454979                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13290517                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1615176670                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            208131247                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            131117                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5401963                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15394284                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          762317414                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            722164462                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5879364                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1223319068                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11329699                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1021084663                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6854616                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1045090573                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53045740                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          193124                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       504446                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     31276961                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2335806                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        504446                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2020150                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4763729                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                590687654                       # num instructions consuming a value
system.cpu2.iew.wb_count                    684501477                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.825660                       # average fanout of values written-back
system.cpu2.iew.wb_producers                487707174                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.187565                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685617642                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1279812213                       # number of integer regfile reads
system.cpu2.int_regfile_writes              373195260                       # number of integer regfile writes
system.cpu2.ipc                              0.177364                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177364                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211112      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365928343     29.77%     29.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 518      0.00%     29.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85688417      6.97%     36.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20662327      1.68%     38.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6448782      0.52%     38.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6385654      0.52%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           442361358     35.99%     75.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             266804      0.02%     76.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      282119642     22.95%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12936003      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1229198432                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              484592211                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          905425660                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217784302                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         295215164                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  169670415                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.138033                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5765920      3.40%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3782      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                73513      0.04%      3.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29582      0.02%      3.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29403354     17.33%     20.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               27294      0.02%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              99741588     58.79%     79.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  321      0.00%     79.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         34625059     20.41%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             914065524                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5372886233                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466717175                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        582540574                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 761947979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1229198432                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             369435                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      114934650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3524176                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         48558                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    109333315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3646720438                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.337070                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.098980                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3213676949     88.13%     88.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          146512994      4.02%     92.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71201125      1.95%     94.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           43185042      1.18%     95.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           95067419      2.61%     97.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           52196405      1.43%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11934585      0.33%     99.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5698501      0.16%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7247418      0.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3646720438                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.336821                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8159514                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5381517                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           208131247                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15394284                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229597020                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121873772                       # number of misc regfile writes
system.cpu2.numCycles                      3649415784                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23939289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2798767487                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548532792                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             160444953                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68427601                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             524687194                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4156595                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1123348190                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             789021771                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          670375668                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                156561625                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1917984                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6854616                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            615615505                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               121842876                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        286899831                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       836448359                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        493604                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             12962                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                350140092                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         12923                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4372432076                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1546419400                       # The number of ROB writes
system.cpu2.timesIdled                          33719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.753456                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              106947116                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           112868829                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6419532                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124220914                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138573                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         142017                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3444                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124646698                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2371                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103227                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6408972                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85919426                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19346428                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         320818                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      116264924                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           647357256                       # Number of instructions committed
system.cpu3.commit.committedOps             647463641                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3629795967                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.178375                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.002770                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3461935547     95.38%     95.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     67003256      1.85%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     13021331      0.36%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4687134      0.13%     97.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4297562      0.12%     97.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3644085      0.10%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     40850144      1.13%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     15010480      0.41%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19346428      0.53%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3629795967                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 213094243                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              329171                       # Number of function calls committed.
system.cpu3.commit.int_insts                537752268                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176877988                       # Number of loads committed
system.cpu3.commit.membars                     207679                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       207679      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335442576     51.81%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            566      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84722306     13.09%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18577630      2.87%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6193920      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6193920      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98456668     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        261237      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78524547     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12693120      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        647463641                       # Class of committed instruction
system.cpu3.commit.refs                     189935572                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  647357256                       # Number of Instructions Simulated
system.cpu3.committedOps                    647463641                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.640098                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.640098                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3403835240                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                10621                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            92119312                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             821579405                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44603627                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                139161082                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6848579                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                27209                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54044645                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124646698                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23957270                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3616085548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               188831                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     946420979                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13718278                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.034139                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25548486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107085689                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.259211                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3648493173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.259440                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.783530                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3060104508     83.87%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               445936117     12.22%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20822430      0.57%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88984145      2.44%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4886545      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  380068      0.01%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21071929      0.58%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6305083      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2348      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3648493173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228674360                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204967729                       # number of floating regfile writes
system.cpu3.idleCycles                        2664908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6778442                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94320645                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.335052                       # Inst execution rate
system.cpu3.iew.exec_refs                   735470196                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13287619                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1616754737                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            208100546                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            130599                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5406028                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15390733                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          762210044                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            722182577                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5875349                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1223326567                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11340629                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1020811413                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6848579                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1044845214                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53023253                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193424                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       503330                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31222558                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2333149                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        503330                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2020015                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4758427                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                590560610                       # num instructions consuming a value
system.cpu3.iew.wb_count                    684495298                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.825772                       # average fanout of values written-back
system.cpu3.iew.wb_producers                487668205                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.187473                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     685612007                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1279827114                       # number of integer regfile reads
system.cpu3.int_regfile_writes              373194200                       # number of integer regfile writes
system.cpu3.ipc                              0.177302                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177302                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211026      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365925581     29.77%     29.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 569      0.00%     29.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85694127      6.97%     36.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20656381      1.68%     38.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6446125      0.52%     38.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6382557      0.52%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           442382265     35.99%     75.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             267356      0.02%     76.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      282113605     22.95%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12932852      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1229201916                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              484395322                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          905211000                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217783865                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         295124291                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  169519857                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.137911                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5769090      3.40%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3717      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                73902      0.04%      3.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29581      0.02%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29229554     17.24%     20.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               27331      0.02%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              99769635     58.85%     79.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  257      0.00%     79.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         34616790     20.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             914115425                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5374722656                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466711433                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        582334730                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 761841562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1229201916                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             368482                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      114746403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3516794                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         47664                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    109193658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3648493173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.336907                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.098862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3215444303     88.13%     88.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          146636256      4.02%     92.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71124630      1.95%     94.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           43097680      1.18%     95.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           95075170      2.61%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           52201166      1.43%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11929689      0.33%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5735516      0.16%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7248763      0.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3648493173                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.336661                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8158882                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5378927                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           208100546                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15390733                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229594562                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121876576                       # number of misc regfile writes
system.cpu3.numCycles                      3651158081                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22195607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2800568497                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548602241                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             160795546                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68346150                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             524627644                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4170988                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1123186647                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             788907306                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          670277597                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                156441796                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2029275                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6848579                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            615851629                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               121675356                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        286850726                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       836335921                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        436522                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             12528                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                350332606                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         12485                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4374154379                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1546175275                       # The number of ROB writes
system.cpu3.timesIdled                          32428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    227322903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     442628974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26384595                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11894938                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    249092508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    215008710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506648175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      226903648                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          224747354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5385057                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1325                       # Transaction distribution
system.membus.trans_dist::CleanEvict        209925221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143144                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11574                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2415298                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2412295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     224747355                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    669788623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              669788623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  14882945984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             14882945984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126756                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         227317371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               227317371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           227317371                       # Request fanout histogram
system.membus.respLayer1.occupancy       1173603319798                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        544767878456                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3708                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6489453.369272                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8252193.916803                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1855    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     71428000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1824706964500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12037936000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23926201                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23926201                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23926201                       # number of overall hits
system.cpu2.icache.overall_hits::total       23926201                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        36653                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         36653                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        36653                       # number of overall misses
system.cpu2.icache.overall_misses::total        36653                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2295933000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2295933000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2295933000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2295933000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23962854                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23962854                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23962854                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23962854                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001530                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001530                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001530                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001530                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62639.702071                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62639.702071                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62639.702071                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62639.702071                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    25.818182                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34414                       # number of writebacks
system.cpu2.icache.writebacks::total            34414                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2239                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2239                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34414                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34414                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2132072500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2132072500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2132072500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2132072500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001436                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001436                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001436                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001436                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61953.638054                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61953.638054                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61953.638054                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61953.638054                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34414                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23926201                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23926201                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        36653                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        36653                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2295933000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2295933000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23962854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23962854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001530                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001530                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62639.702071                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62639.702071                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2239                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2239                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2132072500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2132072500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61953.638054                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61953.638054                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24166444                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34446                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           701.574755                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47960122                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47960122                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     86925044                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        86925044                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     86925044                       # number of overall hits
system.cpu2.dcache.overall_hits::total       86925044                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    115223337                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     115223337                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    115223337                       # number of overall misses
system.cpu2.dcache.overall_misses::total    115223337                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10411995414756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10411995414756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10411995414756                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10411995414756                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    202148381                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    202148381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    202148381                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    202148381                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.569994                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.569994                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.569994                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.569994                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90363.598954                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90363.598954                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90363.598954                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90363.598954                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2833188572                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       512616                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53667905                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7851                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.791116                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.293084                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63240853                       # number of writebacks
system.cpu2.dcache.writebacks::total         63240853                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     51973980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     51973980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     51973980                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     51973980                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63249357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63249357                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63249357                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63249357                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6567926317821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6567926317821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6567926317821                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6567926317821                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.312886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.312886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.312886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.312886                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103841.787954                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103841.787954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103841.787954                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103841.787954                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63240831                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     79680772                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       79680772                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    109518896                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    109518896                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 9886995509500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 9886995509500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    189199668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    189199668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.578854                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.578854                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90276.617740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90276.617740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     47008253                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     47008253                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62510643                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62510643                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6503200051000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6503200051000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330395                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104033.485162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104033.485162                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7244272                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7244272                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5704441                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5704441                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 524999905256                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 524999905256                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12948713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12948713                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92033.541105                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92033.541105                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4965727                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4965727                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       738714                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       738714                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  64726266821                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  64726266821                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057049                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057049                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 87620.197832                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87620.197832                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2126                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2126                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     72945500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     72945500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.252344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.252344                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34311.147695                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34311.147695                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          505                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          505                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1621                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1621                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     43842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     43842500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.192404                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.192404                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27046.576188                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27046.576188                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3371                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3371                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2706                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2706                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     23033500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     23033500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6077                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6077                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.445286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.445286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8512.010347                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8512.010347                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2626                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2626                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20667500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20667500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432121                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432121                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7870.335110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7870.335110                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4630000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4630000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4370000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4370000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2442                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2442                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100737                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100737                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2378047500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2378047500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976332                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976332                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23606.495131                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23606.495131                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100737                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100737                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2277310500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2277310500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976332                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976332                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22606.495131                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22606.495131                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.948533                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          150315817                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63319152                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.373939                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.948533                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998392                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998392                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467851249                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467851249                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3740                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1871                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5968356.493854                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8185643.146953                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1871    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     71591500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1871                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1825578105500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11166795000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23920349                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23920349                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23920349                       # number of overall hits
system.cpu3.icache.overall_hits::total       23920349                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        36921                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36921                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        36921                       # number of overall misses
system.cpu3.icache.overall_misses::total        36921                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2295040500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2295040500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2295040500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2295040500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23957270                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23957270                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23957270                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23957270                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001541                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001541                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001541                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001541                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62160.843422                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62160.843422                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62160.843422                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62160.843422                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34636                       # number of writebacks
system.cpu3.icache.writebacks::total            34636                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2285                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2285                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2285                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2285                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34636                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34636                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34636                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34636                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2128109500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2128109500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2128109500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2128109500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001446                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001446                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001446                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001446                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61442.126689                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61442.126689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61442.126689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61442.126689                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34636                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23920349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23920349                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        36921                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36921                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2295040500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2295040500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23957270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23957270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001541                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001541                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62160.843422                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62160.843422                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2285                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2285                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34636                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34636                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2128109500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2128109500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61442.126689                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61442.126689                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24251551                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34668                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           699.537066                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47949176                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47949176                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     86878591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        86878591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     86878591                       # number of overall hits
system.cpu3.dcache.overall_hits::total       86878591                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    115265882                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     115265882                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    115265882                       # number of overall misses
system.cpu3.dcache.overall_misses::total    115265882                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10416445003734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10416445003734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10416445003734                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10416445003734                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    202144473                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    202144473                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    202144473                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    202144473                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.570215                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.570215                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.570215                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.570215                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90368.848292                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90368.848292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90368.848292                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90368.848292                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2829127389                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       497650                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53645349                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7715                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.737608                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.504213                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63239663                       # number of writebacks
system.cpu3.dcache.writebacks::total         63239663                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     52016681                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     52016681                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     52016681                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     52016681                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63249201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63249201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63249201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63249201                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6567651869525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6567651869525                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6567651869525                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6567651869525                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312891                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312891                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312891                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312891                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103837.704915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103837.704915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103837.704915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103837.704915                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63239651                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     79515298                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       79515298                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    109681383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    109681383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 9909517268000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 9909517268000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    189196681                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    189196681                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.579721                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.579721                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 90348.215868                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90348.215868                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     47172599                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     47172599                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62508784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62508784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6503410813500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6503410813500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104039.950825                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104039.950825                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7363293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7363293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      5584499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5584499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 506927735734                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 506927735734                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12947792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12947792                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431309                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431309                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90774.075836                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90774.075836                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4844082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4844082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       740417                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       740417                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  64241056025                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64241056025                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057185                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057185                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86763.345554                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86763.345554                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6422                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1910                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1910                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     50266000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     50266000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.229237                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229237                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26317.277487                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26317.277487                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          348                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          348                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1562                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1562                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     36565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     36565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.187470                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.187470                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23409.411012                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23409.411012                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3060                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3060                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3039                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3039                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24219000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24219000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6099                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6099                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.498278                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.498278                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7969.397828                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7969.397828                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2968                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2968                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     21541000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21541000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.486637                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.486637                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7257.749326                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7257.749326                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5743500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5743500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5453500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5453500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2562                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2562                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100665                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100665                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2371702499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2371702499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103227                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103227                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.975181                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.975181                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23560.348671                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23560.348671                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100664                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100664                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2271033499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2271033499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.975171                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.975171                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22560.533051                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22560.533051                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.948984                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          150269547                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63317275                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.373279                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.948984                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467841510                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467841510                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2042                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1021                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1250871.694417                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1137712.839252                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1021    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4828000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1021                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1835467760500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1277140000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24035807                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24035807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24035807                       # number of overall hits
system.cpu0.icache.overall_hits::total       24035807                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       162231                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        162231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       162231                       # number of overall misses
system.cpu0.icache.overall_misses::total       162231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11973171995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11973171995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11973171995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11973171995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24198038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24198038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24198038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24198038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006704                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006704                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73803.231164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73803.231164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73803.231164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73803.231164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3006                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.716981                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151692                       # number of writebacks
system.cpu0.icache.writebacks::total           151692                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10539                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10539                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10539                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10539                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151692                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151692                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11189278995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11189278995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11189278995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11189278995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006269                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006269                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006269                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006269                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73763.145024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73763.145024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73763.145024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73763.145024                       # average overall mshr miss latency
system.cpu0.icache.replacements                151692                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24035807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24035807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       162231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       162231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11973171995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11973171995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24198038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24198038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73803.231164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73803.231164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10539                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10539                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11189278995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11189278995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006269                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73763.145024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73763.145024                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24187743                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151724                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           159.419360                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48547768                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48547768                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     87784870                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        87784870                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     87784870                       # number of overall hits
system.cpu0.dcache.overall_hits::total       87784870                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115901162                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115901162                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115901162                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115901162                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10567587849867                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10567587849867                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10567587849867                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10567587849867                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    203686032                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    203686032                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    203686032                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    203686032                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.569019                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.569019                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.569019                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.569019                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91177.583275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91177.583275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91177.583275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91177.583275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2831956412                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       475425                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53469245                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7523                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.964212                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.196198                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63097761                       # number of writebacks
system.cpu0.dcache.writebacks::total         63097761                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52779385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52779385                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52779385                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52779385                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63121777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63121777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63121777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63121777                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6570741056045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6570741056045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6570741056045                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6570741056045                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104096.262310                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104096.262310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104096.262310                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104096.262310                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63097745                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     80432708                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       80432708                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    110019461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    110019461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 9984022437500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 9984022437500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190452169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190452169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.577675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.577675                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90747.785408                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90747.785408                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47668226                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47668226                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62351235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62351235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6499425304500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6499425304500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104238.918515                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104238.918515                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7352162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7352162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5881701                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5881701                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 583565412367                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 583565412367                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13233863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13233863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.444443                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.444443                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 99217.116335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99217.116335                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5111159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5111159                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       770542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       770542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  71315751545                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  71315751545                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058225                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058225                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92552.711656                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92552.711656                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1790                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62243000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62243000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.180316                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.180316                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34772.625698                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34772.625698                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1592                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1592                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1377000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1377000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019946                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019946                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6954.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5330                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5330                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3459                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3459                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23055500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23055500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8789                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.393560                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.393560                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6665.365713                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6665.365713                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3444                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3444                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19669500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19669500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.391853                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.391853                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5711.236934                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5711.236934                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       763000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       763000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       705000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       705000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5114                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5114                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98959                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2414092496                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2414092496                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104073                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104073                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.950861                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.950861                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24394.875615                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24394.875615                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98958                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2315129496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2315129496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.950852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.950852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23395.071606                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23395.071606                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973968                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          151051248                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63187384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.390529                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        470804994                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       470804994                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               19185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5964821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             6104944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               12573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             6099922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             6104903                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24331348                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              19185                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5964821                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12451                       # number of overall hits
system.l2.overall_hits::.cpu1.data            6104944                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              12573                       # number of overall hits
system.l2.overall_hits::.cpu2.data            6099922                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12549                       # number of overall hits
system.l2.overall_hits::.cpu3.data            6104903                       # number of overall hits
system.l2.overall_hits::total                24331348                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            132508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57121991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             22676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57115117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             21841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          57116579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             22087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          57107564                       # number of demand (read+write) misses
system.l2.demand_misses::total              228660363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           132508                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57121991                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            22676                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57115117                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            21841                       # number of overall misses
system.l2.overall_misses::.cpu2.data         57116579                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            22087                       # number of overall misses
system.l2.overall_misses::.cpu3.data         57107564                       # number of overall misses
system.l2.overall_misses::total             228660363                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10723027500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6377403260170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1902883500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6377581987096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1927599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6372714034069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1923190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6372411438637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     25516587420972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10723027500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6377403260170                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1902883500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6377581987096                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1927599500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6372714034069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1923190500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6372411438637                       # number of overall miss cycles
system.l2.overall_miss_latency::total    25516587420972                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63086812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63220061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63216501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63212467                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252991711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63086812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63220061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63216501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63212467                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252991711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.873527                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.905451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.634655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.903507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.637689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.903422                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903826                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.873527                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.905451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.634655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.903507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.637689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.903422                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903826                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80923.623479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111645.325181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83916.188922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111661.891318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88256.009340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111573.804763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87073.414226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111586.119111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111591.650981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80923.623479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111645.325181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83916.188922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111661.891318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88256.009340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111573.804763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87073.414226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111586.119111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111591.650981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5384932                       # number of writebacks
system.l2.writebacks::total                   5384932                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            887                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         368192                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3493                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         374152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3820                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         373396                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         372577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1500237                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           887                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        368192                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3493                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        374152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3820                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        373396                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        372577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1500237                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       131621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     56753799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     56740965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        18021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     56743183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        18367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     56734987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         227160126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       131621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     56753799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     56740965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        18021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     56743183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        18367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     56734987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        227160126                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9356486019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5787629876506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1468125508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5787606536452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1482439513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5782702700890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1481011508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5782544356019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23154271532415                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9356486019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5787629876506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1468125508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5787606536452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1482439513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5782702700890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1481011508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5782544356019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23154271532415                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.867680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.899614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.546104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.523653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.897601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.530286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.897528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.867680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.899614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.546104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.523653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.897601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.530286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.897528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71086.574475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101977.840752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76532.633478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102000.495347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82261.778647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101910.086730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80634.371863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101922.017820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101929.295163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71086.574475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101977.840752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76532.633478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102000.495347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82261.778647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101910.086730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80634.371863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101922.017820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101929.295163                       # average overall mshr miss latency
system.l2.replacements                      442116355                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6824781                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6824781                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks          125                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total            125                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6824906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6824906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000018                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks          125                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total          125                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000018                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    224495729                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224495729                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1325                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1325                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    224497054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224497054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1325                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1325                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             682                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             827                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             802                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             881                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3192                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6987                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          7457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          7438                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29086                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     75547500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     73153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     85160500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     76464000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    310325500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         8259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         8319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            32278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.911071                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.897024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.902894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.894098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901109                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10812.580507                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10154.566907                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 11420.209199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10280.182845                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10669.239497                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          685                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          661                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          818                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          680                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            2844                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         6639                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         6758                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         26242                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    161585462                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    164516451                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    174146457                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    171790943                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    672039313                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.803850                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.812357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25640.346239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25143.886749                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 26230.826480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 25420.382214                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25609.302378                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                246                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          312                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          426                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          420                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1804                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1960500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1622500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1652500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2064500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7300000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          320                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          508                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          511                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2050                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.975000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.908579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.838583                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.821918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6283.653846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2511.609907                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3879.107981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4915.476190                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4046.563193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          306                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          640                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          419                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1780                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     13025500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8670000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8574500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     36492500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.956250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900141                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.824803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.812133                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.868293                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20334.967320                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20352.343750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20692.124105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20661.445783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20501.404494                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           167916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           172656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           173722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           174114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                688408                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         632199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         594025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         593405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         592799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2412428                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  69029145498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62211170998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  62354517497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  61860927497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  255455761490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       800115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       766681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       767127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       766913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3100836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.790135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.774801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.773542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.772968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109188.950786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104728.203355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105079.191272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104353.967360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105891.558832                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           25                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           25                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              107                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       632171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       594000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       593380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       592770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2412321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62706732513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56270445502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  56419630498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  55932394000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 231329202513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.790100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.774768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.773509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.772930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99192.674946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94731.389734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95081.786542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94357.666549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95894.867438                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         19185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         12573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       132508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        22676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        21841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        22087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           199112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10723027500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1902883500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1927599500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1923190500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16476701000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.873527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.634655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.637689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.778176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80923.623479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83916.188922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88256.009340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87073.414226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82750.919081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          887                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3493                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3820                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11920                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       131621                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        18021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        18367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       187192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9356486019                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1468125508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1482439513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1481011508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13788062548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.867680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.546104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.523653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.530286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.731590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71086.574475                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76532.633478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82261.778647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80634.371863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73657.328027                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5796905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      5932288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      5926200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      5930789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23586182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     56489792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     56521092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     56523174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     56514765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       226048823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6308374114672                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6315370816098                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6310359516572                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6310550511140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 25244654958482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62286697                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62453380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62449374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62445554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249635005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.906932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.905104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.905025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111672.815412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111734.762947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111641.988056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111661.979151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111677.887208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       368164                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       374127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       373371                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       372548                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1488210                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56121628                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56146965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     56149803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     56142217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    224560613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5724923143993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5731336090950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5726283070392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5726611962019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 22909154267354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.901021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.899125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.899059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102009.213703                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102077.397967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101982.246855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102001.884999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102017.686723                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   482848214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 442116419                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.092129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.483883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.080611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.925251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.188548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.980219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.164526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.016667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.171062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.989232                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.804436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.045707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.047135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.046707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4316900515                       # Number of tag accesses
system.l2.tags.data_accesses               4316900515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8423680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3632239360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3631417856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1153344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3631558464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1175488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3631021632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        14538217536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8423680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1227712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1153344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1175488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11980224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    344643648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       344643648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         131620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       56753740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       56740904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          18021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       56743101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          18367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       56734713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           227159649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5385057                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5385057                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4586200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1977541551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           668417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1977094291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           627928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1977170843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           639984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1976878570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7915207785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4586200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       668417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       627928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       639984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6522530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187638277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187638277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187638277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4586200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1977541551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          668417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1977094291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          627928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1977170843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          639984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1976878570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8102846062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3504212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    131621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56234626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  56224265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     18021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  56224217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     18367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  56218649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001782835750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       218965                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       218965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           304183032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3310524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   227159650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5386382                       # Number of write requests accepted
system.mem_ctrls.readBursts                 227159650                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5386382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2070701                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1882170                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12836683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          11523038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10370549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8770439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8220109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7158154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7033108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6179913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6252407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          16955385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         25202751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         25271027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         20109063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         23028175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20469668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15708480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            173446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            174000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            174212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            210802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            267121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            266713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            278531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           200774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           249842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           218518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           214598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           178104                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9494989009243                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1125444745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13715406802993                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42183.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60933.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                166101272                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3142699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             227159650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5386382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  673391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1817227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4615144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10136925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18683597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                34559362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                42142461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33729865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28175245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                21295480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               14581303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9040267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3435104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1536401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 498425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 168734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 177946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 195292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 225804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 235492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 234229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 234197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 234763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  62816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59349210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.506449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.305515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.821440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     26461829     44.59%     44.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15256831     25.71%     70.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5302804      8.93%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2855836      4.81%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1884498      3.18%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1360198      2.29%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1031910      1.74%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       822390      1.39%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4372914      7.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59349210                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       218965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1027.967926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    228.595537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2195.114652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       169369     77.35%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        19559      8.93%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         7935      3.62%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4914      2.24%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4110      1.88%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3424      1.56%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2809      1.28%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         1932      0.88%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1461      0.67%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          996      0.45%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          689      0.31%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          495      0.23%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          316      0.14%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          164      0.07%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          167      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           87      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           95      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          182      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          123      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           59      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        218965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       218965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.092021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           218566     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              162      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               81      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        218965                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            14405692736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               132524864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224270528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             14538217600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            344728448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7843.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7915.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1836744893500                       # Total gap between requests
system.mem_ctrls.avgGap                       7898.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8423744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3599016064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1227712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3598352960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1153344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3598349888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1175488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3597993536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224270528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4586235.136793836951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1959453412.948239564896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 668417.263423892669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1959092391.665524005890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 627928.243974454934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1959090719.141484737396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 639984.354757161811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1958896706.352935314178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122102164.507955849171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       131621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     56753740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     56740904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        18021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     56743101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        18367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     56734713                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5386382                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3913991500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3429372856349                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    664471250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3429968351861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    726998500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3424932149172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    710919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3425117065111                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46022795598250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29736.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60425.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34638.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60449.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40341.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60358.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38706.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60370.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8544287.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         268678557000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         142806051135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1092398265840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9337368960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144991117440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     834096426480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2913051360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2495220838215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1358.501574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1034556500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61332960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1774377384000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         155074759560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          82424200815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        514736822880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8954695980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144991117440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     832474919550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4278530880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1742935047105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        948.926030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4520418000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61332960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1770891522500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3202                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1602                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5726326.779026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8917877.411594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1602    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71113500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1602                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1827571325000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9173575500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23942651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23942651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23942651                       # number of overall hits
system.cpu1.icache.overall_hits::total       23942651                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37758                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37758                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37758                       # number of overall misses
system.cpu1.icache.overall_misses::total        37758                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2282382499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2282382499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2282382499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2282382499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23980409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23980409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23980409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23980409                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001575                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001575                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001575                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001575                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60447.653451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60447.653451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60447.653451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60447.653451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.153846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35127                       # number of writebacks
system.cpu1.icache.writebacks::total            35127                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2631                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2631                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2631                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2631                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35127                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35127                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35127                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35127                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2109673499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2109673499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2109673499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2109673499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001465                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001465                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001465                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001465                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60058.459276                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60058.459276                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60058.459276                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60058.459276                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35127                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23942651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23942651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37758                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37758                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2282382499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2282382499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23980409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23980409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001575                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60447.653451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60447.653451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2631                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2631                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35127                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35127                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2109673499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2109673499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001465                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60058.459276                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60058.459276                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24172984                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35159                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           687.533320                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47995945                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47995945                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     86866321                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        86866321                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     86866321                       # number of overall hits
system.cpu1.dcache.overall_hits::total       86866321                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    115266181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     115266181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    115266181                       # number of overall misses
system.cpu1.dcache.overall_misses::total    115266181                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10430151589601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10430151589601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10430151589601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10430151589601                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202132502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202132502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202132502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202132502                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.570251                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.570251                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.570251                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.570251                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90487.526342                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90487.526342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90487.526342                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90487.526342                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2826306219                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       506596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53643384                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7835                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.686949                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.658073                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63246389                       # number of writebacks
system.cpu1.dcache.writebacks::total         63246389                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     52010369                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     52010369                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     52010369                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     52010369                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63255812                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63255812                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63255812                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63255812                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6572845511848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6572845511848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6572845511848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6572845511848                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312942                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103908.957992                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103908.957992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103908.957992                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103908.957992                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63246372                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79370696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79370696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    109810628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    109810628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 9946714214500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 9946714214500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189181324                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189181324                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.580452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.580452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90580.614970                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90580.614970                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     47294076                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     47294076                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62516552                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62516552                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6508298254500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6508298254500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104105.201683                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104105.201683                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7495625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7495625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5455553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5455553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 483437375101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 483437375101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12951178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12951178                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88613.816986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88613.816986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4716293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4716293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       739260                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       739260                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64547257348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64547257348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.057081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87313.336780                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87313.336780                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7485                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7485                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1804                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1804                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33966000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33966000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.194208                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.194208                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 18828.159645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18828.159645                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          552                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          552                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1252                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1252                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.134783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.134783                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19094.249201                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19094.249201                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3532                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3532                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3644                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3644                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     33412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     33412000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.507804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.507804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9169.045005                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9169.045005                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3581                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3581                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     30008000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     30008000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.499025                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.499025                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8379.782184                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8379.782184                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2345000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2345000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2250                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2250                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100367                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100367                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2375074499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2375074499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102617                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102617                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978074                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978074                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23663.898483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23663.898483                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100365                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100365                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2274703499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2274703499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.978054                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.978054                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22664.310258                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22664.310258                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.954414                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          150264444                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63324395                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.372931                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.954414                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467827536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467827536                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1836744900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250143940                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12209838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246255233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       436731707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          146247                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11834                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         158081                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          785                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3259284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3259284                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249888091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189419715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189839215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189823416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       103908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189818334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759668288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19416576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8075807872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4496256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8093845184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4404992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8093264064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4433408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8092929984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32388598336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       442652711                       # Total snoops (count)
system.tol2bus.snoopTraffic                 371024064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        695683016                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.384606                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.543517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              446394118     64.17%     64.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1              233091447     33.51%     97.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2               14195840      2.04%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1926000      0.28%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  75611      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          695683016                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506408769396                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95293445133                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          53578212                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95291177530                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          53866413                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95095274241                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228055786                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95302373949                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54487908                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
