<stg><name>fir</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="118">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="5">
<condition id="160">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="2">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="9">
<condition id="182">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="186">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="8">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="8" to="5">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:5  %shift_reg_0_load = load i32* @shift_reg_0, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ -6, %0 ], [ %i_2, %3 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp = icmp eq i4 %i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_2 = add i4 %i, -1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:2  switch i4 %i, label %branch20 [
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
    i4 -7, label %branch19
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
branch19:0  %shift_reg_8_load = load i32* @shift_reg_8, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_8_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
branch18:0  %shift_reg_7_load = load i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_7_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
branch17:0  %shift_reg_6_load = load i32* @shift_reg_6, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_6_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
branch16:0  %shift_reg_5_load = load i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_5_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
branch15:0  %shift_reg_4_load = load i32* @shift_reg_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_4_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
branch14:0  %shift_reg_3_load = load i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_3_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
branch13:0  %shift_reg_2_load = load i32* @shift_reg_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
branch12:0  %shift_reg_1_load = load i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
branch20:0  %shift_reg_9_load = load i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_9_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* @shift_reg_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
:1  %shift_reg_10_load = load i32* @shift_reg_10, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_10_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:2  %shift_reg_1_load_1 = load i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_1_load_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:3  %shift_reg_2_load_1 = load i32* @shift_reg_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_2_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:4  %shift_reg_3_load_1 = load i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_3_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:5  %shift_reg_4_load_1 = load i32* @shift_reg_4, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_4_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:6  %shift_reg_5_load_1 = load i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_5_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:7  %shift_reg_6_load_1 = load i32* @shift_reg_6, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_6_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:8  %shift_reg_7_load_1 = load i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_7_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:9  %shift_reg_8_load_1 = load i32* @shift_reg_8, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_8_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:10  %shift_reg_9_load_1 = load i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_9_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
branch11:0  %shift_reg_load_phi = phi i32 [ %shift_reg_1_load, %branch12 ], [ %shift_reg_2_load, %branch13 ], [ %shift_reg_3_load, %branch14 ], [ %shift_reg_4_load, %branch15 ], [ %shift_reg_5_load, %branch16 ], [ %shift_reg_6_load, %branch17 ], [ %shift_reg_7_load, %branch18 ], [ %shift_reg_8_load, %branch19 ], [ %shift_reg_9_load, %branch20 ], [ %shift_reg_0_load, %2 ]

]]></Node>
<StgValue><ssdm name="shift_reg_load_phi"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
branch11:1  switch i4 %i, label %branch10 [
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store i32 %shift_reg_load_phi, i32* @shift_reg_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store i32 %shift_reg_load_phi, i32* @shift_reg_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store i32 %shift_reg_load_phi, i32* @shift_reg_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store i32 %shift_reg_load_phi, i32* @shift_reg_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store i32 %shift_reg_load_phi, i32* @shift_reg_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store i32 %shift_reg_load_phi, i32* @shift_reg_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store i32 %shift_reg_load_phi, i32* @shift_reg_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store i32 %shift_reg_load_phi, i32* @shift_reg_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store i32 %shift_reg_load_phi, i32* @shift_reg_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store i32 %shift_reg_load_phi, i32* @shift_reg_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc = phi i32 [ 0, %4 ], [ %acc_1, %aesl_mux_load.11i32P.i4.exit ]

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %4 ], [ %i_3, %aesl_mux_load.11i32P.i4.exit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_5 = zext i5 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_3 = trunc i5 %i_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
:5  switch i4 %tmp_3, label %case10.i [
    i4 0, label %aesl_mux_load.11i32P.i4.exit
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
case9.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
case8.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
case7.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
case6.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
case5.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
case4.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
case3.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
case2.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
case1.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="!0"/>
<literal name="tmp_3" val="!1"/>
<literal name="tmp_3" val="!2"/>
<literal name="tmp_3" val="!3"/>
<literal name="tmp_3" val="!4"/>
<literal name="tmp_3" val="!5"/>
<literal name="tmp_3" val="!6"/>
<literal name="tmp_3" val="!7"/>
<literal name="tmp_3" val="!8"/>
<literal name="tmp_3" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
case10.i:0  br label %aesl_mux_load.11i32P.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:1  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:2  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:0  %UnifiedRetVal_i = phi i32 [ %shift_reg_1_load_1, %case1.i ], [ %shift_reg_2_load_1, %case2.i ], [ %shift_reg_3_load_1, %case3.i ], [ %shift_reg_4_load_1, %case4.i ], [ %shift_reg_5_load_1, %case5.i ], [ %shift_reg_6_load_1, %case6.i ], [ %shift_reg_7_load_1, %case7.i ], [ %shift_reg_8_load_1, %case8.i ], [ %shift_reg_9_load_1, %case9.i ], [ %shift_reg_10_load, %case10.i ], [ %x_read, %6 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:2  %c_load = load i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:6  %i_3 = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:3  %tmp_6 = mul nsw i32 %c_load, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:4  %acc_1 = add nsw i32 %tmp_6, %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
aesl_mux_load.11i32P.i4.exit:7  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="157" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="158" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="160" name="shift_reg_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_0"/></StgValue>
</port>
<port id="161" name="shift_reg_10" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_10"/></StgValue>
</port>
<port id="162" name="shift_reg_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_1"/></StgValue>
</port>
<port id="163" name="shift_reg_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_2"/></StgValue>
</port>
<port id="164" name="shift_reg_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_3"/></StgValue>
</port>
<port id="165" name="shift_reg_4" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_4"/></StgValue>
</port>
<port id="166" name="shift_reg_5" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_5"/></StgValue>
</port>
<port id="167" name="shift_reg_6" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_6"/></StgValue>
</port>
<port id="168" name="shift_reg_7" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_7"/></StgValue>
</port>
<port id="169" name="shift_reg_8" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_8"/></StgValue>
</port>
<port id="170" name="shift_reg_9" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="shift_reg_9"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="172" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="171" toId="10">
</dataflow>
<dataflow id="173" from="y" to="StgValue_10" fromId="157" toId="10">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="171" toId="11">
</dataflow>
<dataflow id="175" from="c" to="StgValue_11" fromId="158" toId="11">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="171" toId="12">
</dataflow>
<dataflow id="177" from="x" to="StgValue_12" fromId="159" toId="12">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="178" toId="13">
</dataflow>
<dataflow id="181" from="fir_str" to="StgValue_13" fromId="180" toId="13">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="182" toId="14">
</dataflow>
<dataflow id="184" from="x" to="x_read" fromId="159" toId="14">
</dataflow>
<dataflow id="185" from="shift_reg_0" to="shift_reg_0_load" fromId="160" toId="15">
</dataflow>
<dataflow id="187" from="StgValue_186" to="i" fromId="186" toId="17">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="StgValue_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="189" from="i_2" to="i" fromId="22" toId="17">
<BackEdge/>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="StgValue_76" to="i" fromId="76" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="191" from="i" to="tmp" fromId="17" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp" fromId="192" toId="18">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="194" toId="19">
</dataflow>
<dataflow id="197" from="StgValue_196" to="empty" fromId="196" toId="19">
</dataflow>
<dataflow id="198" from="StgValue_196" to="empty" fromId="196" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_196" to="empty" fromId="196" toId="19">
</dataflow>
<dataflow id="200" from="tmp" to="StgValue_20" fromId="18" toId="20">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="StgValue_21" fromId="201" toId="21">
</dataflow>
<dataflow id="204" from="p_str2" to="StgValue_21" fromId="203" toId="21">
</dataflow>
<dataflow id="205" from="i" to="i_2" fromId="17" toId="22">
</dataflow>
<dataflow id="207" from="StgValue_206" to="i_2" fromId="206" toId="22">
</dataflow>
<dataflow id="208" from="i" to="StgValue_23" fromId="17" toId="23">
</dataflow>
<dataflow id="210" from="StgValue_209" to="StgValue_23" fromId="209" toId="23">
</dataflow>
<dataflow id="212" from="StgValue_211" to="StgValue_23" fromId="211" toId="23">
</dataflow>
<dataflow id="214" from="StgValue_213" to="StgValue_23" fromId="213" toId="23">
</dataflow>
<dataflow id="216" from="StgValue_215" to="StgValue_23" fromId="215" toId="23">
</dataflow>
<dataflow id="218" from="StgValue_217" to="StgValue_23" fromId="217" toId="23">
</dataflow>
<dataflow id="220" from="StgValue_219" to="StgValue_23" fromId="219" toId="23">
</dataflow>
<dataflow id="222" from="StgValue_221" to="StgValue_23" fromId="221" toId="23">
</dataflow>
<dataflow id="224" from="StgValue_223" to="StgValue_23" fromId="223" toId="23">
</dataflow>
<dataflow id="226" from="StgValue_225" to="StgValue_23" fromId="225" toId="23">
</dataflow>
<dataflow id="227" from="shift_reg_8" to="shift_reg_8_load" fromId="169" toId="24">
</dataflow>
<dataflow id="228" from="shift_reg_7" to="shift_reg_7_load" fromId="168" toId="26">
</dataflow>
<dataflow id="229" from="shift_reg_6" to="shift_reg_6_load" fromId="167" toId="28">
</dataflow>
<dataflow id="230" from="shift_reg_5" to="shift_reg_5_load" fromId="166" toId="30">
</dataflow>
<dataflow id="231" from="shift_reg_4" to="shift_reg_4_load" fromId="165" toId="32">
</dataflow>
<dataflow id="232" from="shift_reg_3" to="shift_reg_3_load" fromId="164" toId="34">
</dataflow>
<dataflow id="233" from="shift_reg_2" to="shift_reg_2_load" fromId="163" toId="36">
</dataflow>
<dataflow id="234" from="shift_reg_1" to="shift_reg_1_load" fromId="162" toId="38">
</dataflow>
<dataflow id="235" from="shift_reg_9" to="shift_reg_9_load" fromId="170" toId="40">
</dataflow>
<dataflow id="236" from="x_read" to="StgValue_42" fromId="14" toId="42">
</dataflow>
<dataflow id="237" from="shift_reg_0" to="StgValue_42" fromId="160" toId="42">
</dataflow>
<dataflow id="238" from="shift_reg_10" to="shift_reg_10_load" fromId="161" toId="43">
</dataflow>
<dataflow id="239" from="shift_reg_1" to="shift_reg_1_load_1" fromId="162" toId="44">
</dataflow>
<dataflow id="240" from="shift_reg_2" to="shift_reg_2_load_1" fromId="163" toId="45">
</dataflow>
<dataflow id="241" from="shift_reg_3" to="shift_reg_3_load_1" fromId="164" toId="46">
</dataflow>
<dataflow id="242" from="shift_reg_4" to="shift_reg_4_load_1" fromId="165" toId="47">
</dataflow>
<dataflow id="243" from="shift_reg_5" to="shift_reg_5_load_1" fromId="166" toId="48">
</dataflow>
<dataflow id="244" from="shift_reg_6" to="shift_reg_6_load_1" fromId="167" toId="49">
</dataflow>
<dataflow id="245" from="shift_reg_7" to="shift_reg_7_load_1" fromId="168" toId="50">
</dataflow>
<dataflow id="246" from="shift_reg_8" to="shift_reg_8_load_1" fromId="169" toId="51">
</dataflow>
<dataflow id="247" from="shift_reg_9" to="shift_reg_9_load_1" fromId="170" toId="52">
</dataflow>
<dataflow id="248" from="shift_reg_1_load" to="shift_reg_load_phi" fromId="38" toId="54">
<condition id="198">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="StgValue_39" to="shift_reg_load_phi" fromId="39" toId="54">
</dataflow>
<dataflow id="250" from="shift_reg_2_load" to="shift_reg_load_phi" fromId="36" toId="54">
<condition id="199">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="StgValue_37" to="shift_reg_load_phi" fromId="37" toId="54">
</dataflow>
<dataflow id="252" from="shift_reg_3_load" to="shift_reg_load_phi" fromId="34" toId="54">
<condition id="200">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="StgValue_35" to="shift_reg_load_phi" fromId="35" toId="54">
</dataflow>
<dataflow id="254" from="shift_reg_4_load" to="shift_reg_load_phi" fromId="32" toId="54">
<condition id="201">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="StgValue_33" to="shift_reg_load_phi" fromId="33" toId="54">
</dataflow>
<dataflow id="256" from="shift_reg_5_load" to="shift_reg_load_phi" fromId="30" toId="54">
<condition id="202">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="StgValue_31" to="shift_reg_load_phi" fromId="31" toId="54">
</dataflow>
<dataflow id="258" from="shift_reg_6_load" to="shift_reg_load_phi" fromId="28" toId="54">
<condition id="203">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="StgValue_29" to="shift_reg_load_phi" fromId="29" toId="54">
</dataflow>
<dataflow id="260" from="shift_reg_7_load" to="shift_reg_load_phi" fromId="26" toId="54">
<condition id="204">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="StgValue_27" to="shift_reg_load_phi" fromId="27" toId="54">
</dataflow>
<dataflow id="262" from="shift_reg_8_load" to="shift_reg_load_phi" fromId="24" toId="54">
<condition id="205">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="9"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="StgValue_25" to="shift_reg_load_phi" fromId="25" toId="54">
</dataflow>
<dataflow id="264" from="shift_reg_9_load" to="shift_reg_load_phi" fromId="40" toId="54">
<condition id="206">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="i" val="!1"/>
<literal name="i" val="!2"/>
<literal name="i" val="!3"/>
<literal name="i" val="!4"/>
<literal name="i" val="!5"/>
<literal name="i" val="!6"/>
<literal name="i" val="!7"/>
<literal name="i" val="!8"/>
<literal name="i" val="!9"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="StgValue_41" to="shift_reg_load_phi" fromId="41" toId="54">
</dataflow>
<dataflow id="266" from="shift_reg_0_load" to="shift_reg_load_phi" fromId="15" toId="54">
<condition id="207">
<or_exp><and_exp><literal name="i" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="StgValue_23" to="shift_reg_load_phi" fromId="23" toId="54">
</dataflow>
<dataflow id="268" from="i" to="StgValue_55" fromId="17" toId="55">
</dataflow>
<dataflow id="269" from="StgValue_209" to="StgValue_55" fromId="209" toId="55">
</dataflow>
<dataflow id="270" from="StgValue_211" to="StgValue_55" fromId="211" toId="55">
</dataflow>
<dataflow id="271" from="StgValue_213" to="StgValue_55" fromId="213" toId="55">
</dataflow>
<dataflow id="272" from="StgValue_215" to="StgValue_55" fromId="215" toId="55">
</dataflow>
<dataflow id="273" from="StgValue_217" to="StgValue_55" fromId="217" toId="55">
</dataflow>
<dataflow id="274" from="StgValue_219" to="StgValue_55" fromId="219" toId="55">
</dataflow>
<dataflow id="275" from="StgValue_221" to="StgValue_55" fromId="221" toId="55">
</dataflow>
<dataflow id="276" from="StgValue_223" to="StgValue_55" fromId="223" toId="55">
</dataflow>
<dataflow id="277" from="StgValue_225" to="StgValue_55" fromId="225" toId="55">
</dataflow>
<dataflow id="278" from="shift_reg_load_phi" to="StgValue_56" fromId="54" toId="56">
</dataflow>
<dataflow id="279" from="shift_reg_9" to="StgValue_56" fromId="170" toId="56">
</dataflow>
<dataflow id="280" from="shift_reg_load_phi" to="StgValue_58" fromId="54" toId="58">
</dataflow>
<dataflow id="281" from="shift_reg_8" to="StgValue_58" fromId="169" toId="58">
</dataflow>
<dataflow id="282" from="shift_reg_load_phi" to="StgValue_60" fromId="54" toId="60">
</dataflow>
<dataflow id="283" from="shift_reg_7" to="StgValue_60" fromId="168" toId="60">
</dataflow>
<dataflow id="284" from="shift_reg_load_phi" to="StgValue_62" fromId="54" toId="62">
</dataflow>
<dataflow id="285" from="shift_reg_6" to="StgValue_62" fromId="167" toId="62">
</dataflow>
<dataflow id="286" from="shift_reg_load_phi" to="StgValue_64" fromId="54" toId="64">
</dataflow>
<dataflow id="287" from="shift_reg_5" to="StgValue_64" fromId="166" toId="64">
</dataflow>
<dataflow id="288" from="shift_reg_load_phi" to="StgValue_66" fromId="54" toId="66">
</dataflow>
<dataflow id="289" from="shift_reg_4" to="StgValue_66" fromId="165" toId="66">
</dataflow>
<dataflow id="290" from="shift_reg_load_phi" to="StgValue_68" fromId="54" toId="68">
</dataflow>
<dataflow id="291" from="shift_reg_3" to="StgValue_68" fromId="164" toId="68">
</dataflow>
<dataflow id="292" from="shift_reg_load_phi" to="StgValue_70" fromId="54" toId="70">
</dataflow>
<dataflow id="293" from="shift_reg_2" to="StgValue_70" fromId="163" toId="70">
</dataflow>
<dataflow id="294" from="shift_reg_load_phi" to="StgValue_72" fromId="54" toId="72">
</dataflow>
<dataflow id="295" from="shift_reg_1" to="StgValue_72" fromId="162" toId="72">
</dataflow>
<dataflow id="296" from="shift_reg_load_phi" to="StgValue_74" fromId="54" toId="74">
</dataflow>
<dataflow id="297" from="shift_reg_10" to="StgValue_74" fromId="161" toId="74">
</dataflow>
<dataflow id="299" from="StgValue_298" to="acc" fromId="298" toId="77">
<condition id="208">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="StgValue_53" to="acc" fromId="53" toId="77">
</dataflow>
<dataflow id="301" from="acc_1" to="acc" fromId="104" toId="77">
<BackEdge/>
<condition id="209">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="StgValue_106" to="acc" fromId="106" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="304" from="StgValue_303" to="i_1" fromId="303" toId="78">
<condition id="210">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="StgValue_53" to="i_1" fromId="53" toId="78">
</dataflow>
<dataflow id="306" from="i_3" to="i_1" fromId="99" toId="78">
<BackEdge/>
<condition id="211">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="StgValue_106" to="i_1" fromId="106" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="309" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_1" fromId="308" toId="79">
</dataflow>
<dataflow id="310" from="i_1" to="tmp_1" fromId="78" toId="79">
</dataflow>
<dataflow id="312" from="StgValue_311" to="tmp_1" fromId="311" toId="79">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="194" toId="80">
</dataflow>
<dataflow id="315" from="StgValue_314" to="empty_2" fromId="314" toId="80">
</dataflow>
<dataflow id="316" from="StgValue_314" to="empty_2" fromId="314" toId="80">
</dataflow>
<dataflow id="317" from="StgValue_314" to="empty_2" fromId="314" toId="80">
</dataflow>
<dataflow id="318" from="tmp_1" to="StgValue_81" fromId="79" toId="81">
</dataflow>
<dataflow id="319" from="i_1" to="tmp_5" fromId="78" toId="82">
</dataflow>
<dataflow id="320" from="i_1" to="tmp_3" fromId="78" toId="83">
</dataflow>
<dataflow id="321" from="tmp_3" to="StgValue_84" fromId="83" toId="84">
</dataflow>
<dataflow id="322" from="StgValue_192" to="StgValue_84" fromId="192" toId="84">
</dataflow>
<dataflow id="323" from="StgValue_209" to="StgValue_84" fromId="209" toId="84">
</dataflow>
<dataflow id="324" from="StgValue_211" to="StgValue_84" fromId="211" toId="84">
</dataflow>
<dataflow id="325" from="StgValue_213" to="StgValue_84" fromId="213" toId="84">
</dataflow>
<dataflow id="326" from="StgValue_215" to="StgValue_84" fromId="215" toId="84">
</dataflow>
<dataflow id="327" from="StgValue_217" to="StgValue_84" fromId="217" toId="84">
</dataflow>
<dataflow id="328" from="StgValue_219" to="StgValue_84" fromId="219" toId="84">
</dataflow>
<dataflow id="329" from="StgValue_221" to="StgValue_84" fromId="221" toId="84">
</dataflow>
<dataflow id="330" from="StgValue_223" to="StgValue_84" fromId="223" toId="84">
</dataflow>
<dataflow id="331" from="StgValue_225" to="StgValue_84" fromId="225" toId="84">
</dataflow>
<dataflow id="332" from="c" to="c_addr" fromId="158" toId="95">
</dataflow>
<dataflow id="334" from="StgValue_333" to="c_addr" fromId="333" toId="95">
</dataflow>
<dataflow id="335" from="tmp_5" to="c_addr" fromId="82" toId="95">
</dataflow>
<dataflow id="336" from="c_addr" to="c_load" fromId="95" toId="96">
</dataflow>
<dataflow id="337" from="shift_reg_1_load_1" to="UnifiedRetVal_i" fromId="44" toId="97">
<condition id="212">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="338" from="StgValue_93" to="UnifiedRetVal_i" fromId="93" toId="97">
</dataflow>
<dataflow id="339" from="shift_reg_2_load_1" to="UnifiedRetVal_i" fromId="45" toId="97">
<condition id="213">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="340" from="StgValue_92" to="UnifiedRetVal_i" fromId="92" toId="97">
</dataflow>
<dataflow id="341" from="shift_reg_3_load_1" to="UnifiedRetVal_i" fromId="46" toId="97">
<condition id="214">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="342" from="StgValue_91" to="UnifiedRetVal_i" fromId="91" toId="97">
</dataflow>
<dataflow id="343" from="shift_reg_4_load_1" to="UnifiedRetVal_i" fromId="47" toId="97">
<condition id="215">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="StgValue_90" to="UnifiedRetVal_i" fromId="90" toId="97">
</dataflow>
<dataflow id="345" from="shift_reg_5_load_1" to="UnifiedRetVal_i" fromId="48" toId="97">
<condition id="216">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="5"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="346" from="StgValue_89" to="UnifiedRetVal_i" fromId="89" toId="97">
</dataflow>
<dataflow id="347" from="shift_reg_6_load_1" to="UnifiedRetVal_i" fromId="49" toId="97">
<condition id="217">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="6"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="StgValue_88" to="UnifiedRetVal_i" fromId="88" toId="97">
</dataflow>
<dataflow id="349" from="shift_reg_7_load_1" to="UnifiedRetVal_i" fromId="50" toId="97">
<condition id="218">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="7"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="350" from="StgValue_87" to="UnifiedRetVal_i" fromId="87" toId="97">
</dataflow>
<dataflow id="351" from="shift_reg_8_load_1" to="UnifiedRetVal_i" fromId="51" toId="97">
<condition id="219">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="StgValue_86" to="UnifiedRetVal_i" fromId="86" toId="97">
</dataflow>
<dataflow id="353" from="shift_reg_9_load_1" to="UnifiedRetVal_i" fromId="52" toId="97">
<condition id="220">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="9"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="354" from="StgValue_85" to="UnifiedRetVal_i" fromId="85" toId="97">
</dataflow>
<dataflow id="355" from="shift_reg_10_load" to="UnifiedRetVal_i" fromId="43" toId="97">
<condition id="221">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="!0"/>
<literal name="tmp_3" val="!1"/>
<literal name="tmp_3" val="!2"/>
<literal name="tmp_3" val="!3"/>
<literal name="tmp_3" val="!4"/>
<literal name="tmp_3" val="!5"/>
<literal name="tmp_3" val="!6"/>
<literal name="tmp_3" val="!7"/>
<literal name="tmp_3" val="!8"/>
<literal name="tmp_3" val="!9"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="356" from="StgValue_94" to="UnifiedRetVal_i" fromId="94" toId="97">
</dataflow>
<dataflow id="357" from="x_read" to="UnifiedRetVal_i" fromId="14" toId="97">
<condition id="222">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="358" from="StgValue_84" to="UnifiedRetVal_i" fromId="84" toId="97">
</dataflow>
<dataflow id="359" from="c_addr" to="c_load" fromId="95" toId="98">
</dataflow>
<dataflow id="360" from="i_1" to="i_3" fromId="78" toId="99">
</dataflow>
<dataflow id="362" from="StgValue_361" to="i_3" fromId="361" toId="99">
</dataflow>
<dataflow id="363" from="c_load" to="tmp_6" fromId="98" toId="100">
</dataflow>
<dataflow id="364" from="UnifiedRetVal_i" to="tmp_6" fromId="97" toId="100">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecLoopName" to="StgValue_101" fromId="201" toId="101">
</dataflow>
<dataflow id="367" from="p_str3" to="StgValue_101" fromId="366" toId="101">
</dataflow>
<dataflow id="369" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="368" toId="102">
</dataflow>
<dataflow id="370" from="p_str3" to="tmp_2" fromId="366" toId="102">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecPipeline" to="StgValue_103" fromId="371" toId="103">
</dataflow>
<dataflow id="374" from="StgValue_373" to="StgValue_103" fromId="373" toId="103">
</dataflow>
<dataflow id="376" from="StgValue_375" to="StgValue_103" fromId="375" toId="103">
</dataflow>
<dataflow id="377" from="StgValue_375" to="StgValue_103" fromId="375" toId="103">
</dataflow>
<dataflow id="378" from="StgValue_298" to="StgValue_103" fromId="298" toId="103">
</dataflow>
<dataflow id="380" from="p_str1" to="StgValue_103" fromId="379" toId="103">
</dataflow>
<dataflow id="381" from="tmp_6" to="acc_1" fromId="100" toId="104">
</dataflow>
<dataflow id="382" from="acc" to="acc_1" fromId="77" toId="104">
</dataflow>
<dataflow id="384" from="_ssdm_op_SpecRegionEnd" to="empty_3" fromId="383" toId="105">
</dataflow>
<dataflow id="385" from="p_str3" to="empty_3" fromId="366" toId="105">
</dataflow>
<dataflow id="386" from="tmp_2" to="empty_3" fromId="102" toId="105">
</dataflow>
<dataflow id="388" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_107" fromId="387" toId="107">
</dataflow>
<dataflow id="389" from="y" to="StgValue_107" fromId="157" toId="107">
</dataflow>
<dataflow id="390" from="acc" to="StgValue_107" fromId="77" toId="107">
</dataflow>
<dataflow id="391" from="tmp" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="392" from="i" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="393" from="i" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="394" from="tmp_1" to="StgValue_5" fromId="79" toId="5">
</dataflow>
<dataflow id="395" from="tmp_3" to="StgValue_5" fromId="83" toId="5">
</dataflow>
<dataflow id="396" from="tmp_1" to="StgValue_6" fromId="79" toId="6">
</dataflow>
<dataflow id="397" from="tmp_1" to="StgValue_7" fromId="79" toId="7">
</dataflow>
<dataflow id="398" from="tmp_1" to="StgValue_8" fromId="79" toId="8">
</dataflow>
<dataflow id="399" from="tmp" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="400" from="tmp" to="StgValue_6" fromId="18" toId="6">
</dataflow>
<dataflow id="401" from="tmp" to="StgValue_7" fromId="18" toId="7">
</dataflow>
<dataflow id="402" from="tmp" to="StgValue_8" fromId="18" toId="8">
</dataflow>
<dataflow id="403" from="tmp_3" to="StgValue_6" fromId="83" toId="6">
</dataflow>
<dataflow id="404" from="tmp_3" to="StgValue_7" fromId="83" toId="7">
</dataflow>
<dataflow id="405" from="tmp_3" to="StgValue_8" fromId="83" toId="8">
</dataflow>
</dataflows>


</stg>
