
DAQ_DaughterBoards.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f94  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800a174  0800a174  0000b174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a20c  0800a20c  0000c010  2**0
                  CONTENTS
  4 .ARM          00000008  0800a20c  0800a20c  0000b20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a214  0800a214  0000c010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a214  0800a214  0000b214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a218  0800a218  0000b218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800a21c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000106c  20000010  0800a22c  0000c010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000107c  0800a22c  0000c07c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f71d  00000000  00000000  0000c040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000783e  00000000  00000000  0003b75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021e8  00000000  00000000  00042fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001955  00000000  00000000  00045188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000311ee  00000000  00000000  00046add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000373b2  00000000  00000000  00077ccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012489a  00000000  00000000  000af07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d3917  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008400  00000000  00000000  001d395c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fd  00000000  00000000  001dbd5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000010 	.word	0x20000010
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a15c 	.word	0x0800a15c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000014 	.word	0x20000014
 800021c:	0800a15c 	.word	0x0800a15c

08000220 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000220:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000222:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000226:	4919      	ldr	r1, [pc, #100]	@ (800028c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000228:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800022c:	4818      	ldr	r0, [pc, #96]	@ (8000290 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800022e:	4917      	ldr	r1, [pc, #92]	@ (800028c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000230:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000232:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000234:	4817      	ldr	r0, [pc, #92]	@ (8000294 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000236:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000238:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800023c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000242:	4915      	ldr	r1, [pc, #84]	@ (8000298 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000244:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000246:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800024a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800024c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000250:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000254:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000258:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800025e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000262:	4770      	bx	lr

08000264 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000264:	f7ff bffe 	b.w	8000264 <__tx_BadHandler>

08000268 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000268:	f7ff bffe 	b.w	8000268 <__tx_HardfaultHandler>

0800026c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800026c:	f7ff bffe 	b.w	800026c <__tx_SVCallHandler>

08000270 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000270:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000272:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000276:	4770      	bx	lr

08000278 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000278:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800027a:	f000 f891 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800027e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000282:	4770      	bx	lr

08000284 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000284:	f7ff bffe 	b.w	8000284 <__tx_NMIHandler>

08000288 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000288:	f7ff bffe 	b.w	8000288 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800028c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000290:	20000a70 	.word	0x20000a70
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000294:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000298:	0019f09f 	.word	0x0019f09f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800029c:	40ff0000 	.word	0x40ff0000

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20000b0c 	.word	0x20000b0c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20000a74 	.word	0x20000a74
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20000a78 	.word	0x20000a78
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20001078 	.word	0x20001078

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f009 f951 	bl	80096a0 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f009 f8be 	bl	8009584 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20000b18 	.word	0x20000b18
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20001078 	.word	0x20001078
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20000b1c 	.word	0x20000b1c
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20000ba8 	.word	0x20000ba8
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20000bac 	.word	0x20000bac
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20000ba4 	.word	0x20000ba4
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20000ba0 	.word	0x20000ba0
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20000b0c 	.word	0x20000b0c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20000a74 	.word	0x20000a74
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20000a78 	.word	0x20000a78
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <__aeabi_uldivmod>:
 8000458:	b953      	cbnz	r3, 8000470 <__aeabi_uldivmod+0x18>
 800045a:	b94a      	cbnz	r2, 8000470 <__aeabi_uldivmod+0x18>
 800045c:	2900      	cmp	r1, #0
 800045e:	bf08      	it	eq
 8000460:	2800      	cmpeq	r0, #0
 8000462:	bf1c      	itt	ne
 8000464:	f04f 31ff 	movne.w	r1, #4294967295
 8000468:	f04f 30ff 	movne.w	r0, #4294967295
 800046c:	f000 b96a 	b.w	8000744 <__aeabi_idiv0>
 8000470:	f1ad 0c08 	sub.w	ip, sp, #8
 8000474:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000478:	f000 f806 	bl	8000488 <__udivmoddi4>
 800047c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000484:	b004      	add	sp, #16
 8000486:	4770      	bx	lr

08000488 <__udivmoddi4>:
 8000488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800048c:	9d08      	ldr	r5, [sp, #32]
 800048e:	460c      	mov	r4, r1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d14e      	bne.n	8000532 <__udivmoddi4+0xaa>
 8000494:	4694      	mov	ip, r2
 8000496:	458c      	cmp	ip, r1
 8000498:	4686      	mov	lr, r0
 800049a:	fab2 f282 	clz	r2, r2
 800049e:	d962      	bls.n	8000566 <__udivmoddi4+0xde>
 80004a0:	b14a      	cbz	r2, 80004b6 <__udivmoddi4+0x2e>
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	4091      	lsls	r1, r2
 80004a8:	fa20 f303 	lsr.w	r3, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	4319      	orrs	r1, r3
 80004b2:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ba:	fa1f f68c 	uxth.w	r6, ip
 80004be:	fbb1 f4f7 	udiv	r4, r1, r7
 80004c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004c6:	fb07 1114 	mls	r1, r7, r4, r1
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb04 f106 	mul.w	r1, r4, r6
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d90a      	bls.n	80004ec <__udivmoddi4+0x64>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f104 30ff 	add.w	r0, r4, #4294967295
 80004de:	f080 8112 	bcs.w	8000706 <__udivmoddi4+0x27e>
 80004e2:	4299      	cmp	r1, r3
 80004e4:	f240 810f 	bls.w	8000706 <__udivmoddi4+0x27e>
 80004e8:	3c02      	subs	r4, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a59      	subs	r1, r3, r1
 80004ee:	fa1f f38e 	uxth.w	r3, lr
 80004f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f6:	fb07 1110 	mls	r1, r7, r0, r1
 80004fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004fe:	fb00 f606 	mul.w	r6, r0, r6
 8000502:	429e      	cmp	r6, r3
 8000504:	d90a      	bls.n	800051c <__udivmoddi4+0x94>
 8000506:	eb1c 0303 	adds.w	r3, ip, r3
 800050a:	f100 31ff 	add.w	r1, r0, #4294967295
 800050e:	f080 80fc 	bcs.w	800070a <__udivmoddi4+0x282>
 8000512:	429e      	cmp	r6, r3
 8000514:	f240 80f9 	bls.w	800070a <__udivmoddi4+0x282>
 8000518:	4463      	add	r3, ip
 800051a:	3802      	subs	r0, #2
 800051c:	1b9b      	subs	r3, r3, r6
 800051e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000522:	2100      	movs	r1, #0
 8000524:	b11d      	cbz	r5, 800052e <__udivmoddi4+0xa6>
 8000526:	40d3      	lsrs	r3, r2
 8000528:	2200      	movs	r2, #0
 800052a:	e9c5 3200 	strd	r3, r2, [r5]
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	428b      	cmp	r3, r1
 8000534:	d905      	bls.n	8000542 <__udivmoddi4+0xba>
 8000536:	b10d      	cbz	r5, 800053c <__udivmoddi4+0xb4>
 8000538:	e9c5 0100 	strd	r0, r1, [r5]
 800053c:	2100      	movs	r1, #0
 800053e:	4608      	mov	r0, r1
 8000540:	e7f5      	b.n	800052e <__udivmoddi4+0xa6>
 8000542:	fab3 f183 	clz	r1, r3
 8000546:	2900      	cmp	r1, #0
 8000548:	d146      	bne.n	80005d8 <__udivmoddi4+0x150>
 800054a:	42a3      	cmp	r3, r4
 800054c:	d302      	bcc.n	8000554 <__udivmoddi4+0xcc>
 800054e:	4290      	cmp	r0, r2
 8000550:	f0c0 80f0 	bcc.w	8000734 <__udivmoddi4+0x2ac>
 8000554:	1a86      	subs	r6, r0, r2
 8000556:	eb64 0303 	sbc.w	r3, r4, r3
 800055a:	2001      	movs	r0, #1
 800055c:	2d00      	cmp	r5, #0
 800055e:	d0e6      	beq.n	800052e <__udivmoddi4+0xa6>
 8000560:	e9c5 6300 	strd	r6, r3, [r5]
 8000564:	e7e3      	b.n	800052e <__udivmoddi4+0xa6>
 8000566:	2a00      	cmp	r2, #0
 8000568:	f040 8090 	bne.w	800068c <__udivmoddi4+0x204>
 800056c:	eba1 040c 	sub.w	r4, r1, ip
 8000570:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000574:	fa1f f78c 	uxth.w	r7, ip
 8000578:	2101      	movs	r1, #1
 800057a:	fbb4 f6f8 	udiv	r6, r4, r8
 800057e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000582:	fb08 4416 	mls	r4, r8, r6, r4
 8000586:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800058a:	fb07 f006 	mul.w	r0, r7, r6
 800058e:	4298      	cmp	r0, r3
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x11c>
 8000592:	eb1c 0303 	adds.w	r3, ip, r3
 8000596:	f106 34ff 	add.w	r4, r6, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x11a>
 800059c:	4298      	cmp	r0, r3
 800059e:	f200 80cd 	bhi.w	800073c <__udivmoddi4+0x2b4>
 80005a2:	4626      	mov	r6, r4
 80005a4:	1a1c      	subs	r4, r3, r0
 80005a6:	fa1f f38e 	uxth.w	r3, lr
 80005aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80005ae:	fb08 4410 	mls	r4, r8, r0, r4
 80005b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80005b6:	fb00 f707 	mul.w	r7, r0, r7
 80005ba:	429f      	cmp	r7, r3
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x148>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f100 34ff 	add.w	r4, r0, #4294967295
 80005c6:	d202      	bcs.n	80005ce <__udivmoddi4+0x146>
 80005c8:	429f      	cmp	r7, r3
 80005ca:	f200 80b0 	bhi.w	800072e <__udivmoddi4+0x2a6>
 80005ce:	4620      	mov	r0, r4
 80005d0:	1bdb      	subs	r3, r3, r7
 80005d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005d6:	e7a5      	b.n	8000524 <__udivmoddi4+0x9c>
 80005d8:	f1c1 0620 	rsb	r6, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 f706 	lsr.w	r7, r2, r6
 80005e2:	431f      	orrs	r7, r3
 80005e4:	fa20 fc06 	lsr.w	ip, r0, r6
 80005e8:	fa04 f301 	lsl.w	r3, r4, r1
 80005ec:	ea43 030c 	orr.w	r3, r3, ip
 80005f0:	40f4      	lsrs	r4, r6
 80005f2:	fa00 f801 	lsl.w	r8, r0, r1
 80005f6:	0c38      	lsrs	r0, r7, #16
 80005f8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80005fc:	fbb4 fef0 	udiv	lr, r4, r0
 8000600:	fa1f fc87 	uxth.w	ip, r7
 8000604:	fb00 441e 	mls	r4, r0, lr, r4
 8000608:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800060c:	fb0e f90c 	mul.w	r9, lr, ip
 8000610:	45a1      	cmp	r9, r4
 8000612:	fa02 f201 	lsl.w	r2, r2, r1
 8000616:	d90a      	bls.n	800062e <__udivmoddi4+0x1a6>
 8000618:	193c      	adds	r4, r7, r4
 800061a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800061e:	f080 8084 	bcs.w	800072a <__udivmoddi4+0x2a2>
 8000622:	45a1      	cmp	r9, r4
 8000624:	f240 8081 	bls.w	800072a <__udivmoddi4+0x2a2>
 8000628:	f1ae 0e02 	sub.w	lr, lr, #2
 800062c:	443c      	add	r4, r7
 800062e:	eba4 0409 	sub.w	r4, r4, r9
 8000632:	fa1f f983 	uxth.w	r9, r3
 8000636:	fbb4 f3f0 	udiv	r3, r4, r0
 800063a:	fb00 4413 	mls	r4, r0, r3, r4
 800063e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000642:	fb03 fc0c 	mul.w	ip, r3, ip
 8000646:	45a4      	cmp	ip, r4
 8000648:	d907      	bls.n	800065a <__udivmoddi4+0x1d2>
 800064a:	193c      	adds	r4, r7, r4
 800064c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000650:	d267      	bcs.n	8000722 <__udivmoddi4+0x29a>
 8000652:	45a4      	cmp	ip, r4
 8000654:	d965      	bls.n	8000722 <__udivmoddi4+0x29a>
 8000656:	3b02      	subs	r3, #2
 8000658:	443c      	add	r4, r7
 800065a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800065e:	fba0 9302 	umull	r9, r3, r0, r2
 8000662:	eba4 040c 	sub.w	r4, r4, ip
 8000666:	429c      	cmp	r4, r3
 8000668:	46ce      	mov	lr, r9
 800066a:	469c      	mov	ip, r3
 800066c:	d351      	bcc.n	8000712 <__udivmoddi4+0x28a>
 800066e:	d04e      	beq.n	800070e <__udivmoddi4+0x286>
 8000670:	b155      	cbz	r5, 8000688 <__udivmoddi4+0x200>
 8000672:	ebb8 030e 	subs.w	r3, r8, lr
 8000676:	eb64 040c 	sbc.w	r4, r4, ip
 800067a:	fa04 f606 	lsl.w	r6, r4, r6
 800067e:	40cb      	lsrs	r3, r1
 8000680:	431e      	orrs	r6, r3
 8000682:	40cc      	lsrs	r4, r1
 8000684:	e9c5 6400 	strd	r6, r4, [r5]
 8000688:	2100      	movs	r1, #0
 800068a:	e750      	b.n	800052e <__udivmoddi4+0xa6>
 800068c:	f1c2 0320 	rsb	r3, r2, #32
 8000690:	fa20 f103 	lsr.w	r1, r0, r3
 8000694:	fa0c fc02 	lsl.w	ip, ip, r2
 8000698:	fa24 f303 	lsr.w	r3, r4, r3
 800069c:	4094      	lsls	r4, r2
 800069e:	430c      	orrs	r4, r1
 80006a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a8:	fa1f f78c 	uxth.w	r7, ip
 80006ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80006b0:	fb08 3110 	mls	r1, r8, r0, r3
 80006b4:	0c23      	lsrs	r3, r4, #16
 80006b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ba:	fb00 f107 	mul.w	r1, r0, r7
 80006be:	4299      	cmp	r1, r3
 80006c0:	d908      	bls.n	80006d4 <__udivmoddi4+0x24c>
 80006c2:	eb1c 0303 	adds.w	r3, ip, r3
 80006c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80006ca:	d22c      	bcs.n	8000726 <__udivmoddi4+0x29e>
 80006cc:	4299      	cmp	r1, r3
 80006ce:	d92a      	bls.n	8000726 <__udivmoddi4+0x29e>
 80006d0:	3802      	subs	r0, #2
 80006d2:	4463      	add	r3, ip
 80006d4:	1a5b      	subs	r3, r3, r1
 80006d6:	b2a4      	uxth	r4, r4
 80006d8:	fbb3 f1f8 	udiv	r1, r3, r8
 80006dc:	fb08 3311 	mls	r3, r8, r1, r3
 80006e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006e4:	fb01 f307 	mul.w	r3, r1, r7
 80006e8:	42a3      	cmp	r3, r4
 80006ea:	d908      	bls.n	80006fe <__udivmoddi4+0x276>
 80006ec:	eb1c 0404 	adds.w	r4, ip, r4
 80006f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80006f4:	d213      	bcs.n	800071e <__udivmoddi4+0x296>
 80006f6:	42a3      	cmp	r3, r4
 80006f8:	d911      	bls.n	800071e <__udivmoddi4+0x296>
 80006fa:	3902      	subs	r1, #2
 80006fc:	4464      	add	r4, ip
 80006fe:	1ae4      	subs	r4, r4, r3
 8000700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000704:	e739      	b.n	800057a <__udivmoddi4+0xf2>
 8000706:	4604      	mov	r4, r0
 8000708:	e6f0      	b.n	80004ec <__udivmoddi4+0x64>
 800070a:	4608      	mov	r0, r1
 800070c:	e706      	b.n	800051c <__udivmoddi4+0x94>
 800070e:	45c8      	cmp	r8, r9
 8000710:	d2ae      	bcs.n	8000670 <__udivmoddi4+0x1e8>
 8000712:	ebb9 0e02 	subs.w	lr, r9, r2
 8000716:	eb63 0c07 	sbc.w	ip, r3, r7
 800071a:	3801      	subs	r0, #1
 800071c:	e7a8      	b.n	8000670 <__udivmoddi4+0x1e8>
 800071e:	4631      	mov	r1, r6
 8000720:	e7ed      	b.n	80006fe <__udivmoddi4+0x276>
 8000722:	4603      	mov	r3, r0
 8000724:	e799      	b.n	800065a <__udivmoddi4+0x1d2>
 8000726:	4630      	mov	r0, r6
 8000728:	e7d4      	b.n	80006d4 <__udivmoddi4+0x24c>
 800072a:	46d6      	mov	lr, sl
 800072c:	e77f      	b.n	800062e <__udivmoddi4+0x1a6>
 800072e:	4463      	add	r3, ip
 8000730:	3802      	subs	r0, #2
 8000732:	e74d      	b.n	80005d0 <__udivmoddi4+0x148>
 8000734:	4606      	mov	r6, r0
 8000736:	4623      	mov	r3, r4
 8000738:	4608      	mov	r0, r1
 800073a:	e70f      	b.n	800055c <__udivmoddi4+0xd4>
 800073c:	3e02      	subs	r6, #2
 800073e:	4463      	add	r3, ip
 8000740:	e730      	b.n	80005a4 <__udivmoddi4+0x11c>
 8000742:	bf00      	nop

08000744 <__aeabi_idiv0>:
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop

08000748 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af02      	add	r7, sp, #8
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000754:	2334      	movs	r3, #52	@ 0x34
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800075c:	4a0b      	ldr	r2, [pc, #44]	@ (800078c <tx_application_define+0x44>)
 800075e:	490c      	ldr	r1, [pc, #48]	@ (8000790 <tx_application_define+0x48>)
 8000760:	480c      	ldr	r0, [pc, #48]	@ (8000794 <tx_application_define+0x4c>)
 8000762:	f009 fa47 	bl	8009bf4 <_txe_byte_pool_create>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10a      	bne.n	8000782 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800076c:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <tx_application_define+0x4c>)
 800076e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000770:	68b8      	ldr	r0, [r7, #8]
 8000772:	f000 fa57 	bl	8000c24 <App_ThreadX_Init>
 8000776:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800077e:	bf00      	nop
 8000780:	e7fd      	b.n	800077e <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 8000782:	bf00      	nop
 8000784:	3710      	adds	r7, #16
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	2000002c 	.word	0x2000002c
 8000790:	0800a174 	.word	0x0800a174
 8000794:	2000042c 	.word	0x2000042c

08000798 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08c      	sub	sp, #48	@ 0x30
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800079e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007aa:	1d3b      	adds	r3, r7, #4
 80007ac:	2220      	movs	r2, #32
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f009 fca7 	bl	800a104 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007b6:	4b32      	ldr	r3, [pc, #200]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007b8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007be:	4b30      	ldr	r3, [pc, #192]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007c0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007c6:	4b2e      	ldr	r3, [pc, #184]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007d8:	4b29      	ldr	r3, [pc, #164]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007da:	2200      	movs	r2, #0
 80007dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007de:	4b28      	ldr	r3, [pc, #160]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007e4:	4b26      	ldr	r3, [pc, #152]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007ea:	4b25      	ldr	r3, [pc, #148]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80007f0:	4b23      	ldr	r3, [pc, #140]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007f2:	2201      	movs	r2, #1
 80007f4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007f6:	4b22      	ldr	r3, [pc, #136]	@ (8000880 <MX_ADC1_Init+0xe8>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007fe:	4b20      	ldr	r3, [pc, #128]	@ (8000880 <MX_ADC1_Init+0xe8>)
 8000800:	2200      	movs	r2, #0
 8000802:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000804:	4b1e      	ldr	r3, [pc, #120]	@ (8000880 <MX_ADC1_Init+0xe8>)
 8000806:	2200      	movs	r2, #0
 8000808:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800080a:	4b1d      	ldr	r3, [pc, #116]	@ (8000880 <MX_ADC1_Init+0xe8>)
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000812:	4b1b      	ldr	r3, [pc, #108]	@ (8000880 <MX_ADC1_Init+0xe8>)
 8000814:	2200      	movs	r2, #0
 8000816:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000818:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <MX_ADC1_Init+0xe8>)
 800081a:	2200      	movs	r2, #0
 800081c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000820:	4817      	ldr	r0, [pc, #92]	@ (8000880 <MX_ADC1_Init+0xe8>)
 8000822:	f001 fcff 	bl	8002224 <HAL_ADC_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800082c:	f000 ff34 	bl	8001698 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000834:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000838:	4619      	mov	r1, r3
 800083a:	4811      	ldr	r0, [pc, #68]	@ (8000880 <MX_ADC1_Init+0xe8>)
 800083c:	f002 ffc2 	bl	80037c4 <HAL_ADCEx_MultiModeConfigChannel>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000846:	f000 ff27 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_ADC1_Init+0xec>)
 800084c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800084e:	2306      	movs	r3, #6
 8000850:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000856:	237f      	movs	r3, #127	@ 0x7f
 8000858:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800085a:	2304      	movs	r3, #4
 800085c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	4619      	mov	r1, r3
 8000866:	4806      	ldr	r0, [pc, #24]	@ (8000880 <MX_ADC1_Init+0xe8>)
 8000868:	f002 f9ea 	bl	8002c40 <HAL_ADC_ConfigChannel>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000872:	f000 ff11 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	3730      	adds	r7, #48	@ 0x30
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000460 	.word	0x20000460
 8000884:	10c00010 	.word	0x10c00010

08000888 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088e:	463b      	mov	r3, r7
 8000890:	2220      	movs	r2, #32
 8000892:	2100      	movs	r1, #0
 8000894:	4618      	mov	r0, r3
 8000896:	f009 fc35 	bl	800a104 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800089a:	4b5e      	ldr	r3, [pc, #376]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 800089c:	4a5e      	ldr	r2, [pc, #376]	@ (8000a18 <MX_ADC4_Init+0x190>)
 800089e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008a0:	4b5c      	ldr	r3, [pc, #368]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80008a6:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80008a8:	4b5a      	ldr	r3, [pc, #360]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ae:	4b59      	ldr	r3, [pc, #356]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 80008b4:	4b57      	ldr	r3, [pc, #348]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008ba:	4b56      	ldr	r3, [pc, #344]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008bc:	2201      	movs	r2, #1
 80008be:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008c0:	4b54      	ldr	r3, [pc, #336]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008c2:	2208      	movs	r2, #8
 80008c4:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80008c6:	4b53      	ldr	r3, [pc, #332]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 80008cc:	4b51      	ldr	r3, [pc, #324]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 8;
 80008d2:	4b50      	ldr	r3, [pc, #320]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008d4:	2208      	movs	r2, #8
 80008d6:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80008d8:	4b4e      	ldr	r3, [pc, #312]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e0:	4b4c      	ldr	r3, [pc, #304]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008e6:	4b4b      	ldr	r3, [pc, #300]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 80008ec:	4b49      	ldr	r3, [pc, #292]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008f4:	4b47      	ldr	r3, [pc, #284]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008f6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 80008fc:	4b45      	ldr	r3, [pc, #276]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000904:	4843      	ldr	r0, [pc, #268]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 8000906:	f001 fc8d 	bl	8002224 <HAL_ADC_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8000910:	f000 fec2 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000914:	4b41      	ldr	r3, [pc, #260]	@ (8000a1c <MX_ADC4_Init+0x194>)
 8000916:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000918:	2306      	movs	r3, #6
 800091a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000920:	237f      	movs	r3, #127	@ 0x7f
 8000922:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000924:	2304      	movs	r3, #4
 8000926:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800092c:	463b      	mov	r3, r7
 800092e:	4619      	mov	r1, r3
 8000930:	4838      	ldr	r0, [pc, #224]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 8000932:	f002 f985 	bl	8002c40 <HAL_ADC_ConfigChannel>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 800093c:	f000 feac 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000940:	4b37      	ldr	r3, [pc, #220]	@ (8000a20 <MX_ADC4_Init+0x198>)
 8000942:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000944:	230c      	movs	r3, #12
 8000946:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000948:	463b      	mov	r3, r7
 800094a:	4619      	mov	r1, r3
 800094c:	4831      	ldr	r0, [pc, #196]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 800094e:	f002 f977 	bl	8002c40 <HAL_ADC_ConfigChannel>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 8000958:	f000 fe9e 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800095c:	4b31      	ldr	r3, [pc, #196]	@ (8000a24 <MX_ADC4_Init+0x19c>)
 800095e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000960:	2312      	movs	r3, #18
 8000962:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000964:	463b      	mov	r3, r7
 8000966:	4619      	mov	r1, r3
 8000968:	482a      	ldr	r0, [pc, #168]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 800096a:	f002 f969 	bl	8002c40 <HAL_ADC_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_ADC4_Init+0xf0>
  {
    Error_Handler();
 8000974:	f000 fe90 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <MX_ADC4_Init+0x1a0>)
 800097a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800097c:	2318      	movs	r3, #24
 800097e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000980:	463b      	mov	r3, r7
 8000982:	4619      	mov	r1, r3
 8000984:	4823      	ldr	r0, [pc, #140]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 8000986:	f002 f95b 	bl	8002c40 <HAL_ADC_ConfigChannel>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_ADC4_Init+0x10c>
  {
    Error_Handler();
 8000990:	f000 fe82 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000994:	4b25      	ldr	r3, [pc, #148]	@ (8000a2c <MX_ADC4_Init+0x1a4>)
 8000996:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800099c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800099e:	463b      	mov	r3, r7
 80009a0:	4619      	mov	r1, r3
 80009a2:	481c      	ldr	r0, [pc, #112]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80009a4:	f002 f94c 	bl	8002c40 <HAL_ADC_ConfigChannel>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_ADC4_Init+0x12a>
  {
    Error_Handler();
 80009ae:	f000 fe73 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80009b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a30 <MX_ADC4_Init+0x1a8>)
 80009b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80009b6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80009ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009bc:	463b      	mov	r3, r7
 80009be:	4619      	mov	r1, r3
 80009c0:	4814      	ldr	r0, [pc, #80]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80009c2:	f002 f93d 	bl	8002c40 <HAL_ADC_ConfigChannel>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC4_Init+0x148>
  {
    Error_Handler();
 80009cc:	f000 fe64 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009d0:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <MX_ADC4_Init+0x1ac>)
 80009d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80009d4:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80009d8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009da:	463b      	mov	r3, r7
 80009dc:	4619      	mov	r1, r3
 80009de:	480d      	ldr	r0, [pc, #52]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80009e0:	f002 f92e 	bl	8002c40 <HAL_ADC_ConfigChannel>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_ADC4_Init+0x166>
  {
    Error_Handler();
 80009ea:	f000 fe55 	bl	8001698 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80009ee:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <MX_ADC4_Init+0x1b0>)
 80009f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009f2:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80009f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009f8:	463b      	mov	r3, r7
 80009fa:	4619      	mov	r1, r3
 80009fc:	4805      	ldr	r0, [pc, #20]	@ (8000a14 <MX_ADC4_Init+0x18c>)
 80009fe:	f002 f91f 	bl	8002c40 <HAL_ADC_ConfigChannel>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_ADC4_Init+0x184>
  {
    Error_Handler();
 8000a08:	f000 fe46 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	3720      	adds	r7, #32
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200004cc 	.word	0x200004cc
 8000a18:	50000500 	.word	0x50000500
 8000a1c:	14f00020 	.word	0x14f00020
 8000a20:	32601000 	.word	0x32601000
 8000a24:	2a000400 	.word	0x2a000400
 8000a28:	2e300800 	.word	0x2e300800
 8000a2c:	36902000 	.word	0x36902000
 8000a30:	1d500080 	.word	0x1d500080
 8000a34:	21800100 	.word	0x21800100
 8000a38:	25b00200 	.word	0x25b00200

08000a3c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b0a2      	sub	sp, #136	@ 0x88
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a54:	f107 0320 	add.w	r3, r7, #32
 8000a58:	2254      	movs	r2, #84	@ 0x54
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f009 fb51 	bl	800a104 <memset>
  if(adcHandle->Instance==ADC1)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a6a:	d135      	bne.n	8000ad8 <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a70:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a72:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a76:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a78:	f107 0320 	add.w	r3, r7, #32
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f005 fd07 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a88:	f000 fe06 	bl	8001698 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a8c:	4b58      	ldr	r3, [pc, #352]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a90:	4a57      	ldr	r2, [pc, #348]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000a92:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a98:	4b55      	ldr	r3, [pc, #340]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aa0:	61fb      	str	r3, [r7, #28]
 8000aa2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa4:	4b52      	ldr	r3, [pc, #328]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa8:	4a51      	ldr	r2, [pc, #324]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab0:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	61bb      	str	r3, [r7, #24]
 8000aba:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = FIRMWARECHECK_Pin;
 8000abc:	2308      	movs	r3, #8
 8000abe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(FIRMWARECHECK_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000acc:	4619      	mov	r1, r3
 8000ace:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ad2:	f003 fdff 	bl	80046d4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000ad6:	e086      	b.n	8000be6 <HAL_ADC_MspInit+0x1aa>
  else if(adcHandle->Instance==ADC4)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a45      	ldr	r2, [pc, #276]	@ (8000bf4 <HAL_ADC_MspInit+0x1b8>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	f040 8081 	bne.w	8000be6 <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000ae4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ae8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000aea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000aee:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af0:	f107 0320 	add.w	r3, r7, #32
 8000af4:	4618      	mov	r0, r3
 8000af6:	f005 fccb 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <HAL_ADC_MspInit+0xc8>
      Error_Handler();
 8000b00:	f000 fdca 	bl	8001698 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000b04:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b08:	4a39      	ldr	r2, [pc, #228]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b10:	4b37      	ldr	r3, [pc, #220]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b18:	617b      	str	r3, [r7, #20]
 8000b1a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1c:	4b34      	ldr	r3, [pc, #208]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a33      	ldr	r2, [pc, #204]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b22:	f043 0302 	orr.w	r3, r3, #2
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b31      	ldr	r3, [pc, #196]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f003 0302 	and.w	r3, r3, #2
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b34:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b38:	4a2d      	ldr	r2, [pc, #180]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b3a:	f043 0308 	orr.w	r3, r3, #8
 8000b3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b40:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf0 <HAL_ADC_MspInit+0x1b4>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b44:	f003 0308 	and.w	r3, r3, #8
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8000b4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b50:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b52:	2303      	movs	r3, #3
 8000b54:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4825      	ldr	r0, [pc, #148]	@ (8000bf8 <HAL_ADC_MspInit+0x1bc>)
 8000b62:	f003 fdb7 	bl	80046d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG_2_Pin|ANALOG_5_Pin|ANALOG_6_Pin|ANALOG_7_Pin
 8000b66:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 8000b6a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b74:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4820      	ldr	r0, [pc, #128]	@ (8000bfc <HAL_ADC_MspInit+0x1c0>)
 8000b7c:	f003 fdaa 	bl	80046d4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel3;
 8000b80:	4b1f      	ldr	r3, [pc, #124]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000b82:	4a20      	ldr	r2, [pc, #128]	@ (8000c04 <HAL_ADC_MspInit+0x1c8>)
 8000b84:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8000b86:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000b88:	2226      	movs	r2, #38	@ 0x26
 8000b8a:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b92:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8000b98:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000b9a:	2280      	movs	r2, #128	@ 0x80
 8000b9c:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b9e:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ba4:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000ba8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bac:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8000bae:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000bb0:	2220      	movs	r2, #32
 8000bb2:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8000bb4:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8000bba:	4811      	ldr	r0, [pc, #68]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000bbc:	f003 f8dc 	bl	8003d78 <HAL_DMA_Init>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8000bc6:	f000 fd67 	bl	8001698 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000bce:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c00 <HAL_ADC_MspInit+0x1c4>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	203d      	movs	r0, #61	@ 0x3d
 8000bdc:	f002 ffb2 	bl	8003b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8000be0:	203d      	movs	r0, #61	@ 0x3d
 8000be2:	f002 ffc9 	bl	8003b78 <HAL_NVIC_EnableIRQ>
}
 8000be6:	bf00      	nop
 8000be8:	3788      	adds	r7, #136	@ 0x88
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	50000500 	.word	0x50000500
 8000bf8:	48000400 	.word	0x48000400
 8000bfc:	48000c00 	.word	0x48000c00
 8000c00:	20000538 	.word	0x20000538
 8000c04:	40020030 	.word	0x40020030

08000c08 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC4_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
    tx_semaphore_put(&analogSemaphore);
 8000c10:	4803      	ldr	r0, [pc, #12]	@ (8000c20 <HAL_ADC_ConvCpltCallback+0x18>)
 8000c12:	f009 f967 	bl	8009ee4 <_txe_semaphore_put>
}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000648 	.word	0x20000648

08000c24 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08e      	sub	sp, #56	@ 0x38
 8000c28:	af08      	add	r7, sp, #32
 8000c2a:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  TX_BYTE_POOL *bytePool = (TX_BYTE_POOL*)memory_ptr;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	613b      	str	r3, [r7, #16]
  CHAR *pointer;
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8000c34:	f107 010c 	add.w	r1, r7, #12
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c3e:	6938      	ldr	r0, [r7, #16]
 8000c40:	f008 ff64 	bl	8009b0c <_txe_byte_allocate>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <App_ThreadX_Init+0x2a>
	  return TX_POOL_ERROR;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	e047      	b.n	8000cde <App_ThreadX_Init+0xba>
  }

  if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8000c4e:	f107 010c 	add.w	r1, r7, #12
 8000c52:	2300      	movs	r3, #0
 8000c54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c58:	6938      	ldr	r0, [r7, #16]
 8000c5a:	f008 ff57 	bl	8009b0c <_txe_byte_allocate>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <App_ThreadX_Init+0x44>
	  return TX_POOL_ERROR;
 8000c64:	2302      	movs	r3, #2
 8000c66:	e03a      	b.n	8000cde <App_ThreadX_Init+0xba>
  }

  if(tx_thread_create(&txMainThread, "txMainThread", txMainThreadEntry, 0, pointer,
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	22b0      	movs	r2, #176	@ 0xb0
 8000c6c:	9206      	str	r2, [sp, #24]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	9205      	str	r2, [sp, #20]
 8000c72:	2200      	movs	r2, #0
 8000c74:	9204      	str	r2, [sp, #16]
 8000c76:	220a      	movs	r2, #10
 8000c78:	9203      	str	r2, [sp, #12]
 8000c7a:	220a      	movs	r2, #10
 8000c7c:	9202      	str	r2, [sp, #8]
 8000c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c82:	9201      	str	r2, [sp, #4]
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	2300      	movs	r3, #0
 8000c88:	4a17      	ldr	r2, [pc, #92]	@ (8000ce8 <App_ThreadX_Init+0xc4>)
 8000c8a:	4918      	ldr	r1, [pc, #96]	@ (8000cec <App_ThreadX_Init+0xc8>)
 8000c8c:	4818      	ldr	r0, [pc, #96]	@ (8000cf0 <App_ThreadX_Init+0xcc>)
 8000c8e:	f009 f947 	bl	8009f20 <_txe_thread_create>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <App_ThreadX_Init+0x78>
                         TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
                         TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
      return TX_THREAD_ERROR;
 8000c98:	230e      	movs	r3, #14
 8000c9a:	e020      	b.n	8000cde <App_ThreadX_Init+0xba>
  }

  if(tx_thread_create(&txMainThread, "txAnalogThread", txAnalogThreadEntry, 0, pointer,
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	22b0      	movs	r2, #176	@ 0xb0
 8000ca0:	9206      	str	r2, [sp, #24]
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	9205      	str	r2, [sp, #20]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	9204      	str	r2, [sp, #16]
 8000caa:	220a      	movs	r2, #10
 8000cac:	9203      	str	r2, [sp, #12]
 8000cae:	220a      	movs	r2, #10
 8000cb0:	9202      	str	r2, [sp, #8]
 8000cb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cb6:	9201      	str	r2, [sp, #4]
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	2300      	movs	r3, #0
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <App_ThreadX_Init+0xd0>)
 8000cbe:	490e      	ldr	r1, [pc, #56]	@ (8000cf8 <App_ThreadX_Init+0xd4>)
 8000cc0:	480b      	ldr	r0, [pc, #44]	@ (8000cf0 <App_ThreadX_Init+0xcc>)
 8000cc2:	f009 f92d 	bl	8009f20 <_txe_thread_create>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <App_ThreadX_Init+0xac>
                         TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
                         TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS){
      return TX_THREAD_ERROR;
 8000ccc:	230e      	movs	r3, #14
 8000cce:	e006      	b.n	8000cde <App_ThreadX_Init+0xba>
  }

  tx_semaphore_create(&analogSemaphore, "analogSemaphore", 0);
 8000cd0:	231c      	movs	r3, #28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4909      	ldr	r1, [pc, #36]	@ (8000cfc <App_ThreadX_Init+0xd8>)
 8000cd6:	480a      	ldr	r0, [pc, #40]	@ (8000d00 <App_ThreadX_Init+0xdc>)
 8000cd8:	f009 f82c 	bl	8009d34 <_txe_semaphore_create>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000cdc:	697b      	ldr	r3, [r7, #20]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3718      	adds	r7, #24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	08000d11 	.word	0x08000d11
 8000cec:	0800a188 	.word	0x0800a188
 8000cf0:	20000598 	.word	0x20000598
 8000cf4:	08000d3d 	.word	0x08000d3d
 8000cf8:	0800a198 	.word	0x0800a198
 8000cfc:	0800a1a8 	.word	0x0800a1a8
 8000d00:	20000648 	.word	0x20000648

08000d04 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000d08:	f007 fe8a 	bl	8008a20 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <txMainThreadEntry>:

/* USER CODE BEGIN 1 */
void txMainThreadEntry(ULONG threadInput){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]

	while(1){
	    HAL_ADC_Start_DMA(&hadc1, adcValues, NUM_ADC_CHANNELS);
 8000d18:	2208      	movs	r2, #8
 8000d1a:	4905      	ldr	r1, [pc, #20]	@ (8000d30 <txMainThreadEntry+0x20>)
 8000d1c:	4805      	ldr	r0, [pc, #20]	@ (8000d34 <txMainThreadEntry+0x24>)
 8000d1e:	f001 fc3d 	bl	800259c <HAL_ADC_Start_DMA>
	    tx_semaphore_get(&analogSemaphore, TX_WAIT_FOREVER);
 8000d22:	f04f 31ff 	mov.w	r1, #4294967295
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <txMainThreadEntry+0x28>)
 8000d28:	f009 f89a 	bl	8009e60 <_txe_semaphore_get>
	    HAL_ADC_Start_DMA(&hadc1, adcValues, NUM_ADC_CHANNELS);
 8000d2c:	bf00      	nop
 8000d2e:	e7f3      	b.n	8000d18 <txMainThreadEntry+0x8>
 8000d30:	20000664 	.word	0x20000664
 8000d34:	20000460 	.word	0x20000460
 8000d38:	20000648 	.word	0x20000648

08000d3c <txAnalogThreadEntry>:
	}
}

void txAnalogThreadEntry(ULONG threadInput){
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]

    while(1){
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <txAnalogThreadEntry+0x8>

08000d48 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d88 <MX_CRC_Init+0x40>)
 8000d50:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d64:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_CRC_Init+0x3c>)
 8000d72:	f002 ff0f 	bl	8003b94 <HAL_CRC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d7c:	f000 fc8c 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000684 	.word	0x20000684
 8000d88:	40023000 	.word	0x40023000

08000d8c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <HAL_CRC_MspInit+0x38>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d10b      	bne.n	8000db6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <HAL_CRC_MspInit+0x3c>)
 8000da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000da2:	4a09      	ldr	r2, [pc, #36]	@ (8000dc8 <HAL_CRC_MspInit+0x3c>)
 8000da4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000da8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000daa:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <HAL_CRC_MspInit+0x3c>)
 8000dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000db6:	bf00      	nop
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	40023000 	.word	0x40023000
 8000dc8:	40021000 	.word	0x40021000

08000dcc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000dd8:	f043 0304 	orr.w	r3, r3, #4
 8000ddc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000dde:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000de2:	f003 0304 	and.w	r3, r3, #4
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dea:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dee:	4a17      	ldr	r2, [pc, #92]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000df6:	4b15      	ldr	r3, [pc, #84]	@ (8000e4c <MX_DMA_Init+0x80>)
 8000df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e02:	2200      	movs	r2, #0
 8000e04:	2100      	movs	r1, #0
 8000e06:	200b      	movs	r0, #11
 8000e08:	f002 fe9c 	bl	8003b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e0c:	200b      	movs	r0, #11
 8000e0e:	f002 feb3 	bl	8003b78 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	200c      	movs	r0, #12
 8000e18:	f002 fe94 	bl	8003b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000e1c:	200c      	movs	r0, #12
 8000e1e:	f002 feab 	bl	8003b78 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2100      	movs	r1, #0
 8000e26:	200d      	movs	r0, #13
 8000e28:	f002 fe8c 	bl	8003b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000e2c:	200d      	movs	r0, #13
 8000e2e:	f002 fea3 	bl	8003b78 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	205e      	movs	r0, #94	@ 0x5e
 8000e38:	f002 fe84 	bl	8003b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8000e3c:	205e      	movs	r0, #94	@ 0x5e
 8000e3e:	f002 fe9b 	bl	8003b78 <HAL_NVIC_EnableIRQ>

}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	40021000 	.word	0x40021000

08000e50 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000e54:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e56:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <MX_FDCAN1_Init+0x88>)
 8000e58:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000e60:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000e66:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000e6c:	4b19      	ldr	r3, [pc, #100]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000e78:	4b16      	ldr	r3, [pc, #88]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000e7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e80:	2210      	movs	r2, #16
 8000e82:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000e84:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000e8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000e90:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e92:	2202      	movs	r2, #2
 8000e94:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000eae:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000eb4:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000eba:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ec0:	4804      	ldr	r0, [pc, #16]	@ (8000ed4 <MX_FDCAN1_Init+0x84>)
 8000ec2:	f003 fa41 	bl	8004348 <HAL_FDCAN_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000ecc:	f000 fbe4 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	200006a8 	.word	0x200006a8
 8000ed8:	40006400 	.word	0x40006400

08000edc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b09e      	sub	sp, #120	@ 0x78
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	2254      	movs	r2, #84	@ 0x54
 8000efa:	2100      	movs	r1, #0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f009 f901 	bl	800a104 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a20      	ldr	r2, [pc, #128]	@ (8000f88 <HAL_FDCAN_MspInit+0xac>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d139      	bne.n	8000f80 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000f0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f10:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000f12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f16:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f005 fab7 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000f28:	f000 fbb6 	bl	8001698 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f2c:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f30:	4a16      	ldr	r2, [pc, #88]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f38:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f48:	4a10      	ldr	r2, [pc, #64]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f50:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <HAL_FDCAN_MspInit+0xb0>)
 8000f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f5c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f60:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	2302      	movs	r3, #2
 8000f64:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000f6e:	2309      	movs	r3, #9
 8000f70:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f72:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7c:	f003 fbaa 	bl	80046d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000f80:	bf00      	nop
 8000f82:	3778      	adds	r7, #120	@ 0x78
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40006400 	.word	0x40006400
 8000f8c:	40021000 	.word	0x40021000

08000f90 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2[4];
uint32_t difference[4];
double frequency[4];
uint8_t is_first_captured[4];

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    uint8_t channel = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]
    uint8_t hal_channel = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73bb      	strb	r3, [r7, #14]

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	7f1b      	ldrb	r3, [r3, #28]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d104      	bne.n	8000fb2 <HAL_TIM_IC_CaptureCallback+0x22>
        channel = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	73bb      	strb	r3, [r7, #14]
 8000fb0:	e01c      	b.n	8000fec <HAL_TIM_IC_CaptureCallback+0x5c>
    } else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7f1b      	ldrb	r3, [r3, #28]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d104      	bne.n	8000fc4 <HAL_TIM_IC_CaptureCallback+0x34>
        channel = 1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_2;
 8000fbe:	2304      	movs	r3, #4
 8000fc0:	73bb      	strb	r3, [r7, #14]
 8000fc2:	e013      	b.n	8000fec <HAL_TIM_IC_CaptureCallback+0x5c>
    } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	7f1b      	ldrb	r3, [r3, #28]
 8000fc8:	2b04      	cmp	r3, #4
 8000fca:	d104      	bne.n	8000fd6 <HAL_TIM_IC_CaptureCallback+0x46>
        channel = 2;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_3;
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	73bb      	strb	r3, [r7, #14]
 8000fd4:	e00a      	b.n	8000fec <HAL_TIM_IC_CaptureCallback+0x5c>
    } else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4){
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	7f1b      	ldrb	r3, [r3, #28]
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d104      	bne.n	8000fe8 <HAL_TIM_IC_CaptureCallback+0x58>
        channel = 3;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	73fb      	strb	r3, [r7, #15]
        hal_channel = TIM_CHANNEL_4;
 8000fe2:	230c      	movs	r3, #12
 8000fe4:	73bb      	strb	r3, [r7, #14]
 8000fe6:	e001      	b.n	8000fec <HAL_TIM_IC_CaptureCallback+0x5c>
    } else {
        Error_Handler();
 8000fe8:	f000 fb56 	bl	8001698 <Error_Handler>
    }

    if (is_first_captured[channel] == 0) {  // check if first rising edge to begin capture
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	4a2e      	ldr	r2, [pc, #184]	@ (80010a8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000ff0:	5cd3      	ldrb	r3, [r2, r3]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10e      	bne.n	8001014 <HAL_TIM_IC_CaptureCallback+0x84>
        IC_Val1[channel] = HAL_TIM_ReadCapturedValue(htim, hal_channel);
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	7bfc      	ldrb	r4, [r7, #15]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f006 f85b 	bl	80070b8 <HAL_TIM_ReadCapturedValue>
 8001002:	4603      	mov	r3, r0
 8001004:	4a29      	ldr	r2, [pc, #164]	@ (80010ac <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001006:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        is_first_captured[channel] = 1; // set flag to indicate next value will be second rising edge
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	4a26      	ldr	r2, [pc, #152]	@ (80010a8 <HAL_TIM_IC_CaptureCallback+0x118>)
 800100e:	2101      	movs	r1, #1
 8001010:	54d1      	strb	r1, [r2, r3]
//        float refClock = TIMCLOCK/(PRESCALAR);
//        frequency[channel] = refClock / difference[channel];
        is_first_captured[channel] = 0;
    }

}
 8001012:	e045      	b.n	80010a0 <HAL_TIM_IC_CaptureCallback+0x110>
    } else if (is_first_captured[channel] == 1) {   // second rising edge
 8001014:	7bfb      	ldrb	r3, [r7, #15]
 8001016:	4a24      	ldr	r2, [pc, #144]	@ (80010a8 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001018:	5cd3      	ldrb	r3, [r2, r3]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d140      	bne.n	80010a0 <HAL_TIM_IC_CaptureCallback+0x110>
        IC_Val2[channel] = HAL_TIM_ReadCapturedValue(htim, hal_channel);
 800101e:	7bbb      	ldrb	r3, [r7, #14]
 8001020:	7bfc      	ldrb	r4, [r7, #15]
 8001022:	4619      	mov	r1, r3
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f006 f847 	bl	80070b8 <HAL_TIM_ReadCapturedValue>
 800102a:	4603      	mov	r3, r0
 800102c:	4a20      	ldr	r2, [pc, #128]	@ (80010b0 <HAL_TIM_IC_CaptureCallback+0x120>)
 800102e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
        if (IC_Val2[channel] > IC_Val1[channel]) {  // first capture before second
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	4a1e      	ldr	r2, [pc, #120]	@ (80010b0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001036:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	491b      	ldr	r1, [pc, #108]	@ (80010ac <HAL_TIM_IC_CaptureCallback+0x11c>)
 800103e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001042:	429a      	cmp	r2, r3
 8001044:	d90d      	bls.n	8001062 <HAL_TIM_IC_CaptureCallback+0xd2>
            difference[channel] = IC_Val2[channel] - IC_Val1[channel];
 8001046:	7bfb      	ldrb	r3, [r7, #15]
 8001048:	4a19      	ldr	r2, [pc, #100]	@ (80010b0 <HAL_TIM_IC_CaptureCallback+0x120>)
 800104a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	4a16      	ldr	r2, [pc, #88]	@ (80010ac <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001052:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	1a8a      	subs	r2, r1, r2
 800105a:	4916      	ldr	r1, [pc, #88]	@ (80010b4 <HAL_TIM_IC_CaptureCallback+0x124>)
 800105c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001060:	e01a      	b.n	8001098 <HAL_TIM_IC_CaptureCallback+0x108>
        } else if (IC_Val2[channel] < IC_Val1[channel]) {   // first capture after second robust check
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	4a12      	ldr	r2, [pc, #72]	@ (80010b0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001066:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	490f      	ldr	r1, [pc, #60]	@ (80010ac <HAL_TIM_IC_CaptureCallback+0x11c>)
 800106e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001072:	429a      	cmp	r2, r3
 8001074:	d20e      	bcs.n	8001094 <HAL_TIM_IC_CaptureCallback+0x104>
            difference[channel] = ((100 - IC_Val1[channel]) + IC_Val2[channel]) + 1;
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	4a0d      	ldr	r2, [pc, #52]	@ (80010b0 <HAL_TIM_IC_CaptureCallback+0x120>)
 800107a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	490a      	ldr	r1, [pc, #40]	@ (80010ac <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001082:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001086:	1ad2      	subs	r2, r2, r3
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	3265      	adds	r2, #101	@ 0x65
 800108c:	4909      	ldr	r1, [pc, #36]	@ (80010b4 <HAL_TIM_IC_CaptureCallback+0x124>)
 800108e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001092:	e001      	b.n	8001098 <HAL_TIM_IC_CaptureCallback+0x108>
            Error_Handler();
 8001094:	f000 fb00 	bl	8001698 <Error_Handler>
        is_first_captured[channel] = 0;
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	4a03      	ldr	r2, [pc, #12]	@ (80010a8 <HAL_TIM_IC_CaptureCallback+0x118>)
 800109c:	2100      	movs	r1, #0
 800109e:	54d1      	strb	r1, [r2, r3]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd90      	pop	{r4, r7, pc}
 80010a8:	2000073c 	.word	0x2000073c
 80010ac:	2000070c 	.word	0x2000070c
 80010b0:	2000071c 	.word	0x2000071c
 80010b4:	2000072c 	.word	0x2000072c

080010b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08c      	sub	sp, #48	@ 0x30
 80010bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010be:	f107 031c 	add.w	r3, r7, #28
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
 80010cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ce:	4b5b      	ldr	r3, [pc, #364]	@ (800123c <MX_GPIO_Init+0x184>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4a5a      	ldr	r2, [pc, #360]	@ (800123c <MX_GPIO_Init+0x184>)
 80010d4:	f043 0320 	orr.w	r3, r3, #32
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4b58      	ldr	r3, [pc, #352]	@ (800123c <MX_GPIO_Init+0x184>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0320 	and.w	r3, r3, #32
 80010e2:	61bb      	str	r3, [r7, #24]
 80010e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	4b55      	ldr	r3, [pc, #340]	@ (800123c <MX_GPIO_Init+0x184>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4a54      	ldr	r2, [pc, #336]	@ (800123c <MX_GPIO_Init+0x184>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4b52      	ldr	r3, [pc, #328]	@ (800123c <MX_GPIO_Init+0x184>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	617b      	str	r3, [r7, #20]
 80010fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	4b4f      	ldr	r3, [pc, #316]	@ (800123c <MX_GPIO_Init+0x184>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4a4e      	ldr	r2, [pc, #312]	@ (800123c <MX_GPIO_Init+0x184>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4b4c      	ldr	r3, [pc, #304]	@ (800123c <MX_GPIO_Init+0x184>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001116:	4b49      	ldr	r3, [pc, #292]	@ (800123c <MX_GPIO_Init+0x184>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a48      	ldr	r2, [pc, #288]	@ (800123c <MX_GPIO_Init+0x184>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b46      	ldr	r3, [pc, #280]	@ (800123c <MX_GPIO_Init+0x184>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800112e:	4b43      	ldr	r3, [pc, #268]	@ (800123c <MX_GPIO_Init+0x184>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a42      	ldr	r2, [pc, #264]	@ (800123c <MX_GPIO_Init+0x184>)
 8001134:	f043 0310 	orr.w	r3, r3, #16
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b40      	ldr	r3, [pc, #256]	@ (800123c <MX_GPIO_Init+0x184>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0310 	and.w	r3, r3, #16
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001146:	4b3d      	ldr	r3, [pc, #244]	@ (800123c <MX_GPIO_Init+0x184>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a3c      	ldr	r2, [pc, #240]	@ (800123c <MX_GPIO_Init+0x184>)
 800114c:	f043 0308 	orr.w	r3, r3, #8
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b3a      	ldr	r3, [pc, #232]	@ (800123c <MX_GPIO_Init+0x184>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 800115e:	2200      	movs	r2, #0
 8001160:	f641 7130 	movw	r1, #7984	@ 0x1f30
 8001164:	4836      	ldr	r0, [pc, #216]	@ (8001240 <MX_GPIO_Init+0x188>)
 8001166:	f003 fc37 	bl	80049d8 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DRDY1_Pin|RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin, GPIO_PIN_RESET);
 800116a:	2200      	movs	r2, #0
 800116c:	f246 0103 	movw	r1, #24579	@ 0x6003
 8001170:	4834      	ldr	r0, [pc, #208]	@ (8001244 <MX_GPIO_Init+0x18c>)
 8001172:	f003 fc31 	bl	80049d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STARTSYNC_2_Pin|CS2_Pin|DRDY2_Pin|RESET2_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 800117c:	4832      	ldr	r0, [pc, #200]	@ (8001248 <MX_GPIO_Init+0x190>)
 800117e:	f003 fc2b 	bl	80049d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANALOGSWITCH_5_GPIO_Port, ANALOGSWITCH_5_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001188:	4830      	ldr	r0, [pc, #192]	@ (800124c <MX_GPIO_Init+0x194>)
 800118a:	f003 fc25 	bl	80049d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin, GPIO_PIN_RESET);
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001194:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001198:	f003 fc1e 	bl	80049d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 800119c:	f641 7330 	movw	r3, #7984	@ 0x1f30
 80011a0:	61fb      	str	r3, [r7, #28]
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a2:	2301      	movs	r3, #1
 80011a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	4619      	mov	r1, r3
 80011b4:	4822      	ldr	r0, [pc, #136]	@ (8001240 <MX_GPIO_Init+0x188>)
 80011b6:	f003 fa8d 	bl	80046d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DRDY1_Pin|RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin;
 80011ba:	f246 0303 	movw	r3, #24579	@ 0x6003
 80011be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	4619      	mov	r1, r3
 80011d2:	481c      	ldr	r0, [pc, #112]	@ (8001244 <MX_GPIO_Init+0x18c>)
 80011d4:	f003 fa7e 	bl	80046d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = STARTSYNC_2_Pin|CS2_Pin|DRDY2_Pin|RESET2_Pin;
 80011d8:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011de:	2301      	movs	r3, #1
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	4619      	mov	r1, r3
 80011f0:	4815      	ldr	r0, [pc, #84]	@ (8001248 <MX_GPIO_Init+0x190>)
 80011f2:	f003 fa6f 	bl	80046d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_5_Pin;
 80011f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fc:	2301      	movs	r3, #1
 80011fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ANALOGSWITCH_5_GPIO_Port, &GPIO_InitStruct);
 8001208:	f107 031c 	add.w	r3, r7, #28
 800120c:	4619      	mov	r1, r3
 800120e:	480f      	ldr	r0, [pc, #60]	@ (800124c <MX_GPIO_Init+0x194>)
 8001210:	f003 fa60 	bl	80046d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin;
 8001214:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121a:	2301      	movs	r3, #1
 800121c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2300      	movs	r3, #0
 8001224:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 031c 	add.w	r3, r7, #28
 800122a:	4619      	mov	r1, r3
 800122c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001230:	f003 fa50 	bl	80046d4 <HAL_GPIO_Init>

}
 8001234:	bf00      	nop
 8001236:	3730      	adds	r7, #48	@ 0x30
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000
 8001240:	48000800 	.word	0x48000800
 8001244:	48000400 	.word	0x48000400
 8001248:	48001000 	.word	0x48001000
 800124c:	48000c00 	.word	0x48000c00

08001250 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001254:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001256:	4a1c      	ldr	r2, [pc, #112]	@ (80012c8 <MX_I2C1_Init+0x78>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 800125a:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <MX_I2C1_Init+0x74>)
 800125c:	4a1b      	ldr	r2, [pc, #108]	@ (80012cc <MX_I2C1_Init+0x7c>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001268:	2201      	movs	r2, #1
 800126a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <MX_I2C1_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001278:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <MX_I2C1_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001280:	2200      	movs	r2, #0
 8001282:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001284:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <MX_I2C1_Init+0x74>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800128a:	480e      	ldr	r0, [pc, #56]	@ (80012c4 <MX_I2C1_Init+0x74>)
 800128c:	f003 fbbc 	bl	8004a08 <HAL_I2C_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001296:	f000 f9ff 	bl	8001698 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800129a:	2100      	movs	r1, #0
 800129c:	4809      	ldr	r0, [pc, #36]	@ (80012c4 <MX_I2C1_Init+0x74>)
 800129e:	f004 fa4c 	bl	800573a <HAL_I2CEx_ConfigAnalogFilter>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012a8:	f000 f9f6 	bl	8001698 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012ac:	2100      	movs	r1, #0
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <MX_I2C1_Init+0x74>)
 80012b0:	f004 fa8e 	bl	80057d0 <HAL_I2CEx_ConfigDigitalFilter>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012ba:	f000 f9ed 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000740 	.word	0x20000740
 80012c8:	40005400 	.word	0x40005400
 80012cc:	30a0a7fb 	.word	0x30a0a7fb

080012d0 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <MX_I2C4_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10802D9B;
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012dc:	4a1b      	ldr	r2, [pc, #108]	@ (800134c <MX_I2C4_Init+0x7c>)
 80012de:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80012e0:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_I2C4_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_I2C4_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_I2C4_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800130a:	480e      	ldr	r0, [pc, #56]	@ (8001344 <MX_I2C4_Init+0x74>)
 800130c:	f003 fb7c 	bl	8004a08 <HAL_I2C_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001316:	f000 f9bf 	bl	8001698 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131a:	2100      	movs	r1, #0
 800131c:	4809      	ldr	r0, [pc, #36]	@ (8001344 <MX_I2C4_Init+0x74>)
 800131e:	f004 fa0c 	bl	800573a <HAL_I2CEx_ConfigAnalogFilter>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001328:	f000 f9b6 	bl	8001698 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_I2C4_Init+0x74>)
 8001330:	f004 fa4e 	bl	80057d0 <HAL_I2CEx_ConfigDigitalFilter>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 f9ad 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000794 	.word	0x20000794
 8001348:	40008400 	.word	0x40008400
 800134c:	10802d9b 	.word	0x10802d9b

08001350 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b0a2      	sub	sp, #136	@ 0x88
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001368:	f107 0320 	add.w	r3, r7, #32
 800136c:	2254      	movs	r2, #84	@ 0x54
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f008 fec7 	bl	800a104 <memset>
  if(i2cHandle->Instance==I2C1)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a80      	ldr	r2, [pc, #512]	@ (800157c <HAL_I2C_MspInit+0x22c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d158      	bne.n	8001432 <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001380:	2340      	movs	r3, #64	@ 0x40
 8001382:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001384:	2300      	movs	r3, #0
 8001386:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001388:	f107 0320 	add.w	r3, r7, #32
 800138c:	4618      	mov	r0, r3
 800138e:	f005 f87f 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001398:	f000 f97e 	bl	8001698 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139c:	4b78      	ldr	r3, [pc, #480]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	4a77      	ldr	r2, [pc, #476]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a8:	4b75      	ldr	r3, [pc, #468]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	61fb      	str	r3, [r7, #28]
 80013b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b4:	4b72      	ldr	r3, [pc, #456]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80013b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b8:	4a71      	ldr	r2, [pc, #452]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80013ba:	f043 0302 	orr.w	r3, r3, #2
 80013be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80013c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
 80013ca:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013d2:	2312      	movs	r3, #18
 80013d4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013e0:	2304      	movs	r3, #4
 80013e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80013ea:	4619      	mov	r1, r3
 80013ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013f0:	f003 f970 	bl	80046d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f8:	2312      	movs	r3, #18
 80013fa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001406:	2304      	movs	r3, #4
 8001408:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001410:	4619      	mov	r1, r3
 8001412:	485c      	ldr	r0, [pc, #368]	@ (8001584 <HAL_I2C_MspInit+0x234>)
 8001414:	f003 f95e 	bl	80046d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001418:	4b59      	ldr	r3, [pc, #356]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800141a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141c:	4a58      	ldr	r2, [pc, #352]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800141e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001422:	6593      	str	r3, [r2, #88]	@ 0x58
 8001424:	4b56      	ldr	r3, [pc, #344]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001428:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001430:	e0a0      	b.n	8001574 <HAL_I2C_MspInit+0x224>
  else if(i2cHandle->Instance==I2C4)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a54      	ldr	r2, [pc, #336]	@ (8001588 <HAL_I2C_MspInit+0x238>)
 8001438:	4293      	cmp	r3, r2
 800143a:	f040 809b 	bne.w	8001574 <HAL_I2C_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800143e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001442:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001444:	2300      	movs	r3, #0
 8001446:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001448:	f107 0320 	add.w	r3, r7, #32
 800144c:	4618      	mov	r0, r3
 800144e:	f005 f81f 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <HAL_I2C_MspInit+0x10c>
      Error_Handler();
 8001458:	f000 f91e 	bl	8001698 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800145c:	4b48      	ldr	r3, [pc, #288]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800145e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001460:	4a47      	ldr	r2, [pc, #284]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 8001462:	f043 0304 	orr.w	r3, r3, #4
 8001466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001468:	4b45      	ldr	r3, [pc, #276]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001474:	23c0      	movs	r3, #192	@ 0xc0
 8001476:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001478:	2312      	movs	r3, #18
 800147a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001486:	2308      	movs	r3, #8
 8001488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800148c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001490:	4619      	mov	r1, r3
 8001492:	483e      	ldr	r0, [pc, #248]	@ (800158c <HAL_I2C_MspInit+0x23c>)
 8001494:	f003 f91e 	bl	80046d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001498:	4b39      	ldr	r3, [pc, #228]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800149a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800149c:	4a38      	ldr	r2, [pc, #224]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 800149e:	f043 0302 	orr.w	r3, r3, #2
 80014a2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80014a4:	4b36      	ldr	r3, [pc, #216]	@ (8001580 <HAL_I2C_MspInit+0x230>)
 80014a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 80014b0:	4b37      	ldr	r3, [pc, #220]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014b2:	4a38      	ldr	r2, [pc, #224]	@ (8001594 <HAL_I2C_MspInit+0x244>)
 80014b4:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 80014b6:	4b36      	ldr	r3, [pc, #216]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014b8:	2216      	movs	r2, #22
 80014ba:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014bc:	4b34      	ldr	r3, [pc, #208]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c2:	4b33      	ldr	r3, [pc, #204]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014c8:	4b31      	ldr	r3, [pc, #196]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014ca:	2280      	movs	r2, #128	@ 0x80
 80014cc:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ce:	4b30      	ldr	r3, [pc, #192]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 80014da:	4b2d      	ldr	r3, [pc, #180]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014dc:	2200      	movs	r2, #0
 80014de:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 80014e6:	482a      	ldr	r0, [pc, #168]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014e8:	f002 fc46 	bl	8003d78 <HAL_DMA_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_I2C_MspInit+0x1a6>
      Error_Handler();
 80014f2:	f000 f8d1 	bl	8001698 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a25      	ldr	r2, [pc, #148]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014fc:	4a24      	ldr	r2, [pc, #144]	@ (8001590 <HAL_I2C_MspInit+0x240>)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001502:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001504:	4a25      	ldr	r2, [pc, #148]	@ (800159c <HAL_I2C_MspInit+0x24c>)
 8001506:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001508:	4b23      	ldr	r3, [pc, #140]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 800150a:	2217      	movs	r2, #23
 800150c:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800150e:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001510:	2210      	movs	r2, #16
 8001512:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001514:	4b20      	ldr	r3, [pc, #128]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800151a:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 800151c:	2280      	movs	r2, #128	@ 0x80
 800151e:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001520:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001522:	2200      	movs	r2, #0
 8001524:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001526:	4b1c      	ldr	r3, [pc, #112]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 800152e:	2200      	movs	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001534:	2200      	movs	r2, #0
 8001536:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001538:	4817      	ldr	r0, [pc, #92]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 800153a:	f002 fc1d 	bl	8003d78 <HAL_DMA_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <HAL_I2C_MspInit+0x1f8>
      Error_Handler();
 8001544:	f000 f8a8 	bl	8001698 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a13      	ldr	r2, [pc, #76]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 800154c:	639a      	str	r2, [r3, #56]	@ 0x38
 800154e:	4a12      	ldr	r2, [pc, #72]	@ (8001598 <HAL_I2C_MspInit+0x248>)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001554:	2200      	movs	r2, #0
 8001556:	2100      	movs	r1, #0
 8001558:	2052      	movs	r0, #82	@ 0x52
 800155a:	f002 faf3 	bl	8003b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800155e:	2052      	movs	r0, #82	@ 0x52
 8001560:	f002 fb0a 	bl	8003b78 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001564:	2200      	movs	r2, #0
 8001566:	2100      	movs	r1, #0
 8001568:	2053      	movs	r0, #83	@ 0x53
 800156a:	f002 faeb 	bl	8003b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800156e:	2053      	movs	r0, #83	@ 0x53
 8001570:	f002 fb02 	bl	8003b78 <HAL_NVIC_EnableIRQ>
}
 8001574:	bf00      	nop
 8001576:	3788      	adds	r7, #136	@ 0x88
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40005400 	.word	0x40005400
 8001580:	40021000 	.word	0x40021000
 8001584:	48000400 	.word	0x48000400
 8001588:	40008400 	.word	0x40008400
 800158c:	48000800 	.word	0x48000800
 8001590:	200007e8 	.word	0x200007e8
 8001594:	40020008 	.word	0x40020008
 8001598:	20000848 	.word	0x20000848
 800159c:	4002001c 	.word	0x4002001c

080015a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015a4:	f000 fba3 	bl	8001cee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015a8:	f000 f81a 	bl	80015e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ac:	f7ff fd84 	bl	80010b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80015b0:	f7ff fc0c 	bl	8000dcc <MX_DMA_Init>
  MX_FDCAN1_Init();
 80015b4:	f7ff fc4c 	bl	8000e50 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80015b8:	f000 fa10 	bl	80019dc <MX_TIM2_Init>
  MX_CRC_Init();
 80015bc:	f7ff fbc4 	bl	8000d48 <MX_CRC_Init>
  MX_ADC4_Init();
 80015c0:	f7ff f962 	bl	8000888 <MX_ADC4_Init>
  MX_SPI4_Init();
 80015c4:	f000 f86e 	bl	80016a4 <MX_SPI4_Init>
  MX_ADC1_Init();
 80015c8:	f7ff f8e6 	bl	8000798 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015cc:	f7ff fe40 	bl	8001250 <MX_I2C1_Init>
  MX_I2C4_Init();
 80015d0:	f7ff fe7e 	bl	80012d0 <MX_I2C4_Init>
  MX_LPUART1_UART_Init();
 80015d4:	f000 fac0 	bl	8001b58 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80015d8:	f7ff fb94 	bl	8000d04 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <main+0x3c>

080015e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b094      	sub	sp, #80	@ 0x50
 80015e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015e6:	f107 0318 	add.w	r3, r7, #24
 80015ea:	2238      	movs	r2, #56	@ 0x38
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f008 fd88 	bl	800a104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001602:	2000      	movs	r0, #0
 8001604:	f004 f930 	bl	8005868 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800160c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001610:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001612:	2302      	movs	r3, #2
 8001614:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001616:	2303      	movs	r3, #3
 8001618:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800161a:	2306      	movs	r3, #6
 800161c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800161e:	2355      	movs	r3, #85	@ 0x55
 8001620:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001622:	2302      	movs	r3, #2
 8001624:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001626:	2302      	movs	r3, #2
 8001628:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800162a:	2302      	movs	r3, #2
 800162c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162e:	f107 0318 	add.w	r3, r7, #24
 8001632:	4618      	mov	r0, r3
 8001634:	f004 f9cc 	bl	80059d0 <HAL_RCC_OscConfig>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800163e:	f000 f82b 	bl	8001698 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001642:	230f      	movs	r3, #15
 8001644:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001646:	2303      	movs	r3, #3
 8001648:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2104      	movs	r1, #4
 800165a:	4618      	mov	r0, r3
 800165c:	f004 fcca 	bl	8005ff4 <HAL_RCC_ClockConfig>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001666:	f000 f817 	bl	8001698 <Error_Handler>
  }
}
 800166a:	bf00      	nop
 800166c:	3750      	adds	r7, #80	@ 0x50
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d101      	bne.n	800168a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001686:	f000 fb4b 	bl	8001d20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40001000 	.word	0x40001000

08001698 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800169c:	b672      	cpsid	i
}
 800169e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <Error_Handler+0x8>

080016a4 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80016a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016aa:	4a1c      	ldr	r2, [pc, #112]	@ (800171c <MX_SPI4_Init+0x78>)
 80016ac:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80016ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016b4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80016b6:	4b18      	ldr	r3, [pc, #96]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80016bc:	4b16      	ldr	r3, [pc, #88]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016be:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80016c2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016c4:	4b14      	ldr	r3, [pc, #80]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80016d0:	4b11      	ldr	r3, [pc, #68]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016d6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016da:	2210      	movs	r2, #16
 80016dc:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 80016f0:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016f2:	2207      	movs	r2, #7
 80016f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016f6:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <MX_SPI4_Init+0x74>)
 80016fe:	2208      	movs	r2, #8
 8001700:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001702:	4805      	ldr	r0, [pc, #20]	@ (8001718 <MX_SPI4_Init+0x74>)
 8001704:	f005 f912 	bl	800692c <HAL_SPI_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 800170e:	f7ff ffc3 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200008a8 	.word	0x200008a8
 800171c:	40013c00 	.word	0x40013c00

08001720 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	@ 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a17      	ldr	r2, [pc, #92]	@ (800179c <HAL_SPI_MspInit+0x7c>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d128      	bne.n	8001794 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001742:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 8001744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001746:	4a16      	ldr	r2, [pc, #88]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 8001748:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800174c:	6613      	str	r3, [r2, #96]	@ 0x60
 800174e:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 8001750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001752:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800175a:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	4a10      	ldr	r2, [pc, #64]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 8001760:	f043 0310 	orr.w	r3, r3, #16
 8001764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001766:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <HAL_SPI_MspInit+0x80>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	f003 0310 	and.w	r3, r3, #16
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001772:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
 800177a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001784:	2305      	movs	r3, #5
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <HAL_SPI_MspInit+0x84>)
 8001790:	f002 ffa0 	bl	80046d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001794:	bf00      	nop
 8001796:	3728      	adds	r7, #40	@ 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40013c00 	.word	0x40013c00
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48001000 	.word	0x48001000

080017a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b2:	4a10      	ldr	r2, [pc, #64]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ca:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_MspInit+0x4c>)
 80017d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017da:	603b      	str	r3, [r7, #0]
 80017dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 80017de:	f000 fad1 	bl	8001d84 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 80017e2:	2002      	movs	r0, #2
 80017e4:	f000 faba 	bl	8001d5c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017e8:	f004 f8e2 	bl	80059b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08c      	sub	sp, #48	@ 0x30
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001808:	4b2c      	ldr	r3, [pc, #176]	@ (80018bc <HAL_InitTick+0xc4>)
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	4a2b      	ldr	r2, [pc, #172]	@ (80018bc <HAL_InitTick+0xc4>)
 800180e:	f043 0310 	orr.w	r3, r3, #16
 8001812:	6593      	str	r3, [r2, #88]	@ 0x58
 8001814:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <HAL_InitTick+0xc4>)
 8001816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001818:	f003 0310 	and.w	r3, r3, #16
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001820:	f107 020c 	add.w	r2, r7, #12
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f004 fdb8 	bl	80063a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001830:	f004 fd8a 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8001834:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001838:	4a21      	ldr	r2, [pc, #132]	@ (80018c0 <HAL_InitTick+0xc8>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0c9b      	lsrs	r3, r3, #18
 8001840:	3b01      	subs	r3, #1
 8001842:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001844:	4b1f      	ldr	r3, [pc, #124]	@ (80018c4 <HAL_InitTick+0xcc>)
 8001846:	4a20      	ldr	r2, [pc, #128]	@ (80018c8 <HAL_InitTick+0xd0>)
 8001848:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800184a:	4b1e      	ldr	r3, [pc, #120]	@ (80018c4 <HAL_InitTick+0xcc>)
 800184c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001850:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001852:	4a1c      	ldr	r2, [pc, #112]	@ (80018c4 <HAL_InitTick+0xcc>)
 8001854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001856:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001858:	4b1a      	ldr	r3, [pc, #104]	@ (80018c4 <HAL_InitTick+0xcc>)
 800185a:	2200      	movs	r2, #0
 800185c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185e:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <HAL_InitTick+0xcc>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001864:	4817      	ldr	r0, [pc, #92]	@ (80018c4 <HAL_InitTick+0xcc>)
 8001866:	f005 f90c 	bl	8006a82 <HAL_TIM_Base_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001870:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001874:	2b00      	cmp	r3, #0
 8001876:	d11b      	bne.n	80018b0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001878:	4812      	ldr	r0, [pc, #72]	@ (80018c4 <HAL_InitTick+0xcc>)
 800187a:	f005 f963 	bl	8006b44 <HAL_TIM_Base_Start_IT>
 800187e:	4603      	mov	r3, r0
 8001880:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001888:	2b00      	cmp	r3, #0
 800188a:	d111      	bne.n	80018b0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800188c:	2036      	movs	r0, #54	@ 0x36
 800188e:	f002 f973 	bl	8003b78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b0f      	cmp	r3, #15
 8001896:	d808      	bhi.n	80018aa <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001898:	2200      	movs	r2, #0
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	2036      	movs	r0, #54	@ 0x36
 800189e:	f002 f951 	bl	8003b44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018a2:	4a0a      	ldr	r2, [pc, #40]	@ (80018cc <HAL_InitTick+0xd4>)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	e002      	b.n	80018b0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80018b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3730      	adds	r7, #48	@ 0x30
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40021000 	.word	0x40021000
 80018c0:	431bde83 	.word	0x431bde83
 80018c4:	2000090c 	.word	0x2000090c
 80018c8:	40001000 	.word	0x40001000
 80018cc:	20000004 	.word	0x20000004

080018d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <NMI_Handler+0x4>

080018d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <HardFault_Handler+0x4>

080018e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <MemManage_Handler+0x4>

080018e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <BusFault_Handler+0x4>

080018f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <UsageFault_Handler+0x4>

080018f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <DMA1_Channel1_IRQHandler+0x10>)
 800190e:	f002 fbbd 	bl	800408c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200007e8 	.word	0x200007e8

0800191c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8001920:	4802      	ldr	r0, [pc, #8]	@ (800192c <DMA1_Channel2_IRQHandler+0x10>)
 8001922:	f002 fbb3 	bl	800408c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000848 	.word	0x20000848

08001930 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8001934:	4802      	ldr	r0, [pc, #8]	@ (8001940 <DMA1_Channel3_IRQHandler+0x10>)
 8001936:	f002 fba9 	bl	800408c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000538 	.word	0x20000538

08001944 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <TIM2_IRQHandler+0x10>)
 800194a:	f005 f9ca 	bl	8006ce2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000958 	.word	0x20000958

08001958 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800195c:	4802      	ldr	r0, [pc, #8]	@ (8001968 <TIM6_DAC_IRQHandler+0x10>)
 800195e:	f005 f9c0 	bl	8006ce2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000090c 	.word	0x2000090c

0800196c <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 global interrupt.
  */
void ADC4_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <ADC4_IRQHandler+0x10>)
 8001972:	f000 fee7 	bl	8002744 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200004cc 	.word	0x200004cc

08001980 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <I2C4_EV_IRQHandler+0x10>)
 8001986:	f003 f8da 	bl	8004b3e <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000794 	.word	0x20000794

08001994 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <I2C4_ER_IRQHandler+0x10>)
 800199a:	f003 f8ea 	bl	8004b72 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000794 	.word	0x20000794

080019a8 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END DMAMUX_OVR_IRQn 0 */

  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
	...

080019b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019bc:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <SystemInit+0x20>)
 80019be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <SystemInit+0x20>)
 80019c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019fa:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 80019fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 170-1;
 8001a02:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a04:	22a9      	movs	r2, #169	@ 0xa9
 8001a06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a08:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295
 8001a14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a16:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a1c:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a22:	4827      	ldr	r0, [pc, #156]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a24:	f005 f906 	bl	8006c34 <HAL_TIM_IC_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a2e:	f7ff fe33 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481f      	ldr	r0, [pc, #124]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a42:	f005 fd79 	bl	8007538 <HAL_TIMEx_MasterConfigSynchronization>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001a4c:	f7ff fe24 	bl	8001698 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a50:	2300      	movs	r3, #0
 8001a52:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a54:	2301      	movs	r3, #1
 8001a56:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	4619      	mov	r1, r3
 8001a66:	4816      	ldr	r0, [pc, #88]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a68:	f005 fa8a 	bl	8006f80 <HAL_TIM_IC_ConfigChannel>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a72:	f7ff fe11 	bl	8001698 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001a76:	1d3b      	adds	r3, r7, #4
 8001a78:	2204      	movs	r2, #4
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4810      	ldr	r0, [pc, #64]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a7e:	f005 fa7f 	bl	8006f80 <HAL_TIM_IC_ConfigChannel>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001a88:	f7ff fe06 	bl	8001698 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2208      	movs	r2, #8
 8001a90:	4619      	mov	r1, r3
 8001a92:	480b      	ldr	r0, [pc, #44]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001a94:	f005 fa74 	bl	8006f80 <HAL_TIM_IC_ConfigChannel>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001a9e:	f7ff fdfb 	bl	8001698 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	220c      	movs	r2, #12
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <MX_TIM2_Init+0xe4>)
 8001aaa:	f005 fa69 	bl	8006f80 <HAL_TIM_IC_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001ab4:	f7ff fdf0 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ab8:	bf00      	nop
 8001aba:	3720      	adds	r7, #32
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000958 	.word	0x20000958

08001ac4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae4:	d12f      	bne.n	8001b46 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aea:	4a19      	ldr	r2, [pc, #100]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	613b      	str	r3, [r7, #16]
 8001afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	4a13      	ldr	r2, [pc, #76]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001b04:	f043 0308 	orr.w	r3, r3, #8
 8001b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <HAL_TIM_IC_MspInit+0x8c>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FREQUENCY_3_Pin|FREQUENCY_2_Pin|FREQUENCY_1_Pin|FREQUENCY_4_Pin;
 8001b16:	23d8      	movs	r3, #216	@ 0xd8
 8001b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001b26:	2302      	movs	r3, #2
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4808      	ldr	r0, [pc, #32]	@ (8001b54 <HAL_TIM_IC_MspInit+0x90>)
 8001b32:	f002 fdcf 	bl	80046d4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	201c      	movs	r0, #28
 8001b3c:	f002 f802 	bl	8003b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b40:	201c      	movs	r0, #28
 8001b42:	f002 f819 	bl	8003b78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b46:	bf00      	nop
 8001b48:	3728      	adds	r7, #40	@ 0x28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	48000c00 	.word	0x48000c00

08001b58 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001b5c:	4b20      	ldr	r3, [pc, #128]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b5e:	4a21      	ldr	r2, [pc, #132]	@ (8001be4 <MX_LPUART1_UART_Init+0x8c>)
 8001b60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001b62:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b64:	4a20      	ldr	r2, [pc, #128]	@ (8001be8 <MX_LPUART1_UART_Init+0x90>)
 8001b66:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b68:	4b1d      	ldr	r3, [pc, #116]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b7c:	220c      	movs	r2, #12
 8001b7e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b80:	4b17      	ldr	r3, [pc, #92]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b86:	4b16      	ldr	r3, [pc, #88]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b8c:	4b14      	ldr	r3, [pc, #80]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b92:	4b13      	ldr	r3, [pc, #76]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001b98:	4811      	ldr	r0, [pc, #68]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001b9a:	f005 fda9 	bl	80076f0 <HAL_UART_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8001ba4:	f7ff fd78 	bl	8001698 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ba8:	2100      	movs	r1, #0
 8001baa:	480d      	ldr	r0, [pc, #52]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001bac:	f006 fb44 	bl	8008238 <HAL_UARTEx_SetTxFifoThreshold>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8001bb6:	f7ff fd6f 	bl	8001698 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4808      	ldr	r0, [pc, #32]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001bbe:	f006 fb79 	bl	80082b4 <HAL_UARTEx_SetRxFifoThreshold>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8001bc8:	f7ff fd66 	bl	8001698 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	@ (8001be0 <MX_LPUART1_UART_Init+0x88>)
 8001bce:	f006 fafa 	bl	80081c6 <HAL_UARTEx_DisableFifoMode>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8001bd8:	f7ff fd5e 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	200009a4 	.word	0x200009a4
 8001be4:	40008000 	.word	0x40008000
 8001be8:	00033324 	.word	0x00033324

08001bec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b09e      	sub	sp, #120	@ 0x78
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2254      	movs	r2, #84	@ 0x54
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f008 fa79 	bl	800a104 <memset>
  if(uartHandle->Instance==LPUART1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1e      	ldr	r2, [pc, #120]	@ (8001c90 <HAL_UART_MspInit+0xa4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d135      	bne.n	8001c88 <HAL_UART_MspInit+0x9c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001c1c:	2320      	movs	r3, #32
 8001c1e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f004 fc31 	bl	8006490 <HAL_RCCEx_PeriphCLKConfig>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c34:	f7ff fd30 	bl	8001698 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001c38:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3c:	4a15      	ldr	r2, [pc, #84]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c50:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c54:	4a0f      	ldr	r2, [pc, #60]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c56:	f043 0304 	orr.w	r3, r3, #4
 8001c5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <HAL_UART_MspInit+0xa8>)
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c60:	f003 0304 	and.w	r3, r3, #4
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001c78:	2308      	movs	r3, #8
 8001c7a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c80:	4619      	mov	r1, r3
 8001c82:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <HAL_UART_MspInit+0xac>)
 8001c84:	f002 fd26 	bl	80046d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001c88:	bf00      	nop
 8001c8a:	3778      	adds	r7, #120	@ 0x78
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40008000 	.word	0x40008000
 8001c94:	40021000 	.word	0x40021000
 8001c98:	48000800 	.word	0x48000800

08001c9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c9c:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c9e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ca0:	f7ff fe8a 	bl	80019b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ca4:	480c      	ldr	r0, [pc, #48]	@ (8001cd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ca6:	490d      	ldr	r1, [pc, #52]	@ (8001cdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce0 <LoopForever+0xe>)
  movs r3, #0
 8001caa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001cac:	e002      	b.n	8001cb4 <LoopCopyDataInit>

08001cae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cb2:	3304      	adds	r3, #4

08001cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb8:	d3f9      	bcc.n	8001cae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001ce8 <LoopForever+0x16>)
  movs r3, #0
 8001cbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc0:	e001      	b.n	8001cc6 <LoopFillZerobss>

08001cc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cc4:	3204      	adds	r2, #4

08001cc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc8:	d3fb      	bcc.n	8001cc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cca:	f008 fa23 	bl	800a114 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cce:	f7ff fc67 	bl	80015a0 <main>

08001cd2 <LoopForever>:

LoopForever:
    b LoopForever
 8001cd2:	e7fe      	b.n	8001cd2 <LoopForever>
  ldr   r0, =_estack
 8001cd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cdc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001ce0:	0800a21c 	.word	0x0800a21c
  ldr r2, =_sbss
 8001ce4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001ce8:	2000107c 	.word	0x2000107c

08001cec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cec:	e7fe      	b.n	8001cec <ADC1_2_IRQHandler>

08001cee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf8:	2003      	movs	r0, #3
 8001cfa:	f001 ff18 	bl	8003b2e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cfe:	200f      	movs	r0, #15
 8001d00:	f7ff fd7a 	bl	80017f8 <HAL_InitTick>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	71fb      	strb	r3, [r7, #7]
 8001d0e:	e001      	b.n	8001d14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d10:	f7ff fd4a 	bl	80017a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d14:	79fb      	ldrb	r3, [r7, #7]

}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <HAL_IncTick+0x1c>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <HAL_IncTick+0x20>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a03      	ldr	r2, [pc, #12]	@ (8001d3c <HAL_IncTick+0x1c>)
 8001d30:	6013      	str	r3, [r2, #0]
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	20000a38 	.word	0x20000a38
 8001d40:	20000008 	.word	0x20000008

08001d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b03      	ldr	r3, [pc, #12]	@ (8001d58 <HAL_GetTick+0x14>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20000a38 	.word	0x20000a38

08001d5c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001d64:	4b06      	ldr	r3, [pc, #24]	@ (8001d80 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f023 0202 	bic.w	r2, r3, #2
 8001d6c:	4904      	ldr	r1, [pc, #16]	@ (8001d80 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	600b      	str	r3, [r1, #0]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	40010030 	.word	0x40010030

08001d84 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001d88:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a04      	ldr	r2, [pc, #16]	@ (8001da0 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8001d8e:	f023 0301 	bic.w	r3, r3, #1
 8001d92:	6013      	str	r3, [r2, #0]
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40010030 	.word	0x40010030

08001da4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
 8001dd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b087      	sub	sp, #28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	3360      	adds	r3, #96	@ 0x60
 8001e1e:	461a      	mov	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4b08      	ldr	r3, [pc, #32]	@ (8001e50 <LL_ADC_SetOffset+0x44>)
 8001e2e:	4013      	ands	r3, r2
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e44:	bf00      	nop
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	03fff000 	.word	0x03fff000

08001e54 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	3360      	adds	r3, #96	@ 0x60
 8001e62:	461a      	mov	r2, r3
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	3360      	adds	r3, #96	@ 0x60
 8001e90:	461a      	mov	r2, r3
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001eaa:	bf00      	nop
 8001eac:	371c      	adds	r7, #28
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b087      	sub	sp, #28
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	60f8      	str	r0, [r7, #12]
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3360      	adds	r3, #96	@ 0x60
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	431a      	orrs	r2, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ee0:	bf00      	nop
 8001ee2:	371c      	adds	r7, #28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	3360      	adds	r3, #96	@ 0x60
 8001efc:	461a      	mov	r2, r3
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	431a      	orrs	r2, r3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001f16:	bf00      	nop
 8001f18:	371c      	adds	r7, #28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	695b      	ldr	r3, [r3, #20]
 8001f30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	615a      	str	r2, [r3, #20]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e000      	b.n	8001f62 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b087      	sub	sp, #28
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3330      	adds	r3, #48	@ 0x30
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	0a1b      	lsrs	r3, r3, #8
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	4413      	add	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	211f      	movs	r1, #31
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	401a      	ands	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	0e9b      	lsrs	r3, r3, #26
 8001fa6:	f003 011f 	and.w	r1, r3, #31
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fba:	bf00      	nop
 8001fbc:	371c      	adds	r7, #28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b087      	sub	sp, #28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	3314      	adds	r3, #20
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	0e5b      	lsrs	r3, r3, #25
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	4413      	add	r3, r2
 800200a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	0d1b      	lsrs	r3, r3, #20
 8002014:	f003 031f 	and.w	r3, r3, #31
 8002018:	2107      	movs	r1, #7
 800201a:	fa01 f303 	lsl.w	r3, r1, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	401a      	ands	r2, r3
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	0d1b      	lsrs	r3, r3, #20
 8002026:	f003 031f 	and.w	r3, r3, #31
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	431a      	orrs	r2, r3
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002036:	bf00      	nop
 8002038:	371c      	adds	r7, #28
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800205c:	43db      	mvns	r3, r3
 800205e:	401a      	ands	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f003 0318 	and.w	r3, r3, #24
 8002066:	4908      	ldr	r1, [pc, #32]	@ (8002088 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002068:	40d9      	lsrs	r1, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	400b      	ands	r3, r1
 800206e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002072:	431a      	orrs	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800207a:	bf00      	nop
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	0007ffff 	.word	0x0007ffff

0800208c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f003 031f 	and.w	r3, r3, #31
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6093      	str	r3, [r2, #8]
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020fc:	d101      	bne.n	8002102 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002120:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002124:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002148:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800214c:	d101      	bne.n	8002152 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002170:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002174:	f043 0201 	orr.w	r2, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <LL_ADC_IsEnabled+0x18>
 800219c:	2301      	movs	r3, #1
 800219e:	e000      	b.n	80021a2 <LL_ADC_IsEnabled+0x1a>
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021be:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021c2:	f043 0204 	orr.w	r2, r3, #4
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d101      	bne.n	80021ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	2b08      	cmp	r3, #8
 800220e:	d101      	bne.n	8002214 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b089      	sub	sp, #36	@ 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e1a9      	b.n	8002592 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002248:	2b00      	cmp	r3, #0
 800224a:	d109      	bne.n	8002260 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7fe fbf5 	bl	8000a3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff ff3f 	bl	80020e8 <LL_ADC_IsDeepPowerDownEnabled>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d004      	beq.n	800227a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff25 	bl	80020c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff ff5a 	bl	8002138 <LL_ADC_IsInternalRegulatorEnabled>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d115      	bne.n	80022b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff ff3e 	bl	8002110 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002294:	4b9c      	ldr	r3, [pc, #624]	@ (8002508 <HAL_ADC_Init+0x2e4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	099b      	lsrs	r3, r3, #6
 800229a:	4a9c      	ldr	r2, [pc, #624]	@ (800250c <HAL_ADC_Init+0x2e8>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	099b      	lsrs	r3, r3, #6
 80022a2:	3301      	adds	r3, #1
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022a8:	e002      	b.n	80022b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	3b01      	subs	r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1f9      	bne.n	80022aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff3c 	bl	8002138 <LL_ADC_IsInternalRegulatorEnabled>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10d      	bne.n	80022e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ca:	f043 0210 	orr.w	r2, r3, #16
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d6:	f043 0201 	orr.w	r2, r3, #1
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff75 	bl	80021d6 <LL_ADC_REG_IsConversionOngoing>
 80022ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 8142 	bne.w	8002580 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f040 813e 	bne.w	8002580 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002308:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800230c:	f043 0202 	orr.w	r2, r3, #2
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff35 	bl	8002188 <LL_ADC_IsEnabled>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d141      	bne.n	80023a8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800232c:	d004      	beq.n	8002338 <HAL_ADC_Init+0x114>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a77      	ldr	r2, [pc, #476]	@ (8002510 <HAL_ADC_Init+0x2ec>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d10f      	bne.n	8002358 <HAL_ADC_Init+0x134>
 8002338:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800233c:	f7ff ff24 	bl	8002188 <LL_ADC_IsEnabled>
 8002340:	4604      	mov	r4, r0
 8002342:	4873      	ldr	r0, [pc, #460]	@ (8002510 <HAL_ADC_Init+0x2ec>)
 8002344:	f7ff ff20 	bl	8002188 <LL_ADC_IsEnabled>
 8002348:	4603      	mov	r3, r0
 800234a:	4323      	orrs	r3, r4
 800234c:	2b00      	cmp	r3, #0
 800234e:	bf0c      	ite	eq
 8002350:	2301      	moveq	r3, #1
 8002352:	2300      	movne	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	e012      	b.n	800237e <HAL_ADC_Init+0x15a>
 8002358:	486e      	ldr	r0, [pc, #440]	@ (8002514 <HAL_ADC_Init+0x2f0>)
 800235a:	f7ff ff15 	bl	8002188 <LL_ADC_IsEnabled>
 800235e:	4604      	mov	r4, r0
 8002360:	486d      	ldr	r0, [pc, #436]	@ (8002518 <HAL_ADC_Init+0x2f4>)
 8002362:	f7ff ff11 	bl	8002188 <LL_ADC_IsEnabled>
 8002366:	4603      	mov	r3, r0
 8002368:	431c      	orrs	r4, r3
 800236a:	486c      	ldr	r0, [pc, #432]	@ (800251c <HAL_ADC_Init+0x2f8>)
 800236c:	f7ff ff0c 	bl	8002188 <LL_ADC_IsEnabled>
 8002370:	4603      	mov	r3, r0
 8002372:	4323      	orrs	r3, r4
 8002374:	2b00      	cmp	r3, #0
 8002376:	bf0c      	ite	eq
 8002378:	2301      	moveq	r3, #1
 800237a:	2300      	movne	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d012      	beq.n	80023a8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800238a:	d004      	beq.n	8002396 <HAL_ADC_Init+0x172>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a5f      	ldr	r2, [pc, #380]	@ (8002510 <HAL_ADC_Init+0x2ec>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d101      	bne.n	800239a <HAL_ADC_Init+0x176>
 8002396:	4a62      	ldr	r2, [pc, #392]	@ (8002520 <HAL_ADC_Init+0x2fc>)
 8002398:	e000      	b.n	800239c <HAL_ADC_Init+0x178>
 800239a:	4a62      	ldr	r2, [pc, #392]	@ (8002524 <HAL_ADC_Init+0x300>)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	4619      	mov	r1, r3
 80023a2:	4610      	mov	r0, r2
 80023a4:	f7ff fcfe 	bl	8001da4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	7f5b      	ldrb	r3, [r3, #29]
 80023ac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023b2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80023b8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80023be:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023c6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d106      	bne.n	80023e4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023da:	3b01      	subs	r3, #1
 80023dc:	045b      	lsls	r3, r3, #17
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d009      	beq.n	8002400 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	4b48      	ldr	r3, [pc, #288]	@ (8002528 <HAL_ADC_Init+0x304>)
 8002408:	4013      	ands	r3, r2
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6812      	ldr	r2, [r2, #0]
 800240e:	69b9      	ldr	r1, [r7, #24]
 8002410:	430b      	orrs	r3, r1
 8002412:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fee4 	bl	80021fc <LL_ADC_INJ_IsConversionOngoing>
 8002434:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d17f      	bne.n	800253c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d17c      	bne.n	800253c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002446:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800244e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800245e:	f023 0302 	bic.w	r3, r3, #2
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	69b9      	ldr	r1, [r7, #24]
 8002468:	430b      	orrs	r3, r1
 800246a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d017      	beq.n	80024a4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691a      	ldr	r2, [r3, #16]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002482:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800248c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002490:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6911      	ldr	r1, [r2, #16]
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	6812      	ldr	r2, [r2, #0]
 800249c:	430b      	orrs	r3, r1
 800249e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80024a2:	e013      	b.n	80024cc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	691a      	ldr	r2, [r3, #16]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80024b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80024c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d12a      	bne.n	800252c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80024e0:	f023 0304 	bic.w	r3, r3, #4
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024ec:	4311      	orrs	r1, r2
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80024f2:	4311      	orrs	r1, r2
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024f8:	430a      	orrs	r2, r1
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 0201 	orr.w	r2, r2, #1
 8002504:	611a      	str	r2, [r3, #16]
 8002506:	e019      	b.n	800253c <HAL_ADC_Init+0x318>
 8002508:	20000000 	.word	0x20000000
 800250c:	053e2d63 	.word	0x053e2d63
 8002510:	50000100 	.word	0x50000100
 8002514:	50000400 	.word	0x50000400
 8002518:	50000500 	.word	0x50000500
 800251c:	50000600 	.word	0x50000600
 8002520:	50000300 	.word	0x50000300
 8002524:	50000700 	.word	0x50000700
 8002528:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 0201 	bic.w	r2, r2, #1
 800253a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	695b      	ldr	r3, [r3, #20]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d10c      	bne.n	800255e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	f023 010f 	bic.w	r1, r3, #15
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	1e5a      	subs	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	631a      	str	r2, [r3, #48]	@ 0x30
 800255c:	e007      	b.n	800256e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 020f 	bic.w	r2, r2, #15
 800256c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	f043 0201 	orr.w	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800257e:	e007      	b.n	8002590 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002584:	f043 0210 	orr.w	r2, r3, #16
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002590:	7ffb      	ldrb	r3, [r7, #31]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3724      	adds	r7, #36	@ 0x24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd90      	pop	{r4, r7, pc}
 800259a:	bf00      	nop

0800259c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025b0:	d004      	beq.n	80025bc <HAL_ADC_Start_DMA+0x20>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a5a      	ldr	r2, [pc, #360]	@ (8002720 <HAL_ADC_Start_DMA+0x184>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d101      	bne.n	80025c0 <HAL_ADC_Start_DMA+0x24>
 80025bc:	4b59      	ldr	r3, [pc, #356]	@ (8002724 <HAL_ADC_Start_DMA+0x188>)
 80025be:	e000      	b.n	80025c2 <HAL_ADC_Start_DMA+0x26>
 80025c0:	4b59      	ldr	r3, [pc, #356]	@ (8002728 <HAL_ADC_Start_DMA+0x18c>)
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff fd62 	bl	800208c <LL_ADC_GetMultimode>
 80025c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7ff fe01 	bl	80021d6 <LL_ADC_REG_IsConversionOngoing>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 809b 	bne.w	8002712 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_Start_DMA+0x4e>
 80025e6:	2302      	movs	r3, #2
 80025e8:	e096      	b.n	8002718 <HAL_ADC_Start_DMA+0x17c>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a4d      	ldr	r2, [pc, #308]	@ (800272c <HAL_ADC_Start_DMA+0x190>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d008      	beq.n	800260e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d005      	beq.n	800260e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	2b05      	cmp	r3, #5
 8002606:	d002      	beq.n	800260e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	2b09      	cmp	r3, #9
 800260c:	d17a      	bne.n	8002704 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 ff56 	bl	80034c0 <ADC_Enable>
 8002614:	4603      	mov	r3, r0
 8002616:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002618:	7dfb      	ldrb	r3, [r7, #23]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d16d      	bne.n	80026fa <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002622:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002626:	f023 0301 	bic.w	r3, r3, #1
 800262a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a3a      	ldr	r2, [pc, #232]	@ (8002720 <HAL_ADC_Start_DMA+0x184>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d009      	beq.n	8002650 <HAL_ADC_Start_DMA+0xb4>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a3b      	ldr	r2, [pc, #236]	@ (8002730 <HAL_ADC_Start_DMA+0x194>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d002      	beq.n	800264c <HAL_ADC_Start_DMA+0xb0>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	e003      	b.n	8002654 <HAL_ADC_Start_DMA+0xb8>
 800264c:	4b39      	ldr	r3, [pc, #228]	@ (8002734 <HAL_ADC_Start_DMA+0x198>)
 800264e:	e001      	b.n	8002654 <HAL_ADC_Start_DMA+0xb8>
 8002650:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002654:	68fa      	ldr	r2, [r7, #12]
 8002656:	6812      	ldr	r2, [r2, #0]
 8002658:	4293      	cmp	r3, r2
 800265a:	d002      	beq.n	8002662 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d105      	bne.n	800266e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002666:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002672:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d006      	beq.n	8002688 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800267e:	f023 0206 	bic.w	r2, r3, #6
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	661a      	str	r2, [r3, #96]	@ 0x60
 8002686:	e002      	b.n	800268e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002692:	4a29      	ldr	r2, [pc, #164]	@ (8002738 <HAL_ADC_Start_DMA+0x19c>)
 8002694:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800269a:	4a28      	ldr	r2, [pc, #160]	@ (800273c <HAL_ADC_Start_DMA+0x1a0>)
 800269c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a2:	4a27      	ldr	r2, [pc, #156]	@ (8002740 <HAL_ADC_Start_DMA+0x1a4>)
 80026a4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	221c      	movs	r2, #28
 80026ac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f042 0210 	orr.w	r2, r2, #16
 80026c4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0201 	orr.w	r2, r2, #1
 80026d4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	3340      	adds	r3, #64	@ 0x40
 80026e0:	4619      	mov	r1, r3
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f001 fbef 	bl	8003ec8 <HAL_DMA_Start_IT>
 80026ea:	4603      	mov	r3, r0
 80026ec:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff fd5b 	bl	80021ae <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80026f8:	e00d      	b.n	8002716 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002702:	e008      	b.n	8002716 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002710:	e001      	b.n	8002716 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002712:	2302      	movs	r3, #2
 8002714:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002716:	7dfb      	ldrb	r3, [r7, #23]
}
 8002718:	4618      	mov	r0, r3
 800271a:	3718      	adds	r7, #24
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	50000100 	.word	0x50000100
 8002724:	50000300 	.word	0x50000300
 8002728:	50000700 	.word	0x50000700
 800272c:	50000600 	.word	0x50000600
 8002730:	50000500 	.word	0x50000500
 8002734:	50000400 	.word	0x50000400
 8002738:	080035ed 	.word	0x080035ed
 800273c:	080036c5 	.word	0x080036c5
 8002740:	080036e1 	.word	0x080036e1

08002744 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	@ 0x28
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800274c:	2300      	movs	r3, #0
 800274e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002768:	d004      	beq.n	8002774 <HAL_ADC_IRQHandler+0x30>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a8e      	ldr	r2, [pc, #568]	@ (80029a8 <HAL_ADC_IRQHandler+0x264>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d101      	bne.n	8002778 <HAL_ADC_IRQHandler+0x34>
 8002774:	4b8d      	ldr	r3, [pc, #564]	@ (80029ac <HAL_ADC_IRQHandler+0x268>)
 8002776:	e000      	b.n	800277a <HAL_ADC_IRQHandler+0x36>
 8002778:	4b8d      	ldr	r3, [pc, #564]	@ (80029b0 <HAL_ADC_IRQHandler+0x26c>)
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fc86 	bl	800208c <LL_ADC_GetMultimode>
 8002780:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d017      	beq.n	80027bc <HAL_ADC_IRQHandler+0x78>
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d012      	beq.n	80027bc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800279a:	f003 0310 	and.w	r3, r3, #16
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d105      	bne.n	80027ae <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 fffe 	bl	80037b0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2202      	movs	r2, #2
 80027ba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f003 0304 	and.w	r3, r3, #4
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d004      	beq.n	80027d0 <HAL_ADC_IRQHandler+0x8c>
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10b      	bne.n	80027e8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 8094 	beq.w	8002904 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 808e 	beq.w	8002904 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ec:	f003 0310 	and.w	r3, r3, #16
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d105      	bne.n	8002800 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff fb9f 	bl	8001f48 <LL_ADC_REG_IsTriggerSourceSWStart>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d072      	beq.n	80028f6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a64      	ldr	r2, [pc, #400]	@ (80029a8 <HAL_ADC_IRQHandler+0x264>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_ADC_IRQHandler+0xea>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a65      	ldr	r2, [pc, #404]	@ (80029b4 <HAL_ADC_IRQHandler+0x270>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d002      	beq.n	800282a <HAL_ADC_IRQHandler+0xe6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	e003      	b.n	8002832 <HAL_ADC_IRQHandler+0xee>
 800282a:	4b63      	ldr	r3, [pc, #396]	@ (80029b8 <HAL_ADC_IRQHandler+0x274>)
 800282c:	e001      	b.n	8002832 <HAL_ADC_IRQHandler+0xee>
 800282e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	4293      	cmp	r3, r2
 8002838:	d008      	beq.n	800284c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	2b05      	cmp	r3, #5
 8002844:	d002      	beq.n	800284c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2b09      	cmp	r3, #9
 800284a:	d104      	bne.n	8002856 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	623b      	str	r3, [r7, #32]
 8002854:	e014      	b.n	8002880 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a53      	ldr	r2, [pc, #332]	@ (80029a8 <HAL_ADC_IRQHandler+0x264>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d009      	beq.n	8002874 <HAL_ADC_IRQHandler+0x130>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a53      	ldr	r2, [pc, #332]	@ (80029b4 <HAL_ADC_IRQHandler+0x270>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d002      	beq.n	8002870 <HAL_ADC_IRQHandler+0x12c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	e003      	b.n	8002878 <HAL_ADC_IRQHandler+0x134>
 8002870:	4b51      	ldr	r3, [pc, #324]	@ (80029b8 <HAL_ADC_IRQHandler+0x274>)
 8002872:	e001      	b.n	8002878 <HAL_ADC_IRQHandler+0x134>
 8002874:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002878:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002880:	6a3b      	ldr	r3, [r7, #32]
 8002882:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d135      	bne.n	80028f6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	2b08      	cmp	r3, #8
 8002896:	d12e      	bne.n	80028f6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fc9a 	bl	80021d6 <LL_ADC_REG_IsConversionOngoing>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d11a      	bne.n	80028de <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 020c 	bic.w	r2, r2, #12
 80028b6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d112      	bne.n	80028f6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d4:	f043 0201 	orr.w	r2, r3, #1
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028dc:	e00b      	b.n	80028f6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e2:	f043 0210 	orr.w	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ee:	f043 0201 	orr.w	r2, r3, #1
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe f986 	bl	8000c08 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	220c      	movs	r2, #12
 8002902:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f003 0320 	and.w	r3, r3, #32
 800290a:	2b00      	cmp	r3, #0
 800290c:	d004      	beq.n	8002918 <HAL_ADC_IRQHandler+0x1d4>
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d10b      	bne.n	8002930 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 80b3 	beq.w	8002a8a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 80ad 	beq.w	8002a8a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002940:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff fb3a 	bl	8001fc6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002952:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff faf5 	bl	8001f48 <LL_ADC_REG_IsTriggerSourceSWStart>
 800295e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a10      	ldr	r2, [pc, #64]	@ (80029a8 <HAL_ADC_IRQHandler+0x264>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d009      	beq.n	800297e <HAL_ADC_IRQHandler+0x23a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a11      	ldr	r2, [pc, #68]	@ (80029b4 <HAL_ADC_IRQHandler+0x270>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d002      	beq.n	800297a <HAL_ADC_IRQHandler+0x236>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	e003      	b.n	8002982 <HAL_ADC_IRQHandler+0x23e>
 800297a:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <HAL_ADC_IRQHandler+0x274>)
 800297c:	e001      	b.n	8002982 <HAL_ADC_IRQHandler+0x23e>
 800297e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	4293      	cmp	r3, r2
 8002988:	d008      	beq.n	800299c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d005      	beq.n	800299c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	2b06      	cmp	r3, #6
 8002994:	d002      	beq.n	800299c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	2b07      	cmp	r3, #7
 800299a:	d10f      	bne.n	80029bc <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	623b      	str	r3, [r7, #32]
 80029a4:	e01f      	b.n	80029e6 <HAL_ADC_IRQHandler+0x2a2>
 80029a6:	bf00      	nop
 80029a8:	50000100 	.word	0x50000100
 80029ac:	50000300 	.word	0x50000300
 80029b0:	50000700 	.word	0x50000700
 80029b4:	50000500 	.word	0x50000500
 80029b8:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a8b      	ldr	r2, [pc, #556]	@ (8002bf0 <HAL_ADC_IRQHandler+0x4ac>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d009      	beq.n	80029da <HAL_ADC_IRQHandler+0x296>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a8a      	ldr	r2, [pc, #552]	@ (8002bf4 <HAL_ADC_IRQHandler+0x4b0>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d002      	beq.n	80029d6 <HAL_ADC_IRQHandler+0x292>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	e003      	b.n	80029de <HAL_ADC_IRQHandler+0x29a>
 80029d6:	4b88      	ldr	r3, [pc, #544]	@ (8002bf8 <HAL_ADC_IRQHandler+0x4b4>)
 80029d8:	e001      	b.n	80029de <HAL_ADC_IRQHandler+0x29a>
 80029da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029de:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d047      	beq.n	8002a7c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d007      	beq.n	8002a06 <HAL_ADC_IRQHandler+0x2c2>
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d03f      	beq.n	8002a7c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d13a      	bne.n	8002a7c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a10:	2b40      	cmp	r3, #64	@ 0x40
 8002a12:	d133      	bne.n	8002a7c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002a14:	6a3b      	ldr	r3, [r7, #32]
 8002a16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d12e      	bne.n	8002a7c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff fbea 	bl	80021fc <LL_ADC_INJ_IsConversionOngoing>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d11a      	bne.n	8002a64 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a3c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d112      	bne.n	8002a7c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5a:	f043 0201 	orr.w	r2, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a62:	e00b      	b.n	8002a7c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a68:	f043 0210 	orr.w	r2, r3, #16
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a74:	f043 0201 	orr.w	r2, r3, #1
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f000 fe6f 	bl	8003760 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2260      	movs	r2, #96	@ 0x60
 8002a88:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d011      	beq.n	8002ab8 <HAL_ADC_IRQHandler+0x374>
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 f8b4 	bl	8002c18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2280      	movs	r2, #128	@ 0x80
 8002ab6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d012      	beq.n	8002ae8 <HAL_ADC_IRQHandler+0x3a4>
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00d      	beq.n	8002ae8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 fe55 	bl	8003788 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ae6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d012      	beq.n	8002b18 <HAL_ADC_IRQHandler+0x3d4>
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00d      	beq.n	8002b18 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 fe47 	bl	800379c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b16:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f003 0310 	and.w	r3, r3, #16
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d043      	beq.n	8002baa <HAL_ADC_IRQHandler+0x466>
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	f003 0310 	and.w	r3, r3, #16
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d03e      	beq.n	8002baa <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d102      	bne.n	8002b3a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002b34:	2301      	movs	r3, #1
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b38:	e021      	b.n	8002b7e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d015      	beq.n	8002b6c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b48:	d004      	beq.n	8002b54 <HAL_ADC_IRQHandler+0x410>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a28      	ldr	r2, [pc, #160]	@ (8002bf0 <HAL_ADC_IRQHandler+0x4ac>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d101      	bne.n	8002b58 <HAL_ADC_IRQHandler+0x414>
 8002b54:	4b29      	ldr	r3, [pc, #164]	@ (8002bfc <HAL_ADC_IRQHandler+0x4b8>)
 8002b56:	e000      	b.n	8002b5a <HAL_ADC_IRQHandler+0x416>
 8002b58:	4b29      	ldr	r3, [pc, #164]	@ (8002c00 <HAL_ADC_IRQHandler+0x4bc>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff faa4 	bl	80020a8 <LL_ADC_GetMultiDMATransfer>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00b      	beq.n	8002b7e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002b66:	2301      	movs	r3, #1
 8002b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b6a:	e008      	b.n	8002b7e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d10e      	bne.n	8002ba2 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b88:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	f043 0202 	orr.w	r2, r3, #2
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 f845 	bl	8002c2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2210      	movs	r2, #16
 8002ba8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d018      	beq.n	8002be6 <HAL_ADC_IRQHandler+0x4a2>
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d013      	beq.n	8002be6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bce:	f043 0208 	orr.w	r2, r3, #8
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bde:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 fdc7 	bl	8003774 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002be6:	bf00      	nop
 8002be8:	3728      	adds	r7, #40	@ 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	50000100 	.word	0x50000100
 8002bf4:	50000500 	.word	0x50000500
 8002bf8:	50000400 	.word	0x50000400
 8002bfc:	50000300 	.word	0x50000300
 8002c00:	50000700 	.word	0x50000700

08002c04 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b0b6      	sub	sp, #216	@ 0xd8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d102      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x24>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	f000 bc13 	b.w	800348a <HAL_ADC_ConfigChannel+0x84a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fab0 	bl	80021d6 <LL_ADC_REG_IsConversionOngoing>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f040 83f3 	bne.w	8003464 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6818      	ldr	r0, [r3, #0]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	6859      	ldr	r1, [r3, #4]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	f7ff f96f 	bl	8001f6e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fa9e 	bl	80021d6 <LL_ADC_REG_IsConversionOngoing>
 8002c9a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff faaa 	bl	80021fc <LL_ADC_INJ_IsConversionOngoing>
 8002ca8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 81d9 	bne.w	8003068 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cb6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f040 81d4 	bne.w	8003068 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cc8:	d10f      	bne.n	8002cea <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	f7ff f989 	bl	8001fec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff f91d 	bl	8001f22 <LL_ADC_SetSamplingTimeCommonConfig>
 8002ce8:	e00e      	b.n	8002d08 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6819      	ldr	r1, [r3, #0]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f7ff f978 	bl	8001fec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2100      	movs	r1, #0
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff f90d 	bl	8001f22 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	695a      	ldr	r2, [r3, #20]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	08db      	lsrs	r3, r3, #3
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d022      	beq.n	8002d70 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6818      	ldr	r0, [r3, #0]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	6919      	ldr	r1, [r3, #16]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d3a:	f7ff f867 	bl	8001e0c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	6919      	ldr	r1, [r3, #16]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	f7ff f8b3 	bl	8001eb6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d102      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x126>
 8002d60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d64:	e000      	b.n	8002d68 <HAL_ADC_ConfigChannel+0x128>
 8002d66:	2300      	movs	r3, #0
 8002d68:	461a      	mov	r2, r3
 8002d6a:	f7ff f8bf 	bl	8001eec <LL_ADC_SetOffsetSaturation>
 8002d6e:	e17b      	b.n	8003068 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f86c 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10a      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x15c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff f861 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002d92:	4603      	mov	r3, r0
 8002d94:	0e9b      	lsrs	r3, r3, #26
 8002d96:	f003 021f 	and.w	r2, r3, #31
 8002d9a:	e01e      	b.n	8002dda <HAL_ADC_ConfigChannel+0x19a>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2100      	movs	r1, #0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff f856 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002da8:	4603      	mov	r3, r0
 8002daa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002dca:	2320      	movs	r3, #32
 8002dcc:	e004      	b.n	8002dd8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002dce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002dd2:	fab3 f383 	clz	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d105      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x1b2>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	0e9b      	lsrs	r3, r3, #26
 8002dec:	f003 031f 	and.w	r3, r3, #31
 8002df0:	e018      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x1e4>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002dfe:	fa93 f3a3 	rbit	r3, r3
 8002e02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002e16:	2320      	movs	r3, #32
 8002e18:	e004      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002e1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d106      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2100      	movs	r1, #0
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff f825 	bl	8001e80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff f809 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x222>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fffe 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	0e9b      	lsrs	r3, r3, #26
 8002e5c:	f003 021f 	and.w	r2, r3, #31
 8002e60:	e01e      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x260>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2101      	movs	r1, #1
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe fff3 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002e80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002e88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002e90:	2320      	movs	r3, #32
 8002e92:	e004      	b.n	8002e9e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002e94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002e98:	fab3 f383 	clz	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x278>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0e9b      	lsrs	r3, r3, #26
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	e018      	b.n	8002eea <HAL_ADC_ConfigChannel+0x2aa>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec4:	fa93 f3a3 	rbit	r3, r3
 8002ec8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002ecc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ed0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002edc:	2320      	movs	r3, #32
 8002ede:	e004      	b.n	8002eea <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002ee0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ee4:	fab3 f383 	clz	r3, r3
 8002ee8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d106      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe ffc2 	bl	8001e80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2102      	movs	r1, #2
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fe ffa6 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10a      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x2e8>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2102      	movs	r1, #2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe ff9b 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	0e9b      	lsrs	r3, r3, #26
 8002f22:	f003 021f 	and.w	r2, r3, #31
 8002f26:	e01e      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x326>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2102      	movs	r1, #2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fe ff90 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002f34:	4603      	mov	r3, r0
 8002f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002f56:	2320      	movs	r3, #32
 8002f58:	e004      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002f5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f5e:	fab3 f383 	clz	r3, r3
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d105      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x33e>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	0e9b      	lsrs	r3, r3, #26
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	e016      	b.n	8002fac <HAL_ADC_ConfigChannel+0x36c>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002f90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002f96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002f9e:	2320      	movs	r3, #32
 8002fa0:	e004      	b.n	8002fac <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002fa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d106      	bne.n	8002fbe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2102      	movs	r1, #2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7fe ff61 	bl	8001e80 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2103      	movs	r1, #3
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fe ff45 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10a      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x3aa>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2103      	movs	r1, #3
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fe ff3a 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	0e9b      	lsrs	r3, r3, #26
 8002fe4:	f003 021f 	and.w	r2, r3, #31
 8002fe8:	e017      	b.n	800301a <HAL_ADC_ConfigChannel+0x3da>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2103      	movs	r1, #3
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fe ff2f 	bl	8001e54 <LL_ADC_GetOffsetChannel>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003002:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003004:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003006:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800300c:	2320      	movs	r3, #32
 800300e:	e003      	b.n	8003018 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003010:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003012:	fab3 f383 	clz	r3, r3
 8003016:	b2db      	uxtb	r3, r3
 8003018:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003022:	2b00      	cmp	r3, #0
 8003024:	d105      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x3f2>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	e011      	b.n	8003056 <HAL_ADC_ConfigChannel+0x416>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003038:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800303a:	fa93 f3a3 	rbit	r3, r3
 800303e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003042:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003044:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800304a:	2320      	movs	r3, #32
 800304c:	e003      	b.n	8003056 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800304e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003056:	429a      	cmp	r2, r3
 8003058:	d106      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2200      	movs	r2, #0
 8003060:	2103      	movs	r1, #3
 8003062:	4618      	mov	r0, r3
 8003064:	f7fe ff0c 	bl	8001e80 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff f88b 	bl	8002188 <LL_ADC_IsEnabled>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	f040 813d 	bne.w	80032f4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	6819      	ldr	r1, [r3, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	461a      	mov	r2, r3
 8003088:	f7fe ffdc 	bl	8002044 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4aa2      	ldr	r2, [pc, #648]	@ (800331c <HAL_ADC_ConfigChannel+0x6dc>)
 8003092:	4293      	cmp	r3, r2
 8003094:	f040 812e 	bne.w	80032f4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10b      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x480>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	0e9b      	lsrs	r3, r3, #26
 80030ae:	3301      	adds	r3, #1
 80030b0:	f003 031f 	and.w	r3, r3, #31
 80030b4:	2b09      	cmp	r3, #9
 80030b6:	bf94      	ite	ls
 80030b8:	2301      	movls	r3, #1
 80030ba:	2300      	movhi	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	e019      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x4b4>
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030c8:	fa93 f3a3 	rbit	r3, r3
 80030cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80030ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030d0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80030d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80030d8:	2320      	movs	r3, #32
 80030da:	e003      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80030dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030de:	fab3 f383 	clz	r3, r3
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	3301      	adds	r3, #1
 80030e6:	f003 031f 	and.w	r3, r3, #31
 80030ea:	2b09      	cmp	r3, #9
 80030ec:	bf94      	ite	ls
 80030ee:	2301      	movls	r3, #1
 80030f0:	2300      	movhi	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d079      	beq.n	80031ec <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x4d4>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	0e9b      	lsrs	r3, r3, #26
 800310a:	3301      	adds	r3, #1
 800310c:	069b      	lsls	r3, r3, #26
 800310e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003112:	e015      	b.n	8003140 <HAL_ADC_ConfigChannel+0x500>
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311c:	fa93 f3a3 	rbit	r3, r3
 8003120:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003124:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800312c:	2320      	movs	r3, #32
 800312e:	e003      	b.n	8003138 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003130:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003132:	fab3 f383 	clz	r3, r3
 8003136:	b2db      	uxtb	r3, r3
 8003138:	3301      	adds	r3, #1
 800313a:	069b      	lsls	r3, r3, #26
 800313c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x520>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	0e9b      	lsrs	r3, r3, #26
 8003152:	3301      	adds	r3, #1
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	2101      	movs	r1, #1
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	e017      	b.n	8003190 <HAL_ADC_ConfigChannel+0x550>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003168:	fa93 f3a3 	rbit	r3, r3
 800316c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800316e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003170:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003172:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003178:	2320      	movs	r3, #32
 800317a:	e003      	b.n	8003184 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800317c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800317e:	fab3 f383 	clz	r3, r3
 8003182:	b2db      	uxtb	r3, r3
 8003184:	3301      	adds	r3, #1
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	2101      	movs	r1, #1
 800318c:	fa01 f303 	lsl.w	r3, r1, r3
 8003190:	ea42 0103 	orr.w	r1, r2, r3
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x576>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	0e9b      	lsrs	r3, r3, #26
 80031a6:	3301      	adds	r3, #1
 80031a8:	f003 021f 	and.w	r2, r3, #31
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	051b      	lsls	r3, r3, #20
 80031b4:	e018      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x5a8>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80031c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80031c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80031ce:	2320      	movs	r3, #32
 80031d0:	e003      	b.n	80031da <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80031d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d4:	fab3 f383 	clz	r3, r3
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	3301      	adds	r3, #1
 80031dc:	f003 021f 	and.w	r2, r3, #31
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e8:	430b      	orrs	r3, r1
 80031ea:	e07e      	b.n	80032ea <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d107      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x5c8>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	0e9b      	lsrs	r3, r3, #26
 80031fe:	3301      	adds	r3, #1
 8003200:	069b      	lsls	r3, r3, #26
 8003202:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003206:	e015      	b.n	8003234 <HAL_ADC_ConfigChannel+0x5f4>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003218:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800321a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003220:	2320      	movs	r3, #32
 8003222:	e003      	b.n	800322c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003226:	fab3 f383 	clz	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	3301      	adds	r3, #1
 800322e:	069b      	lsls	r3, r3, #26
 8003230:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323c:	2b00      	cmp	r3, #0
 800323e:	d109      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x614>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	0e9b      	lsrs	r3, r3, #26
 8003246:	3301      	adds	r3, #1
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2101      	movs	r1, #1
 800324e:	fa01 f303 	lsl.w	r3, r1, r3
 8003252:	e017      	b.n	8003284 <HAL_ADC_ConfigChannel+0x644>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	61fb      	str	r3, [r7, #28]
  return result;
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800326c:	2320      	movs	r3, #32
 800326e:	e003      	b.n	8003278 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f003 031f 	and.w	r3, r3, #31
 800327e:	2101      	movs	r1, #1
 8003280:	fa01 f303 	lsl.w	r3, r1, r3
 8003284:	ea42 0103 	orr.w	r1, r2, r3
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10d      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x670>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	0e9b      	lsrs	r3, r3, #26
 800329a:	3301      	adds	r3, #1
 800329c:	f003 021f 	and.w	r2, r3, #31
 80032a0:	4613      	mov	r3, r2
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	4413      	add	r3, r2
 80032a6:	3b1e      	subs	r3, #30
 80032a8:	051b      	lsls	r3, r3, #20
 80032aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032ae:	e01b      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x6a8>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	fa93 f3a3 	rbit	r3, r3
 80032bc:	613b      	str	r3, [r7, #16]
  return result;
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80032c8:	2320      	movs	r3, #32
 80032ca:	e003      	b.n	80032d4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	fab3 f383 	clz	r3, r3
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	3301      	adds	r3, #1
 80032d6:	f003 021f 	and.w	r2, r3, #31
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	3b1e      	subs	r3, #30
 80032e2:	051b      	lsls	r3, r3, #20
 80032e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032e8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032ee:	4619      	mov	r1, r3
 80032f0:	f7fe fe7c 	bl	8001fec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	4b09      	ldr	r3, [pc, #36]	@ (8003320 <HAL_ADC_ConfigChannel+0x6e0>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80be 	beq.w	800347e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800330a:	d004      	beq.n	8003316 <HAL_ADC_ConfigChannel+0x6d6>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a04      	ldr	r2, [pc, #16]	@ (8003324 <HAL_ADC_ConfigChannel+0x6e4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d10a      	bne.n	800332c <HAL_ADC_ConfigChannel+0x6ec>
 8003316:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <HAL_ADC_ConfigChannel+0x6e8>)
 8003318:	e009      	b.n	800332e <HAL_ADC_ConfigChannel+0x6ee>
 800331a:	bf00      	nop
 800331c:	407f0000 	.word	0x407f0000
 8003320:	80080000 	.word	0x80080000
 8003324:	50000100 	.word	0x50000100
 8003328:	50000300 	.word	0x50000300
 800332c:	4b59      	ldr	r3, [pc, #356]	@ (8003494 <HAL_ADC_ConfigChannel+0x854>)
 800332e:	4618      	mov	r0, r3
 8003330:	f7fe fd5e 	bl	8001df0 <LL_ADC_GetCommonPathInternalCh>
 8003334:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a56      	ldr	r2, [pc, #344]	@ (8003498 <HAL_ADC_ConfigChannel+0x858>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d004      	beq.n	800334c <HAL_ADC_ConfigChannel+0x70c>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a55      	ldr	r2, [pc, #340]	@ (800349c <HAL_ADC_ConfigChannel+0x85c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d13a      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800334c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003350:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d134      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003360:	d005      	beq.n	800336e <HAL_ADC_ConfigChannel+0x72e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a4e      	ldr	r2, [pc, #312]	@ (80034a0 <HAL_ADC_ConfigChannel+0x860>)
 8003368:	4293      	cmp	r3, r2
 800336a:	f040 8085 	bne.w	8003478 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003376:	d004      	beq.n	8003382 <HAL_ADC_ConfigChannel+0x742>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a49      	ldr	r2, [pc, #292]	@ (80034a4 <HAL_ADC_ConfigChannel+0x864>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d101      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x746>
 8003382:	4a49      	ldr	r2, [pc, #292]	@ (80034a8 <HAL_ADC_ConfigChannel+0x868>)
 8003384:	e000      	b.n	8003388 <HAL_ADC_ConfigChannel+0x748>
 8003386:	4a43      	ldr	r2, [pc, #268]	@ (8003494 <HAL_ADC_ConfigChannel+0x854>)
 8003388:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800338c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003390:	4619      	mov	r1, r3
 8003392:	4610      	mov	r0, r2
 8003394:	f7fe fd19 	bl	8001dca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003398:	4b44      	ldr	r3, [pc, #272]	@ (80034ac <HAL_ADC_ConfigChannel+0x86c>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	099b      	lsrs	r3, r3, #6
 800339e:	4a44      	ldr	r2, [pc, #272]	@ (80034b0 <HAL_ADC_ConfigChannel+0x870>)
 80033a0:	fba2 2303 	umull	r2, r3, r2, r3
 80033a4:	099b      	lsrs	r3, r3, #6
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	4613      	mov	r3, r2
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	4413      	add	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033b2:	e002      	b.n	80033ba <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1f9      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033c0:	e05a      	b.n	8003478 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a3b      	ldr	r2, [pc, #236]	@ (80034b4 <HAL_ADC_ConfigChannel+0x874>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d125      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d11f      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a31      	ldr	r2, [pc, #196]	@ (80034a4 <HAL_ADC_ConfigChannel+0x864>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d104      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x7ac>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a34      	ldr	r2, [pc, #208]	@ (80034b8 <HAL_ADC_ConfigChannel+0x878>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d047      	beq.n	800347c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033f4:	d004      	beq.n	8003400 <HAL_ADC_ConfigChannel+0x7c0>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a2a      	ldr	r2, [pc, #168]	@ (80034a4 <HAL_ADC_ConfigChannel+0x864>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d101      	bne.n	8003404 <HAL_ADC_ConfigChannel+0x7c4>
 8003400:	4a29      	ldr	r2, [pc, #164]	@ (80034a8 <HAL_ADC_ConfigChannel+0x868>)
 8003402:	e000      	b.n	8003406 <HAL_ADC_ConfigChannel+0x7c6>
 8003404:	4a23      	ldr	r2, [pc, #140]	@ (8003494 <HAL_ADC_ConfigChannel+0x854>)
 8003406:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800340a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800340e:	4619      	mov	r1, r3
 8003410:	4610      	mov	r0, r2
 8003412:	f7fe fcda 	bl	8001dca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003416:	e031      	b.n	800347c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a27      	ldr	r2, [pc, #156]	@ (80034bc <HAL_ADC_ConfigChannel+0x87c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d12d      	bne.n	800347e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003422:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d127      	bne.n	800347e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a1c      	ldr	r2, [pc, #112]	@ (80034a4 <HAL_ADC_ConfigChannel+0x864>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d022      	beq.n	800347e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003440:	d004      	beq.n	800344c <HAL_ADC_ConfigChannel+0x80c>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a17      	ldr	r2, [pc, #92]	@ (80034a4 <HAL_ADC_ConfigChannel+0x864>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d101      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x810>
 800344c:	4a16      	ldr	r2, [pc, #88]	@ (80034a8 <HAL_ADC_ConfigChannel+0x868>)
 800344e:	e000      	b.n	8003452 <HAL_ADC_ConfigChannel+0x812>
 8003450:	4a10      	ldr	r2, [pc, #64]	@ (8003494 <HAL_ADC_ConfigChannel+0x854>)
 8003452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003456:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800345a:	4619      	mov	r1, r3
 800345c:	4610      	mov	r0, r2
 800345e:	f7fe fcb4 	bl	8001dca <LL_ADC_SetCommonPathInternalCh>
 8003462:	e00c      	b.n	800347e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003476:	e002      	b.n	800347e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003478:	bf00      	nop
 800347a:	e000      	b.n	800347e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800347c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003486:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800348a:	4618      	mov	r0, r3
 800348c:	37d8      	adds	r7, #216	@ 0xd8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	50000700 	.word	0x50000700
 8003498:	c3210000 	.word	0xc3210000
 800349c:	90c00010 	.word	0x90c00010
 80034a0:	50000600 	.word	0x50000600
 80034a4:	50000100 	.word	0x50000100
 80034a8:	50000300 	.word	0x50000300
 80034ac:	20000000 	.word	0x20000000
 80034b0:	053e2d63 	.word	0x053e2d63
 80034b4:	c7520000 	.word	0xc7520000
 80034b8:	50000500 	.word	0x50000500
 80034bc:	cb840000 	.word	0xcb840000

080034c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fe fe59 	bl	8002188 <LL_ADC_IsEnabled>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d176      	bne.n	80035ca <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	4b3c      	ldr	r3, [pc, #240]	@ (80035d4 <ADC_Enable+0x114>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00d      	beq.n	8003506 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ee:	f043 0210 	orr.w	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fa:	f043 0201 	orr.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e062      	b.n	80035cc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe fe28 	bl	8002160 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003518:	d004      	beq.n	8003524 <ADC_Enable+0x64>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a2e      	ldr	r2, [pc, #184]	@ (80035d8 <ADC_Enable+0x118>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d101      	bne.n	8003528 <ADC_Enable+0x68>
 8003524:	4b2d      	ldr	r3, [pc, #180]	@ (80035dc <ADC_Enable+0x11c>)
 8003526:	e000      	b.n	800352a <ADC_Enable+0x6a>
 8003528:	4b2d      	ldr	r3, [pc, #180]	@ (80035e0 <ADC_Enable+0x120>)
 800352a:	4618      	mov	r0, r3
 800352c:	f7fe fc60 	bl	8001df0 <LL_ADC_GetCommonPathInternalCh>
 8003530:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003532:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003536:	2b00      	cmp	r3, #0
 8003538:	d013      	beq.n	8003562 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800353a:	4b2a      	ldr	r3, [pc, #168]	@ (80035e4 <ADC_Enable+0x124>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	099b      	lsrs	r3, r3, #6
 8003540:	4a29      	ldr	r2, [pc, #164]	@ (80035e8 <ADC_Enable+0x128>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	099b      	lsrs	r3, r3, #6
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003554:	e002      	b.n	800355c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	3b01      	subs	r3, #1
 800355a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f9      	bne.n	8003556 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003562:	f7fe fbef 	bl	8001d44 <HAL_GetTick>
 8003566:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003568:	e028      	b.n	80035bc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fe0a 	bl	8002188 <LL_ADC_IsEnabled>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d104      	bne.n	8003584 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe fdee 	bl	8002160 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003584:	f7fe fbde 	bl	8001d44 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d914      	bls.n	80035bc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b01      	cmp	r3, #1
 800359e:	d00d      	beq.n	80035bc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a4:	f043 0210 	orr.w	r2, r3, #16
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b0:	f043 0201 	orr.w	r2, r3, #1
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e007      	b.n	80035cc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d1cf      	bne.n	800356a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	8000003f 	.word	0x8000003f
 80035d8:	50000100 	.word	0x50000100
 80035dc:	50000300 	.word	0x50000300
 80035e0:	50000700 	.word	0x50000700
 80035e4:	20000000 	.word	0x20000000
 80035e8:	053e2d63 	.word	0x053e2d63

080035ec <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003602:	2b00      	cmp	r3, #0
 8003604:	d14b      	bne.n	800369e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0308 	and.w	r3, r3, #8
 800361c:	2b00      	cmp	r3, #0
 800361e:	d021      	beq.n	8003664 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe fc8f 	bl	8001f48 <LL_ADC_REG_IsTriggerSourceSWStart>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d032      	beq.n	8003696 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d12b      	bne.n	8003696 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003642:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800364e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d11f      	bne.n	8003696 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365a:	f043 0201 	orr.w	r2, r3, #1
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003662:	e018      	b.n	8003696 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d111      	bne.n	8003696 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003676:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003682:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d105      	bne.n	8003696 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800368e:	f043 0201 	orr.w	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f7fd fab6 	bl	8000c08 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800369c:	e00e      	b.n	80036bc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	f003 0310 	and.w	r3, r3, #16
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d003      	beq.n	80036b2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f7ff fabe 	bl	8002c2c <HAL_ADC_ErrorCallback>
}
 80036b0:	e004      	b.n	80036bc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	4798      	blx	r3
}
 80036bc:	bf00      	nop
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f7ff fa96 	bl	8002c04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036d8:	bf00      	nop
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fe:	f043 0204 	orr.w	r2, r3, #4
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f7ff fa90 	bl	8002c2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800370c:	bf00      	nop
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <LL_ADC_IsEnabled>:
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <LL_ADC_IsEnabled+0x18>
 8003728:	2301      	movs	r3, #1
 800372a:	e000      	b.n	800372e <LL_ADC_IsEnabled+0x1a>
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <LL_ADC_REG_IsConversionOngoing>:
{
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b04      	cmp	r3, #4
 800374c:	d101      	bne.n	8003752 <LL_ADC_REG_IsConversionOngoing+0x18>
 800374e:	2301      	movs	r3, #1
 8003750:	e000      	b.n	8003754 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80037c4:	b590      	push	{r4, r7, lr}
 80037c6:	b0a1      	sub	sp, #132	@ 0x84
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037ce:	2300      	movs	r3, #0
 80037d0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80037de:	2302      	movs	r3, #2
 80037e0:	e0e7      	b.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80037ea:	2300      	movs	r3, #0
 80037ec:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80037ee:	2300      	movs	r3, #0
 80037f0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fa:	d102      	bne.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80037fc:	4b6f      	ldr	r3, [pc, #444]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80037fe:	60bb      	str	r3, [r7, #8]
 8003800:	e009      	b.n	8003816 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a6e      	ldr	r2, [pc, #440]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d102      	bne.n	8003812 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800380c:	4b6d      	ldr	r3, [pc, #436]	@ (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800380e:	60bb      	str	r3, [r7, #8]
 8003810:	e001      	b.n	8003816 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003812:	2300      	movs	r3, #0
 8003814:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10b      	bne.n	8003834 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e0be      	b.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff ff7f 	bl	800373a <LL_ADC_REG_IsConversionOngoing>
 800383c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff ff79 	bl	800373a <LL_ADC_REG_IsConversionOngoing>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	f040 80a0 	bne.w	8003990 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003850:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003852:	2b00      	cmp	r3, #0
 8003854:	f040 809c 	bne.w	8003990 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003860:	d004      	beq.n	800386c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a55      	ldr	r2, [pc, #340]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d101      	bne.n	8003870 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800386c:	4b56      	ldr	r3, [pc, #344]	@ (80039c8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800386e:	e000      	b.n	8003872 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003870:	4b56      	ldr	r3, [pc, #344]	@ (80039cc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003872:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d04b      	beq.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800387c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	6859      	ldr	r1, [r3, #4]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800388e:	035b      	lsls	r3, r3, #13
 8003890:	430b      	orrs	r3, r1
 8003892:	431a      	orrs	r2, r3
 8003894:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003896:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038a0:	d004      	beq.n	80038ac <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a45      	ldr	r2, [pc, #276]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d10f      	bne.n	80038cc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80038ac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80038b0:	f7ff ff30 	bl	8003714 <LL_ADC_IsEnabled>
 80038b4:	4604      	mov	r4, r0
 80038b6:	4841      	ldr	r0, [pc, #260]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038b8:	f7ff ff2c 	bl	8003714 <LL_ADC_IsEnabled>
 80038bc:	4603      	mov	r3, r0
 80038be:	4323      	orrs	r3, r4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf0c      	ite	eq
 80038c4:	2301      	moveq	r3, #1
 80038c6:	2300      	movne	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	e012      	b.n	80038f2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80038cc:	483c      	ldr	r0, [pc, #240]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80038ce:	f7ff ff21 	bl	8003714 <LL_ADC_IsEnabled>
 80038d2:	4604      	mov	r4, r0
 80038d4:	483b      	ldr	r0, [pc, #236]	@ (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80038d6:	f7ff ff1d 	bl	8003714 <LL_ADC_IsEnabled>
 80038da:	4603      	mov	r3, r0
 80038dc:	431c      	orrs	r4, r3
 80038de:	483c      	ldr	r0, [pc, #240]	@ (80039d0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80038e0:	f7ff ff18 	bl	8003714 <LL_ADC_IsEnabled>
 80038e4:	4603      	mov	r3, r0
 80038e6:	4323      	orrs	r3, r4
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d056      	beq.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80038f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80038fe:	f023 030f 	bic.w	r3, r3, #15
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	6811      	ldr	r1, [r2, #0]
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	6892      	ldr	r2, [r2, #8]
 800390a:	430a      	orrs	r2, r1
 800390c:	431a      	orrs	r2, r3
 800390e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003910:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003912:	e047      	b.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800391c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800391e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003928:	d004      	beq.n	8003934 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a23      	ldr	r2, [pc, #140]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d10f      	bne.n	8003954 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003934:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003938:	f7ff feec 	bl	8003714 <LL_ADC_IsEnabled>
 800393c:	4604      	mov	r4, r0
 800393e:	481f      	ldr	r0, [pc, #124]	@ (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003940:	f7ff fee8 	bl	8003714 <LL_ADC_IsEnabled>
 8003944:	4603      	mov	r3, r0
 8003946:	4323      	orrs	r3, r4
 8003948:	2b00      	cmp	r3, #0
 800394a:	bf0c      	ite	eq
 800394c:	2301      	moveq	r3, #1
 800394e:	2300      	movne	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	e012      	b.n	800397a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003954:	481a      	ldr	r0, [pc, #104]	@ (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003956:	f7ff fedd 	bl	8003714 <LL_ADC_IsEnabled>
 800395a:	4604      	mov	r4, r0
 800395c:	4819      	ldr	r0, [pc, #100]	@ (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800395e:	f7ff fed9 	bl	8003714 <LL_ADC_IsEnabled>
 8003962:	4603      	mov	r3, r0
 8003964:	431c      	orrs	r4, r3
 8003966:	481a      	ldr	r0, [pc, #104]	@ (80039d0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003968:	f7ff fed4 	bl	8003714 <LL_ADC_IsEnabled>
 800396c:	4603      	mov	r3, r0
 800396e:	4323      	orrs	r3, r4
 8003970:	2b00      	cmp	r3, #0
 8003972:	bf0c      	ite	eq
 8003974:	2301      	moveq	r3, #1
 8003976:	2300      	movne	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d012      	beq.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800397e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003986:	f023 030f 	bic.w	r3, r3, #15
 800398a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800398c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800398e:	e009      	b.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003994:	f043 0220 	orr.w	r2, r3, #32
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039a2:	e000      	b.n	80039a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039ae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3784      	adds	r7, #132	@ 0x84
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd90      	pop	{r4, r7, pc}
 80039ba:	bf00      	nop
 80039bc:	50000100 	.word	0x50000100
 80039c0:	50000400 	.word	0x50000400
 80039c4:	50000500 	.word	0x50000500
 80039c8:	50000300 	.word	0x50000300
 80039cc:	50000700 	.word	0x50000700
 80039d0:	50000600 	.word	0x50000600

080039d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a18 <__NVIC_SetPriorityGrouping+0x44>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039f0:	4013      	ands	r3, r2
 80039f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a06:	4a04      	ldr	r2, [pc, #16]	@ (8003a18 <__NVIC_SetPriorityGrouping+0x44>)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	60d3      	str	r3, [r2, #12]
}
 8003a0c:	bf00      	nop
 8003a0e:	3714      	adds	r7, #20
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	e000ed00 	.word	0xe000ed00

08003a1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <__NVIC_GetPriorityGrouping+0x18>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	0a1b      	lsrs	r3, r3, #8
 8003a26:	f003 0307 	and.w	r3, r3, #7
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	4603      	mov	r3, r0
 8003a40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	db0b      	blt.n	8003a62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
 8003a4c:	f003 021f 	and.w	r2, r3, #31
 8003a50:	4907      	ldr	r1, [pc, #28]	@ (8003a70 <__NVIC_EnableIRQ+0x38>)
 8003a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	2001      	movs	r0, #1
 8003a5a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a62:	bf00      	nop
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000e100 	.word	0xe000e100

08003a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	6039      	str	r1, [r7, #0]
 8003a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	db0a      	blt.n	8003a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	490c      	ldr	r1, [pc, #48]	@ (8003ac0 <__NVIC_SetPriority+0x4c>)
 8003a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a92:	0112      	lsls	r2, r2, #4
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	440b      	add	r3, r1
 8003a98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a9c:	e00a      	b.n	8003ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	4908      	ldr	r1, [pc, #32]	@ (8003ac4 <__NVIC_SetPriority+0x50>)
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	3b04      	subs	r3, #4
 8003aac:	0112      	lsls	r2, r2, #4
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	761a      	strb	r2, [r3, #24]
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	e000e100 	.word	0xe000e100
 8003ac4:	e000ed00 	.word	0xe000ed00

08003ac8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	@ 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f1c3 0307 	rsb	r3, r3, #7
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	bf28      	it	cs
 8003ae6:	2304      	movcs	r3, #4
 8003ae8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3304      	adds	r3, #4
 8003aee:	2b06      	cmp	r3, #6
 8003af0:	d902      	bls.n	8003af8 <NVIC_EncodePriority+0x30>
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3b03      	subs	r3, #3
 8003af6:	e000      	b.n	8003afa <NVIC_EncodePriority+0x32>
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003afc:	f04f 32ff 	mov.w	r2, #4294967295
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43da      	mvns	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	401a      	ands	r2, r3
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b10:	f04f 31ff 	mov.w	r1, #4294967295
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	43d9      	mvns	r1, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b20:	4313      	orrs	r3, r2
         );
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3724      	adds	r7, #36	@ 0x24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff ff4c 	bl	80039d4 <__NVIC_SetPriorityGrouping>
}
 8003b3c:	bf00      	nop
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b52:	f7ff ff63 	bl	8003a1c <__NVIC_GetPriorityGrouping>
 8003b56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	68b9      	ldr	r1, [r7, #8]
 8003b5c:	6978      	ldr	r0, [r7, #20]
 8003b5e:	f7ff ffb3 	bl	8003ac8 <NVIC_EncodePriority>
 8003b62:	4602      	mov	r2, r0
 8003b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b68:	4611      	mov	r1, r2
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff ff82 	bl	8003a74 <__NVIC_SetPriority>
}
 8003b70:	bf00      	nop
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	4603      	mov	r3, r0
 8003b80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff ff56 	bl	8003a38 <__NVIC_EnableIRQ>
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e054      	b.n	8003c50 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	7f5b      	ldrb	r3, [r3, #29]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d105      	bne.n	8003bbc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7fd f8e8 	bl	8000d8c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	791b      	ldrb	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10c      	bne.n	8003be4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a22      	ldr	r2, [pc, #136]	@ (8003c58 <HAL_CRC_Init+0xc4>)
 8003bd0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0218 	bic.w	r2, r2, #24
 8003be0:	609a      	str	r2, [r3, #8]
 8003be2:	e00c      	b.n	8003bfe <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6899      	ldr	r1, [r3, #8]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	461a      	mov	r2, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f834 	bl	8003c5c <HAL_CRCEx_Polynomial_Set>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e028      	b.n	8003c50 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	795b      	ldrb	r3, [r3, #5]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d105      	bne.n	8003c12 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c0e:	611a      	str	r2, [r3, #16]
 8003c10:	e004      	b.n	8003c1c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6912      	ldr	r2, [r2, #16]
 8003c1a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695a      	ldr	r2, [r3, #20]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699a      	ldr	r2, [r3, #24]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	04c11db7 	.word	0x04c11db7

08003c5c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003c6c:	231f      	movs	r3, #31
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	75fb      	strb	r3, [r7, #23]
 8003c7e:	e063      	b.n	8003d48 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003c80:	bf00      	nop
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1e5a      	subs	r2, r3, #1
 8003c86:	613a      	str	r2, [r7, #16]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d009      	beq.n	8003ca0 <HAL_CRCEx_Polynomial_Set+0x44>
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f003 031f 	and.w	r3, r3, #31
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	fa22 f303 	lsr.w	r3, r2, r3
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b18      	cmp	r3, #24
 8003ca4:	d846      	bhi.n	8003d34 <HAL_CRCEx_Polynomial_Set+0xd8>
 8003ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cac <HAL_CRCEx_Polynomial_Set+0x50>)
 8003ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cac:	08003d3b 	.word	0x08003d3b
 8003cb0:	08003d35 	.word	0x08003d35
 8003cb4:	08003d35 	.word	0x08003d35
 8003cb8:	08003d35 	.word	0x08003d35
 8003cbc:	08003d35 	.word	0x08003d35
 8003cc0:	08003d35 	.word	0x08003d35
 8003cc4:	08003d35 	.word	0x08003d35
 8003cc8:	08003d35 	.word	0x08003d35
 8003ccc:	08003d29 	.word	0x08003d29
 8003cd0:	08003d35 	.word	0x08003d35
 8003cd4:	08003d35 	.word	0x08003d35
 8003cd8:	08003d35 	.word	0x08003d35
 8003cdc:	08003d35 	.word	0x08003d35
 8003ce0:	08003d35 	.word	0x08003d35
 8003ce4:	08003d35 	.word	0x08003d35
 8003ce8:	08003d35 	.word	0x08003d35
 8003cec:	08003d1d 	.word	0x08003d1d
 8003cf0:	08003d35 	.word	0x08003d35
 8003cf4:	08003d35 	.word	0x08003d35
 8003cf8:	08003d35 	.word	0x08003d35
 8003cfc:	08003d35 	.word	0x08003d35
 8003d00:	08003d35 	.word	0x08003d35
 8003d04:	08003d35 	.word	0x08003d35
 8003d08:	08003d35 	.word	0x08003d35
 8003d0c:	08003d11 	.word	0x08003d11
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b06      	cmp	r3, #6
 8003d14:	d913      	bls.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003d1a:	e010      	b.n	8003d3e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b07      	cmp	r3, #7
 8003d20:	d90f      	bls.n	8003d42 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003d26:	e00c      	b.n	8003d42 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	2b0f      	cmp	r3, #15
 8003d2c:	d90b      	bls.n	8003d46 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003d32:	e008      	b.n	8003d46 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	75fb      	strb	r3, [r7, #23]
        break;
 8003d38:	e006      	b.n	8003d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d3a:	bf00      	nop
 8003d3c:	e004      	b.n	8003d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d3e:	bf00      	nop
 8003d40:	e002      	b.n	8003d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d42:	bf00      	nop
 8003d44:	e000      	b.n	8003d48 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003d46:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10d      	bne.n	8003d6a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f023 0118 	bic.w	r1, r3, #24
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	371c      	adds	r7, #28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d101      	bne.n	8003d8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e08d      	b.n	8003ea6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4b47      	ldr	r3, [pc, #284]	@ (8003eb0 <HAL_DMA_Init+0x138>)
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d80f      	bhi.n	8003db6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	4b45      	ldr	r3, [pc, #276]	@ (8003eb4 <HAL_DMA_Init+0x13c>)
 8003d9e:	4413      	add	r3, r2
 8003da0:	4a45      	ldr	r2, [pc, #276]	@ (8003eb8 <HAL_DMA_Init+0x140>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	009a      	lsls	r2, r3, #2
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a42      	ldr	r2, [pc, #264]	@ (8003ebc <HAL_DMA_Init+0x144>)
 8003db2:	641a      	str	r2, [r3, #64]	@ 0x40
 8003db4:	e00e      	b.n	8003dd4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	4b40      	ldr	r3, [pc, #256]	@ (8003ec0 <HAL_DMA_Init+0x148>)
 8003dbe:	4413      	add	r3, r2
 8003dc0:	4a3d      	ldr	r2, [pc, #244]	@ (8003eb8 <HAL_DMA_Init+0x140>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	091b      	lsrs	r3, r3, #4
 8003dc8:	009a      	lsls	r2, r3, #2
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a3c      	ldr	r2, [pc, #240]	@ (8003ec4 <HAL_DMA_Init+0x14c>)
 8003dd2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003df8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 fa2c 	bl	8004284 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e34:	d102      	bne.n	8003e3c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e50:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d010      	beq.n	8003e7c <HAL_DMA_Init+0x104>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d80c      	bhi.n	8003e7c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 fa4c 	bl	8004300 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e78:	605a      	str	r2, [r3, #4]
 8003e7a:	e008      	b.n	8003e8e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40020407 	.word	0x40020407
 8003eb4:	bffdfff8 	.word	0xbffdfff8
 8003eb8:	cccccccd 	.word	0xcccccccd
 8003ebc:	40020000 	.word	0x40020000
 8003ec0:	bffdfbf8 	.word	0xbffdfbf8
 8003ec4:	40020400 	.word	0x40020400

08003ec8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <HAL_DMA_Start_IT+0x20>
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	e066      	b.n	8003fb6 <HAL_DMA_Start_IT+0xee>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d155      	bne.n	8003fa8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0201 	bic.w	r2, r2, #1
 8003f18:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	68b9      	ldr	r1, [r7, #8]
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 f970 	bl	8004206 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d008      	beq.n	8003f40 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 020e 	orr.w	r2, r2, #14
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	e00f      	b.n	8003f60 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0204 	bic.w	r2, r2, #4
 8003f4e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 020a 	orr.w	r2, r2, #10
 8003f5e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d007      	beq.n	8003f7e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f7c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d007      	beq.n	8003f96 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f94:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f042 0201 	orr.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	e005      	b.n	8003fb4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003fb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3718      	adds	r7, #24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b084      	sub	sp, #16
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2204      	movs	r2, #4
 8003fda:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	73fb      	strb	r3, [r7, #15]
 8003ff0:	e047      	b.n	8004082 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 020e 	bic.w	r2, r2, #14
 8004000:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0201 	bic.w	r2, r2, #1
 8004010:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004020:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	f003 021f 	and.w	r2, r3, #31
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	2101      	movs	r1, #1
 8004030:	fa01 f202 	lsl.w	r2, r1, r2
 8004034:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800403e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00c      	beq.n	8004062 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004052:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004056:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004060:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	4798      	blx	r3
    }
  }
  return status;
 8004082:	7bfb      	ldrb	r3, [r7, #15]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a8:	f003 031f 	and.w	r3, r3, #31
 80040ac:	2204      	movs	r2, #4
 80040ae:	409a      	lsls	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4013      	ands	r3, r2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d026      	beq.n	8004106 <HAL_DMA_IRQHandler+0x7a>
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	f003 0304 	and.w	r3, r3, #4
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d021      	beq.n	8004106 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d107      	bne.n	80040e0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f022 0204 	bic.w	r2, r2, #4
 80040de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e4:	f003 021f 	and.w	r2, r3, #31
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	2104      	movs	r1, #4
 80040ee:	fa01 f202 	lsl.w	r2, r1, r2
 80040f2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d071      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004104:	e06c      	b.n	80041e0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	f003 031f 	and.w	r3, r3, #31
 800410e:	2202      	movs	r2, #2
 8004110:	409a      	lsls	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	4013      	ands	r3, r2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d02e      	beq.n	8004178 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d029      	beq.n	8004178 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0320 	and.w	r3, r3, #32
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10b      	bne.n	800414a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 020a 	bic.w	r2, r2, #10
 8004140:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f003 021f 	and.w	r2, r3, #31
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	2102      	movs	r1, #2
 8004158:	fa01 f202 	lsl.w	r2, r1, r2
 800415c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416a:	2b00      	cmp	r3, #0
 800416c:	d038      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004176:	e033      	b.n	80041e0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	2208      	movs	r2, #8
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d02a      	beq.n	80041e2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	f003 0308 	and.w	r3, r3, #8
 8004192:	2b00      	cmp	r3, #0
 8004194:	d025      	beq.n	80041e2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 020e 	bic.w	r2, r2, #14
 80041a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	f003 021f 	and.w	r2, r3, #31
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	2101      	movs	r1, #1
 80041b4:	fa01 f202 	lsl.w	r2, r1, r2
 80041b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041e0:	bf00      	nop
 80041e2:	bf00      	nop
}
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80041ea:	b480      	push	{r7}
 80041ec:	b083      	sub	sp, #12
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80041f8:	b2db      	uxtb	r3, r3
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004206:	b480      	push	{r7}
 8004208:	b085      	sub	sp, #20
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800421c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004222:	2b00      	cmp	r3, #0
 8004224:	d004      	beq.n	8004230 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800422e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004234:	f003 021f 	and.w	r2, r3, #31
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423c:	2101      	movs	r1, #1
 800423e:	fa01 f202 	lsl.w	r2, r1, r2
 8004242:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	683a      	ldr	r2, [r7, #0]
 800424a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	2b10      	cmp	r3, #16
 8004252:	d108      	bne.n	8004266 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004264:	e007      	b.n	8004276 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	60da      	str	r2, [r3, #12]
}
 8004276:	bf00      	nop
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
	...

08004284 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	461a      	mov	r2, r3
 8004292:	4b16      	ldr	r3, [pc, #88]	@ (80042ec <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004294:	429a      	cmp	r2, r3
 8004296:	d802      	bhi.n	800429e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004298:	4b15      	ldr	r3, [pc, #84]	@ (80042f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	e001      	b.n	80042a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800429e:	4b15      	ldr	r3, [pc, #84]	@ (80042f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80042a0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	3b08      	subs	r3, #8
 80042ae:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80042b0:	fba2 2303 	umull	r2, r3, r2, r3
 80042b4:	091b      	lsrs	r3, r3, #4
 80042b6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042bc:	089b      	lsrs	r3, r3, #2
 80042be:	009a      	lsls	r2, r3, #2
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	4413      	add	r3, r2
 80042c4:	461a      	mov	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a0b      	ldr	r2, [pc, #44]	@ (80042fc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80042ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 031f 	and.w	r3, r3, #31
 80042d6:	2201      	movs	r2, #1
 80042d8:	409a      	lsls	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042de:	bf00      	nop
 80042e0:	371c      	adds	r7, #28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	40020407 	.word	0x40020407
 80042f0:	40020800 	.word	0x40020800
 80042f4:	40020820 	.word	0x40020820
 80042f8:	cccccccd 	.word	0xcccccccd
 80042fc:	40020880 	.word	0x40020880

08004300 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	4b0b      	ldr	r3, [pc, #44]	@ (8004340 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	461a      	mov	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a08      	ldr	r2, [pc, #32]	@ (8004344 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004322:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3b01      	subs	r3, #1
 8004328:	f003 031f 	and.w	r3, r3, #31
 800432c:	2201      	movs	r2, #1
 800432e:	409a      	lsls	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004334:	bf00      	nop
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	1000823f 	.word	0x1000823f
 8004344:	40020940 	.word	0x40020940

08004348 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e147      	b.n	80045ea <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d106      	bne.n	8004374 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f7fc fdb4 	bl	8000edc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699a      	ldr	r2, [r3, #24]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0210 	bic.w	r2, r2, #16
 8004382:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004384:	f7fd fcde 	bl	8001d44 <HAL_GetTick>
 8004388:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800438a:	e012      	b.n	80043b2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800438c:	f7fd fcda 	bl	8001d44 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b0a      	cmp	r3, #10
 8004398:	d90b      	bls.n	80043b2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800439e:	f043 0201 	orr.w	r2, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2203      	movs	r2, #3
 80043aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e11b      	b.n	80045ea <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	f003 0308 	and.w	r3, r3, #8
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d0e5      	beq.n	800438c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0201 	orr.w	r2, r2, #1
 80043ce:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043d0:	f7fd fcb8 	bl	8001d44 <HAL_GetTick>
 80043d4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80043d6:	e012      	b.n	80043fe <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80043d8:	f7fd fcb4 	bl	8001d44 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b0a      	cmp	r3, #10
 80043e4:	d90b      	bls.n	80043fe <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ea:	f043 0201 	orr.w	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2203      	movs	r2, #3
 80043f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e0f5      	b.n	80045ea <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0e5      	beq.n	80043d8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	699a      	ldr	r2, [r3, #24]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0202 	orr.w	r2, r2, #2
 800441a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a74      	ldr	r2, [pc, #464]	@ (80045f4 <HAL_FDCAN_Init+0x2ac>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d103      	bne.n	800442e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004426:	4a74      	ldr	r2, [pc, #464]	@ (80045f8 <HAL_FDCAN_Init+0x2b0>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	7c1b      	ldrb	r3, [r3, #16]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d108      	bne.n	8004448 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699a      	ldr	r2, [r3, #24]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004444:	619a      	str	r2, [r3, #24]
 8004446:	e007      	b.n	8004458 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004456:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	7c5b      	ldrb	r3, [r3, #17]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d108      	bne.n	8004472 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	699a      	ldr	r2, [r3, #24]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800446e:	619a      	str	r2, [r3, #24]
 8004470:	e007      	b.n	8004482 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	699a      	ldr	r2, [r3, #24]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004480:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	7c9b      	ldrb	r3, [r3, #18]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d108      	bne.n	800449c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	699a      	ldr	r2, [r3, #24]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004498:	619a      	str	r2, [r3, #24]
 800449a:	e007      	b.n	80044ac <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699a      	ldr	r2, [r3, #24]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044aa:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699a      	ldr	r2, [r3, #24]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80044d0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0210 	bic.w	r2, r2, #16
 80044e0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d108      	bne.n	80044fc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	699a      	ldr	r2, [r3, #24]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0204 	orr.w	r2, r2, #4
 80044f8:	619a      	str	r2, [r3, #24]
 80044fa:	e02c      	b.n	8004556 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d028      	beq.n	8004556 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	2b02      	cmp	r3, #2
 800450a:	d01c      	beq.n	8004546 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800451a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0210 	orr.w	r2, r2, #16
 800452a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d110      	bne.n	8004556 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699a      	ldr	r2, [r3, #24]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0220 	orr.w	r2, r2, #32
 8004542:	619a      	str	r2, [r3, #24]
 8004544:	e007      	b.n	8004556 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699a      	ldr	r2, [r3, #24]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f042 0220 	orr.w	r2, r2, #32
 8004554:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	3b01      	subs	r3, #1
 800455c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	3b01      	subs	r3, #1
 8004564:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004566:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800456e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	3b01      	subs	r3, #1
 8004578:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800457e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004580:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800458a:	d115      	bne.n	80045b8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004596:	3b01      	subs	r3, #1
 8004598:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800459a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	3b01      	subs	r3, #1
 80045a2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80045a4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ac:	3b01      	subs	r3, #1
 80045ae:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80045b4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80045b6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f814 	bl	80045fc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	40006400 	.word	0x40006400
 80045f8:	40006500 	.word	0x40006500

080045fc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004604:	4b30      	ldr	r3, [pc, #192]	@ (80046c8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004606:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a2f      	ldr	r2, [pc, #188]	@ (80046cc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d103      	bne.n	800461a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004618:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a2c      	ldr	r2, [pc, #176]	@ (80046d0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d103      	bne.n	800462c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800462a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800463a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004642:	041a      	lsls	r2, r3, #16
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	430a      	orrs	r2, r1
 800464a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004660:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	061a      	lsls	r2, r3, #24
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	e005      	b.n	80046ae <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	3304      	adds	r3, #4
 80046ac:	60fb      	str	r3, [r7, #12]
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d3f3      	bcc.n	80046a2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	4000a400 	.word	0x4000a400
 80046cc:	40006800 	.word	0x40006800
 80046d0:	40006c00 	.word	0x40006c00

080046d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b087      	sub	sp, #28
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80046de:	2300      	movs	r3, #0
 80046e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046e2:	e15a      	b.n	800499a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	2101      	movs	r1, #1
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	fa01 f303 	lsl.w	r3, r1, r3
 80046f0:	4013      	ands	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f000 814c 	beq.w	8004994 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f003 0303 	and.w	r3, r3, #3
 8004704:	2b01      	cmp	r3, #1
 8004706:	d005      	beq.n	8004714 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004710:	2b02      	cmp	r3, #2
 8004712:	d130      	bne.n	8004776 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	2203      	movs	r2, #3
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800474a:	2201      	movs	r2, #1
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43db      	mvns	r3, r3
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4013      	ands	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	091b      	lsrs	r3, r3, #4
 8004760:	f003 0201 	and.w	r2, r3, #1
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	2b03      	cmp	r3, #3
 8004780:	d017      	beq.n	80047b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	2203      	movs	r2, #3
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	43db      	mvns	r3, r3
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	4013      	ands	r3, r2
 8004798:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d123      	bne.n	8004806 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	08da      	lsrs	r2, r3, #3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	3208      	adds	r2, #8
 80047c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f003 0307 	and.w	r3, r3, #7
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	220f      	movs	r2, #15
 80047d6:	fa02 f303 	lsl.w	r3, r2, r3
 80047da:	43db      	mvns	r3, r3
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	4013      	ands	r3, r2
 80047e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	691a      	ldr	r2, [r3, #16]
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	fa02 f303 	lsl.w	r3, r2, r3
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	08da      	lsrs	r2, r3, #3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3208      	adds	r2, #8
 8004800:	6939      	ldr	r1, [r7, #16]
 8004802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	2203      	movs	r2, #3
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	43db      	mvns	r3, r3
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	4013      	ands	r3, r2
 800481c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f003 0203 	and.w	r2, r3, #3
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 80a6 	beq.w	8004994 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004848:	4b5b      	ldr	r3, [pc, #364]	@ (80049b8 <HAL_GPIO_Init+0x2e4>)
 800484a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800484c:	4a5a      	ldr	r2, [pc, #360]	@ (80049b8 <HAL_GPIO_Init+0x2e4>)
 800484e:	f043 0301 	orr.w	r3, r3, #1
 8004852:	6613      	str	r3, [r2, #96]	@ 0x60
 8004854:	4b58      	ldr	r3, [pc, #352]	@ (80049b8 <HAL_GPIO_Init+0x2e4>)
 8004856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004860:	4a56      	ldr	r2, [pc, #344]	@ (80049bc <HAL_GPIO_Init+0x2e8>)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	089b      	lsrs	r3, r3, #2
 8004866:	3302      	adds	r3, #2
 8004868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f003 0303 	and.w	r3, r3, #3
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	220f      	movs	r2, #15
 8004878:	fa02 f303 	lsl.w	r3, r2, r3
 800487c:	43db      	mvns	r3, r3
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4013      	ands	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800488a:	d01f      	beq.n	80048cc <HAL_GPIO_Init+0x1f8>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a4c      	ldr	r2, [pc, #304]	@ (80049c0 <HAL_GPIO_Init+0x2ec>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d019      	beq.n	80048c8 <HAL_GPIO_Init+0x1f4>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a4b      	ldr	r2, [pc, #300]	@ (80049c4 <HAL_GPIO_Init+0x2f0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d013      	beq.n	80048c4 <HAL_GPIO_Init+0x1f0>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a4a      	ldr	r2, [pc, #296]	@ (80049c8 <HAL_GPIO_Init+0x2f4>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00d      	beq.n	80048c0 <HAL_GPIO_Init+0x1ec>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a49      	ldr	r2, [pc, #292]	@ (80049cc <HAL_GPIO_Init+0x2f8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d007      	beq.n	80048bc <HAL_GPIO_Init+0x1e8>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a48      	ldr	r2, [pc, #288]	@ (80049d0 <HAL_GPIO_Init+0x2fc>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d101      	bne.n	80048b8 <HAL_GPIO_Init+0x1e4>
 80048b4:	2305      	movs	r3, #5
 80048b6:	e00a      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048b8:	2306      	movs	r3, #6
 80048ba:	e008      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048bc:	2304      	movs	r3, #4
 80048be:	e006      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048c0:	2303      	movs	r3, #3
 80048c2:	e004      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e002      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048c8:	2301      	movs	r3, #1
 80048ca:	e000      	b.n	80048ce <HAL_GPIO_Init+0x1fa>
 80048cc:	2300      	movs	r3, #0
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	f002 0203 	and.w	r2, r2, #3
 80048d4:	0092      	lsls	r2, r2, #2
 80048d6:	4093      	lsls	r3, r2
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048de:	4937      	ldr	r1, [pc, #220]	@ (80049bc <HAL_GPIO_Init+0x2e8>)
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	089b      	lsrs	r3, r3, #2
 80048e4:	3302      	adds	r3, #2
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80048ec:	4b39      	ldr	r3, [pc, #228]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	43db      	mvns	r3, r3
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4013      	ands	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004910:	4a30      	ldr	r2, [pc, #192]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004916:	4b2f      	ldr	r3, [pc, #188]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	43db      	mvns	r3, r3
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	4013      	ands	r3, r2
 8004924:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	4313      	orrs	r3, r2
 8004938:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800493a:	4a26      	ldr	r2, [pc, #152]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004940:	4b24      	ldr	r3, [pc, #144]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	43db      	mvns	r3, r3
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4013      	ands	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	4313      	orrs	r3, r2
 8004962:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004964:	4a1b      	ldr	r2, [pc, #108]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800496a:	4b1a      	ldr	r3, [pc, #104]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	43db      	mvns	r3, r3
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	4013      	ands	r3, r2
 8004978:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d003      	beq.n	800498e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4313      	orrs	r3, r2
 800498c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800498e:	4a11      	ldr	r2, [pc, #68]	@ (80049d4 <HAL_GPIO_Init+0x300>)
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	3301      	adds	r3, #1
 8004998:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f47f ae9d 	bne.w	80046e4 <HAL_GPIO_Init+0x10>
  }
}
 80049aa:	bf00      	nop
 80049ac:	bf00      	nop
 80049ae:	371c      	adds	r7, #28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr
 80049b8:	40021000 	.word	0x40021000
 80049bc:	40010000 	.word	0x40010000
 80049c0:	48000400 	.word	0x48000400
 80049c4:	48000800 	.word	0x48000800
 80049c8:	48000c00 	.word	0x48000c00
 80049cc:	48001000 	.word	0x48001000
 80049d0:	48001400 	.word	0x48001400
 80049d4:	40010400 	.word	0x40010400

080049d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	807b      	strh	r3, [r7, #2]
 80049e4:	4613      	mov	r3, r2
 80049e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80049e8:	787b      	ldrb	r3, [r7, #1]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049ee:	887a      	ldrh	r2, [r7, #2]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049f4:	e002      	b.n	80049fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049f6:	887a      	ldrh	r2, [r7, #2]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e08d      	b.n	8004b36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fc fc8e 	bl	8001350 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2224      	movs	r2, #36	@ 0x24
 8004a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0201 	bic.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d107      	bne.n	8004a82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a7e:	609a      	str	r2, [r3, #8]
 8004a80:	e006      	b.n	8004a90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689a      	ldr	r2, [r3, #8]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004a8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d108      	bne.n	8004aaa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aa6:	605a      	str	r2, [r3, #4]
 8004aa8:	e007      	b.n	8004aba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ab8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6812      	ldr	r2, [r2, #0]
 8004ac4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004acc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68da      	ldr	r2, [r3, #12]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004adc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69d9      	ldr	r1, [r3, #28]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f042 0201 	orr.w	r2, r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2220      	movs	r2, #32
 8004b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3708      	adds	r7, #8
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699b      	ldr	r3, [r3, #24]
 8004b4c:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	68f9      	ldr	r1, [r7, #12]
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	4798      	blx	r3
  }
}
 8004b6a:	bf00      	nop
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00f      	beq.n	8004bb4 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba2:	f043 0201 	orr.w	r2, r3, #1
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004bb2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00f      	beq.n	8004bde <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00a      	beq.n	8004bde <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bcc:	f043 0208 	orr.w	r2, r3, #8
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bdc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00f      	beq.n	8004c08 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00a      	beq.n	8004c08 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf6:	f043 0202 	orr.w	r2, r3, #2
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c06:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f003 030b 	and.w	r3, r3, #11
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8004c18:	68f9      	ldr	r1, [r7, #12]
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fbd6 	bl	80053cc <I2C_ITError>
  }
}
 8004c20:	bf00      	nop
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	70fb      	strb	r3, [r7, #3]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <I2C_Slave_ISR_IT+0x24>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e0e2      	b.n	8004e92 <I2C_Slave_ISR_IT+0x1ea>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d009      	beq.n	8004cf2 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d004      	beq.n	8004cf2 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004ce8:	6939      	ldr	r1, [r7, #16]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f9b6 	bl	800505c <I2C_ITSlaveCplt>
 8004cf0:	e0ca      	b.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f003 0310 	and.w	r3, r3, #16
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d04b      	beq.n	8004d94 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d046      	beq.n	8004d94 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d128      	bne.n	8004d62 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b28      	cmp	r3, #40	@ 0x28
 8004d1a:	d108      	bne.n	8004d2e <I2C_Slave_ISR_IT+0x86>
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d22:	d104      	bne.n	8004d2e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d24:	6939      	ldr	r1, [r7, #16]
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 fafc 	bl	8005324 <I2C_ITListenCplt>
 8004d2c:	e031      	b.n	8004d92 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b29      	cmp	r3, #41	@ 0x29
 8004d38:	d10e      	bne.n	8004d58 <I2C_Slave_ISR_IT+0xb0>
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d40:	d00a      	beq.n	8004d58 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2210      	movs	r2, #16
 8004d48:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fc55 	bl	80055fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 f926 	bl	8004fa2 <I2C_ITSlaveSeqCplt>
 8004d56:	e01c      	b.n	8004d92 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2210      	movs	r2, #16
 8004d5e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004d60:	e08f      	b.n	8004e82 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2210      	movs	r2, #16
 8004d68:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	f043 0204 	orr.w	r2, r3, #4
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <I2C_Slave_ISR_IT+0xdc>
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d82:	d17e      	bne.n	8004e82 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d88:	4619      	mov	r1, r3
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 fb1e 	bl	80053cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004d90:	e077      	b.n	8004e82 <I2C_Slave_ISR_IT+0x1da>
 8004d92:	e076      	b.n	8004e82 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d02f      	beq.n	8004dfe <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d02a      	beq.n	8004dfe <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d018      	beq.n	8004de4 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d14b      	bne.n	8004e86 <I2C_Slave_ISR_IT+0x1de>
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004df4:	d047      	beq.n	8004e86 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f000 f8d3 	bl	8004fa2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004dfc:	e043      	b.n	8004e86 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d009      	beq.n	8004e1c <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d004      	beq.n	8004e1c <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004e12:	6939      	ldr	r1, [r7, #16]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f840 	bl	8004e9a <I2C_ITAddrCplt>
 8004e1a:	e035      	b.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d030      	beq.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d02b      	beq.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d018      	beq.n	8004e6c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3e:	781a      	ldrb	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	3b01      	subs	r3, #1
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004e6a:	e00d      	b.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e72:	d002      	beq.n	8004e7a <I2C_Slave_ISR_IT+0x1d2>
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 f891 	bl	8004fa2 <I2C_ITSlaveSeqCplt>
 8004e80:	e002      	b.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8004e82:	bf00      	nop
 8004e84:	e000      	b.n	8004e88 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8004e86:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}

08004e9a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b084      	sub	sp, #16
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004eb0:	2b28      	cmp	r3, #40	@ 0x28
 8004eb2:	d16a      	bne.n	8004f8a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	0c1b      	lsrs	r3, r3, #16
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	0c1b      	lsrs	r3, r3, #16
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004ed2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ee0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004eee:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d138      	bne.n	8004f6a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004ef8:	897b      	ldrh	r3, [r7, #10]
 8004efa:	09db      	lsrs	r3, r3, #7
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	89bb      	ldrh	r3, [r7, #12]
 8004f00:	4053      	eors	r3, r2
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	f003 0306 	and.w	r3, r3, #6
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d11c      	bne.n	8004f46 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004f0c:	897b      	ldrh	r3, [r7, #10]
 8004f0e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d13b      	bne.n	8004f9a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f38:	89ba      	ldrh	r2, [r7, #12]
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7ff fe86 	bl	8004c50 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004f44:	e029      	b.n	8004f9a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004f46:	893b      	ldrh	r3, [r7, #8]
 8004f48:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fb95 	bl	800567e <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f5c:	89ba      	ldrh	r2, [r7, #12]
 8004f5e:	7bfb      	ldrb	r3, [r7, #15]
 8004f60:	4619      	mov	r1, r3
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7ff fe74 	bl	8004c50 <HAL_I2C_AddrCallback>
}
 8004f68:	e017      	b.n	8004f9a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004f6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fb85 	bl	800567e <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004f7c:	89ba      	ldrh	r2, [r7, #12]
 8004f7e:	7bfb      	ldrb	r3, [r7, #15]
 8004f80:	4619      	mov	r1, r3
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fe64 	bl	8004c50 <HAL_I2C_AddrCallback>
}
 8004f88:	e007      	b.n	8004f9a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2208      	movs	r2, #8
 8004f90:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d008      	beq.n	8004fd6 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	e00c      	b.n	8004ff0 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fee:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b29      	cmp	r3, #41	@ 0x29
 8004ffa:	d112      	bne.n	8005022 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2228      	movs	r2, #40	@ 0x28
 8005000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2221      	movs	r2, #33	@ 0x21
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800500a:	2101      	movs	r1, #1
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 fb36 	bl	800567e <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7ff fe04 	bl	8004c28 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005020:	e017      	b.n	8005052 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b2a      	cmp	r3, #42	@ 0x2a
 800502c:	d111      	bne.n	8005052 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2228      	movs	r2, #40	@ 0x28
 8005032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2222      	movs	r2, #34	@ 0x22
 800503a:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800503c:	2102      	movs	r1, #2
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fb1d 	bl	800567e <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7ff fdf5 	bl	8004c3c <HAL_I2C_SlaveRxCpltCallback>
}
 8005052:	bf00      	nop
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005076:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800507e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2220      	movs	r2, #32
 8005086:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005088:	7afb      	ldrb	r3, [r7, #11]
 800508a:	2b21      	cmp	r3, #33	@ 0x21
 800508c:	d002      	beq.n	8005094 <I2C_ITSlaveCplt+0x38>
 800508e:	7afb      	ldrb	r3, [r7, #11]
 8005090:	2b29      	cmp	r3, #41	@ 0x29
 8005092:	d108      	bne.n	80050a6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005094:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 faf0 	bl	800567e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2221      	movs	r2, #33	@ 0x21
 80050a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80050a4:	e019      	b.n	80050da <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050a6:	7afb      	ldrb	r3, [r7, #11]
 80050a8:	2b22      	cmp	r3, #34	@ 0x22
 80050aa:	d002      	beq.n	80050b2 <I2C_ITSlaveCplt+0x56>
 80050ac:	7afb      	ldrb	r3, [r7, #11]
 80050ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80050b0:	d108      	bne.n	80050c4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80050b2:	f248 0102 	movw	r1, #32770	@ 0x8002
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fae1 	bl	800567e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2222      	movs	r2, #34	@ 0x22
 80050c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80050c2:	e00a      	b.n	80050da <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80050c4:	7afb      	ldrb	r3, [r7, #11]
 80050c6:	2b28      	cmp	r3, #40	@ 0x28
 80050c8:	d107      	bne.n	80050da <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80050ca:	f248 0103 	movw	r1, #32771	@ 0x8003
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 fad5 	bl	800567e <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80050e8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	6859      	ldr	r1, [r3, #4]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4b89      	ldr	r3, [pc, #548]	@ (800531c <I2C_ITSlaveCplt+0x2c0>)
 80050f6:	400b      	ands	r3, r1
 80050f8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fa7d 	bl	80055fa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d013      	beq.n	8005132 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005118:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	2b00      	cmp	r3, #0
 8005120:	d01f      	beq.n	8005162 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	b29a      	uxth	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005130:	e017      	b.n	8005162 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d012      	beq.n	8005162 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800514a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005150:	2b00      	cmp	r3, #0
 8005152:	d006      	beq.n	8005162 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	b29a      	uxth	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f003 0304 	and.w	r3, r3, #4
 8005168:	2b00      	cmp	r3, #0
 800516a:	d020      	beq.n	80051ae <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f023 0304 	bic.w	r3, r3, #4
 8005172:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517e:	b2d2      	uxtb	r2, r2
 8005180:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005186:	1c5a      	adds	r2, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00c      	beq.n	80051ae <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d005      	beq.n	80051c4 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051bc:	f043 0204 	orr.w	r2, r3, #4
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d049      	beq.n	8005262 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d044      	beq.n	8005262 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d128      	bne.n	8005234 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b28      	cmp	r3, #40	@ 0x28
 80051ec:	d108      	bne.n	8005200 <I2C_ITSlaveCplt+0x1a4>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051f4:	d104      	bne.n	8005200 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80051f6:	6979      	ldr	r1, [r7, #20]
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f893 	bl	8005324 <I2C_ITListenCplt>
 80051fe:	e030      	b.n	8005262 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b29      	cmp	r3, #41	@ 0x29
 800520a:	d10e      	bne.n	800522a <I2C_ITSlaveCplt+0x1ce>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005212:	d00a      	beq.n	800522a <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2210      	movs	r2, #16
 800521a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 f9ec 	bl	80055fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7ff febd 	bl	8004fa2 <I2C_ITSlaveSeqCplt>
 8005228:	e01b      	b.n	8005262 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2210      	movs	r2, #16
 8005230:	61da      	str	r2, [r3, #28]
 8005232:	e016      	b.n	8005262 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2210      	movs	r2, #16
 800523a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005240:	f043 0204 	orr.w	r2, r3, #4
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <I2C_ITSlaveCplt+0x1fa>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005254:	d105      	bne.n	8005262 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800525a:	4619      	mov	r1, r3
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f8b5 	bl	80053cc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005274:	2b00      	cmp	r3, #0
 8005276:	d010      	beq.n	800529a <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527c:	4619      	mov	r1, r3
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f8a4 	bl	80053cc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b28      	cmp	r3, #40	@ 0x28
 800528e:	d141      	bne.n	8005314 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005290:	6979      	ldr	r1, [r7, #20]
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f846 	bl	8005324 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005298:	e03c      	b.n	8005314 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80052a2:	d014      	beq.n	80052ce <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff fe7c 	bl	8004fa2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005320 <I2C_ITSlaveCplt+0x2c4>)
 80052ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7ff fcd0 	bl	8004c6c <HAL_I2C_ListenCpltCallback>
}
 80052cc:	e022      	b.n	8005314 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b22      	cmp	r3, #34	@ 0x22
 80052d8:	d10e      	bne.n	80052f8 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2220      	movs	r2, #32
 80052de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f7ff fca3 	bl	8004c3c <HAL_I2C_SlaveRxCpltCallback>
}
 80052f6:	e00d      	b.n	8005314 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7ff fc8a 	bl	8004c28 <HAL_I2C_SlaveTxCpltCallback>
}
 8005314:	bf00      	nop
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	fe00e800 	.word	0xfe00e800
 8005320:	ffff0000 	.word	0xffff0000

08005324 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a25      	ldr	r2, [pc, #148]	@ (80053c8 <I2C_ITListenCplt+0xa4>)
 8005332:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2220      	movs	r2, #32
 800533e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	f003 0304 	and.w	r3, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	d022      	beq.n	80053a0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005364:	b2d2      	uxtb	r2, r2
 8005366:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536c:	1c5a      	adds	r2, r3, #1
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005376:	2b00      	cmp	r3, #0
 8005378:	d012      	beq.n	80053a0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537e:	3b01      	subs	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005398:	f043 0204 	orr.w	r2, r3, #4
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053a0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f96a 	bl	800567e <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2210      	movs	r2, #16
 80053b0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7ff fc56 	bl	8004c6c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80053c0:	bf00      	nop
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	ffff0000 	.word	0xffff0000

080053cc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053dc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a6d      	ldr	r2, [pc, #436]	@ (80055a0 <I2C_ITError+0x1d4>)
 80053ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
 8005400:	2b28      	cmp	r3, #40	@ 0x28
 8005402:	d005      	beq.n	8005410 <I2C_ITError+0x44>
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	2b29      	cmp	r3, #41	@ 0x29
 8005408:	d002      	beq.n	8005410 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	2b2a      	cmp	r3, #42	@ 0x2a
 800540e:	d10b      	bne.n	8005428 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005410:	2103      	movs	r1, #3
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f933 	bl	800567e <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2228      	movs	r2, #40	@ 0x28
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a60      	ldr	r2, [pc, #384]	@ (80055a4 <I2C_ITError+0x1d8>)
 8005424:	635a      	str	r2, [r3, #52]	@ 0x34
 8005426:	e030      	b.n	800548a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005428:	f248 0103 	movw	r1, #32771	@ 0x8003
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f926 	bl	800567e <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f8e1 	bl	80055fa <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b60      	cmp	r3, #96	@ 0x60
 8005442:	d01f      	beq.n	8005484 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	f003 0320 	and.w	r3, r3, #32
 8005456:	2b20      	cmp	r3, #32
 8005458:	d114      	bne.n	8005484 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f003 0310 	and.w	r3, r3, #16
 8005464:	2b10      	cmp	r3, #16
 8005466:	d109      	bne.n	800547c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2210      	movs	r2, #16
 800546e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005474:	f043 0204 	orr.w	r2, r3, #4
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2220      	movs	r2, #32
 8005482:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005494:	2b00      	cmp	r3, #0
 8005496:	d039      	beq.n	800550c <I2C_ITError+0x140>
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b11      	cmp	r3, #17
 800549c:	d002      	beq.n	80054a4 <I2C_ITError+0xd8>
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b21      	cmp	r3, #33	@ 0x21
 80054a2:	d133      	bne.n	800550c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054b2:	d107      	bne.n	80054c4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80054c2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7fe fe8e 	bl	80041ea <HAL_DMA_GetState>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d017      	beq.n	8005504 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d8:	4a33      	ldr	r2, [pc, #204]	@ (80055a8 <I2C_ITError+0x1dc>)
 80054da:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7fe fd68 	bl	8003fbe <HAL_DMA_Abort_IT>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d04d      	beq.n	8005590 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054fe:	4610      	mov	r0, r2
 8005500:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005502:	e045      	b.n	8005590 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f851 	bl	80055ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800550a:	e041      	b.n	8005590 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d039      	beq.n	8005588 <I2C_ITError+0x1bc>
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	2b12      	cmp	r3, #18
 8005518:	d002      	beq.n	8005520 <I2C_ITError+0x154>
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2b22      	cmp	r3, #34	@ 0x22
 800551e:	d133      	bne.n	8005588 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800552a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800552e:	d107      	bne.n	8005540 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800553e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005544:	4618      	mov	r0, r3
 8005546:	f7fe fe50 	bl	80041ea <HAL_DMA_GetState>
 800554a:	4603      	mov	r3, r0
 800554c:	2b01      	cmp	r3, #1
 800554e:	d017      	beq.n	8005580 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005554:	4a14      	ldr	r2, [pc, #80]	@ (80055a8 <I2C_ITError+0x1dc>)
 8005556:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005564:	4618      	mov	r0, r3
 8005566:	f7fe fd2a 	bl	8003fbe <HAL_DMA_Abort_IT>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d011      	beq.n	8005594 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800557a:	4610      	mov	r0, r2
 800557c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800557e:	e009      	b.n	8005594 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f813 	bl	80055ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005586:	e005      	b.n	8005594 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f80f 	bl	80055ac <I2C_TreatErrorCallback>
  }
}
 800558e:	e002      	b.n	8005596 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005590:	bf00      	nop
 8005592:	e000      	b.n	8005596 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005594:	bf00      	nop
}
 8005596:	bf00      	nop
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	ffff0000 	.word	0xffff0000
 80055a4:	08004ca9 	.word	0x08004ca9
 80055a8:	08005643 	.word	0x08005643

080055ac <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b60      	cmp	r3, #96	@ 0x60
 80055be:	d10e      	bne.n	80055de <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2220      	movs	r2, #32
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff fb5c 	bl	8004c94 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055dc:	e009      	b.n	80055f2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff fb47 	bl	8004c80 <HAL_I2C_ErrorCallback>
}
 80055f2:	bf00      	nop
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b083      	sub	sp, #12
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b02      	cmp	r3, #2
 800560e:	d103      	bne.n	8005618 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2200      	movs	r2, #0
 8005616:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b01      	cmp	r3, #1
 8005624:	d007      	beq.n	8005636 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	699a      	ldr	r2, [r3, #24]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f042 0201 	orr.w	r2, r2, #1
 8005634:	619a      	str	r2, [r3, #24]
  }
}
 8005636:	bf00      	nop
 8005638:	370c      	adds	r7, #12
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr

08005642 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005654:	2b00      	cmp	r3, #0
 8005656:	d003      	beq.n	8005660 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565c:	2200      	movs	r2, #0
 800565e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566c:	2200      	movs	r2, #0
 800566e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f7ff ff9b 	bl	80055ac <I2C_TreatErrorCallback>
}
 8005676:	bf00      	nop
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800567e:	b480      	push	{r7}
 8005680:	b085      	sub	sp, #20
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	460b      	mov	r3, r1
 8005688:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800568e:	887b      	ldrh	r3, [r7, #2]
 8005690:	f003 0301 	and.w	r3, r3, #1
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00f      	beq.n	80056b8 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800569e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80056ac:	2b28      	cmp	r3, #40	@ 0x28
 80056ae:	d003      	beq.n	80056b8 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80056b6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80056b8:	887b      	ldrh	r3, [r7, #2]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d00f      	beq.n	80056e2 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80056c8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80056d6:	2b28      	cmp	r3, #40	@ 0x28
 80056d8:	d003      	beq.n	80056e2 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80056e0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80056e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	da03      	bge.n	80056f2 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80056f0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80056f2:	887b      	ldrh	r3, [r7, #2]
 80056f4:	2b10      	cmp	r3, #16
 80056f6:	d103      	bne.n	8005700 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80056fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005700:	887b      	ldrh	r3, [r7, #2]
 8005702:	2b20      	cmp	r3, #32
 8005704:	d103      	bne.n	800570e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f043 0320 	orr.w	r3, r3, #32
 800570c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800570e:	887b      	ldrh	r3, [r7, #2]
 8005710:	2b40      	cmp	r3, #64	@ 0x40
 8005712:	d103      	bne.n	800571c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800571a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6819      	ldr	r1, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	43da      	mvns	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	400a      	ands	r2, r1
 800572c:	601a      	str	r2, [r3, #0]
}
 800572e:	bf00      	nop
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr

0800573a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800573a:	b480      	push	{r7}
 800573c:	b083      	sub	sp, #12
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
 8005742:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b20      	cmp	r3, #32
 800574e:	d138      	bne.n	80057c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005756:	2b01      	cmp	r3, #1
 8005758:	d101      	bne.n	800575e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800575a:	2302      	movs	r3, #2
 800575c:	e032      	b.n	80057c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2224      	movs	r2, #36	@ 0x24
 800576a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0201 	bic.w	r2, r2, #1
 800577c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800578c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6819      	ldr	r1, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	683a      	ldr	r2, [r7, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f042 0201 	orr.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057be:	2300      	movs	r3, #0
 80057c0:	e000      	b.n	80057c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057c2:	2302      	movs	r3, #2
  }
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b20      	cmp	r3, #32
 80057e4:	d139      	bne.n	800585a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e033      	b.n	800585c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2224      	movs	r2, #36	@ 0x24
 8005800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0201 	bic.w	r2, r2, #1
 8005812:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005822:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	021b      	lsls	r3, r3, #8
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0201 	orr.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2220      	movs	r2, #32
 800584a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005856:	2300      	movs	r3, #0
 8005858:	e000      	b.n	800585c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800585a:	2302      	movs	r3, #2
  }
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d141      	bne.n	80058fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005876:	4b4b      	ldr	r3, [pc, #300]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800587e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005882:	d131      	bne.n	80058e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005884:	4b47      	ldr	r3, [pc, #284]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800588a:	4a46      	ldr	r2, [pc, #280]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800588c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005890:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005894:	4b43      	ldr	r3, [pc, #268]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800589c:	4a41      	ldr	r2, [pc, #260]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800589e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80058a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80058a4:	4b40      	ldr	r3, [pc, #256]	@ (80059a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2232      	movs	r2, #50	@ 0x32
 80058aa:	fb02 f303 	mul.w	r3, r2, r3
 80058ae:	4a3f      	ldr	r2, [pc, #252]	@ (80059ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80058b0:	fba2 2303 	umull	r2, r3, r2, r3
 80058b4:	0c9b      	lsrs	r3, r3, #18
 80058b6:	3301      	adds	r3, #1
 80058b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058ba:	e002      	b.n	80058c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	3b01      	subs	r3, #1
 80058c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058c2:	4b38      	ldr	r3, [pc, #224]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ce:	d102      	bne.n	80058d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f2      	bne.n	80058bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058d6:	4b33      	ldr	r3, [pc, #204]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e2:	d158      	bne.n	8005996 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e057      	b.n	8005998 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058e8:	4b2e      	ldr	r3, [pc, #184]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ee:	4a2d      	ldr	r2, [pc, #180]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058f8:	e04d      	b.n	8005996 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005900:	d141      	bne.n	8005986 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005902:	4b28      	ldr	r3, [pc, #160]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800590a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800590e:	d131      	bne.n	8005974 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005910:	4b24      	ldr	r3, [pc, #144]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005916:	4a23      	ldr	r2, [pc, #140]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800591c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005920:	4b20      	ldr	r3, [pc, #128]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005928:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800592a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800592e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005930:	4b1d      	ldr	r3, [pc, #116]	@ (80059a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2232      	movs	r2, #50	@ 0x32
 8005936:	fb02 f303 	mul.w	r3, r2, r3
 800593a:	4a1c      	ldr	r2, [pc, #112]	@ (80059ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800593c:	fba2 2303 	umull	r2, r3, r2, r3
 8005940:	0c9b      	lsrs	r3, r3, #18
 8005942:	3301      	adds	r3, #1
 8005944:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005946:	e002      	b.n	800594e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3b01      	subs	r3, #1
 800594c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800594e:	4b15      	ldr	r3, [pc, #84]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800595a:	d102      	bne.n	8005962 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d1f2      	bne.n	8005948 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005962:	4b10      	ldr	r3, [pc, #64]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800596a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800596e:	d112      	bne.n	8005996 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e011      	b.n	8005998 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005974:	4b0b      	ldr	r3, [pc, #44]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800597a:	4a0a      	ldr	r2, [pc, #40]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800597c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005980:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005984:	e007      	b.n	8005996 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005986:	4b07      	ldr	r3, [pc, #28]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800598e:	4a05      	ldr	r2, [pc, #20]	@ (80059a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005990:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005994:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	40007000 	.word	0x40007000
 80059a8:	20000000 	.word	0x20000000
 80059ac:	431bde83 	.word	0x431bde83

080059b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80059b4:	4b05      	ldr	r3, [pc, #20]	@ (80059cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	4a04      	ldr	r2, [pc, #16]	@ (80059cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80059ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80059be:	6093      	str	r3, [r2, #8]
}
 80059c0:	bf00      	nop
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	40007000 	.word	0x40007000

080059d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b088      	sub	sp, #32
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e2fe      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d075      	beq.n	8005ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059ee:	4b97      	ldr	r3, [pc, #604]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f003 030c 	and.w	r3, r3, #12
 80059f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059f8:	4b94      	ldr	r3, [pc, #592]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f003 0303 	and.w	r3, r3, #3
 8005a00:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	d102      	bne.n	8005a0e <HAL_RCC_OscConfig+0x3e>
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2b03      	cmp	r3, #3
 8005a0c:	d002      	beq.n	8005a14 <HAL_RCC_OscConfig+0x44>
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d10b      	bne.n	8005a2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a14:	4b8d      	ldr	r3, [pc, #564]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d05b      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x108>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d157      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e2d9      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a34:	d106      	bne.n	8005a44 <HAL_RCC_OscConfig+0x74>
 8005a36:	4b85      	ldr	r3, [pc, #532]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a84      	ldr	r2, [pc, #528]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a40:	6013      	str	r3, [r2, #0]
 8005a42:	e01d      	b.n	8005a80 <HAL_RCC_OscConfig+0xb0>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a4c:	d10c      	bne.n	8005a68 <HAL_RCC_OscConfig+0x98>
 8005a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a7e      	ldr	r2, [pc, #504]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	4b7c      	ldr	r3, [pc, #496]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a7b      	ldr	r2, [pc, #492]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	e00b      	b.n	8005a80 <HAL_RCC_OscConfig+0xb0>
 8005a68:	4b78      	ldr	r3, [pc, #480]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a77      	ldr	r2, [pc, #476]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a72:	6013      	str	r3, [r2, #0]
 8005a74:	4b75      	ldr	r3, [pc, #468]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a74      	ldr	r2, [pc, #464]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005a7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d013      	beq.n	8005ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a88:	f7fc f95c 	bl	8001d44 <HAL_GetTick>
 8005a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a90:	f7fc f958 	bl	8001d44 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b64      	cmp	r3, #100	@ 0x64
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e29e      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d0f0      	beq.n	8005a90 <HAL_RCC_OscConfig+0xc0>
 8005aae:	e014      	b.n	8005ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab0:	f7fc f948 	bl	8001d44 <HAL_GetTick>
 8005ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ab8:	f7fc f944 	bl	8001d44 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b64      	cmp	r3, #100	@ 0x64
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e28a      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005aca:	4b60      	ldr	r3, [pc, #384]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1f0      	bne.n	8005ab8 <HAL_RCC_OscConfig+0xe8>
 8005ad6:	e000      	b.n	8005ada <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d075      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ae6:	4b59      	ldr	r3, [pc, #356]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 030c 	and.w	r3, r3, #12
 8005aee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005af0:	4b56      	ldr	r3, [pc, #344]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	f003 0303 	and.w	r3, r3, #3
 8005af8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	2b0c      	cmp	r3, #12
 8005afe:	d102      	bne.n	8005b06 <HAL_RCC_OscConfig+0x136>
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d002      	beq.n	8005b0c <HAL_RCC_OscConfig+0x13c>
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	2b04      	cmp	r3, #4
 8005b0a:	d11f      	bne.n	8005b4c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d005      	beq.n	8005b24 <HAL_RCC_OscConfig+0x154>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e25d      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b24:	4b49      	ldr	r3, [pc, #292]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	061b      	lsls	r3, r3, #24
 8005b32:	4946      	ldr	r1, [pc, #280]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005b38:	4b45      	ldr	r3, [pc, #276]	@ (8005c50 <HAL_RCC_OscConfig+0x280>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f7fb fe5b 	bl	80017f8 <HAL_InitTick>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d043      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e249      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d023      	beq.n	8005b9c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b54:	4b3d      	ldr	r3, [pc, #244]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a3c      	ldr	r2, [pc, #240]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b60:	f7fc f8f0 	bl	8001d44 <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b68:	f7fc f8ec 	bl	8001d44 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e232      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b7a:	4b34      	ldr	r3, [pc, #208]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0f0      	beq.n	8005b68 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b86:	4b31      	ldr	r3, [pc, #196]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	061b      	lsls	r3, r3, #24
 8005b94:	492d      	ldr	r1, [pc, #180]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	604b      	str	r3, [r1, #4]
 8005b9a:	e01a      	b.n	8005bd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005ba2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba8:	f7fc f8cc 	bl	8001d44 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bb0:	f7fc f8c8 	bl	8001d44 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e20e      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bc2:	4b22      	ldr	r3, [pc, #136]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1f0      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x1e0>
 8005bce:	e000      	b.n	8005bd2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bd0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0308 	and.w	r3, r3, #8
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d041      	beq.n	8005c62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d01c      	beq.n	8005c20 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005be6:	4b19      	ldr	r3, [pc, #100]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bec:	4a17      	ldr	r2, [pc, #92]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005bee:	f043 0301 	orr.w	r3, r3, #1
 8005bf2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf6:	f7fc f8a5 	bl	8001d44 <HAL_GetTick>
 8005bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bfe:	f7fc f8a1 	bl	8001d44 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e1e7      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c10:	4b0e      	ldr	r3, [pc, #56]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d0ef      	beq.n	8005bfe <HAL_RCC_OscConfig+0x22e>
 8005c1e:	e020      	b.n	8005c62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c20:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c26:	4a09      	ldr	r2, [pc, #36]	@ (8005c4c <HAL_RCC_OscConfig+0x27c>)
 8005c28:	f023 0301 	bic.w	r3, r3, #1
 8005c2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c30:	f7fc f888 	bl	8001d44 <HAL_GetTick>
 8005c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c36:	e00d      	b.n	8005c54 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c38:	f7fc f884 	bl	8001d44 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d906      	bls.n	8005c54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e1ca      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
 8005c4a:	bf00      	nop
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c54:	4b8c      	ldr	r3, [pc, #560]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1ea      	bne.n	8005c38 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0304 	and.w	r3, r3, #4
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 80a6 	beq.w	8005dbc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c70:	2300      	movs	r3, #0
 8005c72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005c74:	4b84      	ldr	r3, [pc, #528]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_RCC_OscConfig+0x2b4>
 8005c80:	2301      	movs	r3, #1
 8005c82:	e000      	b.n	8005c86 <HAL_RCC_OscConfig+0x2b6>
 8005c84:	2300      	movs	r3, #0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00d      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c96:	4b7c      	ldr	r3, [pc, #496]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ca6:	4b79      	ldr	r3, [pc, #484]	@ (8005e8c <HAL_RCC_OscConfig+0x4bc>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d118      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cb2:	4b76      	ldr	r3, [pc, #472]	@ (8005e8c <HAL_RCC_OscConfig+0x4bc>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a75      	ldr	r2, [pc, #468]	@ (8005e8c <HAL_RCC_OscConfig+0x4bc>)
 8005cb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cbe:	f7fc f841 	bl	8001d44 <HAL_GetTick>
 8005cc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cc4:	e008      	b.n	8005cd8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cc6:	f7fc f83d 	bl	8001d44 <HAL_GetTick>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d901      	bls.n	8005cd8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e183      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cd8:	4b6c      	ldr	r3, [pc, #432]	@ (8005e8c <HAL_RCC_OscConfig+0x4bc>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d0f0      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d108      	bne.n	8005cfe <HAL_RCC_OscConfig+0x32e>
 8005cec:	4b66      	ldr	r3, [pc, #408]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cf2:	4a65      	ldr	r2, [pc, #404]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005cf4:	f043 0301 	orr.w	r3, r3, #1
 8005cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cfc:	e024      	b.n	8005d48 <HAL_RCC_OscConfig+0x378>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	2b05      	cmp	r3, #5
 8005d04:	d110      	bne.n	8005d28 <HAL_RCC_OscConfig+0x358>
 8005d06:	4b60      	ldr	r3, [pc, #384]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d0c:	4a5e      	ldr	r2, [pc, #376]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d0e:	f043 0304 	orr.w	r3, r3, #4
 8005d12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d16:	4b5c      	ldr	r3, [pc, #368]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d1c:	4a5a      	ldr	r2, [pc, #360]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d26:	e00f      	b.n	8005d48 <HAL_RCC_OscConfig+0x378>
 8005d28:	4b57      	ldr	r3, [pc, #348]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d2e:	4a56      	ldr	r2, [pc, #344]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d30:	f023 0301 	bic.w	r3, r3, #1
 8005d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d38:	4b53      	ldr	r3, [pc, #332]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3e:	4a52      	ldr	r2, [pc, #328]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d40:	f023 0304 	bic.w	r3, r3, #4
 8005d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d016      	beq.n	8005d7e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d50:	f7fb fff8 	bl	8001d44 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d56:	e00a      	b.n	8005d6e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d58:	f7fb fff4 	bl	8001d44 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e138      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d6e:	4b46      	ldr	r3, [pc, #280]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d74:	f003 0302 	and.w	r3, r3, #2
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0ed      	beq.n	8005d58 <HAL_RCC_OscConfig+0x388>
 8005d7c:	e015      	b.n	8005daa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d7e:	f7fb ffe1 	bl	8001d44 <HAL_GetTick>
 8005d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d84:	e00a      	b.n	8005d9c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d86:	f7fb ffdd 	bl	8001d44 <HAL_GetTick>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d901      	bls.n	8005d9c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e121      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1ed      	bne.n	8005d86 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005daa:	7ffb      	ldrb	r3, [r7, #31]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d105      	bne.n	8005dbc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005db0:	4b35      	ldr	r3, [pc, #212]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db4:	4a34      	ldr	r2, [pc, #208]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0320 	and.w	r3, r3, #32
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d03c      	beq.n	8005e42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d01c      	beq.n	8005e0a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005dd8:	f043 0301 	orr.w	r3, r3, #1
 8005ddc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de0:	f7fb ffb0 	bl	8001d44 <HAL_GetTick>
 8005de4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005de8:	f7fb ffac 	bl	8001d44 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e0f2      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005dfa:	4b23      	ldr	r3, [pc, #140]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0ef      	beq.n	8005de8 <HAL_RCC_OscConfig+0x418>
 8005e08:	e01b      	b.n	8005e42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e10:	4a1d      	ldr	r2, [pc, #116]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e12:	f023 0301 	bic.w	r3, r3, #1
 8005e16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e1a:	f7fb ff93 	bl	8001d44 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e20:	e008      	b.n	8005e34 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e22:	f7fb ff8f 	bl	8001d44 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d901      	bls.n	8005e34 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e0d5      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e34:	4b14      	ldr	r3, [pc, #80]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1ef      	bne.n	8005e22 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 80c9 	beq.w	8005fde <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 030c 	and.w	r3, r3, #12
 8005e54:	2b0c      	cmp	r3, #12
 8005e56:	f000 8083 	beq.w	8005f60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d15e      	bne.n	8005f20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e62:	4b09      	ldr	r3, [pc, #36]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a08      	ldr	r2, [pc, #32]	@ (8005e88 <HAL_RCC_OscConfig+0x4b8>)
 8005e68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e6e:	f7fb ff69 	bl	8001d44 <HAL_GetTick>
 8005e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e74:	e00c      	b.n	8005e90 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e76:	f7fb ff65 	bl	8001d44 <HAL_GetTick>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d905      	bls.n	8005e90 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e0ab      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e90:	4b55      	ldr	r3, [pc, #340]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1ec      	bne.n	8005e76 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e9c:	4b52      	ldr	r3, [pc, #328]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005e9e:	68da      	ldr	r2, [r3, #12]
 8005ea0:	4b52      	ldr	r3, [pc, #328]	@ (8005fec <HAL_RCC_OscConfig+0x61c>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	6a11      	ldr	r1, [r2, #32]
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005eac:	3a01      	subs	r2, #1
 8005eae:	0112      	lsls	r2, r2, #4
 8005eb0:	4311      	orrs	r1, r2
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005eb6:	0212      	lsls	r2, r2, #8
 8005eb8:	4311      	orrs	r1, r2
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ebe:	0852      	lsrs	r2, r2, #1
 8005ec0:	3a01      	subs	r2, #1
 8005ec2:	0552      	lsls	r2, r2, #21
 8005ec4:	4311      	orrs	r1, r2
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005eca:	0852      	lsrs	r2, r2, #1
 8005ecc:	3a01      	subs	r2, #1
 8005ece:	0652      	lsls	r2, r2, #25
 8005ed0:	4311      	orrs	r1, r2
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ed6:	06d2      	lsls	r2, r2, #27
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	4943      	ldr	r1, [pc, #268]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ee0:	4b41      	ldr	r3, [pc, #260]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a40      	ldr	r2, [pc, #256]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005ee6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005eea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005eec:	4b3e      	ldr	r3, [pc, #248]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005ef2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ef6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ef8:	f7fb ff24 	bl	8001d44 <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f00:	f7fb ff20 	bl	8001d44 <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e066      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f12:	4b35      	ldr	r3, [pc, #212]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d0f0      	beq.n	8005f00 <HAL_RCC_OscConfig+0x530>
 8005f1e:	e05e      	b.n	8005fde <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f20:	4b31      	ldr	r3, [pc, #196]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a30      	ldr	r2, [pc, #192]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2c:	f7fb ff0a 	bl	8001d44 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f34:	f7fb ff06 	bl	8001d44 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e04c      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f46:	4b28      	ldr	r3, [pc, #160]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1f0      	bne.n	8005f34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005f52:	4b25      	ldr	r3, [pc, #148]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	4924      	ldr	r1, [pc, #144]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f58:	4b25      	ldr	r3, [pc, #148]	@ (8005ff0 <HAL_RCC_OscConfig+0x620>)
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	60cb      	str	r3, [r1, #12]
 8005f5e:	e03e      	b.n	8005fde <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e039      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe8 <HAL_RCC_OscConfig+0x618>)
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f003 0203 	and.w	r2, r3, #3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d12c      	bne.n	8005fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d123      	bne.n	8005fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d11b      	bne.n	8005fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d113      	bne.n	8005fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbc:	085b      	lsrs	r3, r3, #1
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d109      	bne.n	8005fda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fd0:	085b      	lsrs	r3, r3, #1
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d001      	beq.n	8005fde <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3720      	adds	r7, #32
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	40021000 	.word	0x40021000
 8005fec:	019f800c 	.word	0x019f800c
 8005ff0:	feeefffc 	.word	0xfeeefffc

08005ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ffe:	2300      	movs	r3, #0
 8006000:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e11e      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800600c:	4b91      	ldr	r3, [pc, #580]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 030f 	and.w	r3, r3, #15
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d910      	bls.n	800603c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601a:	4b8e      	ldr	r3, [pc, #568]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f023 020f 	bic.w	r2, r3, #15
 8006022:	498c      	ldr	r1, [pc, #560]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	4313      	orrs	r3, r2
 8006028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800602a:	4b8a      	ldr	r3, [pc, #552]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 030f 	and.w	r3, r3, #15
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	429a      	cmp	r2, r3
 8006036:	d001      	beq.n	800603c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e106      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d073      	beq.n	8006130 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	2b03      	cmp	r3, #3
 800604e:	d129      	bne.n	80060a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006050:	4b81      	ldr	r3, [pc, #516]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e0f4      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006060:	f000 f9d0 	bl	8006404 <RCC_GetSysClockFreqFromPLLSource>
 8006064:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	4a7c      	ldr	r2, [pc, #496]	@ (800625c <HAL_RCC_ClockConfig+0x268>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d93f      	bls.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800606e:	4b7a      	ldr	r3, [pc, #488]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d009      	beq.n	800608e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006082:	2b00      	cmp	r3, #0
 8006084:	d033      	beq.n	80060ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800608a:	2b00      	cmp	r3, #0
 800608c:	d12f      	bne.n	80060ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800608e:	4b72      	ldr	r3, [pc, #456]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006096:	4a70      	ldr	r2, [pc, #448]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800609c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800609e:	2380      	movs	r3, #128	@ 0x80
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e024      	b.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d107      	bne.n	80060bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ac:	4b6a      	ldr	r3, [pc, #424]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e0c6      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060bc:	4b66      	ldr	r3, [pc, #408]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e0be      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80060cc:	f000 f8ce 	bl	800626c <HAL_RCC_GetSysClockFreq>
 80060d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4a61      	ldr	r2, [pc, #388]	@ (800625c <HAL_RCC_ClockConfig+0x268>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d909      	bls.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060da:	4b5f      	ldr	r3, [pc, #380]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060e2:	4a5d      	ldr	r2, [pc, #372]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80060ea:	2380      	movs	r3, #128	@ 0x80
 80060ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060ee:	4b5a      	ldr	r3, [pc, #360]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 0203 	bic.w	r2, r3, #3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4957      	ldr	r1, [pc, #348]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006100:	f7fb fe20 	bl	8001d44 <HAL_GetTick>
 8006104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006106:	e00a      	b.n	800611e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006108:	f7fb fe1c 	bl	8001d44 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006116:	4293      	cmp	r3, r2
 8006118:	d901      	bls.n	800611e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e095      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800611e:	4b4e      	ldr	r3, [pc, #312]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 020c 	and.w	r2, r3, #12
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	429a      	cmp	r2, r3
 800612e:	d1eb      	bne.n	8006108 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0302 	and.w	r3, r3, #2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d023      	beq.n	8006184 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006148:	4b43      	ldr	r3, [pc, #268]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	4a42      	ldr	r2, [pc, #264]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800614e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006152:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b00      	cmp	r3, #0
 800615e:	d007      	beq.n	8006170 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006160:	4b3d      	ldr	r3, [pc, #244]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006168:	4a3b      	ldr	r2, [pc, #236]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800616a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800616e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006170:	4b39      	ldr	r3, [pc, #228]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4936      	ldr	r1, [pc, #216]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800617e:	4313      	orrs	r3, r2
 8006180:	608b      	str	r3, [r1, #8]
 8006182:	e008      	b.n	8006196 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2b80      	cmp	r3, #128	@ 0x80
 8006188:	d105      	bne.n	8006196 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800618a:	4b33      	ldr	r3, [pc, #204]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	4a32      	ldr	r2, [pc, #200]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006190:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006194:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006196:	4b2f      	ldr	r3, [pc, #188]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d21d      	bcs.n	80061e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061a4:	4b2b      	ldr	r3, [pc, #172]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f023 020f 	bic.w	r2, r3, #15
 80061ac:	4929      	ldr	r1, [pc, #164]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80061b4:	f7fb fdc6 	bl	8001d44 <HAL_GetTick>
 80061b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ba:	e00a      	b.n	80061d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061bc:	f7fb fdc2 	bl	8001d44 <HAL_GetTick>
 80061c0:	4602      	mov	r2, r0
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e03b      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061d2:	4b20      	ldr	r3, [pc, #128]	@ (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 030f 	and.w	r3, r3, #15
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d1ed      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	4917      	ldr	r1, [pc, #92]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0308 	and.w	r3, r3, #8
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800620a:	4b13      	ldr	r3, [pc, #76]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	490f      	ldr	r1, [pc, #60]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 800621a:	4313      	orrs	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800621e:	f000 f825 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8006222:	4602      	mov	r2, r0
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	490c      	ldr	r1, [pc, #48]	@ (8006260 <HAL_RCC_ClockConfig+0x26c>)
 8006230:	5ccb      	ldrb	r3, [r1, r3]
 8006232:	f003 031f 	and.w	r3, r3, #31
 8006236:	fa22 f303 	lsr.w	r3, r2, r3
 800623a:	4a0a      	ldr	r2, [pc, #40]	@ (8006264 <HAL_RCC_ClockConfig+0x270>)
 800623c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800623e:	4b0a      	ldr	r3, [pc, #40]	@ (8006268 <HAL_RCC_ClockConfig+0x274>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f7fb fad8 	bl	80017f8 <HAL_InitTick>
 8006248:	4603      	mov	r3, r0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40022000 	.word	0x40022000
 8006258:	40021000 	.word	0x40021000
 800625c:	04c4b400 	.word	0x04c4b400
 8006260:	0800a1cc 	.word	0x0800a1cc
 8006264:	20000000 	.word	0x20000000
 8006268:	20000004 	.word	0x20000004

0800626c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006272:	4b2c      	ldr	r3, [pc, #176]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
 800627a:	2b04      	cmp	r3, #4
 800627c:	d102      	bne.n	8006284 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800627e:	4b2a      	ldr	r3, [pc, #168]	@ (8006328 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	e047      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006284:	4b27      	ldr	r3, [pc, #156]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 030c 	and.w	r3, r3, #12
 800628c:	2b08      	cmp	r3, #8
 800628e:	d102      	bne.n	8006296 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006290:	4b26      	ldr	r3, [pc, #152]	@ (800632c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e03e      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006296:	4b23      	ldr	r3, [pc, #140]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f003 030c 	and.w	r3, r3, #12
 800629e:	2b0c      	cmp	r3, #12
 80062a0:	d136      	bne.n	8006310 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062a2:	4b20      	ldr	r3, [pc, #128]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	3301      	adds	r3, #1
 80062b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b03      	cmp	r3, #3
 80062be:	d10c      	bne.n	80062da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062c0:	4a1a      	ldr	r2, [pc, #104]	@ (800632c <HAL_RCC_GetSysClockFreq+0xc0>)
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c8:	4a16      	ldr	r2, [pc, #88]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062ca:	68d2      	ldr	r2, [r2, #12]
 80062cc:	0a12      	lsrs	r2, r2, #8
 80062ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	617b      	str	r3, [r7, #20]
      break;
 80062d8:	e00c      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062da:	4a13      	ldr	r2, [pc, #76]	@ (8006328 <HAL_RCC_GetSysClockFreq+0xbc>)
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e2:	4a10      	ldr	r2, [pc, #64]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062e4:	68d2      	ldr	r2, [r2, #12]
 80062e6:	0a12      	lsrs	r2, r2, #8
 80062e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062ec:	fb02 f303 	mul.w	r3, r2, r3
 80062f0:	617b      	str	r3, [r7, #20]
      break;
 80062f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80062f4:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	0e5b      	lsrs	r3, r3, #25
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	3301      	adds	r3, #1
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	fbb2 f3f3 	udiv	r3, r2, r3
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	e001      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006314:	693b      	ldr	r3, [r7, #16]
}
 8006316:	4618      	mov	r0, r3
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40021000 	.word	0x40021000
 8006328:	00f42400 	.word	0x00f42400
 800632c:	016e3600 	.word	0x016e3600

08006330 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006334:	4b03      	ldr	r3, [pc, #12]	@ (8006344 <HAL_RCC_GetHCLKFreq+0x14>)
 8006336:	681b      	ldr	r3, [r3, #0]
}
 8006338:	4618      	mov	r0, r3
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	20000000 	.word	0x20000000

08006348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800634c:	f7ff fff0 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 8006350:	4602      	mov	r2, r0
 8006352:	4b06      	ldr	r3, [pc, #24]	@ (800636c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	0a1b      	lsrs	r3, r3, #8
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	4904      	ldr	r1, [pc, #16]	@ (8006370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800635e:	5ccb      	ldrb	r3, [r1, r3]
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006368:	4618      	mov	r0, r3
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40021000 	.word	0x40021000
 8006370:	0800a1dc 	.word	0x0800a1dc

08006374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006378:	f7ff ffda 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 800637c:	4602      	mov	r2, r0
 800637e:	4b06      	ldr	r3, [pc, #24]	@ (8006398 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	0adb      	lsrs	r3, r3, #11
 8006384:	f003 0307 	and.w	r3, r3, #7
 8006388:	4904      	ldr	r1, [pc, #16]	@ (800639c <HAL_RCC_GetPCLK2Freq+0x28>)
 800638a:	5ccb      	ldrb	r3, [r1, r3]
 800638c:	f003 031f 	and.w	r3, r3, #31
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40021000 	.word	0x40021000
 800639c:	0800a1dc 	.word	0x0800a1dc

080063a0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	220f      	movs	r2, #15
 80063ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80063b0:	4b12      	ldr	r3, [pc, #72]	@ (80063fc <HAL_RCC_GetClockConfig+0x5c>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f003 0203 	and.w	r2, r3, #3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80063bc:	4b0f      	ldr	r3, [pc, #60]	@ (80063fc <HAL_RCC_GetClockConfig+0x5c>)
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80063c8:	4b0c      	ldr	r3, [pc, #48]	@ (80063fc <HAL_RCC_GetClockConfig+0x5c>)
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80063d4:	4b09      	ldr	r3, [pc, #36]	@ (80063fc <HAL_RCC_GetClockConfig+0x5c>)
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	08db      	lsrs	r3, r3, #3
 80063da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80063e2:	4b07      	ldr	r3, [pc, #28]	@ (8006400 <HAL_RCC_GetClockConfig+0x60>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 020f 	and.w	r2, r3, #15
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	601a      	str	r2, [r3, #0]
}
 80063ee:	bf00      	nop
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	40021000 	.word	0x40021000
 8006400:	40022000 	.word	0x40022000

08006404 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006404:	b480      	push	{r7}
 8006406:	b087      	sub	sp, #28
 8006408:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800640a:	4b1e      	ldr	r3, [pc, #120]	@ (8006484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006414:	4b1b      	ldr	r3, [pc, #108]	@ (8006484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	091b      	lsrs	r3, r3, #4
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	3301      	adds	r3, #1
 8006420:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	2b03      	cmp	r3, #3
 8006426:	d10c      	bne.n	8006442 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006428:	4a17      	ldr	r2, [pc, #92]	@ (8006488 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006430:	4a14      	ldr	r2, [pc, #80]	@ (8006484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006432:	68d2      	ldr	r2, [r2, #12]
 8006434:	0a12      	lsrs	r2, r2, #8
 8006436:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800643a:	fb02 f303 	mul.w	r3, r2, r3
 800643e:	617b      	str	r3, [r7, #20]
    break;
 8006440:	e00c      	b.n	800645c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006442:	4a12      	ldr	r2, [pc, #72]	@ (800648c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	fbb2 f3f3 	udiv	r3, r2, r3
 800644a:	4a0e      	ldr	r2, [pc, #56]	@ (8006484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800644c:	68d2      	ldr	r2, [r2, #12]
 800644e:	0a12      	lsrs	r2, r2, #8
 8006450:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006454:	fb02 f303 	mul.w	r3, r2, r3
 8006458:	617b      	str	r3, [r7, #20]
    break;
 800645a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800645c:	4b09      	ldr	r3, [pc, #36]	@ (8006484 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	0e5b      	lsrs	r3, r3, #25
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	3301      	adds	r3, #1
 8006468:	005b      	lsls	r3, r3, #1
 800646a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	fbb2 f3f3 	udiv	r3, r2, r3
 8006474:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006476:	687b      	ldr	r3, [r7, #4]
}
 8006478:	4618      	mov	r0, r3
 800647a:	371c      	adds	r7, #28
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr
 8006484:	40021000 	.word	0x40021000
 8006488:	016e3600 	.word	0x016e3600
 800648c:	00f42400 	.word	0x00f42400

08006490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006498:	2300      	movs	r3, #0
 800649a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800649c:	2300      	movs	r3, #0
 800649e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 8098 	beq.w	80065de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ae:	2300      	movs	r3, #0
 80064b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064b2:	4b43      	ldr	r3, [pc, #268]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10d      	bne.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064be:	4b40      	ldr	r3, [pc, #256]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c2:	4a3f      	ldr	r2, [pc, #252]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80064ca:	4b3d      	ldr	r3, [pc, #244]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064d2:	60bb      	str	r3, [r7, #8]
 80064d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064d6:	2301      	movs	r3, #1
 80064d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064da:	4b3a      	ldr	r3, [pc, #232]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a39      	ldr	r2, [pc, #228]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064e6:	f7fb fc2d 	bl	8001d44 <HAL_GetTick>
 80064ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064ec:	e009      	b.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ee:	f7fb fc29 	bl	8001d44 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d902      	bls.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	74fb      	strb	r3, [r7, #19]
        break;
 8006500:	e005      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006502:	4b30      	ldr	r3, [pc, #192]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650a:	2b00      	cmp	r3, #0
 800650c:	d0ef      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800650e:	7cfb      	ldrb	r3, [r7, #19]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d159      	bne.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006514:	4b2a      	ldr	r3, [pc, #168]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800651a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800651e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d01e      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	429a      	cmp	r2, r3
 800652e:	d019      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006530:	4b23      	ldr	r3, [pc, #140]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800653a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800653c:	4b20      	ldr	r3, [pc, #128]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006542:	4a1f      	ldr	r2, [pc, #124]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006548:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800654c:	4b1c      	ldr	r3, [pc, #112]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800654e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006552:	4a1b      	ldr	r2, [pc, #108]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800655c:	4a18      	ldr	r2, [pc, #96]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f003 0301 	and.w	r3, r3, #1
 800656a:	2b00      	cmp	r3, #0
 800656c:	d016      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800656e:	f7fb fbe9 	bl	8001d44 <HAL_GetTick>
 8006572:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006574:	e00b      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006576:	f7fb fbe5 	bl	8001d44 <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006584:	4293      	cmp	r3, r2
 8006586:	d902      	bls.n	800658e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	74fb      	strb	r3, [r7, #19]
            break;
 800658c:	e006      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800658e:	4b0c      	ldr	r3, [pc, #48]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d0ec      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800659c:	7cfb      	ldrb	r3, [r7, #19]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10b      	bne.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065a2:	4b07      	ldr	r3, [pc, #28]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065b0:	4903      	ldr	r1, [pc, #12]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80065b8:	e008      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80065ba:	7cfb      	ldrb	r3, [r7, #19]
 80065bc:	74bb      	strb	r3, [r7, #18]
 80065be:	e005      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80065c0:	40021000 	.word	0x40021000
 80065c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065c8:	7cfb      	ldrb	r3, [r7, #19]
 80065ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065cc:	7c7b      	ldrb	r3, [r7, #17]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d105      	bne.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065d2:	4ba7      	ldr	r3, [pc, #668]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d6:	4aa6      	ldr	r2, [pc, #664]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065ea:	4ba1      	ldr	r3, [pc, #644]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f0:	f023 0203 	bic.w	r2, r3, #3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	499d      	ldr	r1, [pc, #628]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00a      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800660c:	4b98      	ldr	r3, [pc, #608]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800660e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006612:	f023 020c 	bic.w	r2, r3, #12
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	4995      	ldr	r1, [pc, #596]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800661c:	4313      	orrs	r3, r2
 800661e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0304 	and.w	r3, r3, #4
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00a      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800662e:	4b90      	ldr	r3, [pc, #576]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006634:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	498c      	ldr	r1, [pc, #560]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0308 	and.w	r3, r3, #8
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006650:	4b87      	ldr	r3, [pc, #540]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006656:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	4984      	ldr	r1, [pc, #528]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006660:	4313      	orrs	r3, r2
 8006662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006672:	4b7f      	ldr	r3, [pc, #508]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006678:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	497b      	ldr	r1, [pc, #492]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006682:	4313      	orrs	r3, r2
 8006684:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0320 	and.w	r3, r3, #32
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00a      	beq.n	80066aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006694:	4b76      	ldr	r3, [pc, #472]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800669a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	4973      	ldr	r1, [pc, #460]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066a4:	4313      	orrs	r3, r2
 80066a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00a      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066b6:	4b6e      	ldr	r3, [pc, #440]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	69db      	ldr	r3, [r3, #28]
 80066c4:	496a      	ldr	r1, [pc, #424]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00a      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066d8:	4b65      	ldr	r3, [pc, #404]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	4962      	ldr	r1, [pc, #392]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066fa:	4b5d      	ldr	r3, [pc, #372]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006700:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006708:	4959      	ldr	r1, [pc, #356]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800670a:	4313      	orrs	r3, r2
 800670c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00a      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800671c:	4b54      	ldr	r3, [pc, #336]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800671e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006722:	f023 0203 	bic.w	r2, r3, #3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672a:	4951      	ldr	r1, [pc, #324]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800672c:	4313      	orrs	r3, r2
 800672e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800673e:	4b4c      	ldr	r3, [pc, #304]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006744:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674c:	4948      	ldr	r1, [pc, #288]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800674e:	4313      	orrs	r3, r2
 8006750:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800675c:	2b00      	cmp	r3, #0
 800675e:	d015      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006760:	4b43      	ldr	r3, [pc, #268]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006766:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800676e:	4940      	ldr	r1, [pc, #256]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006770:	4313      	orrs	r3, r2
 8006772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800677a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800677e:	d105      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006780:	4b3b      	ldr	r3, [pc, #236]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	4a3a      	ldr	r2, [pc, #232]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006786:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800678a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006794:	2b00      	cmp	r3, #0
 8006796:	d015      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006798:	4b35      	ldr	r3, [pc, #212]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800679e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067a6:	4932      	ldr	r1, [pc, #200]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067b6:	d105      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067b8:	4b2d      	ldr	r3, [pc, #180]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	4a2c      	ldr	r2, [pc, #176]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067c2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d015      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80067d0:	4b27      	ldr	r3, [pc, #156]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067de:	4924      	ldr	r1, [pc, #144]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ee:	d105      	bne.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067f0:	4b1f      	ldr	r3, [pc, #124]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80067f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d015      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006808:	4b19      	ldr	r3, [pc, #100]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800680a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800680e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006816:	4916      	ldr	r1, [pc, #88]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006818:	4313      	orrs	r3, r2
 800681a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006822:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006826:	d105      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006828:	4b11      	ldr	r3, [pc, #68]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	4a10      	ldr	r2, [pc, #64]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800682e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006832:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800683c:	2b00      	cmp	r3, #0
 800683e:	d019      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006840:	4b0b      	ldr	r3, [pc, #44]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006846:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	4908      	ldr	r1, [pc, #32]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006850:	4313      	orrs	r3, r2
 8006852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800685a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800685e:	d109      	bne.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006860:	4b03      	ldr	r3, [pc, #12]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	4a02      	ldr	r2, [pc, #8]	@ (8006870 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800686a:	60d3      	str	r3, [r2, #12]
 800686c:	e002      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800686e:	bf00      	nop
 8006870:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800687c:	2b00      	cmp	r3, #0
 800687e:	d015      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006880:	4b29      	ldr	r3, [pc, #164]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006886:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688e:	4926      	ldr	r1, [pc, #152]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006890:	4313      	orrs	r3, r2
 8006892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800689a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800689e:	d105      	bne.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80068a0:	4b21      	ldr	r3, [pc, #132]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	4a20      	ldr	r2, [pc, #128]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068aa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d015      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80068b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068be:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068c6:	4918      	ldr	r1, [pc, #96]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d6:	d105      	bne.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80068d8:	4b13      	ldr	r3, [pc, #76]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	4a12      	ldr	r2, [pc, #72]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d015      	beq.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80068f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80068f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068fe:	490a      	ldr	r1, [pc, #40]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006900:	4313      	orrs	r3, r2
 8006902:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800690a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800690e:	d105      	bne.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006910:	4b05      	ldr	r3, [pc, #20]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	4a04      	ldr	r2, [pc, #16]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006916:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800691a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800691c:	7cbb      	ldrb	r3, [r7, #18]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3718      	adds	r7, #24
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40021000 	.word	0x40021000

0800692c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d101      	bne.n	800693e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e09d      	b.n	8006a7a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006942:	2b00      	cmp	r3, #0
 8006944:	d108      	bne.n	8006958 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800694e:	d009      	beq.n	8006964 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	61da      	str	r2, [r3, #28]
 8006956:	e005      	b.n	8006964 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d106      	bne.n	8006984 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7fa fece 	bl	8001720 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2202      	movs	r2, #2
 8006988:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800699a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069a4:	d902      	bls.n	80069ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	e002      	b.n	80069b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80069ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80069ba:	d007      	beq.n	80069cc <HAL_SPI_Init+0xa0>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069c4:	d002      	beq.n	80069cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069dc:	431a      	orrs	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	431a      	orrs	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	f003 0301 	and.w	r3, r3, #1
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a04:	431a      	orrs	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a0e:	ea42 0103 	orr.w	r1, r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a16:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	0c1b      	lsrs	r3, r3, #16
 8006a28:	f003 0204 	and.w	r2, r3, #4
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a30:	f003 0310 	and.w	r3, r3, #16
 8006a34:	431a      	orrs	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a3a:	f003 0308 	and.w	r3, r3, #8
 8006a3e:	431a      	orrs	r2, r3
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a48:	ea42 0103 	orr.w	r1, r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69da      	ldr	r2, [r3, #28]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b082      	sub	sp, #8
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e049      	b.n	8006b28 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d106      	bne.n	8006aae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 f841 	bl	8006b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2202      	movs	r2, #2
 8006ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	3304      	adds	r3, #4
 8006abe:	4619      	mov	r1, r3
 8006ac0:	4610      	mov	r0, r2
 8006ac2:	f000 fb5b 	bl	800717c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3708      	adds	r7, #8
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d001      	beq.n	8006b5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e054      	b.n	8006c06 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2202      	movs	r2, #2
 8006b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0201 	orr.w	r2, r2, #1
 8006b72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a26      	ldr	r2, [pc, #152]	@ (8006c14 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d022      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b86:	d01d      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a22      	ldr	r2, [pc, #136]	@ (8006c18 <HAL_TIM_Base_Start_IT+0xd4>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d018      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a21      	ldr	r2, [pc, #132]	@ (8006c1c <HAL_TIM_Base_Start_IT+0xd8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d013      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8006c20 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d00e      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a1e      	ldr	r2, [pc, #120]	@ (8006c24 <HAL_TIM_Base_Start_IT+0xe0>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d009      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8006c28 <HAL_TIM_Base_Start_IT+0xe4>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d004      	beq.n	8006bc4 <HAL_TIM_Base_Start_IT+0x80>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8006c2c <HAL_TIM_Base_Start_IT+0xe8>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d115      	bne.n	8006bf0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	689a      	ldr	r2, [r3, #8]
 8006bca:	4b19      	ldr	r3, [pc, #100]	@ (8006c30 <HAL_TIM_Base_Start_IT+0xec>)
 8006bcc:	4013      	ands	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b06      	cmp	r3, #6
 8006bd4:	d015      	beq.n	8006c02 <HAL_TIM_Base_Start_IT+0xbe>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bdc:	d011      	beq.n	8006c02 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f042 0201 	orr.w	r2, r2, #1
 8006bec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bee:	e008      	b.n	8006c02 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f042 0201 	orr.w	r2, r2, #1
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	e000      	b.n	8006c04 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3714      	adds	r7, #20
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	40012c00 	.word	0x40012c00
 8006c18:	40000400 	.word	0x40000400
 8006c1c:	40000800 	.word	0x40000800
 8006c20:	40000c00 	.word	0x40000c00
 8006c24:	40013400 	.word	0x40013400
 8006c28:	40014000 	.word	0x40014000
 8006c2c:	40015000 	.word	0x40015000
 8006c30:	00010007 	.word	0x00010007

08006c34 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e049      	b.n	8006cda <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d106      	bne.n	8006c60 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7fa ff32 	bl	8001ac4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2202      	movs	r2, #2
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	3304      	adds	r3, #4
 8006c70:	4619      	mov	r1, r3
 8006c72:	4610      	mov	r0, r2
 8006c74:	f000 fa82 	bl	800717c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b084      	sub	sp, #16
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	f003 0302 	and.w	r3, r3, #2
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d020      	beq.n	8006d46 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f003 0302 	and.w	r3, r3, #2
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d01b      	beq.n	8006d46 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f06f 0202 	mvn.w	r2, #2
 8006d16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	f003 0303 	and.w	r3, r3, #3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7fa f92f 	bl	8000f90 <HAL_TIM_IC_CaptureCallback>
 8006d32:	e005      	b.n	8006d40 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 fa03 	bl	8007140 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fa0a 	bl	8007154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	f003 0304 	and.w	r3, r3, #4
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d020      	beq.n	8006d92 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d01b      	beq.n	8006d92 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f06f 0204 	mvn.w	r2, #4
 8006d62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2202      	movs	r2, #2
 8006d68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d003      	beq.n	8006d80 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7fa f909 	bl	8000f90 <HAL_TIM_IC_CaptureCallback>
 8006d7e:	e005      	b.n	8006d8c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 f9dd 	bl	8007140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f9e4 	bl	8007154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	f003 0308 	and.w	r3, r3, #8
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d020      	beq.n	8006dde <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f003 0308 	and.w	r3, r3, #8
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d01b      	beq.n	8006dde <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f06f 0208 	mvn.w	r2, #8
 8006dae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2204      	movs	r2, #4
 8006db4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	f003 0303 	and.w	r3, r3, #3
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d003      	beq.n	8006dcc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7fa f8e3 	bl	8000f90 <HAL_TIM_IC_CaptureCallback>
 8006dca:	e005      	b.n	8006dd8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 f9b7 	bl	8007140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f9be 	bl	8007154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	f003 0310 	and.w	r3, r3, #16
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d020      	beq.n	8006e2a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f003 0310 	and.w	r3, r3, #16
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d01b      	beq.n	8006e2a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f06f 0210 	mvn.w	r2, #16
 8006dfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2208      	movs	r2, #8
 8006e00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d003      	beq.n	8006e18 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7fa f8bd 	bl	8000f90 <HAL_TIM_IC_CaptureCallback>
 8006e16:	e005      	b.n	8006e24 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f991 	bl	8007140 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f998 	bl	8007154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00c      	beq.n	8006e4e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d007      	beq.n	8006e4e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f06f 0201 	mvn.w	r2, #1
 8006e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7fa fc13 	bl	8001674 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d104      	bne.n	8006e62 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00c      	beq.n	8006e7c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d007      	beq.n	8006e7c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 fbfe 	bl	8007678 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00c      	beq.n	8006ea0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d007      	beq.n	8006ea0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fbf6 	bl	800768c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00c      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d007      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f952 	bl	8007168 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f003 0320 	and.w	r3, r3, #32
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00c      	beq.n	8006ee8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f003 0320 	and.w	r3, r3, #32
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d007      	beq.n	8006ee8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f06f 0220 	mvn.w	r2, #32
 8006ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 fbbe 	bl	8007664 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00c      	beq.n	8006f0c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d007      	beq.n	8006f0c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fbca 	bl	80076a0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00c      	beq.n	8006f30 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d007      	beq.n	8006f30 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 fbc2 	bl	80076b4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00c      	beq.n	8006f54 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 fbba 	bl	80076c8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00c      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d007      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 fbb2 	bl	80076dc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f78:	bf00      	nop
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d101      	bne.n	8006f9e <HAL_TIM_IC_ConfigChannel+0x1e>
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	e088      	b.n	80070b0 <HAL_TIM_IC_ConfigChannel+0x130>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d11b      	bne.n	8006fe4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006fbc:	f000 f992 	bl	80072e4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	699a      	ldr	r2, [r3, #24]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 020c 	bic.w	r2, r2, #12
 8006fce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6999      	ldr	r1, [r3, #24]
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	689a      	ldr	r2, [r3, #8]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	430a      	orrs	r2, r1
 8006fe0:	619a      	str	r2, [r3, #24]
 8006fe2:	e060      	b.n	80070a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b04      	cmp	r3, #4
 8006fe8:	d11c      	bne.n	8007024 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006ffa:	f000 f9e7 	bl	80073cc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699a      	ldr	r2, [r3, #24]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800700c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6999      	ldr	r1, [r3, #24]
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	021a      	lsls	r2, r3, #8
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	619a      	str	r2, [r3, #24]
 8007022:	e040      	b.n	80070a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2b08      	cmp	r3, #8
 8007028:	d11b      	bne.n	8007062 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800703a:	f000 fa04 	bl	8007446 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	69da      	ldr	r2, [r3, #28]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 020c 	bic.w	r2, r2, #12
 800704c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	69d9      	ldr	r1, [r3, #28]
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	689a      	ldr	r2, [r3, #8]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	430a      	orrs	r2, r1
 800705e:	61da      	str	r2, [r3, #28]
 8007060:	e021      	b.n	80070a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2b0c      	cmp	r3, #12
 8007066:	d11c      	bne.n	80070a2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007078:	f000 fa21 	bl	80074be <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	69da      	ldr	r2, [r3, #28]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800708a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	69d9      	ldr	r1, [r3, #28]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	021a      	lsls	r2, r3, #8
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	430a      	orrs	r2, r1
 800709e:	61da      	str	r2, [r3, #28]
 80070a0:	e001      	b.n	80070a6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80070c2:	2300      	movs	r3, #0
 80070c4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	2b0c      	cmp	r3, #12
 80070ca:	d831      	bhi.n	8007130 <HAL_TIM_ReadCapturedValue+0x78>
 80070cc:	a201      	add	r2, pc, #4	@ (adr r2, 80070d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80070ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d2:	bf00      	nop
 80070d4:	08007109 	.word	0x08007109
 80070d8:	08007131 	.word	0x08007131
 80070dc:	08007131 	.word	0x08007131
 80070e0:	08007131 	.word	0x08007131
 80070e4:	08007113 	.word	0x08007113
 80070e8:	08007131 	.word	0x08007131
 80070ec:	08007131 	.word	0x08007131
 80070f0:	08007131 	.word	0x08007131
 80070f4:	0800711d 	.word	0x0800711d
 80070f8:	08007131 	.word	0x08007131
 80070fc:	08007131 	.word	0x08007131
 8007100:	08007131 	.word	0x08007131
 8007104:	08007127 	.word	0x08007127
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710e:	60fb      	str	r3, [r7, #12]

      break;
 8007110:	e00f      	b.n	8007132 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007118:	60fb      	str	r3, [r7, #12]

      break;
 800711a:	e00a      	b.n	8007132 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007122:	60fb      	str	r3, [r7, #12]

      break;
 8007124:	e005      	b.n	8007132 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712c:	60fb      	str	r3, [r7, #12]

      break;
 800712e:	e000      	b.n	8007132 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007130:	bf00      	nop
  }

  return tmpreg;
 8007132:	68fb      	ldr	r3, [r7, #12]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3714      	adds	r7, #20
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007148:	bf00      	nop
 800714a:	370c      	adds	r7, #12
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a4c      	ldr	r2, [pc, #304]	@ (80072c0 <TIM_Base_SetConfig+0x144>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d017      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800719a:	d013      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a49      	ldr	r2, [pc, #292]	@ (80072c4 <TIM_Base_SetConfig+0x148>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d00f      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a48      	ldr	r2, [pc, #288]	@ (80072c8 <TIM_Base_SetConfig+0x14c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a47      	ldr	r2, [pc, #284]	@ (80072cc <TIM_Base_SetConfig+0x150>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a46      	ldr	r2, [pc, #280]	@ (80072d0 <TIM_Base_SetConfig+0x154>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d003      	beq.n	80071c4 <TIM_Base_SetConfig+0x48>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a45      	ldr	r2, [pc, #276]	@ (80072d4 <TIM_Base_SetConfig+0x158>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d108      	bne.n	80071d6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a39      	ldr	r2, [pc, #228]	@ (80072c0 <TIM_Base_SetConfig+0x144>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d023      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071e4:	d01f      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a36      	ldr	r2, [pc, #216]	@ (80072c4 <TIM_Base_SetConfig+0x148>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d01b      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a35      	ldr	r2, [pc, #212]	@ (80072c8 <TIM_Base_SetConfig+0x14c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d017      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a34      	ldr	r2, [pc, #208]	@ (80072cc <TIM_Base_SetConfig+0x150>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d013      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a33      	ldr	r2, [pc, #204]	@ (80072d0 <TIM_Base_SetConfig+0x154>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d00f      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a33      	ldr	r2, [pc, #204]	@ (80072d8 <TIM_Base_SetConfig+0x15c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d00b      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a32      	ldr	r2, [pc, #200]	@ (80072dc <TIM_Base_SetConfig+0x160>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d007      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a31      	ldr	r2, [pc, #196]	@ (80072e0 <TIM_Base_SetConfig+0x164>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d003      	beq.n	8007226 <TIM_Base_SetConfig+0xaa>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a2c      	ldr	r2, [pc, #176]	@ (80072d4 <TIM_Base_SetConfig+0x158>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d108      	bne.n	8007238 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800722c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	4313      	orrs	r3, r2
 8007236:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	689a      	ldr	r2, [r3, #8]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a18      	ldr	r2, [pc, #96]	@ (80072c0 <TIM_Base_SetConfig+0x144>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d013      	beq.n	800728c <TIM_Base_SetConfig+0x110>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a1a      	ldr	r2, [pc, #104]	@ (80072d0 <TIM_Base_SetConfig+0x154>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d00f      	beq.n	800728c <TIM_Base_SetConfig+0x110>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a1a      	ldr	r2, [pc, #104]	@ (80072d8 <TIM_Base_SetConfig+0x15c>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d00b      	beq.n	800728c <TIM_Base_SetConfig+0x110>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a19      	ldr	r2, [pc, #100]	@ (80072dc <TIM_Base_SetConfig+0x160>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d007      	beq.n	800728c <TIM_Base_SetConfig+0x110>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a18      	ldr	r2, [pc, #96]	@ (80072e0 <TIM_Base_SetConfig+0x164>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d003      	beq.n	800728c <TIM_Base_SetConfig+0x110>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	4a13      	ldr	r2, [pc, #76]	@ (80072d4 <TIM_Base_SetConfig+0x158>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d103      	bne.n	8007294 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	691a      	ldr	r2, [r3, #16]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d105      	bne.n	80072b2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	f023 0201 	bic.w	r2, r3, #1
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	611a      	str	r2, [r3, #16]
  }
}
 80072b2:	bf00      	nop
 80072b4:	3714      	adds	r7, #20
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	40012c00 	.word	0x40012c00
 80072c4:	40000400 	.word	0x40000400
 80072c8:	40000800 	.word	0x40000800
 80072cc:	40000c00 	.word	0x40000c00
 80072d0:	40013400 	.word	0x40013400
 80072d4:	40015000 	.word	0x40015000
 80072d8:	40014000 	.word	0x40014000
 80072dc:	40014400 	.word	0x40014400
 80072e0:	40014800 	.word	0x40014800

080072e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b087      	sub	sp, #28
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
 80072f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6a1b      	ldr	r3, [r3, #32]
 80072fc:	f023 0201 	bic.w	r2, r3, #1
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	699b      	ldr	r3, [r3, #24]
 8007308:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	4a28      	ldr	r2, [pc, #160]	@ (80073b0 <TIM_TI1_SetConfig+0xcc>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d01b      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007318:	d017      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4a25      	ldr	r2, [pc, #148]	@ (80073b4 <TIM_TI1_SetConfig+0xd0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d013      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	4a24      	ldr	r2, [pc, #144]	@ (80073b8 <TIM_TI1_SetConfig+0xd4>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d00f      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	4a23      	ldr	r2, [pc, #140]	@ (80073bc <TIM_TI1_SetConfig+0xd8>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d00b      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	4a22      	ldr	r2, [pc, #136]	@ (80073c0 <TIM_TI1_SetConfig+0xdc>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d007      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	4a21      	ldr	r2, [pc, #132]	@ (80073c4 <TIM_TI1_SetConfig+0xe0>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d003      	beq.n	800734a <TIM_TI1_SetConfig+0x66>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	4a20      	ldr	r2, [pc, #128]	@ (80073c8 <TIM_TI1_SetConfig+0xe4>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d101      	bne.n	800734e <TIM_TI1_SetConfig+0x6a>
 800734a:	2301      	movs	r3, #1
 800734c:	e000      	b.n	8007350 <TIM_TI1_SetConfig+0x6c>
 800734e:	2300      	movs	r3, #0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d008      	beq.n	8007366 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f023 0303 	bic.w	r3, r3, #3
 800735a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]
 8007364:	e003      	b.n	800736e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	f043 0301 	orr.w	r3, r3, #1
 800736c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	b2db      	uxtb	r3, r3
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	4313      	orrs	r3, r2
 8007380:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	f023 030a 	bic.w	r3, r3, #10
 8007388:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	f003 030a 	and.w	r3, r3, #10
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	4313      	orrs	r3, r2
 8007394:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	621a      	str	r2, [r3, #32]
}
 80073a2:	bf00      	nop
 80073a4:	371c      	adds	r7, #28
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
 80073ae:	bf00      	nop
 80073b0:	40012c00 	.word	0x40012c00
 80073b4:	40000400 	.word	0x40000400
 80073b8:	40000800 	.word	0x40000800
 80073bc:	40000c00 	.word	0x40000c00
 80073c0:	40013400 	.word	0x40013400
 80073c4:	40014000 	.word	0x40014000
 80073c8:	40015000 	.word	0x40015000

080073cc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b087      	sub	sp, #28
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	607a      	str	r2, [r7, #4]
 80073d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6a1b      	ldr	r3, [r3, #32]
 80073de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	f023 0210 	bic.w	r2, r3, #16
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	021b      	lsls	r3, r3, #8
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	4313      	orrs	r3, r2
 8007402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800740a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	031b      	lsls	r3, r3, #12
 8007410:	b29b      	uxth	r3, r3
 8007412:	693a      	ldr	r2, [r7, #16]
 8007414:	4313      	orrs	r3, r2
 8007416:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800741e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	011b      	lsls	r3, r3, #4
 8007424:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	621a      	str	r2, [r3, #32]
}
 800743a:	bf00      	nop
 800743c:	371c      	adds	r7, #28
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007446:	b480      	push	{r7}
 8007448:	b087      	sub	sp, #28
 800744a:	af00      	add	r7, sp, #0
 800744c:	60f8      	str	r0, [r7, #12]
 800744e:	60b9      	str	r1, [r7, #8]
 8007450:	607a      	str	r2, [r7, #4]
 8007452:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a1b      	ldr	r3, [r3, #32]
 800745e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	f023 0303 	bic.w	r3, r3, #3
 8007472:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4313      	orrs	r3, r2
 800747a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007482:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	b2db      	uxtb	r3, r3
 800748a:	693a      	ldr	r2, [r7, #16]
 800748c:	4313      	orrs	r3, r2
 800748e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007496:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	021b      	lsls	r3, r3, #8
 800749c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80074a0:	697a      	ldr	r2, [r7, #20]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	693a      	ldr	r2, [r7, #16]
 80074aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	621a      	str	r2, [r3, #32]
}
 80074b2:	bf00      	nop
 80074b4:	371c      	adds	r7, #28
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074be:	b480      	push	{r7}
 80074c0:	b087      	sub	sp, #28
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	60f8      	str	r0, [r7, #12]
 80074c6:	60b9      	str	r1, [r7, #8]
 80074c8:	607a      	str	r2, [r7, #4]
 80074ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a1b      	ldr	r3, [r3, #32]
 80074d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	69db      	ldr	r3, [r3, #28]
 80074e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	021b      	lsls	r3, r3, #8
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	031b      	lsls	r3, r3, #12
 8007502:	b29b      	uxth	r3, r3
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	4313      	orrs	r3, r2
 8007508:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007510:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	031b      	lsls	r3, r3, #12
 8007516:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	4313      	orrs	r3, r2
 800751e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	621a      	str	r2, [r3, #32]
}
 800752c:	bf00      	nop
 800752e:	371c      	adds	r7, #28
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800754c:	2302      	movs	r3, #2
 800754e:	e074      	b.n	800763a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2202      	movs	r2, #2
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a34      	ldr	r2, [pc, #208]	@ (8007648 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d009      	beq.n	800758e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a33      	ldr	r2, [pc, #204]	@ (800764c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d004      	beq.n	800758e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a31      	ldr	r2, [pc, #196]	@ (8007650 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d108      	bne.n	80075a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007594:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	4313      	orrs	r3, r2
 800759e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80075a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a21      	ldr	r2, [pc, #132]	@ (8007648 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d022      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d0:	d01d      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a1f      	ldr	r2, [pc, #124]	@ (8007654 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d018      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007658 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d013      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1c      	ldr	r2, [pc, #112]	@ (800765c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d00e      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a15      	ldr	r2, [pc, #84]	@ (800764c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d009      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a18      	ldr	r2, [pc, #96]	@ (8007660 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d004      	beq.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a11      	ldr	r2, [pc, #68]	@ (8007650 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d10c      	bne.n	8007628 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007614:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	4313      	orrs	r3, r2
 800761e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68ba      	ldr	r2, [r7, #8]
 8007626:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3714      	adds	r7, #20
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	40012c00 	.word	0x40012c00
 800764c:	40013400 	.word	0x40013400
 8007650:	40015000 	.word	0x40015000
 8007654:	40000400 	.word	0x40000400
 8007658:	40000800 	.word	0x40000800
 800765c:	40000c00 	.word	0x40000c00
 8007660:	40014000 	.word	0x40014000

08007664 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007680:	bf00      	nop
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr

080076c8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e042      	b.n	8007788 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007708:	2b00      	cmp	r3, #0
 800770a:	d106      	bne.n	800771a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f7fa fa69 	bl	8001bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2224      	movs	r2, #36	@ 0x24
 800771e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fb24 	bl	8007d88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f825 	bl	8007790 <UART_SetConfig>
 8007746:	4603      	mov	r3, r0
 8007748:	2b01      	cmp	r3, #1
 800774a:	d101      	bne.n	8007750 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e01b      	b.n	8007788 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800775e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800776e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f042 0201 	orr.w	r2, r2, #1
 800777e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fba3 	bl	8007ecc <UART_CheckIdleState>
 8007786:	4603      	mov	r3, r0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007794:	b08c      	sub	sp, #48	@ 0x30
 8007796:	af00      	add	r7, sp, #0
 8007798:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800779a:	2300      	movs	r3, #0
 800779c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	431a      	orrs	r2, r3
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	431a      	orrs	r2, r3
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	4baa      	ldr	r3, [pc, #680]	@ (8007a68 <UART_SetConfig+0x2d8>)
 80077c0:	4013      	ands	r3, r2
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	6812      	ldr	r2, [r2, #0]
 80077c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077c8:	430b      	orrs	r3, r1
 80077ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	68da      	ldr	r2, [r3, #12]
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	430a      	orrs	r2, r1
 80077e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a9f      	ldr	r2, [pc, #636]	@ (8007a6c <UART_SetConfig+0x2dc>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d004      	beq.n	80077fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	6a1b      	ldr	r3, [r3, #32]
 80077f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077f8:	4313      	orrs	r3, r2
 80077fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007806:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007810:	430b      	orrs	r3, r1
 8007812:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781a:	f023 010f 	bic.w	r1, r3, #15
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	430a      	orrs	r2, r1
 8007828:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a90      	ldr	r2, [pc, #576]	@ (8007a70 <UART_SetConfig+0x2e0>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d125      	bne.n	8007880 <UART_SetConfig+0xf0>
 8007834:	4b8f      	ldr	r3, [pc, #572]	@ (8007a74 <UART_SetConfig+0x2e4>)
 8007836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800783a:	f003 0303 	and.w	r3, r3, #3
 800783e:	2b03      	cmp	r3, #3
 8007840:	d81a      	bhi.n	8007878 <UART_SetConfig+0xe8>
 8007842:	a201      	add	r2, pc, #4	@ (adr r2, 8007848 <UART_SetConfig+0xb8>)
 8007844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007848:	08007859 	.word	0x08007859
 800784c:	08007869 	.word	0x08007869
 8007850:	08007861 	.word	0x08007861
 8007854:	08007871 	.word	0x08007871
 8007858:	2301      	movs	r3, #1
 800785a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800785e:	e116      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007860:	2302      	movs	r3, #2
 8007862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007866:	e112      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007868:	2304      	movs	r3, #4
 800786a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800786e:	e10e      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007870:	2308      	movs	r3, #8
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e10a      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007878:	2310      	movs	r3, #16
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e106      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a7c      	ldr	r2, [pc, #496]	@ (8007a78 <UART_SetConfig+0x2e8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d138      	bne.n	80078fc <UART_SetConfig+0x16c>
 800788a:	4b7a      	ldr	r3, [pc, #488]	@ (8007a74 <UART_SetConfig+0x2e4>)
 800788c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007890:	f003 030c 	and.w	r3, r3, #12
 8007894:	2b0c      	cmp	r3, #12
 8007896:	d82d      	bhi.n	80078f4 <UART_SetConfig+0x164>
 8007898:	a201      	add	r2, pc, #4	@ (adr r2, 80078a0 <UART_SetConfig+0x110>)
 800789a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789e:	bf00      	nop
 80078a0:	080078d5 	.word	0x080078d5
 80078a4:	080078f5 	.word	0x080078f5
 80078a8:	080078f5 	.word	0x080078f5
 80078ac:	080078f5 	.word	0x080078f5
 80078b0:	080078e5 	.word	0x080078e5
 80078b4:	080078f5 	.word	0x080078f5
 80078b8:	080078f5 	.word	0x080078f5
 80078bc:	080078f5 	.word	0x080078f5
 80078c0:	080078dd 	.word	0x080078dd
 80078c4:	080078f5 	.word	0x080078f5
 80078c8:	080078f5 	.word	0x080078f5
 80078cc:	080078f5 	.word	0x080078f5
 80078d0:	080078ed 	.word	0x080078ed
 80078d4:	2300      	movs	r3, #0
 80078d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078da:	e0d8      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80078dc:	2302      	movs	r3, #2
 80078de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078e2:	e0d4      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80078e4:	2304      	movs	r3, #4
 80078e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ea:	e0d0      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80078ec:	2308      	movs	r3, #8
 80078ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f2:	e0cc      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80078f4:	2310      	movs	r3, #16
 80078f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078fa:	e0c8      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a5e      	ldr	r2, [pc, #376]	@ (8007a7c <UART_SetConfig+0x2ec>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d125      	bne.n	8007952 <UART_SetConfig+0x1c2>
 8007906:	4b5b      	ldr	r3, [pc, #364]	@ (8007a74 <UART_SetConfig+0x2e4>)
 8007908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800790c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007910:	2b30      	cmp	r3, #48	@ 0x30
 8007912:	d016      	beq.n	8007942 <UART_SetConfig+0x1b2>
 8007914:	2b30      	cmp	r3, #48	@ 0x30
 8007916:	d818      	bhi.n	800794a <UART_SetConfig+0x1ba>
 8007918:	2b20      	cmp	r3, #32
 800791a:	d00a      	beq.n	8007932 <UART_SetConfig+0x1a2>
 800791c:	2b20      	cmp	r3, #32
 800791e:	d814      	bhi.n	800794a <UART_SetConfig+0x1ba>
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <UART_SetConfig+0x19a>
 8007924:	2b10      	cmp	r3, #16
 8007926:	d008      	beq.n	800793a <UART_SetConfig+0x1aa>
 8007928:	e00f      	b.n	800794a <UART_SetConfig+0x1ba>
 800792a:	2300      	movs	r3, #0
 800792c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007930:	e0ad      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007932:	2302      	movs	r3, #2
 8007934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007938:	e0a9      	b.n	8007a8e <UART_SetConfig+0x2fe>
 800793a:	2304      	movs	r3, #4
 800793c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007940:	e0a5      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007942:	2308      	movs	r3, #8
 8007944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007948:	e0a1      	b.n	8007a8e <UART_SetConfig+0x2fe>
 800794a:	2310      	movs	r3, #16
 800794c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007950:	e09d      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a4a      	ldr	r2, [pc, #296]	@ (8007a80 <UART_SetConfig+0x2f0>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d125      	bne.n	80079a8 <UART_SetConfig+0x218>
 800795c:	4b45      	ldr	r3, [pc, #276]	@ (8007a74 <UART_SetConfig+0x2e4>)
 800795e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007962:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007966:	2bc0      	cmp	r3, #192	@ 0xc0
 8007968:	d016      	beq.n	8007998 <UART_SetConfig+0x208>
 800796a:	2bc0      	cmp	r3, #192	@ 0xc0
 800796c:	d818      	bhi.n	80079a0 <UART_SetConfig+0x210>
 800796e:	2b80      	cmp	r3, #128	@ 0x80
 8007970:	d00a      	beq.n	8007988 <UART_SetConfig+0x1f8>
 8007972:	2b80      	cmp	r3, #128	@ 0x80
 8007974:	d814      	bhi.n	80079a0 <UART_SetConfig+0x210>
 8007976:	2b00      	cmp	r3, #0
 8007978:	d002      	beq.n	8007980 <UART_SetConfig+0x1f0>
 800797a:	2b40      	cmp	r3, #64	@ 0x40
 800797c:	d008      	beq.n	8007990 <UART_SetConfig+0x200>
 800797e:	e00f      	b.n	80079a0 <UART_SetConfig+0x210>
 8007980:	2300      	movs	r3, #0
 8007982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007986:	e082      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007988:	2302      	movs	r3, #2
 800798a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800798e:	e07e      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007990:	2304      	movs	r3, #4
 8007992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007996:	e07a      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007998:	2308      	movs	r3, #8
 800799a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799e:	e076      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80079a0:	2310      	movs	r3, #16
 80079a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a6:	e072      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a35      	ldr	r2, [pc, #212]	@ (8007a84 <UART_SetConfig+0x2f4>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d12a      	bne.n	8007a08 <UART_SetConfig+0x278>
 80079b2:	4b30      	ldr	r3, [pc, #192]	@ (8007a74 <UART_SetConfig+0x2e4>)
 80079b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079c0:	d01a      	beq.n	80079f8 <UART_SetConfig+0x268>
 80079c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079c6:	d81b      	bhi.n	8007a00 <UART_SetConfig+0x270>
 80079c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079cc:	d00c      	beq.n	80079e8 <UART_SetConfig+0x258>
 80079ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079d2:	d815      	bhi.n	8007a00 <UART_SetConfig+0x270>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d003      	beq.n	80079e0 <UART_SetConfig+0x250>
 80079d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079dc:	d008      	beq.n	80079f0 <UART_SetConfig+0x260>
 80079de:	e00f      	b.n	8007a00 <UART_SetConfig+0x270>
 80079e0:	2300      	movs	r3, #0
 80079e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079e6:	e052      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80079e8:	2302      	movs	r3, #2
 80079ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ee:	e04e      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80079f0:	2304      	movs	r3, #4
 80079f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f6:	e04a      	b.n	8007a8e <UART_SetConfig+0x2fe>
 80079f8:	2308      	movs	r3, #8
 80079fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079fe:	e046      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a00:	2310      	movs	r3, #16
 8007a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a06:	e042      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a17      	ldr	r2, [pc, #92]	@ (8007a6c <UART_SetConfig+0x2dc>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d13a      	bne.n	8007a88 <UART_SetConfig+0x2f8>
 8007a12:	4b18      	ldr	r3, [pc, #96]	@ (8007a74 <UART_SetConfig+0x2e4>)
 8007a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a20:	d01a      	beq.n	8007a58 <UART_SetConfig+0x2c8>
 8007a22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a26:	d81b      	bhi.n	8007a60 <UART_SetConfig+0x2d0>
 8007a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a2c:	d00c      	beq.n	8007a48 <UART_SetConfig+0x2b8>
 8007a2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a32:	d815      	bhi.n	8007a60 <UART_SetConfig+0x2d0>
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d003      	beq.n	8007a40 <UART_SetConfig+0x2b0>
 8007a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a3c:	d008      	beq.n	8007a50 <UART_SetConfig+0x2c0>
 8007a3e:	e00f      	b.n	8007a60 <UART_SetConfig+0x2d0>
 8007a40:	2300      	movs	r3, #0
 8007a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a46:	e022      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a48:	2302      	movs	r3, #2
 8007a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a4e:	e01e      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a50:	2304      	movs	r3, #4
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e01a      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a58:	2308      	movs	r3, #8
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e016      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a60:	2310      	movs	r3, #16
 8007a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a66:	e012      	b.n	8007a8e <UART_SetConfig+0x2fe>
 8007a68:	cfff69f3 	.word	0xcfff69f3
 8007a6c:	40008000 	.word	0x40008000
 8007a70:	40013800 	.word	0x40013800
 8007a74:	40021000 	.word	0x40021000
 8007a78:	40004400 	.word	0x40004400
 8007a7c:	40004800 	.word	0x40004800
 8007a80:	40004c00 	.word	0x40004c00
 8007a84:	40005000 	.word	0x40005000
 8007a88:	2310      	movs	r3, #16
 8007a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4aae      	ldr	r2, [pc, #696]	@ (8007d4c <UART_SetConfig+0x5bc>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	f040 8097 	bne.w	8007bc8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007a9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a9e:	2b08      	cmp	r3, #8
 8007aa0:	d823      	bhi.n	8007aea <UART_SetConfig+0x35a>
 8007aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <UART_SetConfig+0x318>)
 8007aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa8:	08007acd 	.word	0x08007acd
 8007aac:	08007aeb 	.word	0x08007aeb
 8007ab0:	08007ad5 	.word	0x08007ad5
 8007ab4:	08007aeb 	.word	0x08007aeb
 8007ab8:	08007adb 	.word	0x08007adb
 8007abc:	08007aeb 	.word	0x08007aeb
 8007ac0:	08007aeb 	.word	0x08007aeb
 8007ac4:	08007aeb 	.word	0x08007aeb
 8007ac8:	08007ae3 	.word	0x08007ae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007acc:	f7fe fc3c 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8007ad0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ad2:	e010      	b.n	8007af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ad4:	4b9e      	ldr	r3, [pc, #632]	@ (8007d50 <UART_SetConfig+0x5c0>)
 8007ad6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ad8:	e00d      	b.n	8007af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ada:	f7fe fbc7 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8007ade:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ae0:	e009      	b.n	8007af6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ae6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ae8:	e005      	b.n	8007af6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007af4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 8130 	beq.w	8007d5e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b02:	4a94      	ldr	r2, [pc, #592]	@ (8007d54 <UART_SetConfig+0x5c4>)
 8007b04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b10:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	4613      	mov	r3, r2
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	4413      	add	r3, r2
 8007b1c:	69ba      	ldr	r2, [r7, #24]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d305      	bcc.n	8007b2e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b28:	69ba      	ldr	r2, [r7, #24]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d903      	bls.n	8007b36 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b34:	e113      	b.n	8007d5e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	2200      	movs	r2, #0
 8007b3a:	60bb      	str	r3, [r7, #8]
 8007b3c:	60fa      	str	r2, [r7, #12]
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b42:	4a84      	ldr	r2, [pc, #528]	@ (8007d54 <UART_SetConfig+0x5c4>)
 8007b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	603b      	str	r3, [r7, #0]
 8007b4e:	607a      	str	r2, [r7, #4]
 8007b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007b58:	f7f8 fc7e 	bl	8000458 <__aeabi_uldivmod>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	460b      	mov	r3, r1
 8007b60:	4610      	mov	r0, r2
 8007b62:	4619      	mov	r1, r3
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	f04f 0300 	mov.w	r3, #0
 8007b6c:	020b      	lsls	r3, r1, #8
 8007b6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007b72:	0202      	lsls	r2, r0, #8
 8007b74:	6979      	ldr	r1, [r7, #20]
 8007b76:	6849      	ldr	r1, [r1, #4]
 8007b78:	0849      	lsrs	r1, r1, #1
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	460c      	mov	r4, r1
 8007b7e:	4605      	mov	r5, r0
 8007b80:	eb12 0804 	adds.w	r8, r2, r4
 8007b84:	eb43 0905 	adc.w	r9, r3, r5
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	469a      	mov	sl, r3
 8007b90:	4693      	mov	fp, r2
 8007b92:	4652      	mov	r2, sl
 8007b94:	465b      	mov	r3, fp
 8007b96:	4640      	mov	r0, r8
 8007b98:	4649      	mov	r1, r9
 8007b9a:	f7f8 fc5d 	bl	8000458 <__aeabi_uldivmod>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ba6:	6a3b      	ldr	r3, [r7, #32]
 8007ba8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bac:	d308      	bcc.n	8007bc0 <UART_SetConfig+0x430>
 8007bae:	6a3b      	ldr	r3, [r7, #32]
 8007bb0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bb4:	d204      	bcs.n	8007bc0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6a3a      	ldr	r2, [r7, #32]
 8007bbc:	60da      	str	r2, [r3, #12]
 8007bbe:	e0ce      	b.n	8007d5e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007bc6:	e0ca      	b.n	8007d5e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bd0:	d166      	bne.n	8007ca0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007bd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007bd6:	2b08      	cmp	r3, #8
 8007bd8:	d827      	bhi.n	8007c2a <UART_SetConfig+0x49a>
 8007bda:	a201      	add	r2, pc, #4	@ (adr r2, 8007be0 <UART_SetConfig+0x450>)
 8007bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be0:	08007c05 	.word	0x08007c05
 8007be4:	08007c0d 	.word	0x08007c0d
 8007be8:	08007c15 	.word	0x08007c15
 8007bec:	08007c2b 	.word	0x08007c2b
 8007bf0:	08007c1b 	.word	0x08007c1b
 8007bf4:	08007c2b 	.word	0x08007c2b
 8007bf8:	08007c2b 	.word	0x08007c2b
 8007bfc:	08007c2b 	.word	0x08007c2b
 8007c00:	08007c23 	.word	0x08007c23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c04:	f7fe fba0 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8007c08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c0a:	e014      	b.n	8007c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c0c:	f7fe fbb2 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 8007c10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c12:	e010      	b.n	8007c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c14:	4b4e      	ldr	r3, [pc, #312]	@ (8007d50 <UART_SetConfig+0x5c0>)
 8007c16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c18:	e00d      	b.n	8007c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c1a:	f7fe fb27 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8007c1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c20:	e009      	b.n	8007c36 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c28:	e005      	b.n	8007c36 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c34:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f000 8090 	beq.w	8007d5e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c42:	4a44      	ldr	r2, [pc, #272]	@ (8007d54 <UART_SetConfig+0x5c4>)
 8007c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c50:	005a      	lsls	r2, r3, #1
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	085b      	lsrs	r3, r3, #1
 8007c58:	441a      	add	r2, r3
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c62:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c64:	6a3b      	ldr	r3, [r7, #32]
 8007c66:	2b0f      	cmp	r3, #15
 8007c68:	d916      	bls.n	8007c98 <UART_SetConfig+0x508>
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c70:	d212      	bcs.n	8007c98 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f023 030f 	bic.w	r3, r3, #15
 8007c7a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	085b      	lsrs	r3, r3, #1
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	f003 0307 	and.w	r3, r3, #7
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	8bfb      	ldrh	r3, [r7, #30]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	8bfa      	ldrh	r2, [r7, #30]
 8007c94:	60da      	str	r2, [r3, #12]
 8007c96:	e062      	b.n	8007d5e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c9e:	e05e      	b.n	8007d5e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ca0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d828      	bhi.n	8007cfa <UART_SetConfig+0x56a>
 8007ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb0 <UART_SetConfig+0x520>)
 8007caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cae:	bf00      	nop
 8007cb0:	08007cd5 	.word	0x08007cd5
 8007cb4:	08007cdd 	.word	0x08007cdd
 8007cb8:	08007ce5 	.word	0x08007ce5
 8007cbc:	08007cfb 	.word	0x08007cfb
 8007cc0:	08007ceb 	.word	0x08007ceb
 8007cc4:	08007cfb 	.word	0x08007cfb
 8007cc8:	08007cfb 	.word	0x08007cfb
 8007ccc:	08007cfb 	.word	0x08007cfb
 8007cd0:	08007cf3 	.word	0x08007cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cd4:	f7fe fb38 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8007cd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cda:	e014      	b.n	8007d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cdc:	f7fe fb4a 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 8007ce0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ce2:	e010      	b.n	8007d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8007d50 <UART_SetConfig+0x5c0>)
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ce8:	e00d      	b.n	8007d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cea:	f7fe fabf 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8007cee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cf0:	e009      	b.n	8007d06 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007cf8:	e005      	b.n	8007d06 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d04:	bf00      	nop
    }

    if (pclk != 0U)
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d028      	beq.n	8007d5e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d10:	4a10      	ldr	r2, [pc, #64]	@ (8007d54 <UART_SetConfig+0x5c4>)
 8007d12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d16:	461a      	mov	r2, r3
 8007d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	085b      	lsrs	r3, r3, #1
 8007d24:	441a      	add	r2, r3
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d30:	6a3b      	ldr	r3, [r7, #32]
 8007d32:	2b0f      	cmp	r3, #15
 8007d34:	d910      	bls.n	8007d58 <UART_SetConfig+0x5c8>
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d3c:	d20c      	bcs.n	8007d58 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	60da      	str	r2, [r3, #12]
 8007d48:	e009      	b.n	8007d5e <UART_SetConfig+0x5ce>
 8007d4a:	bf00      	nop
 8007d4c:	40008000 	.word	0x40008000
 8007d50:	00f42400 	.word	0x00f42400
 8007d54:	0800a1e4 	.word	0x0800a1e4
      }
      else
      {
        ret = HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2201      	movs	r2, #1
 8007d62:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2200      	movs	r2, #0
 8007d72:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2200      	movs	r2, #0
 8007d78:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007d7a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3730      	adds	r7, #48	@ 0x30
 8007d82:	46bd      	mov	sp, r7
 8007d84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007d88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d94:	f003 0308 	and.w	r3, r3, #8
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00a      	beq.n	8007db2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	430a      	orrs	r2, r1
 8007db0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db6:	f003 0301 	and.w	r3, r3, #1
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d00a      	beq.n	8007dd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	430a      	orrs	r2, r1
 8007dd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd8:	f003 0302 	and.w	r3, r3, #2
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00a      	beq.n	8007df6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	430a      	orrs	r2, r1
 8007df4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dfa:	f003 0304 	and.w	r3, r3, #4
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d00a      	beq.n	8007e18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	430a      	orrs	r2, r1
 8007e16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e1c:	f003 0310 	and.w	r3, r3, #16
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00a      	beq.n	8007e3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	430a      	orrs	r2, r1
 8007e38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e3e:	f003 0320 	and.w	r3, r3, #32
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00a      	beq.n	8007e5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	430a      	orrs	r2, r1
 8007e5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d01a      	beq.n	8007e9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e86:	d10a      	bne.n	8007e9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	605a      	str	r2, [r3, #4]
  }
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b098      	sub	sp, #96	@ 0x60
 8007ed0:	af02      	add	r7, sp, #8
 8007ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007edc:	f7f9 ff32 	bl	8001d44 <HAL_GetTick>
 8007ee0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 0308 	and.w	r3, r3, #8
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d12f      	bne.n	8007f50 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ef0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ef4:	9300      	str	r3, [sp, #0]
 8007ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f88e 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d022      	beq.n	8007f50 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f12:	e853 3f00 	ldrex	r3, [r3]
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	461a      	mov	r2, r3
 8007f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f2a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f30:	e841 2300 	strex	r3, r2, [r1]
 8007f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e6      	bne.n	8007f0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2220      	movs	r2, #32
 8007f40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f4c:	2303      	movs	r3, #3
 8007f4e:	e063      	b.n	8008018 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0304 	and.w	r3, r3, #4
 8007f5a:	2b04      	cmp	r3, #4
 8007f5c:	d149      	bne.n	8007ff2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f5e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f66:	2200      	movs	r2, #0
 8007f68:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 f857 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d03c      	beq.n	8007ff2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f80:	e853 3f00 	ldrex	r3, [r3]
 8007f84:	623b      	str	r3, [r7, #32]
   return(result);
 8007f86:	6a3b      	ldr	r3, [r7, #32]
 8007f88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	461a      	mov	r2, r3
 8007f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f96:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e6      	bne.n	8007f78 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	3308      	adds	r3, #8
 8007fb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	e853 3f00 	ldrex	r3, [r3]
 8007fb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f023 0301 	bic.w	r3, r3, #1
 8007fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	3308      	adds	r3, #8
 8007fc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fca:	61fa      	str	r2, [r7, #28]
 8007fcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fce:	69b9      	ldr	r1, [r7, #24]
 8007fd0:	69fa      	ldr	r2, [r7, #28]
 8007fd2:	e841 2300 	strex	r3, r2, [r1]
 8007fd6:	617b      	str	r3, [r7, #20]
   return(result);
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1e5      	bne.n	8007faa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2220      	movs	r2, #32
 8007fe2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fee:	2303      	movs	r3, #3
 8007ff0:	e012      	b.n	8008018 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3758      	adds	r7, #88	@ 0x58
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	603b      	str	r3, [r7, #0]
 800802c:	4613      	mov	r3, r2
 800802e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008030:	e04f      	b.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008038:	d04b      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800803a:	f7f9 fe83 	bl	8001d44 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	69ba      	ldr	r2, [r7, #24]
 8008046:	429a      	cmp	r2, r3
 8008048:	d302      	bcc.n	8008050 <UART_WaitOnFlagUntilTimeout+0x30>
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e04e      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0304 	and.w	r3, r3, #4
 800805e:	2b00      	cmp	r3, #0
 8008060:	d037      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	2b80      	cmp	r3, #128	@ 0x80
 8008066:	d034      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2b40      	cmp	r3, #64	@ 0x40
 800806c:	d031      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69db      	ldr	r3, [r3, #28]
 8008074:	f003 0308 	and.w	r3, r3, #8
 8008078:	2b08      	cmp	r3, #8
 800807a:	d110      	bne.n	800809e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2208      	movs	r2, #8
 8008082:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 f838 	bl	80080fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2208      	movs	r2, #8
 800808e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e029      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080ac:	d111      	bne.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 f81e 	bl	80080fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e00f      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	69da      	ldr	r2, [r3, #28]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4013      	ands	r3, r2
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	429a      	cmp	r2, r3
 80080e0:	bf0c      	ite	eq
 80080e2:	2301      	moveq	r3, #1
 80080e4:	2300      	movne	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	79fb      	ldrb	r3, [r7, #7]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d0a0      	beq.n	8008032 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b095      	sub	sp, #84	@ 0x54
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800810a:	e853 3f00 	ldrex	r3, [r3]
 800810e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008120:	643b      	str	r3, [r7, #64]	@ 0x40
 8008122:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800812e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e6      	bne.n	8008102 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3308      	adds	r3, #8
 800813a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	6a3b      	ldr	r3, [r7, #32]
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	61fb      	str	r3, [r7, #28]
   return(result);
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800814a:	f023 0301 	bic.w	r3, r3, #1
 800814e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	3308      	adds	r3, #8
 8008156:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008158:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800815a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800815e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e3      	bne.n	8008134 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008170:	2b01      	cmp	r3, #1
 8008172:	d118      	bne.n	80081a6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	e853 3f00 	ldrex	r3, [r3]
 8008180:	60bb      	str	r3, [r7, #8]
   return(result);
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f023 0310 	bic.w	r3, r3, #16
 8008188:	647b      	str	r3, [r7, #68]	@ 0x44
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008192:	61bb      	str	r3, [r7, #24]
 8008194:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008196:	6979      	ldr	r1, [r7, #20]
 8008198:	69ba      	ldr	r2, [r7, #24]
 800819a:	e841 2300 	strex	r3, r2, [r1]
 800819e:	613b      	str	r3, [r7, #16]
   return(result);
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d1e6      	bne.n	8008174 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2220      	movs	r2, #32
 80081aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80081ba:	bf00      	nop
 80081bc:	3754      	adds	r7, #84	@ 0x54
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80081c6:	b480      	push	{r7}
 80081c8:	b085      	sub	sp, #20
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d101      	bne.n	80081dc <HAL_UARTEx_DisableFifoMode+0x16>
 80081d8:	2302      	movs	r3, #2
 80081da:	e027      	b.n	800822c <HAL_UARTEx_DisableFifoMode+0x66>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2224      	movs	r2, #36	@ 0x24
 80081e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f022 0201 	bic.w	r2, r2, #1
 8008202:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800820a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68fa      	ldr	r2, [r7, #12]
 8008218:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2220      	movs	r2, #32
 800821e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800824c:	2302      	movs	r3, #2
 800824e:	e02d      	b.n	80082ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2224      	movs	r2, #36	@ 0x24
 800825c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	681a      	ldr	r2, [r3, #0]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f022 0201 	bic.w	r2, r2, #1
 8008276:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	683a      	ldr	r2, [r7, #0]
 8008288:	430a      	orrs	r2, r1
 800828a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f84f 	bl	8008330 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2220      	movs	r2, #32
 800829e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d101      	bne.n	80082cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80082c8:	2302      	movs	r3, #2
 80082ca:	e02d      	b.n	8008328 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2224      	movs	r2, #36	@ 0x24
 80082d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f022 0201 	bic.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	683a      	ldr	r2, [r7, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 f811 	bl	8008330 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800833c:	2b00      	cmp	r3, #0
 800833e:	d108      	bne.n	8008352 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008350:	e031      	b.n	80083b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008352:	2308      	movs	r3, #8
 8008354:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008356:	2308      	movs	r3, #8
 8008358:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	0e5b      	lsrs	r3, r3, #25
 8008362:	b2db      	uxtb	r3, r3
 8008364:	f003 0307 	and.w	r3, r3, #7
 8008368:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	0f5b      	lsrs	r3, r3, #29
 8008372:	b2db      	uxtb	r3, r3
 8008374:	f003 0307 	and.w	r3, r3, #7
 8008378:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800837a:	7bbb      	ldrb	r3, [r7, #14]
 800837c:	7b3a      	ldrb	r2, [r7, #12]
 800837e:	4911      	ldr	r1, [pc, #68]	@ (80083c4 <UARTEx_SetNbDataToProcess+0x94>)
 8008380:	5c8a      	ldrb	r2, [r1, r2]
 8008382:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008386:	7b3a      	ldrb	r2, [r7, #12]
 8008388:	490f      	ldr	r1, [pc, #60]	@ (80083c8 <UARTEx_SetNbDataToProcess+0x98>)
 800838a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800838c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008390:	b29a      	uxth	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008398:	7bfb      	ldrb	r3, [r7, #15]
 800839a:	7b7a      	ldrb	r2, [r7, #13]
 800839c:	4909      	ldr	r1, [pc, #36]	@ (80083c4 <UARTEx_SetNbDataToProcess+0x94>)
 800839e:	5c8a      	ldrb	r2, [r1, r2]
 80083a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80083a4:	7b7a      	ldrb	r2, [r7, #13]
 80083a6:	4908      	ldr	r1, [pc, #32]	@ (80083c8 <UARTEx_SetNbDataToProcess+0x98>)
 80083a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80083b6:	bf00      	nop
 80083b8:	3714      	adds	r7, #20
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	0800a1fc 	.word	0x0800a1fc
 80083c8:	0800a204 	.word	0x0800a204

080083cc <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b096      	sub	sp, #88	@ 0x58
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	3303      	adds	r3, #3
 80083de:	f023 0303 	bic.w	r3, r3, #3
 80083e2:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80083e4:	f3ef 8310 	mrs	r3, PRIMASK
 80083e8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 80083ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 80083ec:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80083ee:	b672      	cpsid	i
#endif
    return(int_posture);
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80083f2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80083f4:	4b55      	ldr	r3, [pc, #340]	@ (800854c <_tx_byte_allocate+0x180>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 80083fa:	2300      	movs	r3, #0
 80083fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008402:	621a      	str	r2, [r3, #32]
 8008404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008406:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	f383 8810 	msr	PRIMASK, r3
}
 800840e:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8008410:	6879      	ldr	r1, [r7, #4]
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f000 f9b2 	bl	800877c <_tx_byte_pool_search>
 8008418:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800841a:	f3ef 8310 	mrs	r3, PRIMASK
 800841e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008422:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008424:	b672      	cpsid	i
    return(int_posture);
 8008426:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8008428:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800842a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800842c:	2b00      	cmp	r3, #0
 800842e:	d002      	beq.n	8008436 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8008430:	2301      	movs	r3, #1
 8008432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008434:	e006      	b.n	8008444 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6a1b      	ldr	r3, [r3, #32]
 800843a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800843c:	429a      	cmp	r2, r3
 800843e:	d101      	bne.n	8008444 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8008440:	2301      	movs	r3, #1
 8008442:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8008444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0d9      	beq.n	80083fe <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800844e:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8008450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008452:	2b00      	cmp	r3, #0
 8008454:	d008      	beq.n	8008468 <_tx_byte_allocate+0x9c>
 8008456:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008458:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f383 8810 	msr	PRIMASK, r3
}
 8008460:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8008462:	2300      	movs	r3, #0
 8008464:	653b      	str	r3, [r7, #80]	@ 0x50
 8008466:	e06c      	b.n	8008542 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d061      	beq.n	8008532 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800846e:	4b38      	ldr	r3, [pc, #224]	@ (8008550 <_tx_byte_allocate+0x184>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d007      	beq.n	8008486 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8008476:	2310      	movs	r3, #16
 8008478:	653b      	str	r3, [r7, #80]	@ 0x50
 800847a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800847c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	f383 8810 	msr	PRIMASK, r3
}
 8008484:	e05d      	b.n	8008542 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8008486:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008488:	4a32      	ldr	r2, [pc, #200]	@ (8008554 <_tx_byte_allocate+0x188>)
 800848a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800848c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8008492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8008498:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800849e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80084a4:	1c5a      	adds	r2, r3, #1
 80084a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084a8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b0:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b6:	1c5a      	adds	r2, r3, #1
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80084bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d109      	bne.n	80084d6 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084c6:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80084c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084cc:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80084ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084d2:	675a      	str	r2, [r3, #116]	@ 0x74
 80084d4:	e011      	b.n	80084fa <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084da:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80084dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80084e0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80084e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e6:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80084e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084ec:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80084ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084f2:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80084f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084f8:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 80084fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084fc:	2209      	movs	r2, #9
 80084fe:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008500:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008502:	2201      	movs	r2, #1
 8008504:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8008506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008508:	683a      	ldr	r2, [r7, #0]
 800850a:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800850c:	4b10      	ldr	r3, [pc, #64]	@ (8008550 <_tx_byte_allocate+0x184>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3301      	adds	r3, #1
 8008512:	4a0f      	ldr	r2, [pc, #60]	@ (8008550 <_tx_byte_allocate+0x184>)
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008518:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	f383 8810 	msr	PRIMASK, r3
}
 8008520:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8008522:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8008524:	f000 ff16 	bl	8009354 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8008528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800852a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800852e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008530:	e007      	b.n	8008542 <_tx_byte_allocate+0x176>
 8008532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008534:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f383 8810 	msr	PRIMASK, r3
}
 800853c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800853e:	2310      	movs	r3, #16
 8008540:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8008542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008544:	4618      	mov	r0, r3
 8008546:	3758      	adds	r7, #88	@ 0x58
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	20000a74 	.word	0x20000a74
 8008550:	20000b0c 	.word	0x20000b0c
 8008554:	08008559 	.word	0x08008559

08008558 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b08e      	sub	sp, #56	@ 0x38
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008562:	f3ef 8310 	mrs	r3, PRIMASK
 8008566:	623b      	str	r3, [r7, #32]
    return(posture);
 8008568:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800856a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800856c:	b672      	cpsid	i
    return(int_posture);
 800856e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8008570:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008576:	4a33      	ldr	r2, [pc, #204]	@ (8008644 <_tx_byte_pool_cleanup+0xec>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d158      	bne.n	800862e <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008582:	683a      	ldr	r2, [r7, #0]
 8008584:	429a      	cmp	r2, r3
 8008586:	d152      	bne.n	800862e <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800858c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800858e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008590:	2b00      	cmp	r3, #0
 8008592:	d04c      	beq.n	800862e <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8008594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a2b      	ldr	r2, [pc, #172]	@ (8008648 <_tx_byte_pool_cleanup+0xf0>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d147      	bne.n	800862e <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800859e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d043      	beq.n	800862e <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b0:	1e5a      	subs	r2, r3, #1
 80085b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80085b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80085bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d103      	bne.n	80085ca <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80085c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c4:	2200      	movs	r2, #0
 80085c6:	625a      	str	r2, [r3, #36]	@ 0x24
 80085c8:	e013      	b.n	80085f2 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ce:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085d4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80085d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085da:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80085dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085e0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 80085e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d102      	bne.n	80085f2 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 80085ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085f0:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f6:	2b09      	cmp	r3, #9
 80085f8:	d119      	bne.n	800862e <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2210      	movs	r2, #16
 80085fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8008602:	4b12      	ldr	r3, [pc, #72]	@ (800864c <_tx_byte_pool_cleanup+0xf4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	3301      	adds	r3, #1
 8008608:	4a10      	ldr	r2, [pc, #64]	@ (800864c <_tx_byte_pool_cleanup+0xf4>)
 800860a:	6013      	str	r3, [r2, #0]
 800860c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800860e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f383 8810 	msr	PRIMASK, r3
}
 8008616:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fd9b 	bl	8009154 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800861e:	f3ef 8310 	mrs	r3, PRIMASK
 8008622:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008624:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008626:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008628:	b672      	cpsid	i
    return(int_posture);
 800862a:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800862c:	637b      	str	r3, [r7, #52]	@ 0x34
 800862e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008630:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f383 8810 	msr	PRIMASK, r3
}
 8008638:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800863a:	bf00      	nop
 800863c:	3738      	adds	r7, #56	@ 0x38
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	08008559 	.word	0x08008559
 8008648:	42595445 	.word	0x42595445
 800864c:	20000b0c 	.word	0x20000b0c

08008650 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b08e      	sub	sp, #56	@ 0x38
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800865e:	2234      	movs	r2, #52	@ 0x34
 8008660:	2100      	movs	r1, #0
 8008662:	68f8      	ldr	r0, [r7, #12]
 8008664:	f001 fd4e 	bl	800a104 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	f023 0303 	bic.w	r3, r3, #3
 800866e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	683a      	ldr	r2, [r7, #0]
 8008680:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	f1a3 0208 	sub.w	r2, r3, #8
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2202      	movs	r2, #2
 800869c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80086a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	4413      	add	r3, r2
 80086a8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80086aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ac:	3b04      	subs	r3, #4
 80086ae:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80086b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 80086b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086bc:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80086be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086c0:	3b04      	subs	r3, #4
 80086c2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80086c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80086c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80086d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80086d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086da:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80086e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e2:	3304      	adds	r3, #4
 80086e4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80086e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80086ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ec:	4a1f      	ldr	r2, [pc, #124]	@ (800876c <_tx_byte_pool_create+0x11c>)
 80086ee:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80086f6:	f3ef 8310 	mrs	r3, PRIMASK
 80086fa:	61bb      	str	r3, [r7, #24]
    return(posture);
 80086fc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80086fe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008700:	b672      	cpsid	i
    return(int_posture);
 8008702:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8008704:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	4a19      	ldr	r2, [pc, #100]	@ (8008770 <_tx_byte_pool_create+0x120>)
 800870a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800870c:	4b19      	ldr	r3, [pc, #100]	@ (8008774 <_tx_byte_pool_create+0x124>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d109      	bne.n	8008728 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8008714:	4a18      	ldr	r2, [pc, #96]	@ (8008778 <_tx_byte_pool_create+0x128>)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	631a      	str	r2, [r3, #48]	@ 0x30
 8008726:	e011      	b.n	800874c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8008728:	4b13      	ldr	r3, [pc, #76]	@ (8008778 <_tx_byte_pool_create+0x128>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800872e:	6a3b      	ldr	r3, [r7, #32]
 8008730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008732:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	68fa      	ldr	r2, [r7, #12]
 8008738:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	69fa      	ldr	r2, [r7, #28]
 8008744:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6a3a      	ldr	r2, [r7, #32]
 800874a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800874c:	4b09      	ldr	r3, [pc, #36]	@ (8008774 <_tx_byte_pool_create+0x124>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	3301      	adds	r3, #1
 8008752:	4a08      	ldr	r2, [pc, #32]	@ (8008774 <_tx_byte_pool_create+0x124>)
 8008754:	6013      	str	r3, [r2, #0]
 8008756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008758:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	f383 8810 	msr	PRIMASK, r3
}
 8008760:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3738      	adds	r7, #56	@ 0x38
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	ffffeeee 	.word	0xffffeeee
 8008770:	42595445 	.word	0x42595445
 8008774:	20000a68 	.word	0x20000a68
 8008778:	20000a64 	.word	0x20000a64

0800877c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800877c:	b480      	push	{r7}
 800877e:	b097      	sub	sp, #92	@ 0x5c
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8008786:	2300      	movs	r3, #0
 8008788:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800878a:	f3ef 8310 	mrs	r3, PRIMASK
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8008790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8008792:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008794:	b672      	cpsid	i
    return(int_posture);
 8008796:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8008798:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	689a      	ldr	r2, [r3, #8]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	3b02      	subs	r3, #2
 80087a4:	00db      	lsls	r3, r3, #3
 80087a6:	4413      	add	r3, r2
 80087a8:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 80087aa:	683a      	ldr	r2, [r7, #0]
 80087ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d308      	bcc.n	80087c4 <_tx_byte_pool_search+0x48>
 80087b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087b4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80087b6:	69fb      	ldr	r3, [r7, #28]
 80087b8:	f383 8810 	msr	PRIMASK, r3
}
 80087bc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 80087be:	2300      	movs	r3, #0
 80087c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80087c2:	e0dd      	b.n	8008980 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80087c4:	4b72      	ldr	r3, [pc, #456]	@ (8008990 <_tx_byte_pool_search+0x214>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80087ce:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	695b      	ldr	r3, [r3, #20]
 80087d4:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	3301      	adds	r3, #1
 80087dc:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 80087de:	2300      	movs	r3, #0
 80087e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80087e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087e4:	3304      	adds	r3, #4
 80087e6:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80087e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ea:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80087ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a68      	ldr	r2, [pc, #416]	@ (8008994 <_tx_byte_pool_search+0x218>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d143      	bne.n	800887e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 80087f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d104      	bne.n	8008806 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008800:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8008802:	2301      	movs	r3, #1
 8008804:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8008806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008808:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8008810:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008812:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8008818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800881a:	3b08      	subs	r3, #8
 800881c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800881e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	429a      	cmp	r2, r3
 8008824:	d257      	bcs.n	80088d6 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 8008826:	2300      	movs	r3, #0
 8008828:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800882a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882c:	3304      	adds	r3, #4
 800882e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8008830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008832:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8008834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a56      	ldr	r2, [pc, #344]	@ (8008994 <_tx_byte_pool_search+0x218>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d113      	bne.n	8008866 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800883e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008840:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8008842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008848:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	68db      	ldr	r3, [r3, #12]
 800884e:	1e5a      	subs	r2, r3, #1
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	695b      	ldr	r3, [r3, #20]
 8008858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800885a:	429a      	cmp	r2, r3
 800885c:	d114      	bne.n	8008888 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008862:	615a      	str	r2, [r3, #20]
 8008864:	e010      	b.n	8008888 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8008866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008868:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800886a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8008870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008872:	2b00      	cmp	r3, #0
 8008874:	d008      	beq.n	8008888 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8008876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008878:	3b01      	subs	r3, #1
 800887a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800887c:	e004      	b.n	8008888 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800887e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008880:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8008888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800888a:	2b00      	cmp	r3, #0
 800888c:	d002      	beq.n	8008894 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800888e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008890:	3b01      	subs	r3, #1
 8008892:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008894:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008896:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	f383 8810 	msr	PRIMASK, r3
}
 800889e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80088a0:	f3ef 8310 	mrs	r3, PRIMASK
 80088a4:	61bb      	str	r3, [r7, #24]
    return(posture);
 80088a6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80088a8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80088aa:	b672      	cpsid	i
    return(int_posture);
 80088ac:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 80088ae:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a1b      	ldr	r3, [r3, #32]
 80088b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d009      	beq.n	80088ce <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	3301      	adds	r3, #1
 80088c6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80088cc:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 80088ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d186      	bne.n	80087e2 <_tx_byte_pool_search+0x66>
 80088d4:	e000      	b.n	80088d8 <_tx_byte_pool_search+0x15c>
                    break;
 80088d6:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 80088d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d048      	beq.n	8008970 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 80088de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	1ad3      	subs	r3, r2, r3
 80088e4:	2b13      	cmp	r3, #19
 80088e6:	d91e      	bls.n	8008926 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	3308      	adds	r3, #8
 80088ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80088ee:	4413      	add	r3, r2
 80088f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80088f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f4:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80088f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088f8:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 80088fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008900:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8008902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008904:	3304      	adds	r3, #4
 8008906:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8008908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890a:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800890c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800890e:	4a21      	ldr	r2, [pc, #132]	@ (8008994 <_tx_byte_pool_search+0x218>)
 8008910:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800891c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008920:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8008926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008928:	3304      	adds	r3, #4
 800892a:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800892c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892e:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8008930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	689a      	ldr	r2, [r3, #8]
 800893a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800893c:	1ad3      	subs	r3, r2, r3
 800893e:	f1a3 0208 	sub.w	r2, r3, #8
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	695b      	ldr	r3, [r3, #20]
 800894a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800894c:	429a      	cmp	r2, r3
 800894e:	d105      	bne.n	800895c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8008950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008952:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8008954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	615a      	str	r2, [r3, #20]
 800895c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800895e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f383 8810 	msr	PRIMASK, r3
}
 8008966:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8008968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800896a:	3308      	adds	r3, #8
 800896c:	653b      	str	r3, [r7, #80]	@ 0x50
 800896e:	e007      	b.n	8008980 <_tx_byte_pool_search+0x204>
 8008970:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008972:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	f383 8810 	msr	PRIMASK, r3
}
 800897a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800897c:	2300      	movs	r3, #0
 800897e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8008980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008982:	4618      	mov	r0, r3
 8008984:	375c      	adds	r7, #92	@ 0x5c
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr
 800898e:	bf00      	nop
 8008990:	20000a74 	.word	0x20000a74
 8008994:	ffffeeee 	.word	0xffffeeee

08008998 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800899c:	f000 fb18 	bl	8008fd0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80089a0:	f000 fea0 	bl	80096e4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80089a4:	4b12      	ldr	r3, [pc, #72]	@ (80089f0 <_tx_initialize_high_level+0x58>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	601a      	str	r2, [r3, #0]
 80089aa:	4b12      	ldr	r3, [pc, #72]	@ (80089f4 <_tx_initialize_high_level+0x5c>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80089b0:	4b11      	ldr	r3, [pc, #68]	@ (80089f8 <_tx_initialize_high_level+0x60>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	4b11      	ldr	r3, [pc, #68]	@ (80089fc <_tx_initialize_high_level+0x64>)
 80089b8:	2200      	movs	r2, #0
 80089ba:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80089bc:	4b10      	ldr	r3, [pc, #64]	@ (8008a00 <_tx_initialize_high_level+0x68>)
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]
 80089c2:	4b10      	ldr	r3, [pc, #64]	@ (8008a04 <_tx_initialize_high_level+0x6c>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80089c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008a08 <_tx_initialize_high_level+0x70>)
 80089ca:	2200      	movs	r2, #0
 80089cc:	601a      	str	r2, [r3, #0]
 80089ce:	4b0f      	ldr	r3, [pc, #60]	@ (8008a0c <_tx_initialize_high_level+0x74>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80089d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008a10 <_tx_initialize_high_level+0x78>)
 80089d6:	2200      	movs	r2, #0
 80089d8:	601a      	str	r2, [r3, #0]
 80089da:	4b0e      	ldr	r3, [pc, #56]	@ (8008a14 <_tx_initialize_high_level+0x7c>)
 80089dc:	2200      	movs	r2, #0
 80089de:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80089e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008a18 <_tx_initialize_high_level+0x80>)
 80089e2:	2200      	movs	r2, #0
 80089e4:	601a      	str	r2, [r3, #0]
 80089e6:	4b0d      	ldr	r3, [pc, #52]	@ (8008a1c <_tx_initialize_high_level+0x84>)
 80089e8:	2200      	movs	r2, #0
 80089ea:	601a      	str	r2, [r3, #0]
#endif
}
 80089ec:	bf00      	nop
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	20000a3c 	.word	0x20000a3c
 80089f4:	20000a40 	.word	0x20000a40
 80089f8:	20000a44 	.word	0x20000a44
 80089fc:	20000a48 	.word	0x20000a48
 8008a00:	20000a4c 	.word	0x20000a4c
 8008a04:	20000a50 	.word	0x20000a50
 8008a08:	20000a5c 	.word	0x20000a5c
 8008a0c:	20000a60 	.word	0x20000a60
 8008a10:	20000a64 	.word	0x20000a64
 8008a14:	20000a68 	.word	0x20000a68
 8008a18:	20000a54 	.word	0x20000a54
 8008a1c:	20000a58 	.word	0x20000a58

08008a20 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8008a24:	4b10      	ldr	r3, [pc, #64]	@ (8008a68 <_tx_initialize_kernel_enter+0x48>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8008a2c:	d00c      	beq.n	8008a48 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8008a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8008a68 <_tx_initialize_kernel_enter+0x48>)
 8008a30:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8008a34:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8008a36:	f7f7 fbf3 	bl	8000220 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8008a3a:	f7ff ffad 	bl	8008998 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8008a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a6c <_tx_initialize_kernel_enter+0x4c>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3301      	adds	r3, #1
 8008a44:	4a09      	ldr	r2, [pc, #36]	@ (8008a6c <_tx_initialize_kernel_enter+0x4c>)
 8008a46:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8008a48:	4b07      	ldr	r3, [pc, #28]	@ (8008a68 <_tx_initialize_kernel_enter+0x48>)
 8008a4a:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8008a4e:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8008a50:	4b07      	ldr	r3, [pc, #28]	@ (8008a70 <_tx_initialize_kernel_enter+0x50>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4618      	mov	r0, r3
 8008a56:	f7f7 fe77 	bl	8000748 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8008a5a:	4b03      	ldr	r3, [pc, #12]	@ (8008a68 <_tx_initialize_kernel_enter+0x48>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8008a60:	f7f7 fc1e 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8008a64:	bf00      	nop
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	2000000c 	.word	0x2000000c
 8008a6c:	20000b0c 	.word	0x20000b0c
 8008a70:	20000a6c 	.word	0x20000a6c

08008a74 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08e      	sub	sp, #56	@ 0x38
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8008a82:	623b      	str	r3, [r7, #32]
    return(posture);
 8008a84:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008a86:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008a88:	b672      	cpsid	i
    return(int_posture);
 8008a8a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 8008a8c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a92:	4a33      	ldr	r2, [pc, #204]	@ (8008b60 <_tx_semaphore_cleanup+0xec>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d158      	bne.n	8008b4a <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d152      	bne.n	8008b4a <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa8:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d04c      	beq.n	8008b4a <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a2b      	ldr	r2, [pc, #172]	@ (8008b64 <_tx_semaphore_cleanup+0xf0>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d147      	bne.n	8008b4a <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d043      	beq.n	8008b4a <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 8008ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aca:	691b      	ldr	r3, [r3, #16]
 8008acc:	1e5a      	subs	r2, r3, #1
 8008ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad0:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8008ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d103      	bne.n	8008ae6 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8008ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	60da      	str	r2, [r3, #12]
 8008ae4:	e013      	b.n	8008b0e <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aea:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008af0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8008af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8008af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008afa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008afc:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 8008afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d102      	bne.n	8008b0e <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8008b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b0c:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b12:	2b06      	cmp	r3, #6
 8008b14:	d119      	bne.n	8008b4a <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	220d      	movs	r2, #13
 8008b1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8008b1e:	4b12      	ldr	r3, [pc, #72]	@ (8008b68 <_tx_semaphore_cleanup+0xf4>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3301      	adds	r3, #1
 8008b24:	4a10      	ldr	r2, [pc, #64]	@ (8008b68 <_tx_semaphore_cleanup+0xf4>)
 8008b26:	6013      	str	r3, [r2, #0]
 8008b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	f383 8810 	msr	PRIMASK, r3
}
 8008b32:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 fb0d 	bl	8009154 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008b3a:	f3ef 8310 	mrs	r3, PRIMASK
 8008b3e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008b40:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008b42:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008b44:	b672      	cpsid	i
    return(int_posture);
 8008b46:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8008b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b4c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f383 8810 	msr	PRIMASK, r3
}
 8008b54:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8008b56:	bf00      	nop
 8008b58:	3738      	adds	r7, #56	@ 0x38
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	08008a75 	.word	0x08008a75
 8008b64:	53454d41 	.word	0x53454d41
 8008b68:	20000b0c 	.word	0x20000b0c

08008b6c <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b08a      	sub	sp, #40	@ 0x28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	60b9      	str	r1, [r7, #8]
 8008b76:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 8008b78:	221c      	movs	r2, #28
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f001 fac1 	bl	800a104 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008b8e:	f3ef 8310 	mrs	r3, PRIMASK
 8008b92:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008b94:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008b96:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008b98:	b672      	cpsid	i
    return(int_posture);
 8008b9a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 8008b9c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	4a18      	ldr	r2, [pc, #96]	@ (8008c04 <_tx_semaphore_create+0x98>)
 8008ba2:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8008ba4:	4b18      	ldr	r3, [pc, #96]	@ (8008c08 <_tx_semaphore_create+0x9c>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d109      	bne.n	8008bc0 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8008bac:	4a17      	ldr	r2, [pc, #92]	@ (8008c0c <_tx_semaphore_create+0xa0>)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	619a      	str	r2, [r3, #24]
 8008bbe:	e011      	b.n	8008be4 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8008bc0:	4b12      	ldr	r3, [pc, #72]	@ (8008c0c <_tx_semaphore_create+0xa0>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 8008bc6:	6a3b      	ldr	r3, [r7, #32]
 8008bc8:	699b      	ldr	r3, [r3, #24]
 8008bca:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 8008bcc:	6a3b      	ldr	r3, [r7, #32]
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	68fa      	ldr	r2, [r7, #12]
 8008bd6:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	69fa      	ldr	r2, [r7, #28]
 8008bdc:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6a3a      	ldr	r2, [r7, #32]
 8008be2:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 8008be4:	4b08      	ldr	r3, [pc, #32]	@ (8008c08 <_tx_semaphore_create+0x9c>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3301      	adds	r3, #1
 8008bea:	4a07      	ldr	r2, [pc, #28]	@ (8008c08 <_tx_semaphore_create+0x9c>)
 8008bec:	6013      	str	r3, [r2, #0]
 8008bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	f383 8810 	msr	PRIMASK, r3
}
 8008bf8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3728      	adds	r7, #40	@ 0x28
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	53454d41 	.word	0x53454d41
 8008c08:	20000a40 	.word	0x20000a40
 8008c0c:	20000a3c 	.word	0x20000a3c

08008c10 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b08e      	sub	sp, #56	@ 0x38
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8008c22:	623b      	str	r3, [r7, #32]
    return(posture);
 8008c24:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008c26:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008c28:	b672      	cpsid	i
    return(int_posture);
 8008c2a:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 8008c2c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00a      	beq.n	8008c4c <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	1e5a      	subs	r2, r3, #1
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	609a      	str	r2, [r3, #8]
 8008c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c42:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	f383 8810 	msr	PRIMASK, r3
}
 8008c4a:	e068      	b.n	8008d1e <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d05d      	beq.n	8008d0e <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8008c52:	4b35      	ldr	r3, [pc, #212]	@ (8008d28 <_tx_semaphore_get+0x118>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d008      	beq.n	8008c6c <_tx_semaphore_get+0x5c>
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	f383 8810 	msr	PRIMASK, r3
}
 8008c64:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 8008c66:	230d      	movs	r3, #13
 8008c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c6a:	e058      	b.n	8008d1e <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8008c6c:	4b2f      	ldr	r3, [pc, #188]	@ (8008d2c <_tx_semaphore_get+0x11c>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 8008c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c74:	4a2e      	ldr	r2, [pc, #184]	@ (8008d30 <_tx_semaphore_get+0x120>)
 8008c76:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 8008c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8008c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c80:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008c84:	1c5a      	adds	r2, r3, #1
 8008c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c88:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d109      	bne.n	8008ca8 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c98:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 8008c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c9e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 8008ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ca4:	675a      	str	r2, [r3, #116]	@ 0x74
 8008ca6:	e011      	b.n	8008ccc <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8008cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cb2:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8008cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb8:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8008cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cbe:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cc4:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8008cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cca:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	1c5a      	adds	r2, r3, #1
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8008cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd8:	2206      	movs	r2, #6
 8008cda:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cde:	2201      	movs	r2, #1
 8008ce0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8008ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8008ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8008d28 <_tx_semaphore_get+0x118>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	3301      	adds	r3, #1
 8008cee:	4a0e      	ldr	r2, [pc, #56]	@ (8008d28 <_tx_semaphore_get+0x118>)
 8008cf0:	6013      	str	r3, [r2, #0]
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	f383 8810 	msr	PRIMASK, r3
}
 8008cfc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8008cfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d00:	f000 fb28 	bl	8009354 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8008d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0c:	e007      	b.n	8008d1e <_tx_semaphore_get+0x10e>
 8008d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d10:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f383 8810 	msr	PRIMASK, r3
}
 8008d18:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 8008d1a:	230d      	movs	r3, #13
 8008d1c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 8008d1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3738      	adds	r7, #56	@ 0x38
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	20000b0c 	.word	0x20000b0c
 8008d2c:	20000a74 	.word	0x20000a74
 8008d30:	08008a75 	.word	0x08008a75

08008d34 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b08c      	sub	sp, #48	@ 0x30
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008d3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008d40:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008d42:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008d44:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008d46:	b672      	cpsid	i
    return(int_posture);
 8008d48:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 8008d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 8008d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d10a      	bne.n	8008d6e <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	1c5a      	adds	r2, r3, #1
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	609a      	str	r2, [r3, #8]
 8008d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d64:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	f383 8810 	msr	PRIMASK, r3
}
 8008d6c:	e033      	b.n	8008dd6 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 8008d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d76:	3b01      	subs	r3, #1
 8008d78:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 8008d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d103      	bne.n	8008d88 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	60da      	str	r2, [r3, #12]
 8008d86:	e00e      	b.n	8008da6 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8008d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d8c:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a3a      	ldr	r2, [r7, #32]
 8008d92:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8008d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d98:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8008d9a:	6a3b      	ldr	r3, [r7, #32]
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	6a3a      	ldr	r2, [r7, #32]
 8008da4:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008daa:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	2200      	movs	r2, #0
 8008db0:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8008db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db4:	2200      	movs	r2, #0
 8008db6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8008dba:	4b09      	ldr	r3, [pc, #36]	@ (8008de0 <_tx_semaphore_put+0xac>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	4a07      	ldr	r2, [pc, #28]	@ (8008de0 <_tx_semaphore_put+0xac>)
 8008dc2:	6013      	str	r3, [r2, #0]
 8008dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f383 8810 	msr	PRIMASK, r3
}
 8008dce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8008dd0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008dd2:	f000 f9bf 	bl	8009154 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3730      	adds	r7, #48	@ 0x30
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	20000b0c 	.word	0x20000b0c

08008de4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b092      	sub	sp, #72	@ 0x48
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	60b9      	str	r1, [r7, #8]
 8008dee:	607a      	str	r2, [r7, #4]
 8008df0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8008df2:	2300      	movs	r3, #0
 8008df4:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8008df6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008df8:	21ef      	movs	r1, #239	@ 0xef
 8008dfa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8008dfc:	f001 f982 	bl	800a104 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8008e00:	22b0      	movs	r2, #176	@ 0xb0
 8008e02:	2100      	movs	r1, #0
 8008e04:	68f8      	ldr	r0, [r7, #12]
 8008e06:	f001 f97d 	bl	800a104 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	68ba      	ldr	r2, [r7, #8]
 8008e0e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	683a      	ldr	r2, [r7, #0]
 8008e1a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008e20:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008e26:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008e3a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008e40:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2220      	movs	r2, #32
 8008e46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8008e4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8008e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e50:	3b01      	subs	r3, #1
 8008e52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008e54:	4413      	add	r3, r2
 8008e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008e5c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8008e5e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d007      	beq.n	8008e76 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8008e74:	e006      	b.n	8008e84 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e7a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e80:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2203      	movs	r2, #3
 8008e88:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	4a48      	ldr	r2, [pc, #288]	@ (8008fb0 <_tx_thread_create+0x1cc>)
 8008e8e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8008e96:	4947      	ldr	r1, [pc, #284]	@ (8008fb4 <_tx_thread_create+0x1d0>)
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	f7f7 fa61 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008e9e:	f3ef 8310 	mrs	r3, PRIMASK
 8008ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008ea8:	b672      	cpsid	i
    return(int_posture);
 8008eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8008eac:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	4a41      	ldr	r2, [pc, #260]	@ (8008fb8 <_tx_thread_create+0x1d4>)
 8008eb2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8008eb4:	4b41      	ldr	r3, [pc, #260]	@ (8008fbc <_tx_thread_create+0x1d8>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10b      	bne.n	8008ed4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8008ebc:	4a40      	ldr	r2, [pc, #256]	@ (8008fc0 <_tx_thread_create+0x1dc>)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8008ed2:	e016      	b.n	8008f02 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8008ed4:	4b3a      	ldr	r3, [pc, #232]	@ (8008fc0 <_tx_thread_create+0x1dc>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8008eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ee0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8008ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee4:	68fa      	ldr	r2, [r7, #12]
 8008ee6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8008eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8008f02:	4b2e      	ldr	r3, [pc, #184]	@ (8008fbc <_tx_thread_create+0x1d8>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3301      	adds	r3, #1
 8008f08:	4a2c      	ldr	r2, [pc, #176]	@ (8008fbc <_tx_thread_create+0x1d8>)
 8008f0a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8008f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8008fc4 <_tx_thread_create+0x1e0>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3301      	adds	r3, #1
 8008f12:	4a2c      	ldr	r2, [pc, #176]	@ (8008fc4 <_tx_thread_create+0x1e0>)
 8008f14:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8008f16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d129      	bne.n	8008f70 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008f1c:	f3ef 8305 	mrs	r3, IPSR
 8008f20:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8008f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8008f24:	4b28      	ldr	r3, [pc, #160]	@ (8008fc8 <_tx_thread_create+0x1e4>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008f2e:	d30d      	bcc.n	8008f4c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8008f30:	4b26      	ldr	r3, [pc, #152]	@ (8008fcc <_tx_thread_create+0x1e8>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8008f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d009      	beq.n	8008f50 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8008f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f40:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8008f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008f4a:	e001      	b.n	8008f50 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f54:	6a3b      	ldr	r3, [r7, #32]
 8008f56:	f383 8810 	msr	PRIMASK, r3
}
 8008f5a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 f8f9 	bl	8009154 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8008f62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d01e      	beq.n	8008fa6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8008f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f6c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008f6e:	e01a      	b.n	8008fa6 <_tx_thread_create+0x1c2>
 8008f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f72:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	f383 8810 	msr	PRIMASK, r3
}
 8008f7a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f80:	61bb      	str	r3, [r7, #24]
    return(posture);
 8008f82:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8008f84:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008f86:	b672      	cpsid	i
    return(int_posture);
 8008f88:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8008f8a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8008f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8008fc4 <_tx_thread_create+0x1e0>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3b01      	subs	r3, #1
 8008f92:	4a0c      	ldr	r2, [pc, #48]	@ (8008fc4 <_tx_thread_create+0x1e0>)
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f98:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	f383 8810 	msr	PRIMASK, r3
}
 8008fa0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8008fa2:	f000 f89d 	bl	80090e0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8008fa6:	2300      	movs	r3, #0
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3748      	adds	r7, #72	@ 0x48
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}
 8008fb0:	08009629 	.word	0x08009629
 8008fb4:	08009049 	.word	0x08009049
 8008fb8:	54485244 	.word	0x54485244
 8008fbc:	20000a80 	.word	0x20000a80
 8008fc0:	20000a7c 	.word	0x20000a7c
 8008fc4:	20000b0c 	.word	0x20000b0c
 8008fc8:	2000000c 	.word	0x2000000c
 8008fcc:	20000a78 	.word	0x20000a78

08008fd0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8008fd4:	4b12      	ldr	r3, [pc, #72]	@ (8009020 <_tx_thread_initialize+0x50>)
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8008fda:	4b12      	ldr	r3, [pc, #72]	@ (8009024 <_tx_thread_initialize+0x54>)
 8008fdc:	2200      	movs	r2, #0
 8008fde:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8008fe0:	4b11      	ldr	r3, [pc, #68]	@ (8009028 <_tx_thread_initialize+0x58>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8008fe6:	4b11      	ldr	r3, [pc, #68]	@ (800902c <_tx_thread_initialize+0x5c>)
 8008fe8:	2220      	movs	r2, #32
 8008fea:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8008fec:	2280      	movs	r2, #128	@ 0x80
 8008fee:	2100      	movs	r1, #0
 8008ff0:	480f      	ldr	r0, [pc, #60]	@ (8009030 <_tx_thread_initialize+0x60>)
 8008ff2:	f001 f887 	bl	800a104 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8008ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8009034 <_tx_thread_initialize+0x64>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8008ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8009038 <_tx_thread_initialize+0x68>)
 8008ffe:	2200      	movs	r2, #0
 8009000:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8009002:	4b0e      	ldr	r3, [pc, #56]	@ (800903c <_tx_thread_initialize+0x6c>)
 8009004:	2200      	movs	r2, #0
 8009006:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8009008:	4b0d      	ldr	r3, [pc, #52]	@ (8009040 <_tx_thread_initialize+0x70>)
 800900a:	2200      	movs	r2, #0
 800900c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800900e:	4b0d      	ldr	r3, [pc, #52]	@ (8009044 <_tx_thread_initialize+0x74>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8009016:	4a0b      	ldr	r2, [pc, #44]	@ (8009044 <_tx_thread_initialize+0x74>)
 8009018:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800901a:	bf00      	nop
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000a74 	.word	0x20000a74
 8009024:	20000a78 	.word	0x20000a78
 8009028:	20000a84 	.word	0x20000a84
 800902c:	20000a88 	.word	0x20000a88
 8009030:	20000a8c 	.word	0x20000a8c
 8009034:	20000a7c 	.word	0x20000a7c
 8009038:	20000a80 	.word	0x20000a80
 800903c:	20000b0c 	.word	0x20000b0c
 8009040:	20000b10 	.word	0x20000b10
 8009044:	20000b14 	.word	0x20000b14

08009048 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b088      	sub	sp, #32
 800904c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800904e:	4b21      	ldr	r3, [pc, #132]	@ (80090d4 <_tx_thread_shell_entry+0x8c>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009058:	69fa      	ldr	r2, [r7, #28]
 800905a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800905c:	4610      	mov	r0, r2
 800905e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8009060:	4b1d      	ldr	r3, [pc, #116]	@ (80090d8 <_tx_thread_shell_entry+0x90>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d003      	beq.n	8009070 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8009068:	4b1b      	ldr	r3, [pc, #108]	@ (80090d8 <_tx_thread_shell_entry+0x90>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	69f8      	ldr	r0, [r7, #28]
 800906e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009070:	f3ef 8310 	mrs	r3, PRIMASK
 8009074:	607b      	str	r3, [r7, #4]
    return(posture);
 8009076:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8009078:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800907a:	b672      	cpsid	i
    return(int_posture);
 800907c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800907e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	2201      	movs	r2, #1
 8009084:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	2201      	movs	r2, #1
 800908a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	2200      	movs	r2, #0
 8009090:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8009092:	4b12      	ldr	r3, [pc, #72]	@ (80090dc <_tx_thread_shell_entry+0x94>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3301      	adds	r3, #1
 8009098:	4a10      	ldr	r2, [pc, #64]	@ (80090dc <_tx_thread_shell_entry+0x94>)
 800909a:	6013      	str	r3, [r2, #0]
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	f383 8810 	msr	PRIMASK, r3
}
 80090a6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 80090a8:	f3ef 8314 	mrs	r3, CONTROL
 80090ac:	60fb      	str	r3, [r7, #12]
    return(control_value);
 80090ae:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 80090b0:	617b      	str	r3, [r7, #20]
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f023 0304 	bic.w	r3, r3, #4
 80090b8:	617b      	str	r3, [r7, #20]
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	f383 8814 	msr	CONTROL, r3
}
 80090c4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80090c6:	69f8      	ldr	r0, [r7, #28]
 80090c8:	f000 f944 	bl	8009354 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80090cc:	bf00      	nop
 80090ce:	3720      	adds	r7, #32
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	20000a74 	.word	0x20000a74
 80090d8:	20000b10 	.word	0x20000b10
 80090dc:	20000b0c 	.word	0x20000b0c

080090e0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b089      	sub	sp, #36	@ 0x24
 80090e4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80090e6:	4b17      	ldr	r3, [pc, #92]	@ (8009144 <_tx_thread_system_preempt_check+0x64>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d121      	bne.n	8009136 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80090f2:	4b15      	ldr	r3, [pc, #84]	@ (8009148 <_tx_thread_system_preempt_check+0x68>)
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80090f8:	4b14      	ldr	r3, [pc, #80]	@ (800914c <_tx_thread_system_preempt_check+0x6c>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80090fe:	69ba      	ldr	r2, [r7, #24]
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	429a      	cmp	r2, r3
 8009104:	d017      	beq.n	8009136 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8009106:	4b12      	ldr	r3, [pc, #72]	@ (8009150 <_tx_thread_system_preempt_check+0x70>)
 8009108:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800910c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800910e:	f3ef 8305 	mrs	r3, IPSR
 8009112:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8009114:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10c      	bne.n	8009134 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800911a:	f3ef 8310 	mrs	r3, PRIMASK
 800911e:	60fb      	str	r3, [r7, #12]
    return(posture);
 8009120:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8009122:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8009124:	b662      	cpsie	i
}
 8009126:	bf00      	nop
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f383 8810 	msr	PRIMASK, r3
}
 8009132:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8009134:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8009136:	bf00      	nop
 8009138:	3724      	adds	r7, #36	@ 0x24
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	20000b0c 	.word	0x20000b0c
 8009148:	20000a74 	.word	0x20000a74
 800914c:	20000a78 	.word	0x20000a78
 8009150:	e000ed04 	.word	0xe000ed04

08009154 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b096      	sub	sp, #88	@ 0x58
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800915c:	f3ef 8310 	mrs	r3, PRIMASK
 8009160:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8009162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8009164:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8009166:	b672      	cpsid	i
    return(int_posture);
 8009168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800916a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009170:	2b00      	cmp	r3, #0
 8009172:	d005      	beq.n	8009180 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	334c      	adds	r3, #76	@ 0x4c
 8009178:	4618      	mov	r0, r3
 800917a:	f000 fb91 	bl	80098a0 <_tx_timer_system_deactivate>
 800917e:	e002      	b.n	8009186 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8009186:	4b6c      	ldr	r3, [pc, #432]	@ (8009338 <_tx_thread_system_resume+0x1e4>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3b01      	subs	r3, #1
 800918c:	4a6a      	ldr	r2, [pc, #424]	@ (8009338 <_tx_thread_system_resume+0x1e4>)
 800918e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009194:	2b00      	cmp	r3, #0
 8009196:	f040 8083 	bne.w	80092a0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f000 8097 	beq.w	80092d2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d172      	bne.n	8009292 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b6:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80091b8:	4a60      	ldr	r2, [pc, #384]	@ (800933c <_tx_thread_system_resume+0x1e8>)
 80091ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 80091c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d154      	bne.n	8009272 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80091c8:	495c      	ldr	r1, [pc, #368]	@ (800933c <_tx_thread_system_resume+0x1e8>)
 80091ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80091de:	2201      	movs	r2, #1
 80091e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091e2:	fa02 f303 	lsl.w	r3, r2, r3
 80091e6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80091e8:	4b55      	ldr	r3, [pc, #340]	@ (8009340 <_tx_thread_system_resume+0x1ec>)
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091ee:	4313      	orrs	r3, r2
 80091f0:	4a53      	ldr	r2, [pc, #332]	@ (8009340 <_tx_thread_system_resume+0x1ec>)
 80091f2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 80091f4:	4b53      	ldr	r3, [pc, #332]	@ (8009344 <_tx_thread_system_resume+0x1f0>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d269      	bcs.n	80092d2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 80091fe:	4a51      	ldr	r2, [pc, #324]	@ (8009344 <_tx_thread_system_resume+0x1f0>)
 8009200:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009202:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8009204:	4b50      	ldr	r3, [pc, #320]	@ (8009348 <_tx_thread_system_resume+0x1f4>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800920a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800920c:	2b00      	cmp	r3, #0
 800920e:	d103      	bne.n	8009218 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8009210:	4a4d      	ldr	r2, [pc, #308]	@ (8009348 <_tx_thread_system_resume+0x1f4>)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6013      	str	r3, [r2, #0]
 8009216:	e05c      	b.n	80092d2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8009218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800921a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800921c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800921e:	429a      	cmp	r2, r3
 8009220:	d257      	bcs.n	80092d2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8009222:	4a49      	ldr	r2, [pc, #292]	@ (8009348 <_tx_thread_system_resume+0x1f4>)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6013      	str	r3, [r2, #0]
 8009228:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800922a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800922c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800922e:	f383 8810 	msr	PRIMASK, r3
}
 8009232:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8009234:	4b40      	ldr	r3, [pc, #256]	@ (8009338 <_tx_thread_system_resume+0x1e4>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800923a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800923c:	2b00      	cmp	r3, #0
 800923e:	d174      	bne.n	800932a <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8009240:	4b42      	ldr	r3, [pc, #264]	@ (800934c <_tx_thread_system_resume+0x1f8>)
 8009242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009246:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009248:	f3ef 8305 	mrs	r3, IPSR
 800924c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800924e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8009250:	2b00      	cmp	r3, #0
 8009252:	d10c      	bne.n	800926e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009254:	f3ef 8310 	mrs	r3, PRIMASK
 8009258:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800925a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800925c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800925e:	b662      	cpsie	i
}
 8009260:	bf00      	nop
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	f383 8810 	msr	PRIMASK, r3
}
 800926c:	bf00      	nop
}
 800926e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8009270:	e05b      	b.n	800932a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8009272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009276:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8009278:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800927e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009288:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800928e:	621a      	str	r2, [r3, #32]
 8009290:	e01f      	b.n	80092d2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2203      	movs	r2, #3
 800929c:	631a      	str	r2, [r3, #48]	@ 0x30
 800929e:	e018      	b.n	80092d2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d014      	beq.n	80092d2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ac:	2b02      	cmp	r3, #2
 80092ae:	d010      	beq.n	80092d2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d106      	bne.n	80092c6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80092c4:	e005      	b.n	80092d2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2203      	movs	r2, #3
 80092d0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80092d2:	4b1f      	ldr	r3, [pc, #124]	@ (8009350 <_tx_thread_system_resume+0x1fc>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092da:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80092dc:	69bb      	ldr	r3, [r7, #24]
 80092de:	f383 8810 	msr	PRIMASK, r3
}
 80092e2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80092e4:	4b18      	ldr	r3, [pc, #96]	@ (8009348 <_tx_thread_system_resume+0x1f4>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d020      	beq.n	8009330 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80092ee:	4b12      	ldr	r3, [pc, #72]	@ (8009338 <_tx_thread_system_resume+0x1e4>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 80092f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d11a      	bne.n	8009330 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80092fa:	4b14      	ldr	r3, [pc, #80]	@ (800934c <_tx_thread_system_resume+0x1f8>)
 80092fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009300:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009302:	f3ef 8305 	mrs	r3, IPSR
 8009306:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8009308:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800930a:	2b00      	cmp	r3, #0
 800930c:	d10f      	bne.n	800932e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800930e:	f3ef 8310 	mrs	r3, PRIMASK
 8009312:	613b      	str	r3, [r7, #16]
    return(posture);
 8009314:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8009316:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8009318:	b662      	cpsie	i
}
 800931a:	bf00      	nop
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	f383 8810 	msr	PRIMASK, r3
}
 8009326:	bf00      	nop
}
 8009328:	e001      	b.n	800932e <_tx_thread_system_resume+0x1da>
                                return;
 800932a:	bf00      	nop
 800932c:	e000      	b.n	8009330 <_tx_thread_system_resume+0x1dc>
 800932e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8009330:	3758      	adds	r7, #88	@ 0x58
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	20000b0c 	.word	0x20000b0c
 800933c:	20000a8c 	.word	0x20000a8c
 8009340:	20000a84 	.word	0x20000a84
 8009344:	20000a88 	.word	0x20000a88
 8009348:	20000a78 	.word	0x20000a78
 800934c:	e000ed04 	.word	0xe000ed04
 8009350:	20000a74 	.word	0x20000a74

08009354 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b09e      	sub	sp, #120	@ 0x78
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800935c:	4b81      	ldr	r3, [pc, #516]	@ (8009564 <_tx_thread_system_suspend+0x210>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009362:	f3ef 8310 	mrs	r3, PRIMASK
 8009366:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8009368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800936a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800936c:	b672      	cpsid	i
    return(int_posture);
 800936e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8009370:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009376:	429a      	cmp	r2, r3
 8009378:	d112      	bne.n	80093a0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800937e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8009380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d008      	beq.n	8009398 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8009386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938c:	d004      	beq.n	8009398 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	334c      	adds	r3, #76	@ 0x4c
 8009392:	4618      	mov	r0, r3
 8009394:	f000 fa22 	bl	80097dc <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	69db      	ldr	r3, [r3, #28]
 800939c:	4a72      	ldr	r2, [pc, #456]	@ (8009568 <_tx_thread_system_suspend+0x214>)
 800939e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80093a0:	4b72      	ldr	r3, [pc, #456]	@ (800956c <_tx_thread_system_suspend+0x218>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3b01      	subs	r3, #1
 80093a6:	4a71      	ldr	r2, [pc, #452]	@ (800956c <_tx_thread_system_suspend+0x218>)
 80093a8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	f040 80a6 	bne.w	8009500 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093be:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6a1b      	ldr	r3, [r3, #32]
 80093c4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 80093c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d015      	beq.n	80093fa <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 80093d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093d6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80093d8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 80093da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80093de:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 80093e0:	4a63      	ldr	r2, [pc, #396]	@ (8009570 <_tx_thread_system_suspend+0x21c>)
 80093e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d157      	bne.n	800949e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 80093ee:	4960      	ldr	r1, [pc, #384]	@ (8009570 <_tx_thread_system_suspend+0x21c>)
 80093f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80093f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80093f8:	e051      	b.n	800949e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 80093fa:	4a5d      	ldr	r2, [pc, #372]	@ (8009570 <_tx_thread_system_suspend+0x21c>)
 80093fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093fe:	2100      	movs	r1, #0
 8009400:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8009404:	2201      	movs	r2, #1
 8009406:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009408:	fa02 f303 	lsl.w	r3, r2, r3
 800940c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800940e:	4b59      	ldr	r3, [pc, #356]	@ (8009574 <_tx_thread_system_suspend+0x220>)
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009414:	43db      	mvns	r3, r3
 8009416:	4013      	ands	r3, r2
 8009418:	4a56      	ldr	r2, [pc, #344]	@ (8009574 <_tx_thread_system_suspend+0x220>)
 800941a:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800941c:	2300      	movs	r3, #0
 800941e:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8009420:	4b54      	ldr	r3, [pc, #336]	@ (8009574 <_tx_thread_system_suspend+0x220>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8009426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009428:	2b00      	cmp	r3, #0
 800942a:	d12b      	bne.n	8009484 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800942c:	4b52      	ldr	r3, [pc, #328]	@ (8009578 <_tx_thread_system_suspend+0x224>)
 800942e:	2220      	movs	r2, #32
 8009430:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8009432:	4b52      	ldr	r3, [pc, #328]	@ (800957c <_tx_thread_system_suspend+0x228>)
 8009434:	2200      	movs	r2, #0
 8009436:	601a      	str	r2, [r3, #0]
 8009438:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800943a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800943c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800943e:	f383 8810 	msr	PRIMASK, r3
}
 8009442:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8009444:	4b49      	ldr	r3, [pc, #292]	@ (800956c <_tx_thread_system_suspend+0x218>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800944a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800944c:	2b00      	cmp	r3, #0
 800944e:	f040 8081 	bne.w	8009554 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8009452:	4b4b      	ldr	r3, [pc, #300]	@ (8009580 <_tx_thread_system_suspend+0x22c>)
 8009454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009458:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800945a:	f3ef 8305 	mrs	r3, IPSR
 800945e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8009460:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10c      	bne.n	8009480 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009466:	f3ef 8310 	mrs	r3, PRIMASK
 800946a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800946c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800946e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8009470:	b662      	cpsie	i
}
 8009472:	bf00      	nop
 8009474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009476:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800947a:	f383 8810 	msr	PRIMASK, r3
}
 800947e:	bf00      	nop
}
 8009480:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8009482:	e067      	b.n	8009554 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8009484:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009486:	fa93 f3a3 	rbit	r3, r3
 800948a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800948c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800948e:	fab3 f383 	clz	r3, r3
 8009492:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8009494:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009496:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009498:	4413      	add	r3, r2
 800949a:	4a37      	ldr	r2, [pc, #220]	@ (8009578 <_tx_thread_system_suspend+0x224>)
 800949c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800949e:	4b37      	ldr	r3, [pc, #220]	@ (800957c <_tx_thread_system_suspend+0x228>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d12b      	bne.n	8009500 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80094a8:	4b33      	ldr	r3, [pc, #204]	@ (8009578 <_tx_thread_system_suspend+0x224>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a30      	ldr	r2, [pc, #192]	@ (8009570 <_tx_thread_system_suspend+0x21c>)
 80094ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094b2:	4a32      	ldr	r2, [pc, #200]	@ (800957c <_tx_thread_system_suspend+0x228>)
 80094b4:	6013      	str	r3, [r2, #0]
 80094b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094b8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80094ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094bc:	f383 8810 	msr	PRIMASK, r3
}
 80094c0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80094c2:	4b2a      	ldr	r3, [pc, #168]	@ (800956c <_tx_thread_system_suspend+0x218>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 80094c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d144      	bne.n	8009558 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80094ce:	4b2c      	ldr	r3, [pc, #176]	@ (8009580 <_tx_thread_system_suspend+0x22c>)
 80094d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094d4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80094d6:	f3ef 8305 	mrs	r3, IPSR
 80094da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80094dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d10c      	bne.n	80094fc <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80094e2:	f3ef 8310 	mrs	r3, PRIMASK
 80094e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80094e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80094ea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80094ec:	b662      	cpsie	i
}
 80094ee:	bf00      	nop
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80094f4:	6a3b      	ldr	r3, [r7, #32]
 80094f6:	f383 8810 	msr	PRIMASK, r3
}
 80094fa:	bf00      	nop
}
 80094fc:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80094fe:	e02b      	b.n	8009558 <_tx_thread_system_suspend+0x204>
 8009500:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009502:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009504:	69fb      	ldr	r3, [r7, #28]
 8009506:	f383 8810 	msr	PRIMASK, r3
}
 800950a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800950c:	4b1b      	ldr	r3, [pc, #108]	@ (800957c <_tx_thread_system_suspend+0x228>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009512:	429a      	cmp	r2, r3
 8009514:	d022      	beq.n	800955c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8009516:	4b15      	ldr	r3, [pc, #84]	@ (800956c <_tx_thread_system_suspend+0x218>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800951c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800951e:	2b00      	cmp	r3, #0
 8009520:	d11c      	bne.n	800955c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8009522:	4b17      	ldr	r3, [pc, #92]	@ (8009580 <_tx_thread_system_suspend+0x22c>)
 8009524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009528:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800952a:	f3ef 8305 	mrs	r3, IPSR
 800952e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8009530:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8009532:	2b00      	cmp	r3, #0
 8009534:	d10c      	bne.n	8009550 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009536:	f3ef 8310 	mrs	r3, PRIMASK
 800953a:	617b      	str	r3, [r7, #20]
    return(posture);
 800953c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800953e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8009540:	b662      	cpsie	i
}
 8009542:	bf00      	nop
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f383 8810 	msr	PRIMASK, r3
}
 800954e:	bf00      	nop
}
 8009550:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8009552:	e003      	b.n	800955c <_tx_thread_system_suspend+0x208>
                return;
 8009554:	bf00      	nop
 8009556:	e002      	b.n	800955e <_tx_thread_system_suspend+0x20a>
            return;
 8009558:	bf00      	nop
 800955a:	e000      	b.n	800955e <_tx_thread_system_suspend+0x20a>
    return;
 800955c:	bf00      	nop
}
 800955e:	3778      	adds	r7, #120	@ 0x78
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	20000a74 	.word	0x20000a74
 8009568:	20001078 	.word	0x20001078
 800956c:	20000b0c 	.word	0x20000b0c
 8009570:	20000a8c 	.word	0x20000a8c
 8009574:	20000a84 	.word	0x20000a84
 8009578:	20000a88 	.word	0x20000a88
 800957c:	20000a78 	.word	0x20000a78
 8009580:	e000ed04 	.word	0xe000ed04

08009584 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8009584:	b480      	push	{r7}
 8009586:	b087      	sub	sp, #28
 8009588:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800958a:	4b21      	ldr	r3, [pc, #132]	@ (8009610 <_tx_thread_time_slice+0x8c>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009590:	f3ef 8310 	mrs	r3, PRIMASK
 8009594:	60fb      	str	r3, [r7, #12]
    return(posture);
 8009596:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8009598:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800959a:	b672      	cpsid	i
    return(int_posture);
 800959c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800959e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80095a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009614 <_tx_thread_time_slice+0x90>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d024      	beq.n	80095f6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d120      	bne.n	80095f6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	69da      	ldr	r2, [r3, #28]
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	4a15      	ldr	r2, [pc, #84]	@ (8009618 <_tx_thread_time_slice+0x94>)
 80095c2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	6a1b      	ldr	r3, [r3, #32]
 80095c8:	697a      	ldr	r2, [r7, #20]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d013      	beq.n	80095f6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d10d      	bne.n	80095f6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	6a12      	ldr	r2, [r2, #32]
 80095e2:	490e      	ldr	r1, [pc, #56]	@ (800961c <_tx_thread_time_slice+0x98>)
 80095e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80095e8:	4b0d      	ldr	r3, [pc, #52]	@ (8009620 <_tx_thread_time_slice+0x9c>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a0b      	ldr	r2, [pc, #44]	@ (800961c <_tx_thread_time_slice+0x98>)
 80095ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095f2:	4a0c      	ldr	r2, [pc, #48]	@ (8009624 <_tx_thread_time_slice+0xa0>)
 80095f4:	6013      	str	r3, [r2, #0]
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f383 8810 	msr	PRIMASK, r3
}
 8009600:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8009602:	bf00      	nop
 8009604:	371c      	adds	r7, #28
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	20000a74 	.word	0x20000a74
 8009614:	20000b1c 	.word	0x20000b1c
 8009618:	20001078 	.word	0x20001078
 800961c:	20000a8c 	.word	0x20000a8c
 8009620:	20000a88 	.word	0x20000a88
 8009624:	20000a78 	.word	0x20000a78

08009628 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b08a      	sub	sp, #40	@ 0x28
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009634:	f3ef 8310 	mrs	r3, PRIMASK
 8009638:	617b      	str	r3, [r7, #20]
    return(posture);
 800963a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800963c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800963e:	b672      	cpsid	i
    return(int_posture);
 8009640:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8009642:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8009644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009648:	2b04      	cmp	r3, #4
 800964a:	d10e      	bne.n	800966a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800964c:	4b13      	ldr	r3, [pc, #76]	@ (800969c <_tx_thread_timeout+0x74>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3301      	adds	r3, #1
 8009652:	4a12      	ldr	r2, [pc, #72]	@ (800969c <_tx_thread_timeout+0x74>)
 8009654:	6013      	str	r3, [r2, #0]
 8009656:	6a3b      	ldr	r3, [r7, #32]
 8009658:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f383 8810 	msr	PRIMASK, r3
}
 8009660:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8009662:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009664:	f7ff fd76 	bl	8009154 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8009668:	e013      	b.n	8009692 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800966a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800966e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8009670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009672:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009676:	61bb      	str	r3, [r7, #24]
 8009678:	6a3b      	ldr	r3, [r7, #32]
 800967a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	f383 8810 	msr	PRIMASK, r3
}
 8009682:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d003      	beq.n	8009692 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	69b9      	ldr	r1, [r7, #24]
 800968e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009690:	4798      	blx	r3
}
 8009692:	bf00      	nop
 8009694:	3728      	adds	r7, #40	@ 0x28
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	20000b0c 	.word	0x20000b0c

080096a0 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b084      	sub	sp, #16
 80096a4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80096a6:	f3ef 8310 	mrs	r3, PRIMASK
 80096aa:	607b      	str	r3, [r7, #4]
    return(posture);
 80096ac:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80096ae:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80096b0:	b672      	cpsid	i
    return(int_posture);
 80096b2:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80096b4:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80096b6:	4b09      	ldr	r3, [pc, #36]	@ (80096dc <_tx_timer_expiration_process+0x3c>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	3301      	adds	r3, #1
 80096bc:	4a07      	ldr	r2, [pc, #28]	@ (80096dc <_tx_timer_expiration_process+0x3c>)
 80096be:	6013      	str	r3, [r2, #0]
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f383 8810 	msr	PRIMASK, r3
}
 80096ca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80096cc:	4804      	ldr	r0, [pc, #16]	@ (80096e0 <_tx_timer_expiration_process+0x40>)
 80096ce:	f7ff fd41 	bl	8009154 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80096d2:	bf00      	nop
 80096d4:	3710      	adds	r7, #16
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	20000b0c 	.word	0x20000b0c
 80096e0:	20000bbc 	.word	0x20000bbc

080096e4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80096e4:	b590      	push	{r4, r7, lr}
 80096e6:	b089      	sub	sp, #36	@ 0x24
 80096e8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80096ea:	4b28      	ldr	r3, [pc, #160]	@ (800978c <_tx_timer_initialize+0xa8>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80096f0:	4b27      	ldr	r3, [pc, #156]	@ (8009790 <_tx_timer_initialize+0xac>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80096f6:	4b27      	ldr	r3, [pc, #156]	@ (8009794 <_tx_timer_initialize+0xb0>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80096fc:	4b26      	ldr	r3, [pc, #152]	@ (8009798 <_tx_timer_initialize+0xb4>)
 80096fe:	2200      	movs	r2, #0
 8009700:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8009702:	4b26      	ldr	r3, [pc, #152]	@ (800979c <_tx_timer_initialize+0xb8>)
 8009704:	2200      	movs	r2, #0
 8009706:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8009708:	2280      	movs	r2, #128	@ 0x80
 800970a:	2100      	movs	r1, #0
 800970c:	4824      	ldr	r0, [pc, #144]	@ (80097a0 <_tx_timer_initialize+0xbc>)
 800970e:	f000 fcf9 	bl	800a104 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8009712:	4b24      	ldr	r3, [pc, #144]	@ (80097a4 <_tx_timer_initialize+0xc0>)
 8009714:	4a22      	ldr	r2, [pc, #136]	@ (80097a0 <_tx_timer_initialize+0xbc>)
 8009716:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8009718:	4b23      	ldr	r3, [pc, #140]	@ (80097a8 <_tx_timer_initialize+0xc4>)
 800971a:	4a21      	ldr	r2, [pc, #132]	@ (80097a0 <_tx_timer_initialize+0xbc>)
 800971c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800971e:	4b23      	ldr	r3, [pc, #140]	@ (80097ac <_tx_timer_initialize+0xc8>)
 8009720:	4a23      	ldr	r2, [pc, #140]	@ (80097b0 <_tx_timer_initialize+0xcc>)
 8009722:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8009724:	4b21      	ldr	r3, [pc, #132]	@ (80097ac <_tx_timer_initialize+0xc8>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3304      	adds	r3, #4
 800972a:	4a20      	ldr	r2, [pc, #128]	@ (80097ac <_tx_timer_initialize+0xc8>)
 800972c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800972e:	4b21      	ldr	r3, [pc, #132]	@ (80097b4 <_tx_timer_initialize+0xd0>)
 8009730:	4a21      	ldr	r2, [pc, #132]	@ (80097b8 <_tx_timer_initialize+0xd4>)
 8009732:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8009734:	4b21      	ldr	r3, [pc, #132]	@ (80097bc <_tx_timer_initialize+0xd8>)
 8009736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800973a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800973c:	4b20      	ldr	r3, [pc, #128]	@ (80097c0 <_tx_timer_initialize+0xdc>)
 800973e:	2200      	movs	r2, #0
 8009740:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8009742:	4b1c      	ldr	r3, [pc, #112]	@ (80097b4 <_tx_timer_initialize+0xd0>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a1d      	ldr	r2, [pc, #116]	@ (80097bc <_tx_timer_initialize+0xd8>)
 8009748:	6812      	ldr	r2, [r2, #0]
 800974a:	491d      	ldr	r1, [pc, #116]	@ (80097c0 <_tx_timer_initialize+0xdc>)
 800974c:	6809      	ldr	r1, [r1, #0]
 800974e:	481c      	ldr	r0, [pc, #112]	@ (80097c0 <_tx_timer_initialize+0xdc>)
 8009750:	6800      	ldr	r0, [r0, #0]
 8009752:	2400      	movs	r4, #0
 8009754:	9405      	str	r4, [sp, #20]
 8009756:	2400      	movs	r4, #0
 8009758:	9404      	str	r4, [sp, #16]
 800975a:	9003      	str	r0, [sp, #12]
 800975c:	9102      	str	r1, [sp, #8]
 800975e:	9201      	str	r2, [sp, #4]
 8009760:	9300      	str	r3, [sp, #0]
 8009762:	4b18      	ldr	r3, [pc, #96]	@ (80097c4 <_tx_timer_initialize+0xe0>)
 8009764:	4a18      	ldr	r2, [pc, #96]	@ (80097c8 <_tx_timer_initialize+0xe4>)
 8009766:	4919      	ldr	r1, [pc, #100]	@ (80097cc <_tx_timer_initialize+0xe8>)
 8009768:	4819      	ldr	r0, [pc, #100]	@ (80097d0 <_tx_timer_initialize+0xec>)
 800976a:	f7ff fb3b 	bl	8008de4 <_tx_thread_create>
 800976e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1e5      	bne.n	8009742 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8009776:	4b17      	ldr	r3, [pc, #92]	@ (80097d4 <_tx_timer_initialize+0xf0>)
 8009778:	2200      	movs	r2, #0
 800977a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800977c:	4b16      	ldr	r3, [pc, #88]	@ (80097d8 <_tx_timer_initialize+0xf4>)
 800977e:	2200      	movs	r2, #0
 8009780:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8009782:	bf00      	nop
 8009784:	370c      	adds	r7, #12
 8009786:	46bd      	mov	sp, r7
 8009788:	bd90      	pop	{r4, r7, pc}
 800978a:	bf00      	nop
 800978c:	20000b18 	.word	0x20000b18
 8009790:	20001078 	.word	0x20001078
 8009794:	20000b1c 	.word	0x20000b1c
 8009798:	20000bac 	.word	0x20000bac
 800979c:	20000bb8 	.word	0x20000bb8
 80097a0:	20000b20 	.word	0x20000b20
 80097a4:	20000ba0 	.word	0x20000ba0
 80097a8:	20000ba8 	.word	0x20000ba8
 80097ac:	20000ba4 	.word	0x20000ba4
 80097b0:	20000b9c 	.word	0x20000b9c
 80097b4:	20000c6c 	.word	0x20000c6c
 80097b8:	20000c78 	.word	0x20000c78
 80097bc:	20000c70 	.word	0x20000c70
 80097c0:	20000c74 	.word	0x20000c74
 80097c4:	4154494d 	.word	0x4154494d
 80097c8:	08009911 	.word	0x08009911
 80097cc:	0800a1b8 	.word	0x0800a1b8
 80097d0:	20000bbc 	.word	0x20000bbc
 80097d4:	20000bb0 	.word	0x20000bb0
 80097d8:	20000bb4 	.word	0x20000bb4

080097dc <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80097dc:	b480      	push	{r7}
 80097de:	b089      	sub	sp, #36	@ 0x24
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d04a      	beq.n	8009886 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f6:	d046      	beq.n	8009886 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d142      	bne.n	8009886 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	2b20      	cmp	r3, #32
 8009804:	d902      	bls.n	800980c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8009806:	231f      	movs	r3, #31
 8009808:	61bb      	str	r3, [r7, #24]
 800980a:	e002      	b.n	8009812 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	3b01      	subs	r3, #1
 8009810:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8009812:	4b20      	ldr	r3, [pc, #128]	@ (8009894 <_tx_timer_system_activate+0xb8>)
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	4413      	add	r3, r2
 800981c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800981e:	4b1e      	ldr	r3, [pc, #120]	@ (8009898 <_tx_timer_system_activate+0xbc>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	69fa      	ldr	r2, [r7, #28]
 8009824:	429a      	cmp	r2, r3
 8009826:	d30b      	bcc.n	8009840 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8009828:	4b1b      	ldr	r3, [pc, #108]	@ (8009898 <_tx_timer_system_activate+0xbc>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	69fa      	ldr	r2, [r7, #28]
 800982e:	1ad3      	subs	r3, r2, r3
 8009830:	109b      	asrs	r3, r3, #2
 8009832:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8009834:	4b19      	ldr	r3, [pc, #100]	@ (800989c <_tx_timer_system_activate+0xc0>)
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	4413      	add	r3, r2
 800983e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d109      	bne.n	800985c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	601a      	str	r2, [r3, #0]
 800985a:	e011      	b.n	8009880 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	68ba      	ldr	r2, [r7, #8]
 800987e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	69fa      	ldr	r2, [r7, #28]
 8009884:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8009886:	bf00      	nop
 8009888:	3724      	adds	r7, #36	@ 0x24
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr
 8009892:	bf00      	nop
 8009894:	20000ba8 	.word	0x20000ba8
 8009898:	20000ba4 	.word	0x20000ba4
 800989c:	20000ba0 	.word	0x20000ba0

080098a0 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b087      	sub	sp, #28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d026      	beq.n	8009902 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	691b      	ldr	r3, [r3, #16]
 80098b8:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80098ba:	687a      	ldr	r2, [r7, #4]
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d108      	bne.n	80098d4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	687a      	ldr	r2, [r7, #4]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d117      	bne.n	80098fc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	2200      	movs	r2, #0
 80098d0:	601a      	str	r2, [r3, #0]
 80098d2:	e013      	b.n	80098fc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	695b      	ldr	r3, [r3, #20]
 80098d8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	68fa      	ldr	r2, [r7, #12]
 80098de:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	693a      	ldr	r2, [r7, #16]
 80098e4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d105      	bne.n	80098fc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	697a      	ldr	r2, [r7, #20]
 80098f4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	693a      	ldr	r2, [r7, #16]
 80098fa:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	619a      	str	r2, [r3, #24]
    }
}
 8009902:	bf00      	nop
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
	...

08009910 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b098      	sub	sp, #96	@ 0x60
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8009918:	2300      	movs	r3, #0
 800991a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a73      	ldr	r2, [pc, #460]	@ (8009aec <_tx_timer_thread_entry+0x1dc>)
 8009920:	4293      	cmp	r3, r2
 8009922:	f040 80de 	bne.w	8009ae2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009926:	f3ef 8310 	mrs	r3, PRIMASK
 800992a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800992c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800992e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8009930:	b672      	cpsid	i
    return(int_posture);
 8009932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8009934:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8009936:	4b6e      	ldr	r3, [pc, #440]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d003      	beq.n	800994c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f107 020c 	add.w	r2, r7, #12
 800994a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800994c:	4b68      	ldr	r3, [pc, #416]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2200      	movs	r2, #0
 8009952:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8009954:	4b66      	ldr	r3, [pc, #408]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	3304      	adds	r3, #4
 800995a:	4a65      	ldr	r2, [pc, #404]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 800995c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800995e:	4b64      	ldr	r3, [pc, #400]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	4b64      	ldr	r3, [pc, #400]	@ (8009af4 <_tx_timer_thread_entry+0x1e4>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	429a      	cmp	r2, r3
 8009968:	d103      	bne.n	8009972 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800996a:	4b63      	ldr	r3, [pc, #396]	@ (8009af8 <_tx_timer_thread_entry+0x1e8>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a60      	ldr	r2, [pc, #384]	@ (8009af0 <_tx_timer_thread_entry+0x1e0>)
 8009970:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8009972:	4b62      	ldr	r3, [pc, #392]	@ (8009afc <_tx_timer_thread_entry+0x1ec>)
 8009974:	2200      	movs	r2, #0
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800997a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800997c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800997e:	f383 8810 	msr	PRIMASK, r3
}
 8009982:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009984:	f3ef 8310 	mrs	r3, PRIMASK
 8009988:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800998a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800998c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800998e:	b672      	cpsid	i
    return(int_posture);
 8009990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8009992:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8009994:	e07f      	b.n	8009a96 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 80099a0:	2300      	movs	r3, #0
 80099a2:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80099a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099a8:	429a      	cmp	r2, r3
 80099aa:	d102      	bne.n	80099b2 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80099ac:	2300      	movs	r3, #0
 80099ae:	60fb      	str	r3, [r7, #12]
 80099b0:	e00e      	b.n	80099d0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80099b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80099b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099bc:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80099be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099c2:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80099c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099c6:	f107 020c 	add.w	r2, r7, #12
 80099ca:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80099cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80099ce:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80099d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b20      	cmp	r3, #32
 80099d6:	d911      	bls.n	80099fc <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80099d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80099e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099e2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80099e4:	2300      	movs	r3, #0
 80099e6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80099e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099ea:	f107 0208 	add.w	r2, r7, #8
 80099ee:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80099f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80099f4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80099f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099f8:	60bb      	str	r3, [r7, #8]
 80099fa:	e01a      	b.n	8009a32 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80099fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8009a02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8009a08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a0e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8009a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d009      	beq.n	8009a2c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8009a18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a1a:	f107 0208 	add.w	r2, r7, #8
 8009a1e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8009a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a24:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8009a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a28:	60bb      	str	r3, [r7, #8]
 8009a2a:	e002      	b.n	8009a32 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8009a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a2e:	2200      	movs	r2, #0
 8009a30:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8009a32:	4a33      	ldr	r2, [pc, #204]	@ (8009b00 <_tx_timer_thread_entry+0x1f0>)
 8009a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a36:	6013      	str	r3, [r2, #0]
 8009a38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3e:	f383 8810 	msr	PRIMASK, r3
}
 8009a42:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8009a44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d002      	beq.n	8009a50 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8009a4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a4c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8009a4e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009a50:	f3ef 8310 	mrs	r3, PRIMASK
 8009a54:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8009a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8009a58:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8009a5a:	b672      	cpsid	i
    return(int_posture);
 8009a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8009a5e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8009a60:	4b27      	ldr	r3, [pc, #156]	@ (8009b00 <_tx_timer_thread_entry+0x1f0>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d105      	bne.n	8009a7a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8009a6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a70:	2200      	movs	r2, #0
 8009a72:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8009a74:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8009a76:	f7ff feb1 	bl	80097dc <_tx_timer_system_activate>
 8009a7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a7c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	f383 8810 	msr	PRIMASK, r3
}
 8009a84:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009a86:	f3ef 8310 	mrs	r3, PRIMASK
 8009a8a:	623b      	str	r3, [r7, #32]
    return(posture);
 8009a8c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009a8e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009a90:	b672      	cpsid	i
    return(int_posture);
 8009a92:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8009a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	f47f af7c 	bne.w	8009996 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8009a9e:	4b17      	ldr	r3, [pc, #92]	@ (8009afc <_tx_timer_thread_entry+0x1ec>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d116      	bne.n	8009ad4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8009aa6:	4b17      	ldr	r3, [pc, #92]	@ (8009b04 <_tx_timer_thread_entry+0x1f4>)
 8009aa8:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8009aaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009aac:	2203      	movs	r2, #3
 8009aae:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009ab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8009ab6:	4b14      	ldr	r3, [pc, #80]	@ (8009b08 <_tx_timer_thread_entry+0x1f8>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	3301      	adds	r3, #1
 8009abc:	4a12      	ldr	r2, [pc, #72]	@ (8009b08 <_tx_timer_thread_entry+0x1f8>)
 8009abe:	6013      	str	r3, [r2, #0]
 8009ac0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ac2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f383 8810 	msr	PRIMASK, r3
}
 8009aca:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8009acc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8009ace:	f7ff fc41 	bl	8009354 <_tx_thread_system_suspend>
 8009ad2:	e728      	b.n	8009926 <_tx_timer_thread_entry+0x16>
 8009ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ad6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f383 8810 	msr	PRIMASK, r3
}
 8009ade:	bf00      	nop
            TX_DISABLE
 8009ae0:	e721      	b.n	8009926 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8009ae2:	bf00      	nop
 8009ae4:	3760      	adds	r7, #96	@ 0x60
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	4154494d 	.word	0x4154494d
 8009af0:	20000ba8 	.word	0x20000ba8
 8009af4:	20000ba4 	.word	0x20000ba4
 8009af8:	20000ba0 	.word	0x20000ba0
 8009afc:	20000bac 	.word	0x20000bac
 8009b00:	20000bb8 	.word	0x20000bb8
 8009b04:	20000bbc 	.word	0x20000bbc
 8009b08:	20000b0c 	.word	0x20000b0c

08009b0c <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b08a      	sub	sp, #40	@ 0x28
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
 8009b18:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d102      	bne.n	8009b2a <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8009b24:	2302      	movs	r3, #2
 8009b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b28:	e029      	b.n	8009b7e <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8009be4 <_txe_byte_allocate+0xd8>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d002      	beq.n	8009b3a <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8009b34:	2302      	movs	r3, #2
 8009b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b38:	e021      	b.n	8009b7e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d102      	bne.n	8009b46 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8009b40:	2303      	movs	r3, #3
 8009b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b44:	e01b      	b.n	8009b7e <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d102      	bne.n	8009b52 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8009b4c:	2305      	movs	r3, #5
 8009b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b50:	e015      	b.n	8009b7e <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	69db      	ldr	r3, [r3, #28]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d902      	bls.n	8009b62 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8009b5c:	2305      	movs	r3, #5
 8009b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b60:	e00d      	b.n	8009b7e <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00a      	beq.n	8009b7e <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009b68:	f3ef 8305 	mrs	r3, IPSR
 8009b6c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8009b6e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009b70:	4b1d      	ldr	r3, [pc, #116]	@ (8009be8 <_txe_byte_allocate+0xdc>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4313      	orrs	r3, r2
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d001      	beq.n	8009b7e <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8009b7a:	2304      	movs	r3, #4
 8009b7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d108      	bne.n	8009b96 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8009b84:	4b19      	ldr	r3, [pc, #100]	@ (8009bec <_txe_byte_allocate+0xe0>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8009b8a:	6a3b      	ldr	r3, [r7, #32]
 8009b8c:	4a18      	ldr	r2, [pc, #96]	@ (8009bf0 <_txe_byte_allocate+0xe4>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d101      	bne.n	8009b96 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8009b92:	2313      	movs	r3, #19
 8009b94:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8009b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d114      	bne.n	8009bc6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009b9c:	f3ef 8305 	mrs	r3, IPSR
 8009ba0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8009ba2:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009ba4:	4b10      	ldr	r3, [pc, #64]	@ (8009be8 <_txe_byte_allocate+0xdc>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d00b      	beq.n	8009bc6 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009bae:	f3ef 8305 	mrs	r3, IPSR
 8009bb2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8009bb4:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8009bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8009be8 <_txe_byte_allocate+0xdc>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8009bc0:	d201      	bcs.n	8009bc6 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8009bc2:	2313      	movs	r3, #19
 8009bc4:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d106      	bne.n	8009bda <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	68b9      	ldr	r1, [r7, #8]
 8009bd2:	68f8      	ldr	r0, [r7, #12]
 8009bd4:	f7fe fbfa 	bl	80083cc <_tx_byte_allocate>
 8009bd8:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3728      	adds	r7, #40	@ 0x28
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	42595445 	.word	0x42595445
 8009be8:	2000000c 	.word	0x2000000c
 8009bec:	20000a74 	.word	0x20000a74
 8009bf0:	20000bbc 	.word	0x20000bbc

08009bf4 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b092      	sub	sp, #72	@ 0x48
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]
 8009c00:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009c02:	2300      	movs	r3, #0
 8009c04:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d102      	bne.n	8009c12 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c10:	e075      	b.n	8009cfe <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8009c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c14:	2b34      	cmp	r3, #52	@ 0x34
 8009c16:	d002      	beq.n	8009c1e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8009c18:	2302      	movs	r3, #2
 8009c1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c1c:	e06f      	b.n	8009cfe <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8009c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009c28:	b672      	cpsid	i
    return(int_posture);
 8009c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8009c2c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8009c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8009d1c <_txe_byte_pool_create+0x128>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	3301      	adds	r3, #1
 8009c34:	4a39      	ldr	r2, [pc, #228]	@ (8009d1c <_txe_byte_pool_create+0x128>)
 8009c36:	6013      	str	r3, [r2, #0]
 8009c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3e:	f383 8810 	msr	PRIMASK, r3
}
 8009c42:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8009c44:	4b36      	ldr	r3, [pc, #216]	@ (8009d20 <_txe_byte_pool_create+0x12c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c4e:	e009      	b.n	8009c64 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d00b      	beq.n	8009c70 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8009c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8009c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c60:	3301      	adds	r3, #1
 8009c62:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c64:	4b2f      	ldr	r3, [pc, #188]	@ (8009d24 <_txe_byte_pool_create+0x130>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	d3f0      	bcc.n	8009c50 <_txe_byte_pool_create+0x5c>
 8009c6e:	e000      	b.n	8009c72 <_txe_byte_pool_create+0x7e>
                break;
 8009c70:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c72:	f3ef 8310 	mrs	r3, PRIMASK
 8009c76:	623b      	str	r3, [r7, #32]
    return(posture);
 8009c78:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009c7a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009c7c:	b672      	cpsid	i
    return(int_posture);
 8009c7e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8009c80:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8009c82:	4b26      	ldr	r3, [pc, #152]	@ (8009d1c <_txe_byte_pool_create+0x128>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	3b01      	subs	r3, #1
 8009c88:	4a24      	ldr	r2, [pc, #144]	@ (8009d1c <_txe_byte_pool_create+0x128>)
 8009c8a:	6013      	str	r3, [r2, #0]
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	f383 8810 	msr	PRIMASK, r3
}
 8009c96:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009c98:	f7ff fa22 	bl	80090e0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8009c9c:	68fa      	ldr	r2, [r7, #12]
 8009c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d102      	bne.n	8009caa <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8009ca4:	2302      	movs	r3, #2
 8009ca6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ca8:	e029      	b.n	8009cfe <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d102      	bne.n	8009cb6 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8009cb0:	2303      	movs	r3, #3
 8009cb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cb4:	e023      	b.n	8009cfe <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	2b63      	cmp	r3, #99	@ 0x63
 8009cba:	d802      	bhi.n	8009cc2 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8009cbc:	2305      	movs	r3, #5
 8009cbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cc0:	e01d      	b.n	8009cfe <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8009cc2:	4b19      	ldr	r3, [pc, #100]	@ (8009d28 <_txe_byte_pool_create+0x134>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8009cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cca:	4a18      	ldr	r2, [pc, #96]	@ (8009d2c <_txe_byte_pool_create+0x138>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d101      	bne.n	8009cd4 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8009cd0:	2313      	movs	r3, #19
 8009cd2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009cd4:	f3ef 8305 	mrs	r3, IPSR
 8009cd8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8009cda:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009cdc:	4b14      	ldr	r3, [pc, #80]	@ (8009d30 <_txe_byte_pool_create+0x13c>)
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00b      	beq.n	8009cfe <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009ce6:	f3ef 8305 	mrs	r3, IPSR
 8009cea:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8009cec:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8009cee:	4b10      	ldr	r3, [pc, #64]	@ (8009d30 <_txe_byte_pool_create+0x13c>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8009cf8:	d201      	bcs.n	8009cfe <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8009cfa:	2313      	movs	r3, #19
 8009cfc:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d106      	bne.n	8009d12 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	68b9      	ldr	r1, [r7, #8]
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	f7fe fca0 	bl	8008650 <_tx_byte_pool_create>
 8009d10:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8009d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3748      	adds	r7, #72	@ 0x48
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	20000b0c 	.word	0x20000b0c
 8009d20:	20000a64 	.word	0x20000a64
 8009d24:	20000a68 	.word	0x20000a68
 8009d28:	20000a74 	.word	0x20000a74
 8009d2c:	20000bbc 	.word	0x20000bbc
 8009d30:	2000000c 	.word	0x2000000c

08009d34 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b092      	sub	sp, #72	@ 0x48
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	60f8      	str	r0, [r7, #12]
 8009d3c:	60b9      	str	r1, [r7, #8]
 8009d3e:	607a      	str	r2, [r7, #4]
 8009d40:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009d42:	2300      	movs	r3, #0
 8009d44:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d102      	bne.n	8009d52 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009d4c:	230c      	movs	r3, #12
 8009d4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d50:	e054      	b.n	8009dfc <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	2b1c      	cmp	r3, #28
 8009d56:	d002      	beq.n	8009d5e <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009d58:	230c      	movs	r3, #12
 8009d5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d5c:	e04e      	b.n	8009dfc <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8009d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009d66:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009d68:	b672      	cpsid	i
    return(int_posture);
 8009d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8009d6c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8009d6e:	4b36      	ldr	r3, [pc, #216]	@ (8009e48 <_txe_semaphore_create+0x114>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	3301      	adds	r3, #1
 8009d74:	4a34      	ldr	r2, [pc, #208]	@ (8009e48 <_txe_semaphore_create+0x114>)
 8009d76:	6013      	str	r3, [r2, #0]
 8009d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d7e:	f383 8810 	msr	PRIMASK, r3
}
 8009d82:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 8009d84:	4b31      	ldr	r3, [pc, #196]	@ (8009e4c <_txe_semaphore_create+0x118>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d8e:	e009      	b.n	8009da4 <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 8009d90:	68fa      	ldr	r2, [r7, #12]
 8009d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d00b      	beq.n	8009db0 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 8009d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d9a:	695b      	ldr	r3, [r3, #20]
 8009d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8009d9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009da0:	3301      	adds	r3, #1
 8009da2:	643b      	str	r3, [r7, #64]	@ 0x40
 8009da4:	4b2a      	ldr	r3, [pc, #168]	@ (8009e50 <_txe_semaphore_create+0x11c>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d3f0      	bcc.n	8009d90 <_txe_semaphore_create+0x5c>
 8009dae:	e000      	b.n	8009db2 <_txe_semaphore_create+0x7e>
                break;
 8009db0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009db2:	f3ef 8310 	mrs	r3, PRIMASK
 8009db6:	623b      	str	r3, [r7, #32]
    return(posture);
 8009db8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009dba:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009dbc:	b672      	cpsid	i
    return(int_posture);
 8009dbe:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8009dc0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8009dc2:	4b21      	ldr	r3, [pc, #132]	@ (8009e48 <_txe_semaphore_create+0x114>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	4a1f      	ldr	r2, [pc, #124]	@ (8009e48 <_txe_semaphore_create+0x114>)
 8009dca:	6013      	str	r3, [r2, #0]
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dce:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd2:	f383 8810 	msr	PRIMASK, r3
}
 8009dd6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009dd8:	f7ff f982 	bl	80090e0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d102      	bne.n	8009dea <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8009de4:	230c      	movs	r3, #12
 8009de6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009de8:	e008      	b.n	8009dfc <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8009dea:	4b1a      	ldr	r3, [pc, #104]	@ (8009e54 <_txe_semaphore_create+0x120>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8009df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009df2:	4a19      	ldr	r2, [pc, #100]	@ (8009e58 <_txe_semaphore_create+0x124>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d101      	bne.n	8009dfc <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8009df8:	2313      	movs	r3, #19
 8009dfa:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d114      	bne.n	8009e2c <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009e02:	f3ef 8305 	mrs	r3, IPSR
 8009e06:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8009e08:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009e0a:	4b14      	ldr	r3, [pc, #80]	@ (8009e5c <_txe_semaphore_create+0x128>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d00b      	beq.n	8009e2c <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009e14:	f3ef 8305 	mrs	r3, IPSR
 8009e18:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8009e1a:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8009e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009e5c <_txe_semaphore_create+0x128>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4313      	orrs	r3, r2
 8009e22:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8009e26:	d201      	bcs.n	8009e2c <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8009e28:	2313      	movs	r3, #19
 8009e2a:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d105      	bne.n	8009e3e <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	68b9      	ldr	r1, [r7, #8]
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	f7fe fe98 	bl	8008b6c <_tx_semaphore_create>
 8009e3c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8009e3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3748      	adds	r7, #72	@ 0x48
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20000b0c 	.word	0x20000b0c
 8009e4c:	20000a3c 	.word	0x20000a3c
 8009e50:	20000a40 	.word	0x20000a40
 8009e54:	20000a74 	.word	0x20000a74
 8009e58:	20000bbc 	.word	0x20000bbc
 8009e5c:	2000000c 	.word	0x2000000c

08009e60 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b086      	sub	sp, #24
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d102      	bne.n	8009e7a <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009e74:	230c      	movs	r3, #12
 8009e76:	617b      	str	r3, [r7, #20]
 8009e78:	e01f      	b.n	8009eba <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4a15      	ldr	r2, [pc, #84]	@ (8009ed4 <_txe_semaphore_get+0x74>)
 8009e80:	4293      	cmp	r3, r2
 8009e82:	d002      	beq.n	8009e8a <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009e84:	230c      	movs	r3, #12
 8009e86:	617b      	str	r3, [r7, #20]
 8009e88:	e017      	b.n	8009eba <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d014      	beq.n	8009eba <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8009e90:	f3ef 8305 	mrs	r3, IPSR
 8009e94:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8009e96:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8009e98:	4b0f      	ldr	r3, [pc, #60]	@ (8009ed8 <_txe_semaphore_get+0x78>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d002      	beq.n	8009ea8 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8009ea2:	2304      	movs	r3, #4
 8009ea4:	617b      	str	r3, [r7, #20]
 8009ea6:	e008      	b.n	8009eba <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8009ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8009edc <_txe_semaphore_get+0x7c>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	4a0b      	ldr	r2, [pc, #44]	@ (8009ee0 <_txe_semaphore_get+0x80>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d101      	bne.n	8009eba <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8009eb6:	2304      	movs	r3, #4
 8009eb8:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d104      	bne.n	8009eca <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f7fe fea4 	bl	8008c10 <_tx_semaphore_get>
 8009ec8:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8009eca:	697b      	ldr	r3, [r7, #20]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3718      	adds	r7, #24
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	53454d41 	.word	0x53454d41
 8009ed8:	2000000c 	.word	0x2000000c
 8009edc:	20000a74 	.word	0x20000a74
 8009ee0:	20000bbc 	.word	0x20000bbc

08009ee4 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d102      	bne.n	8009ef8 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009ef2:	230c      	movs	r3, #12
 8009ef4:	60fb      	str	r3, [r7, #12]
 8009ef6:	e00b      	b.n	8009f10 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a07      	ldr	r2, [pc, #28]	@ (8009f1c <_txe_semaphore_put+0x38>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d002      	beq.n	8009f08 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8009f02:	230c      	movs	r3, #12
 8009f04:	60fb      	str	r3, [r7, #12]
 8009f06:	e003      	b.n	8009f10 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f7fe ff13 	bl	8008d34 <_tx_semaphore_put>
 8009f0e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8009f10:	68fb      	ldr	r3, [r7, #12]
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	53454d41 	.word	0x53454d41

08009f20 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b09a      	sub	sp, #104	@ 0x68
 8009f24:	af06      	add	r7, sp, #24
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	607a      	str	r2, [r7, #4]
 8009f2c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d102      	bne.n	8009f3e <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8009f38:	230e      	movs	r3, #14
 8009f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f3c:	e0bb      	b.n	800a0b6 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8009f3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f40:	2bb0      	cmp	r3, #176	@ 0xb0
 8009f42:	d002      	beq.n	8009f4a <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8009f44:	230e      	movs	r3, #14
 8009f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f48:	e0b5      	b.n	800a0b6 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8009f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8009f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8009f52:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8009f54:	b672      	cpsid	i
    return(int_posture);
 8009f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8009f58:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8009f5a:	4b64      	ldr	r3, [pc, #400]	@ (800a0ec <_txe_thread_create+0x1cc>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	3301      	adds	r3, #1
 8009f60:	4a62      	ldr	r2, [pc, #392]	@ (800a0ec <_txe_thread_create+0x1cc>)
 8009f62:	6013      	str	r3, [r2, #0]
 8009f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6a:	f383 8810 	msr	PRIMASK, r3
}
 8009f6e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8009f70:	2300      	movs	r3, #0
 8009f72:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8009f74:	4b5e      	ldr	r3, [pc, #376]	@ (800a0f0 <_txe_thread_create+0x1d0>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8009f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8009f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f80:	3b01      	subs	r3, #1
 8009f82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f84:	4413      	add	r3, r2
 8009f86:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8009f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f90:	e02b      	b.n	8009fea <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d101      	bne.n	8009f9e <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8009f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d028      	beq.n	8009ff6 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8009fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d308      	bcc.n	8009fc0 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8009fae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d203      	bcs.n	8009fc0 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8009fc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d308      	bcc.n	8009fdc <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8009fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fcc:	691b      	ldr	r3, [r3, #16]
 8009fce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d203      	bcs.n	8009fdc <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8009fdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fe2:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8009fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fea:	4b42      	ldr	r3, [pc, #264]	@ (800a0f4 <_txe_thread_create+0x1d4>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d3ce      	bcc.n	8009f92 <_txe_thread_create+0x72>
 8009ff4:	e000      	b.n	8009ff8 <_txe_thread_create+0xd8>
                break;
 8009ff6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8009ffc:	61fb      	str	r3, [r7, #28]
    return(posture);
 8009ffe:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800a000:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a002:	b672      	cpsid	i
    return(int_posture);
 800a004:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800a006:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800a008:	4b38      	ldr	r3, [pc, #224]	@ (800a0ec <_txe_thread_create+0x1cc>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	4a37      	ldr	r2, [pc, #220]	@ (800a0ec <_txe_thread_create+0x1cc>)
 800a010:	6013      	str	r3, [r2, #0]
 800a012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a014:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	f383 8810 	msr	PRIMASK, r3
}
 800a01c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800a01e:	f7ff f85f 	bl	80090e0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a026:	429a      	cmp	r2, r3
 800a028:	d102      	bne.n	800a030 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800a02a:	230e      	movs	r3, #14
 800a02c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a02e:	e042      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800a030:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a032:	2b00      	cmp	r3, #0
 800a034:	d102      	bne.n	800a03c <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800a036:	2303      	movs	r3, #3
 800a038:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a03a:	e03c      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d102      	bne.n	800a048 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800a042:	2303      	movs	r3, #3
 800a044:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a046:	e036      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800a048:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a04a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a04c:	d802      	bhi.n	800a054 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800a04e:	2305      	movs	r3, #5
 800a050:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a052:	e030      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800a054:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a056:	2b1f      	cmp	r3, #31
 800a058:	d902      	bls.n	800a060 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800a05a:	230f      	movs	r3, #15
 800a05c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a05e:	e02a      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800a060:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a062:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a064:	429a      	cmp	r2, r3
 800a066:	d902      	bls.n	800a06e <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800a068:	2318      	movs	r3, #24
 800a06a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a06c:	e023      	b.n	800a0b6 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800a06e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a070:	2b01      	cmp	r3, #1
 800a072:	d902      	bls.n	800a07a <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800a074:	2310      	movs	r3, #16
 800a076:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a078:	e01d      	b.n	800a0b6 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800a07a:	4b1f      	ldr	r3, [pc, #124]	@ (800a0f8 <_txe_thread_create+0x1d8>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	4a1e      	ldr	r2, [pc, #120]	@ (800a0fc <_txe_thread_create+0x1dc>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d101      	bne.n	800a08c <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800a088:	2313      	movs	r3, #19
 800a08a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a08c:	f3ef 8305 	mrs	r3, IPSR
 800a090:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800a092:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800a094:	4b1a      	ldr	r3, [pc, #104]	@ (800a100 <_txe_thread_create+0x1e0>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4313      	orrs	r3, r2
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d00b      	beq.n	800a0b6 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a09e:	f3ef 8305 	mrs	r3, IPSR
 800a0a2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800a0a4:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800a0a6:	4b16      	ldr	r3, [pc, #88]	@ (800a100 <_txe_thread_create+0x1e0>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4313      	orrs	r3, r2
 800a0ac:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800a0b0:	d201      	bcs.n	800a0b6 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800a0b2:	2313      	movs	r3, #19
 800a0b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800a0b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d112      	bne.n	800a0e2 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800a0bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0be:	9305      	str	r3, [sp, #20]
 800a0c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a0c2:	9304      	str	r3, [sp, #16]
 800a0c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0c6:	9303      	str	r3, [sp, #12]
 800a0c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0ca:	9302      	str	r3, [sp, #8]
 800a0cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0ce:	9301      	str	r3, [sp, #4]
 800a0d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	68b9      	ldr	r1, [r7, #8]
 800a0da:	68f8      	ldr	r0, [r7, #12]
 800a0dc:	f7fe fe82 	bl	8008de4 <_tx_thread_create>
 800a0e0:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800a0e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3750      	adds	r7, #80	@ 0x50
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}
 800a0ec:	20000b0c 	.word	0x20000b0c
 800a0f0:	20000a7c 	.word	0x20000a7c
 800a0f4:	20000a80 	.word	0x20000a80
 800a0f8:	20000a74 	.word	0x20000a74
 800a0fc:	20000bbc 	.word	0x20000bbc
 800a100:	2000000c 	.word	0x2000000c

0800a104 <memset>:
 800a104:	4402      	add	r2, r0
 800a106:	4603      	mov	r3, r0
 800a108:	4293      	cmp	r3, r2
 800a10a:	d100      	bne.n	800a10e <memset+0xa>
 800a10c:	4770      	bx	lr
 800a10e:	f803 1b01 	strb.w	r1, [r3], #1
 800a112:	e7f9      	b.n	800a108 <memset+0x4>

0800a114 <__libc_init_array>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	4d0d      	ldr	r5, [pc, #52]	@ (800a14c <__libc_init_array+0x38>)
 800a118:	4c0d      	ldr	r4, [pc, #52]	@ (800a150 <__libc_init_array+0x3c>)
 800a11a:	1b64      	subs	r4, r4, r5
 800a11c:	10a4      	asrs	r4, r4, #2
 800a11e:	2600      	movs	r6, #0
 800a120:	42a6      	cmp	r6, r4
 800a122:	d109      	bne.n	800a138 <__libc_init_array+0x24>
 800a124:	4d0b      	ldr	r5, [pc, #44]	@ (800a154 <__libc_init_array+0x40>)
 800a126:	4c0c      	ldr	r4, [pc, #48]	@ (800a158 <__libc_init_array+0x44>)
 800a128:	f000 f818 	bl	800a15c <_init>
 800a12c:	1b64      	subs	r4, r4, r5
 800a12e:	10a4      	asrs	r4, r4, #2
 800a130:	2600      	movs	r6, #0
 800a132:	42a6      	cmp	r6, r4
 800a134:	d105      	bne.n	800a142 <__libc_init_array+0x2e>
 800a136:	bd70      	pop	{r4, r5, r6, pc}
 800a138:	f855 3b04 	ldr.w	r3, [r5], #4
 800a13c:	4798      	blx	r3
 800a13e:	3601      	adds	r6, #1
 800a140:	e7ee      	b.n	800a120 <__libc_init_array+0xc>
 800a142:	f855 3b04 	ldr.w	r3, [r5], #4
 800a146:	4798      	blx	r3
 800a148:	3601      	adds	r6, #1
 800a14a:	e7f2      	b.n	800a132 <__libc_init_array+0x1e>
 800a14c:	0800a214 	.word	0x0800a214
 800a150:	0800a214 	.word	0x0800a214
 800a154:	0800a214 	.word	0x0800a214
 800a158:	0800a218 	.word	0x0800a218

0800a15c <_init>:
 800a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15e:	bf00      	nop
 800a160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a162:	bc08      	pop	{r3}
 800a164:	469e      	mov	lr, r3
 800a166:	4770      	bx	lr

0800a168 <_fini>:
 800a168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16a:	bf00      	nop
 800a16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a16e:	bc08      	pop	{r3}
 800a170:	469e      	mov	lr, r3
 800a172:	4770      	bx	lr
