vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xpm
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/xlconstant_v1_1_3
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/proc_sys_reset_v5_0_12
vlib questa_lib/msim/lib_pkg_v1_0_2
vlib questa_lib/msim/fifo_generator_v13_2_0
vlib questa_lib/msim/lib_fifo_v1_0_9
vlib questa_lib/msim/blk_mem_gen_v8_4_0
vlib questa_lib/msim/lib_bmg_v1_0_9
vlib questa_lib/msim/lib_srl_fifo_v1_0_2
vlib questa_lib/msim/axi_datamover_v5_1_16
vlib questa_lib/msim/axi_vdma_v6_3_2
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_protocol_checker_v2_0_0
vlib questa_lib/msim/axi_vip_v1_1_0
vlib questa_lib/msim/processing_system7_vip_v1_0_2
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/v_tc_v6_1_11
vlib questa_lib/msim/v_vid_in_axi4s_v4_0_7
vlib questa_lib/msim/v_axi4s_vid_out_v4_0_7
vlib questa_lib/msim/xlconcat_v2_1_1
vlib questa_lib/msim/generic_baseblocks_v2_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_14
vlib questa_lib/msim/axi_data_fifo_v2_1_13
vlib questa_lib/msim/axi_crossbar_v2_1_15
vlib questa_lib/msim/interrupt_control_v3_1_4
vlib questa_lib/msim/axi_gpio_v2_0_16
vlib questa_lib/msim/axi_protocol_converter_v2_1_14

vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xpm questa_lib/msim/xpm
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap xlconstant_v1_1_3 questa_lib/msim/xlconstant_v1_1_3
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_12 questa_lib/msim/proc_sys_reset_v5_0_12
vmap lib_pkg_v1_0_2 questa_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_0 questa_lib/msim/fifo_generator_v13_2_0
vmap lib_fifo_v1_0_9 questa_lib/msim/lib_fifo_v1_0_9
vmap blk_mem_gen_v8_4_0 questa_lib/msim/blk_mem_gen_v8_4_0
vmap lib_bmg_v1_0_9 questa_lib/msim/lib_bmg_v1_0_9
vmap lib_srl_fifo_v1_0_2 questa_lib/msim/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_16 questa_lib/msim/axi_datamover_v5_1_16
vmap axi_vdma_v6_3_2 questa_lib/msim/axi_vdma_v6_3_2
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_protocol_checker_v2_0_0 questa_lib/msim/axi_protocol_checker_v2_0_0
vmap axi_vip_v1_1_0 questa_lib/msim/axi_vip_v1_1_0
vmap processing_system7_vip_v1_0_2 questa_lib/msim/processing_system7_vip_v1_0_2
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap v_tc_v6_1_11 questa_lib/msim/v_tc_v6_1_11
vmap v_vid_in_axi4s_v4_0_7 questa_lib/msim/v_vid_in_axi4s_v4_0_7
vmap v_axi4s_vid_out_v4_0_7 questa_lib/msim/v_axi4s_vid_out_v4_0_7
vmap xlconcat_v2_1_1 questa_lib/msim/xlconcat_v2_1_1
vmap generic_baseblocks_v2_1_0 questa_lib/msim/generic_baseblocks_v2_1_0
vmap axi_register_slice_v2_1_14 questa_lib/msim/axi_register_slice_v2_1_14
vmap axi_data_fifo_v2_1_13 questa_lib/msim/axi_data_fifo_v2_1_13
vmap axi_crossbar_v2_1_15 questa_lib/msim/axi_crossbar_v2_1_15
vmap interrupt_control_v3_1_4 questa_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_16 questa_lib/msim/axi_gpio_v2_0_16
vmap axi_protocol_converter_v2_1_14 questa_lib/msim/axi_protocol_converter_v2_1_14

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93 \
"C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/sim/bd_a967.v" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/786b/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_a967_s00a2s_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/92d2/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_a967_m00s2a_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/fa70/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_a967_m00e_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_a967_sarn_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_a967_srn_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8ad6/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_a967_s00mmu_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0f5f/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_a967_s00tr_0.sv" \

vlog -work smartconnect_v1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/925a/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_a967_s00sic_0.sv" \

vlog -work xlconstant_v1_1_3 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_a967_one_0.v" \

vcom -work lib_cdc_v1_0_2 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_12 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_a967_psr_aclk_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/sim/dma_design_1_axi_smc_0.vhd" \

vcom -work lib_pkg_v1_0_2 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_0 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0798/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_0 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0798/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_0 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0798/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_9 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_0 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e50b/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_9 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8679/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_16 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_2 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_2 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/sim/dma_design_1_axi_vdma_0_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/sim/dma_design_1_proc_sys_reset_0_0.vhd" \

vlog -work axi_infrastructure_v1_1_0 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_protocol_checker_v2_0_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5c1/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

vlog -work axi_vip_v1_1_0 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8b42/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_2 -64 -sv -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/sim/dma_design_1_processing_system7_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/sim/dma_design_1_rst_ps7_0_100M_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_1_11 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/6d61/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_7 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/f931/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_7 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/c8ca/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_v_axi4s_vid_out_0_0/sim/dma_design_1_v_axi4s_vid_out_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/ip/dma_design_1_v_tc_0_0/sim/dma_design_1_v_tc_0_0.vhd" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_vga_logic_0_0/sim/dma_design_1_vga_logic_0_0.v" \

vlog -work xlconcat_v2_1_1 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_xlconcat_0_0/sim/dma_design_1_xlconcat_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_xlconstant_0_0/sim/dma_design_1_xlconstant_0_0.v" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/sim/dma_design_1.vhd" \

vlog -work generic_baseblocks_v2_1_0 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_14 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_13 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_15 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_xbar_0/sim/dma_design_1_xbar_0.v" \

vcom -work interrupt_control_v3_1_4 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_16 -64 -93 \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93 \
"../../../bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/sim/dma_design_1_axi_gpio_0_0.vhd" \

vlog -work axi_protocol_converter_v2_1_14 -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" "+incdir+../../../../180305_vdma_test_M2M3_change.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" "+incdir+C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../bd/dma_design_1/ip/dma_design_1_auto_pc_0/sim/dma_design_1_auto_pc_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

