
STM32L412K8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f58  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080090e4  080090e4  000190e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009148  08009148  00020034  2**0
                  CONTENTS
  4 .ARM          00000008  08009148  08009148  00019148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009150  08009150  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009150  08009150  00019150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009154  08009154  00019154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08009158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e34  20000034  0800918c  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e68  0800918c  00024e68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018320  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c43  00000000  00000000  00038384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0003afc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001478  00000000  00000000  0003c530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d014  00000000  00000000  0003d9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015eea  00000000  00000000  0005a9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c007c  00000000  00000000  000708a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130922  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c0c  00000000  00000000  00130978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000034 	.word	0x20000034
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080090cc 	.word	0x080090cc

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000038 	.word	0x20000038
 80001c8:	080090cc 	.word	0x080090cc

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e0:	f000 b96e 	b.w	80004c0 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468c      	mov	ip, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	f040 8083 	bne.w	8000312 <__udivmoddi4+0x116>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d947      	bls.n	80002a2 <__udivmoddi4+0xa6>
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	b142      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000218:	f1c2 0020 	rsb	r0, r2, #32
 800021c:	fa24 f000 	lsr.w	r0, r4, r0
 8000220:	4091      	lsls	r1, r2
 8000222:	4097      	lsls	r7, r2
 8000224:	ea40 0c01 	orr.w	ip, r0, r1
 8000228:	4094      	lsls	r4, r2
 800022a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022e:	0c23      	lsrs	r3, r4, #16
 8000230:	fbbc f6f8 	udiv	r6, ip, r8
 8000234:	fa1f fe87 	uxth.w	lr, r7
 8000238:	fb08 c116 	mls	r1, r8, r6, ip
 800023c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000240:	fb06 f10e 	mul.w	r1, r6, lr
 8000244:	4299      	cmp	r1, r3
 8000246:	d909      	bls.n	800025c <__udivmoddi4+0x60>
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024e:	f080 8119 	bcs.w	8000484 <__udivmoddi4+0x288>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 8116 	bls.w	8000484 <__udivmoddi4+0x288>
 8000258:	3e02      	subs	r6, #2
 800025a:	443b      	add	r3, r7
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000270:	45a6      	cmp	lr, r4
 8000272:	d909      	bls.n	8000288 <__udivmoddi4+0x8c>
 8000274:	193c      	adds	r4, r7, r4
 8000276:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027a:	f080 8105 	bcs.w	8000488 <__udivmoddi4+0x28c>
 800027e:	45a6      	cmp	lr, r4
 8000280:	f240 8102 	bls.w	8000488 <__udivmoddi4+0x28c>
 8000284:	3802      	subs	r0, #2
 8000286:	443c      	add	r4, r7
 8000288:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028c:	eba4 040e 	sub.w	r4, r4, lr
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa0>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	b902      	cbnz	r2, 80002a6 <__udivmoddi4+0xaa>
 80002a4:	deff      	udf	#255	; 0xff
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d150      	bne.n	8000350 <__udivmoddi4+0x154>
 80002ae:	1bcb      	subs	r3, r1, r7
 80002b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b4:	fa1f f887 	uxth.w	r8, r7
 80002b8:	2601      	movs	r6, #1
 80002ba:	fbb3 fcfe 	udiv	ip, r3, lr
 80002be:	0c21      	lsrs	r1, r4, #16
 80002c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c8:	fb08 f30c 	mul.w	r3, r8, ip
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d907      	bls.n	80002e0 <__udivmoddi4+0xe4>
 80002d0:	1879      	adds	r1, r7, r1
 80002d2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d6:	d202      	bcs.n	80002de <__udivmoddi4+0xe2>
 80002d8:	428b      	cmp	r3, r1
 80002da:	f200 80e9 	bhi.w	80004b0 <__udivmoddi4+0x2b4>
 80002de:	4684      	mov	ip, r0
 80002e0:	1ac9      	subs	r1, r1, r3
 80002e2:	b2a3      	uxth	r3, r4
 80002e4:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f0:	fb08 f800 	mul.w	r8, r8, r0
 80002f4:	45a0      	cmp	r8, r4
 80002f6:	d907      	bls.n	8000308 <__udivmoddi4+0x10c>
 80002f8:	193c      	adds	r4, r7, r4
 80002fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fe:	d202      	bcs.n	8000306 <__udivmoddi4+0x10a>
 8000300:	45a0      	cmp	r8, r4
 8000302:	f200 80d9 	bhi.w	80004b8 <__udivmoddi4+0x2bc>
 8000306:	4618      	mov	r0, r3
 8000308:	eba4 0408 	sub.w	r4, r4, r8
 800030c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000310:	e7bf      	b.n	8000292 <__udivmoddi4+0x96>
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0x12e>
 8000316:	2d00      	cmp	r5, #0
 8000318:	f000 80b1 	beq.w	800047e <__udivmoddi4+0x282>
 800031c:	2600      	movs	r6, #0
 800031e:	e9c5 0100 	strd	r0, r1, [r5]
 8000322:	4630      	mov	r0, r6
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f683 	clz	r6, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d14a      	bne.n	80003c8 <__udivmoddi4+0x1cc>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0x140>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80b8 	bhi.w	80004ac <__udivmoddi4+0x2b0>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0103 	sbc.w	r1, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	468c      	mov	ip, r1
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0a8      	beq.n	800029c <__udivmoddi4+0xa0>
 800034a:	e9c5 4c00 	strd	r4, ip, [r5]
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0xa0>
 8000350:	f1c2 0320 	rsb	r3, r2, #32
 8000354:	fa20 f603 	lsr.w	r6, r0, r3
 8000358:	4097      	lsls	r7, r2
 800035a:	fa01 f002 	lsl.w	r0, r1, r2
 800035e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000362:	40d9      	lsrs	r1, r3
 8000364:	4330      	orrs	r0, r6
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	fbb1 f6fe 	udiv	r6, r1, lr
 800036c:	fa1f f887 	uxth.w	r8, r7
 8000370:	fb0e 1116 	mls	r1, lr, r6, r1
 8000374:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000378:	fb06 f108 	mul.w	r1, r6, r8
 800037c:	4299      	cmp	r1, r3
 800037e:	fa04 f402 	lsl.w	r4, r4, r2
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x19c>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800038a:	f080 808d 	bcs.w	80004a8 <__udivmoddi4+0x2ac>
 800038e:	4299      	cmp	r1, r3
 8000390:	f240 808a 	bls.w	80004a8 <__udivmoddi4+0x2ac>
 8000394:	3e02      	subs	r6, #2
 8000396:	443b      	add	r3, r7
 8000398:	1a5b      	subs	r3, r3, r1
 800039a:	b281      	uxth	r1, r0
 800039c:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a8:	fb00 f308 	mul.w	r3, r0, r8
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d907      	bls.n	80003c0 <__udivmoddi4+0x1c4>
 80003b0:	1879      	adds	r1, r7, r1
 80003b2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b6:	d273      	bcs.n	80004a0 <__udivmoddi4+0x2a4>
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d971      	bls.n	80004a0 <__udivmoddi4+0x2a4>
 80003bc:	3802      	subs	r0, #2
 80003be:	4439      	add	r1, r7
 80003c0:	1acb      	subs	r3, r1, r3
 80003c2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c6:	e778      	b.n	80002ba <__udivmoddi4+0xbe>
 80003c8:	f1c6 0c20 	rsb	ip, r6, #32
 80003cc:	fa03 f406 	lsl.w	r4, r3, r6
 80003d0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d4:	431c      	orrs	r4, r3
 80003d6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003da:	fa01 f306 	lsl.w	r3, r1, r6
 80003de:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003e2:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e6:	431f      	orrs	r7, r3
 80003e8:	0c3b      	lsrs	r3, r7, #16
 80003ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ee:	fa1f f884 	uxth.w	r8, r4
 80003f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003fa:	fb09 fa08 	mul.w	sl, r9, r8
 80003fe:	458a      	cmp	sl, r1
 8000400:	fa02 f206 	lsl.w	r2, r2, r6
 8000404:	fa00 f306 	lsl.w	r3, r0, r6
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x220>
 800040a:	1861      	adds	r1, r4, r1
 800040c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000410:	d248      	bcs.n	80004a4 <__udivmoddi4+0x2a8>
 8000412:	458a      	cmp	sl, r1
 8000414:	d946      	bls.n	80004a4 <__udivmoddi4+0x2a8>
 8000416:	f1a9 0902 	sub.w	r9, r9, #2
 800041a:	4421      	add	r1, r4
 800041c:	eba1 010a 	sub.w	r1, r1, sl
 8000420:	b2bf      	uxth	r7, r7
 8000422:	fbb1 f0fe 	udiv	r0, r1, lr
 8000426:	fb0e 1110 	mls	r1, lr, r0, r1
 800042a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042e:	fb00 f808 	mul.w	r8, r0, r8
 8000432:	45b8      	cmp	r8, r7
 8000434:	d907      	bls.n	8000446 <__udivmoddi4+0x24a>
 8000436:	19e7      	adds	r7, r4, r7
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d22e      	bcs.n	800049c <__udivmoddi4+0x2a0>
 800043e:	45b8      	cmp	r8, r7
 8000440:	d92c      	bls.n	800049c <__udivmoddi4+0x2a0>
 8000442:	3802      	subs	r0, #2
 8000444:	4427      	add	r7, r4
 8000446:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044a:	eba7 0708 	sub.w	r7, r7, r8
 800044e:	fba0 8902 	umull	r8, r9, r0, r2
 8000452:	454f      	cmp	r7, r9
 8000454:	46c6      	mov	lr, r8
 8000456:	4649      	mov	r1, r9
 8000458:	d31a      	bcc.n	8000490 <__udivmoddi4+0x294>
 800045a:	d017      	beq.n	800048c <__udivmoddi4+0x290>
 800045c:	b15d      	cbz	r5, 8000476 <__udivmoddi4+0x27a>
 800045e:	ebb3 020e 	subs.w	r2, r3, lr
 8000462:	eb67 0701 	sbc.w	r7, r7, r1
 8000466:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046a:	40f2      	lsrs	r2, r6
 800046c:	ea4c 0202 	orr.w	r2, ip, r2
 8000470:	40f7      	lsrs	r7, r6
 8000472:	e9c5 2700 	strd	r2, r7, [r5]
 8000476:	2600      	movs	r6, #0
 8000478:	4631      	mov	r1, r6
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	462e      	mov	r6, r5
 8000480:	4628      	mov	r0, r5
 8000482:	e70b      	b.n	800029c <__udivmoddi4+0xa0>
 8000484:	4606      	mov	r6, r0
 8000486:	e6e9      	b.n	800025c <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fd      	b.n	8000288 <__udivmoddi4+0x8c>
 800048c:	4543      	cmp	r3, r8
 800048e:	d2e5      	bcs.n	800045c <__udivmoddi4+0x260>
 8000490:	ebb8 0e02 	subs.w	lr, r8, r2
 8000494:	eb69 0104 	sbc.w	r1, r9, r4
 8000498:	3801      	subs	r0, #1
 800049a:	e7df      	b.n	800045c <__udivmoddi4+0x260>
 800049c:	4608      	mov	r0, r1
 800049e:	e7d2      	b.n	8000446 <__udivmoddi4+0x24a>
 80004a0:	4660      	mov	r0, ip
 80004a2:	e78d      	b.n	80003c0 <__udivmoddi4+0x1c4>
 80004a4:	4681      	mov	r9, r0
 80004a6:	e7b9      	b.n	800041c <__udivmoddi4+0x220>
 80004a8:	4666      	mov	r6, ip
 80004aa:	e775      	b.n	8000398 <__udivmoddi4+0x19c>
 80004ac:	4630      	mov	r0, r6
 80004ae:	e74a      	b.n	8000346 <__udivmoddi4+0x14a>
 80004b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b4:	4439      	add	r1, r7
 80004b6:	e713      	b.n	80002e0 <__udivmoddi4+0xe4>
 80004b8:	3802      	subs	r0, #2
 80004ba:	443c      	add	r4, r7
 80004bc:	e724      	b.n	8000308 <__udivmoddi4+0x10c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <bebe>:
static union {
	uint32_t uint;
	float flt;
}cfgKoef;

void bebe(void) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4); // Start timer for turn off Buzzer
 80004c8:	210c      	movs	r1, #12
 80004ca:	480d      	ldr	r0, [pc, #52]	; (8000500 <bebe+0x3c>)
 80004cc:	f006 fee2 	bl	8007294 <HAL_TIM_OC_Start>
	HAL_Delay(200);
 80004d0:	20c8      	movs	r0, #200	; 0xc8
 80004d2:	f002 f86d 	bl	80025b0 <HAL_Delay>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 80004d6:	210c      	movs	r1, #12
 80004d8:	4809      	ldr	r0, [pc, #36]	; (8000500 <bebe+0x3c>)
 80004da:	f006 ffb9 	bl	8007450 <HAL_TIM_OC_Stop>
	HAL_Delay(200);
 80004de:	20c8      	movs	r0, #200	; 0xc8
 80004e0:	f002 f866 	bl	80025b0 <HAL_Delay>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4); // Start timer for turn off Buzzer
 80004e4:	210c      	movs	r1, #12
 80004e6:	4806      	ldr	r0, [pc, #24]	; (8000500 <bebe+0x3c>)
 80004e8:	f006 fed4 	bl	8007294 <HAL_TIM_OC_Start>
	HAL_Delay(200);
 80004ec:	20c8      	movs	r0, #200	; 0xc8
 80004ee:	f002 f85f 	bl	80025b0 <HAL_Delay>
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 80004f2:	210c      	movs	r1, #12
 80004f4:	4802      	ldr	r0, [pc, #8]	; (8000500 <bebe+0x3c>)
 80004f6:	f006 ffab 	bl	8007450 <HAL_TIM_OC_Stop>
}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20004da8 	.word	0x20004da8

08000504 <rwFlash>:
            13
            14
            15
            16
 */
void rwFlash(uint8_t rwFlag) {
 8000504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000508:	b091      	sub	sp, #68	; 0x44
 800050a:	af00      	add	r7, sp, #0
 800050c:	4603      	mov	r3, r0
 800050e:	73fb      	strb	r3, [r7, #15]
	uint32_t pageAdr = 0x800F800; // Begin of 31 page, last page flash for STM32L412K8.
 8000510:	4b97      	ldr	r3, [pc, #604]	; (8000770 <rwFlash+0x26c>)
 8000512:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t magicKey;
	uint64_t dataForSave;
	magicKey = *(__IO uint32_t*) pageAdr;
 8000514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	63bb      	str	r3, [r7, #56]	; 0x38
	if ((magicKey != 0x1234) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 800051a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800051c:	f241 2234 	movw	r2, #4660	; 0x1234
 8000520:	4293      	cmp	r3, r2
 8000522:	d103      	bne.n	800052c <rwFlash+0x28>
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	2b01      	cmp	r3, #1
 8000528:	f040 80b2 	bne.w	8000690 <rwFlash+0x18c>
		magicKey = 0x1234;
 800052c:	f241 2334 	movw	r3, #4660	; 0x1234
 8000530:	63bb      	str	r3, [r7, #56]	; 0x38
		if (rwFlag == 0) { // For first initial
 8000532:	7bfb      	ldrb	r3, [r7, #15]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d10b      	bne.n	8000550 <rwFlash+0x4c>
			cfgData = 0;
 8000538:	4b8e      	ldr	r3, [pc, #568]	; (8000774 <rwFlash+0x270>)
 800053a:	2200      	movs	r2, #0
 800053c:	801a      	strh	r2, [r3, #0]
			cfgLevel1 = 0;
 800053e:	4b8e      	ldr	r3, [pc, #568]	; (8000778 <rwFlash+0x274>)
 8000540:	2200      	movs	r2, #0
 8000542:	801a      	strh	r2, [r3, #0]
			cfgLevel2 = 0;
 8000544:	4b8d      	ldr	r3, [pc, #564]	; (800077c <rwFlash+0x278>)
 8000546:	2200      	movs	r2, #0
 8000548:	801a      	strh	r2, [r3, #0]
			cfgLevel3 = 0;
 800054a:	4b8d      	ldr	r3, [pc, #564]	; (8000780 <rwFlash+0x27c>)
 800054c:	2200      	movs	r2, #0
 800054e:	801a      	strh	r2, [r3, #0]
		}
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t PAGEError = 0;
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]
		EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.Page = 31; // Page size for STM32L412K8 is 2KB
 8000558:	231f      	movs	r3, #31
 800055a:	623b      	str	r3, [r7, #32]
		EraseInitStruct.NbPages     = 1;
 800055c:	2301      	movs	r3, #1
 800055e:	627b      	str	r3, [r7, #36]	; 0x24

		flash_ok = HAL_ERROR;
 8000560:	4b88      	ldr	r3, [pc, #544]	; (8000784 <rwFlash+0x280>)
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
		// Unlock flash
		while(flash_ok != HAL_OK) {
 8000566:	e005      	b.n	8000574 <rwFlash+0x70>
		  flash_ok = HAL_FLASH_Unlock();
 8000568:	f004 fc60 	bl	8004e2c <HAL_FLASH_Unlock>
 800056c:	4603      	mov	r3, r0
 800056e:	461a      	mov	r2, r3
 8000570:	4b84      	ldr	r3, [pc, #528]	; (8000784 <rwFlash+0x280>)
 8000572:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK) {
 8000574:	4b83      	ldr	r3, [pc, #524]	; (8000784 <rwFlash+0x280>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d1f5      	bne.n	8000568 <rwFlash+0x64>
		}
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) == HAL_OK) {
 800057c:	f107 0214 	add.w	r2, r7, #20
 8000580:	f107 0318 	add.w	r3, r7, #24
 8000584:	4611      	mov	r1, r2
 8000586:	4618      	mov	r0, r3
 8000588:	f004 fd36 	bl	8004ff8 <HAL_FLASHEx_Erase>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d16c      	bne.n	800066c <rwFlash+0x168>
			dataForSave = (uint64_t) (magicKey | (((uint64_t) cfgData << 32) & 0xFFFFFFFF00000000) | (((uint64_t) cfgLevel1 << 48) & 0xFFFF000000000000));
 8000592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000594:	4619      	mov	r1, r3
 8000596:	f04f 0200 	mov.w	r2, #0
 800059a:	e9c7 1200 	strd	r1, r2, [r7]
 800059e:	4b75      	ldr	r3, [pc, #468]	; (8000774 <rwFlash+0x270>)
 80005a0:	881b      	ldrh	r3, [r3, #0]
 80005a2:	4619      	mov	r1, r3
 80005a4:	b289      	uxth	r1, r1
 80005a6:	f04f 0200 	mov.w	r2, #0
 80005aa:	4608      	mov	r0, r1
 80005ac:	4611      	mov	r1, r2
 80005ae:	f04f 0200 	mov.w	r2, #0
 80005b2:	f04f 0300 	mov.w	r3, #0
 80005b6:	4606      	mov	r6, r0
 80005b8:	0033      	movs	r3, r6
 80005ba:	2200      	movs	r2, #0
 80005bc:	6839      	ldr	r1, [r7, #0]
 80005be:	ea41 0402 	orr.w	r4, r1, r2
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	4319      	orrs	r1, r3
 80005c6:	460d      	mov	r5, r1
 80005c8:	4b6b      	ldr	r3, [pc, #428]	; (8000778 <rwFlash+0x274>)
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	b298      	uxth	r0, r3
 80005ce:	f04f 0100 	mov.w	r1, #0
 80005d2:	f04f 0200 	mov.w	r2, #0
 80005d6:	f04f 0300 	mov.w	r3, #0
 80005da:	0403      	lsls	r3, r0, #16
 80005dc:	2200      	movs	r2, #0
 80005de:	ea44 0a02 	orr.w	sl, r4, r2
 80005e2:	ea45 0b03 	orr.w	fp, r5, r3
 80005e6:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 80005ea:	4b66      	ldr	r3, [pc, #408]	; (8000784 <rwFlash+0x280>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 80005f0:	e009      	b.n	8000606 <rwFlash+0x102>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr, dataForSave); // Write  magic key into Flash
 80005f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80005f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80005f8:	2000      	movs	r0, #0
 80005fa:	f004 fbab 	bl	8004d54 <HAL_FLASH_Program>
 80005fe:	4603      	mov	r3, r0
 8000600:	461a      	mov	r2, r3
 8000602:	4b60      	ldr	r3, [pc, #384]	; (8000784 <rwFlash+0x280>)
 8000604:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000606:	4b5f      	ldr	r3, [pc, #380]	; (8000784 <rwFlash+0x280>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d1f1      	bne.n	80005f2 <rwFlash+0xee>
			}
			//uint32_t tmpInt = *((uint32_t *) &cfgKoefRh);
			//dataForSave = (uint64_t) (cfgLevel2 | (cfgLevel3 << 16) | (uint64_t) tmpInt << 32);
			dataForSave = (uint64_t) (cfgLevel2 | (cfgLevel3 << 16) | (uint64_t) cfgKoef.uint << 32);
 800060e:	4b5b      	ldr	r3, [pc, #364]	; (800077c <rwFlash+0x278>)
 8000610:	881b      	ldrh	r3, [r3, #0]
 8000612:	461a      	mov	r2, r3
 8000614:	4b5a      	ldr	r3, [pc, #360]	; (8000780 <rwFlash+0x27c>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	041b      	lsls	r3, r3, #16
 800061a:	4313      	orrs	r3, r2
 800061c:	4618      	mov	r0, r3
 800061e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000622:	4b59      	ldr	r3, [pc, #356]	; (8000788 <rwFlash+0x284>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	461c      	mov	r4, r3
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0200 	mov.w	r2, #0
 8000630:	f04f 0300 	mov.w	r3, #0
 8000634:	0023      	movs	r3, r4
 8000636:	2200      	movs	r2, #0
 8000638:	ea40 0802 	orr.w	r8, r0, r2
 800063c:	ea41 0903 	orr.w	r9, r1, r3
 8000640:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
			flash_ok = HAL_ERROR;
 8000644:	4b4f      	ldr	r3, [pc, #316]	; (8000784 <rwFlash+0x280>)
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 800064a:	e00b      	b.n	8000664 <rwFlash+0x160>
				flash_ok = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, pageAdr + 8, dataForSave); // Write Level2, Level3
 800064c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800064e:	f103 0108 	add.w	r1, r3, #8
 8000652:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000656:	2000      	movs	r0, #0
 8000658:	f004 fb7c 	bl	8004d54 <HAL_FLASH_Program>
 800065c:	4603      	mov	r3, r0
 800065e:	461a      	mov	r2, r3
 8000660:	4b48      	ldr	r3, [pc, #288]	; (8000784 <rwFlash+0x280>)
 8000662:	701a      	strb	r2, [r3, #0]
			while(flash_ok != HAL_OK){
 8000664:	4b47      	ldr	r3, [pc, #284]	; (8000784 <rwFlash+0x280>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d1ef      	bne.n	800064c <rwFlash+0x148>
			}
		}
		// Lock flash
		flash_ok = HAL_ERROR;
 800066c:	4b45      	ldr	r3, [pc, #276]	; (8000784 <rwFlash+0x280>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 8000672:	e005      	b.n	8000680 <rwFlash+0x17c>
			flash_ok = HAL_FLASH_Lock();
 8000674:	f004 fbfc 	bl	8004e70 <HAL_FLASH_Lock>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	4b41      	ldr	r3, [pc, #260]	; (8000784 <rwFlash+0x280>)
 800067e:	701a      	strb	r2, [r3, #0]
		while(flash_ok != HAL_OK){
 8000680:	4b40      	ldr	r3, [pc, #256]	; (8000784 <rwFlash+0x280>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d1f5      	bne.n	8000674 <rwFlash+0x170>
		}
		bebe();
 8000688:	f7ff ff1c 	bl	80004c4 <bebe>
	if ((magicKey != 0x1234) || (rwFlag == 1)) { // rwFlag == 1 for wrtite data to flash
 800068c:	bf00      	nop
			Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
			Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
			Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
		}
	}
}
 800068e:	e06a      	b.n	8000766 <rwFlash+0x262>
		cfgData = *(__IO uint16_t*) (pageAdr + 4);
 8000690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000692:	3304      	adds	r3, #4
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	b29a      	uxth	r2, r3
 8000698:	4b36      	ldr	r3, [pc, #216]	; (8000774 <rwFlash+0x270>)
 800069a:	801a      	strh	r2, [r3, #0]
		resolution = (uint8_t) (cfgData >> 8 & 0x3);
 800069c:	4b35      	ldr	r3, [pc, #212]	; (8000774 <rwFlash+0x270>)
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	f003 0303 	and.w	r3, r3, #3
 80006aa:	b2da      	uxtb	r2, r3
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <rwFlash+0x288>)
 80006ae:	701a      	strb	r2, [r3, #0]
		cfgLevel1 = *(__IO uint16_t*) (pageAdr + 6);
 80006b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006b2:	3306      	adds	r3, #6
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	4b2f      	ldr	r3, [pc, #188]	; (8000778 <rwFlash+0x274>)
 80006ba:	801a      	strh	r2, [r3, #0]
		cfgLevel2 = *(__IO uint16_t*) (pageAdr + 8);
 80006bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006be:	3308      	adds	r3, #8
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	b29a      	uxth	r2, r3
 80006c4:	4b2d      	ldr	r3, [pc, #180]	; (800077c <rwFlash+0x278>)
 80006c6:	801a      	strh	r2, [r3, #0]
		cfgLevel3 = *(__IO uint16_t*) (pageAdr + 10);
 80006c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ca:	330a      	adds	r3, #10
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	b29a      	uxth	r2, r3
 80006d0:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <rwFlash+0x27c>)
 80006d2:	801a      	strh	r2, [r3, #0]
		uint32_t koefAddr = pageAdr + 12;
 80006d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006d6:	330c      	adds	r3, #12
 80006d8:	637b      	str	r3, [r7, #52]	; 0x34
		cfgKoef.uint = *(__IO uint32_t*) (koefAddr);
 80006da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a2a      	ldr	r2, [pc, #168]	; (8000788 <rwFlash+0x284>)
 80006e0:	6013      	str	r3, [r2, #0]
		if (cfgKoef.flt > 0) {
 80006e2:	4b29      	ldr	r3, [pc, #164]	; (8000788 <rwFlash+0x284>)
 80006e4:	edd3 7a00 	vldr	s15, [r3]
 80006e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006f0:	dc00      	bgt.n	80006f4 <rwFlash+0x1f0>
}
 80006f2:	e038      	b.n	8000766 <rwFlash+0x262>
			float tmpVal = cfgKoef.flt * 1000;
 80006f4:	4b24      	ldr	r3, [pc, #144]	; (8000788 <rwFlash+0x284>)
 80006f6:	edd3 7a00 	vldr	s15, [r3]
 80006fa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8000790 <rwFlash+0x28c>
 80006fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000702:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <rwFlash+0x274>)
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	ee07 3a90 	vmov	s15, r3
 800070e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000712:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000716:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800071a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800071e:	ee17 2a90 	vmov	r2, s15
 8000722:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <rwFlash+0x290>)
 8000724:	601a      	str	r2, [r3, #0]
			Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
 8000726:	4b15      	ldr	r3, [pc, #84]	; (800077c <rwFlash+0x278>)
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	ee07 3a90 	vmov	s15, r3
 800072e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000732:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800073a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800073e:	ee17 2a90 	vmov	r2, s15
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <rwFlash+0x294>)
 8000744:	601a      	str	r2, [r3, #0]
			Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <rwFlash+0x27c>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	ee07 3a90 	vmov	s15, r3
 800074e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000752:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8000756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800075a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800075e:	ee17 2a90 	vmov	r2, s15
 8000762:	4b0e      	ldr	r3, [pc, #56]	; (800079c <rwFlash+0x298>)
 8000764:	601a      	str	r2, [r3, #0]
}
 8000766:	bf00      	nop
 8000768:	3744      	adds	r7, #68	; 0x44
 800076a:	46bd      	mov	sp, r7
 800076c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000770:	0800f800 	.word	0x0800f800
 8000774:	20004df6 	.word	0x20004df6
 8000778:	20004dfc 	.word	0x20004dfc
 800077c:	20004dfa 	.word	0x20004dfa
 8000780:	20004222 	.word	0x20004222
 8000784:	20004e60 	.word	0x20004e60
 8000788:	2000415c 	.word	0x2000415c
 800078c:	20004154 	.word	0x20004154
 8000790:	447a0000 	.word	0x447a0000
 8000794:	20000064 	.word	0x20000064
 8000798:	20000068 	.word	0x20000068
 800079c:	2000006c 	.word	0x2000006c

080007a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b096      	sub	sp, #88	; 0x58
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a6:	f001 fe8e 	bl	80024c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007aa:	f000 fd39 	bl	8001220 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ae:	f001 f847 	bl	8001840 <MX_GPIO_Init>
  MX_DMA_Init();
 80007b2:	f001 f81f 	bl	80017f4 <MX_DMA_Init>
  MX_ADC1_Init();
 80007b6:	f000 fd7b 	bl	80012b0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80007ba:	f000 ffe7 	bl	800178c <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80007be:	f000 ff5b 	bl	8001678 <MX_TIM15_Init>
  MX_ADC2_Init();
 80007c2:	f000 fe07 	bl	80013d4 <MX_ADC2_Init>
  MX_TIM2_Init();
 80007c6:	f000 fea3 	bl	8001510 <MX_TIM2_Init>
  MX_TIM16_Init();
 80007ca:	f000 ffaf 	bl	800172c <MX_TIM16_Init>
  MX_TIM6_Init();
 80007ce:	f000 ff1d 	bl	800160c <MX_TIM6_Init>
  MX_LPTIM2_Init();
 80007d2:	f000 fe6d 	bl	80014b0 <MX_LPTIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_LPTIM_Counter_Stop_IT(&hlptim2);
 80007d6:	4885      	ldr	r0, [pc, #532]	; (80009ec <main+0x24c>)
 80007d8:	f005 f8fc 	bl	80059d4 <HAL_LPTIM_Counter_Stop_IT>
  //HAL_PWREx_EnableLowPowerRunMode();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int j = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	657b      	str	r3, [r7, #84]	; 0x54
  uint8_t btCommand[sizeCommand];
  uint8_t prefix[3] = {'<', 'B', '>'};
 80007e0:	4a83      	ldr	r2, [pc, #524]	; (80009f0 <main+0x250>)
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	6812      	ldr	r2, [r2, #0]
 80007e8:	4611      	mov	r1, r2
 80007ea:	8019      	strh	r1, [r3, #0]
 80007ec:	3302      	adds	r3, #2
 80007ee:	0c12      	lsrs	r2, r2, #16
 80007f0:	701a      	strb	r2, [r3, #0]
  uint8_t lowSpectr, highSpectr;
  #ifdef DISPLAY_ENABLE
  ssd1306_Init();
  #endif
  //uint16_t tmpData;
  uint32_t initDelay, oldTime = HAL_GetTick();
 80007f2:	f001 fed1 	bl	8002598 <HAL_GetTick>
 80007f6:	6338      	str	r0, [r7, #48]	; 0x30
  initDelay = oldTime;
 80007f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  oldTimeAll = oldTime;
 80007fc:	4a7d      	ldr	r2, [pc, #500]	; (80009f4 <main+0x254>)
 80007fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000800:	6013      	str	r3, [r2, #0]
  sleepFlag = oldTime;
 8000802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000804:	2b00      	cmp	r3, #0
 8000806:	bf14      	ite	ne
 8000808:	2301      	movne	r3, #1
 800080a:	2300      	moveq	r3, #0
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4b7a      	ldr	r3, [pc, #488]	; (80009f8 <main+0x258>)
 8000810:	701a      	strb	r2, [r3, #0]
  batteryInterval = 0;
 8000812:	4b7a      	ldr	r3, [pc, #488]	; (80009fc <main+0x25c>)
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
  counterCC = 0;
 8000818:	4b79      	ldr	r3, [pc, #484]	; (8000a00 <main+0x260>)
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]

  rwFlash(0); // Read config from flash.
 800081e:	2000      	movs	r0, #0
 8000820:	f7ff fe70 	bl	8000504 <rwFlash>

  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 8000824:	2201      	movs	r2, #1
 8000826:	2108      	movs	r1, #8
 8000828:	4876      	ldr	r0, [pc, #472]	; (8000a04 <main+0x264>)
 800082a:	f004 ff65 	bl	80056f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_SET); // Com pin disable
 800082e:	2201      	movs	r2, #1
 8000830:	2140      	movs	r1, #64	; 0x40
 8000832:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000836:	f004 ff5f 	bl	80056f8 <HAL_GPIO_WritePin>
  __HAL_TIM_CLEAR_FLAG(&htim15, TIM_SR_UIF); // Clear flags
 800083a:	4b73      	ldr	r3, [pc, #460]	; (8000a08 <main+0x268>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f06f 0201 	mvn.w	r2, #1
 8000842:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim15); // Start timer for turn off LED
 8000844:	4870      	ldr	r0, [pc, #448]	; (8000a08 <main+0x268>)
 8000846:	f006 fc41 	bl	80070cc <HAL_TIM_Base_Start_IT>
  //
  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 800084a:	210c      	movs	r1, #12
 800084c:	486f      	ldr	r0, [pc, #444]	; (8000a0c <main+0x26c>)
 800084e:	f006 fd21 	bl	8007294 <HAL_TIM_OC_Start>
  __HAL_TIM_CLEAR_FLAG(&htim16, TIM_SR_UIF); // Clear flags
 8000852:	4b6f      	ldr	r3, [pc, #444]	; (8000a10 <main+0x270>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f06f 0201 	mvn.w	r2, #1
 800085a:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 800085c:	486c      	ldr	r0, [pc, #432]	; (8000a10 <main+0x270>)
 800085e:	f006 fc35 	bl	80070cc <HAL_TIM_Base_Start_IT>

  alarmLevel = 0;
 8000862:	4b6c      	ldr	r3, [pc, #432]	; (8000a14 <main+0x274>)
 8000864:	2200      	movs	r2, #0
 8000866:	801a      	strh	r2, [r3, #0]
  alarmCount = 0;
 8000868:	4b6b      	ldr	r3, [pc, #428]	; (8000a18 <main+0x278>)
 800086a:	2200      	movs	r2, #0
 800086c:	801a      	strh	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6); // Alarm timer.
 800086e:	486b      	ldr	r0, [pc, #428]	; (8000a1c <main+0x27c>)
 8000870:	f006 fc2c 	bl	80070cc <HAL_TIM_Base_Start_IT>
	  counterCC = 0;
	  oldTime = HAL_GetTick();
	  ssd1306_SetCursor(0, 0);
	  ssd1306_WriteString(counterPP, Font_6x8, 0x01);
	#endif
	  uint32_t max = 1;
 8000874:	2301      	movs	r3, #1
 8000876:	653b      	str	r3, [r7, #80]	; 0x50
	  for ( int i = reservDataSize; i < 2050; i++) {
 8000878:	2306      	movs	r3, #6
 800087a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800087c:	e00f      	b.n	800089e <main+0xfe>
		  if (spectrData[i][0] > max)
 800087e:	4a68      	ldr	r2, [pc, #416]	; (8000a20 <main+0x280>)
 8000880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000882:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000886:	461a      	mov	r2, r3
 8000888:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800088a:	4293      	cmp	r3, r2
 800088c:	d204      	bcs.n	8000898 <main+0xf8>
			  max = spectrData[i][0];
 800088e:	4a64      	ldr	r2, [pc, #400]	; (8000a20 <main+0x280>)
 8000890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000892:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000896:	653b      	str	r3, [r7, #80]	; 0x50
	  for ( int i = reservDataSize; i < 2050; i++) {
 8000898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800089a:	3301      	adds	r3, #1
 800089c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800089e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008a0:	f640 0201 	movw	r2, #2049	; 0x801
 80008a4:	4293      	cmp	r3, r2
 80008a6:	ddea      	ble.n	800087e <main+0xde>
	  */
	#ifdef DISPLAY_ENABLE
	  ssd1306_UpdateScreen();
	#endif
	  // Delay after on.
	  if (initFlag && (HAL_GetTick() - initDelay > INIT_TIME)) {
 80008a8:	4b5e      	ldr	r3, [pc, #376]	; (8000a24 <main+0x284>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d017      	beq.n	80008e0 <main+0x140>
 80008b0:	f001 fe72 	bl	8002598 <HAL_GetTick>
 80008b4:	4602      	mov	r2, r0
 80008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b8:	1ad3      	subs	r3, r2, r3
 80008ba:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80008be:	d90f      	bls.n	80008e0 <main+0x140>
		  initFlag = 0;
 80008c0:	4b58      	ldr	r3, [pc, #352]	; (8000a24 <main+0x284>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
		  HAL_ADC_Start_IT(&hadc2);  // Init ADC for sipm channel.
 80008c6:	4858      	ldr	r0, [pc, #352]	; (8000a28 <main+0x288>)
 80008c8:	f002 fa3e 	bl	8002d48 <HAL_ADC_Start_IT>
		  oldTimeAll = HAL_GetTick();
 80008cc:	f001 fe64 	bl	8002598 <HAL_GetTick>
 80008d0:	4603      	mov	r3, r0
 80008d2:	4a48      	ldr	r2, [pc, #288]	; (80009f4 <main+0x254>)
 80008d4:	6013      	str	r3, [r2, #0]
		  HAL_LPTIM_Counter_Start_IT(&hlptim2, 32000);
 80008d6:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 80008da:	4844      	ldr	r0, [pc, #272]	; (80009ec <main+0x24c>)
 80008dc:	f004 ffec 	bl	80058b8 <HAL_LPTIM_Counter_Start_IT>
	  }
	#ifdef DISPLAY_ENABLE
	  ssd1306_SetCursor(0, 24);
	#endif
	  /* Status JDY-19, BT connected ? */
	  if ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == 1 ) { // BT State active ?
 80008e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008e8:	f004 feee 	bl	80056c8 <HAL_GPIO_ReadPin>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	f040 83d4 	bne.w	800109c <main+0x8fc>
	#ifdef DISPLAY_ENABLE
		  ssd1306_WriteString("BT: connect   ", Font_6x8, 0x01);
	#endif
		  /* Init uart after sleep */
		  if (initUART) {
 80008f4:	4b4d      	ldr	r3, [pc, #308]	; (8000a2c <main+0x28c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d00c      	beq.n	8000916 <main+0x176>
			  HAL_UART_Init(&huart1);
 80008fc:	484c      	ldr	r0, [pc, #304]	; (8000a30 <main+0x290>)
 80008fe:	f007 fd3d 	bl	800837c <HAL_UART_Init>
			  HAL_UART_Receive_DMA(&huart1, btCommand, sizeCommand);
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	2214      	movs	r2, #20
 8000908:	4619      	mov	r1, r3
 800090a:	4849      	ldr	r0, [pc, #292]	; (8000a30 <main+0x290>)
 800090c:	f007 fe52 	bl	80085b4 <HAL_UART_Receive_DMA>
			  initUART = 0;
 8000910:	4b46      	ldr	r3, [pc, #280]	; (8000a2c <main+0x28c>)
 8000912:	2200      	movs	r2, #0
 8000914:	701a      	strb	r2, [r3, #0]
		  }

		  /* Receive data from android */
		  if (hdma_usart1_rx.State == HAL_DMA_STATE_READY) {
 8000916:	4b47      	ldr	r3, [pc, #284]	; (8000a34 <main+0x294>)
 8000918:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800091c:	b2db      	uxtb	r3, r3
 800091e:	2b01      	cmp	r3, #1
 8000920:	f040 812e 	bne.w	8000b80 <main+0x3e0>
			  HAL_UART_Receive_DMA(&huart1, btCommand, sizeCommand);
 8000924:	f107 030c 	add.w	r3, r7, #12
 8000928:	2214      	movs	r2, #20
 800092a:	4619      	mov	r1, r3
 800092c:	4840      	ldr	r0, [pc, #256]	; (8000a30 <main+0x290>)
 800092e:	f007 fe41 	bl	80085b4 <HAL_UART_Receive_DMA>
			  if (btCommand[0] == '<' && btCommand[2] == '>') {
 8000932:	7b3b      	ldrb	r3, [r7, #12]
 8000934:	2b3c      	cmp	r3, #60	; 0x3c
 8000936:	f040 8123 	bne.w	8000b80 <main+0x3e0>
 800093a:	7bbb      	ldrb	r3, [r7, #14]
 800093c:	2b3e      	cmp	r3, #62	; 0x3e
 800093e:	f040 811f 	bne.w	8000b80 <main+0x3e0>
				  uint16_t CS = 0;
 8000942:	2300      	movs	r3, #0
 8000944:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				  for (int i = 0; i < 18; i++) {
 8000948:	2300      	movs	r3, #0
 800094a:	647b      	str	r3, [r7, #68]	; 0x44
 800094c:	e00d      	b.n	800096a <main+0x1ca>
					  CS = CS + btCommand[i];
 800094e:	f107 020c 	add.w	r2, r7, #12
 8000952:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000954:	4413      	add	r3, r2
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	b29a      	uxth	r2, r3
 800095a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800095e:	4413      	add	r3, r2
 8000960:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				  for (int i = 0; i < 18; i++) {
 8000964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000966:	3301      	adds	r3, #1
 8000968:	647b      	str	r3, [r7, #68]	; 0x44
 800096a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800096c:	2b11      	cmp	r3, #17
 800096e:	ddee      	ble.n	800094e <main+0x1ae>
				  }
				  if (((CS & 0xFF) == btCommand[18]) && (((CS >> 8) & 0xFF) == btCommand[19])) {
 8000970:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000974:	b2db      	uxtb	r3, r3
 8000976:	7fba      	ldrb	r2, [r7, #30]
 8000978:	4293      	cmp	r3, r2
 800097a:	f040 8101 	bne.w	8000b80 <main+0x3e0>
 800097e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	7ffa      	ldrb	r2, [r7, #31]
 800098a:	4293      	cmp	r3, r2
 800098c:	f040 80f8 	bne.w	8000b80 <main+0x3e0>
					  //HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
					  //HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
					  if (btCommand[1] == '1')  { // Clear statistics
 8000990:	7b7b      	ldrb	r3, [r7, #13]
 8000992:	2b31      	cmp	r3, #49	; 0x31
 8000994:	d158      	bne.n	8000a48 <main+0x2a8>
						  for (int i = 0; i < 2050; i++) {
 8000996:	2300      	movs	r3, #0
 8000998:	643b      	str	r3, [r7, #64]	; 0x40
 800099a:	e019      	b.n	80009d0 <main+0x230>
							  spectrData[i][specterHistory] = 0;
 800099c:	4b26      	ldr	r3, [pc, #152]	; (8000a38 <main+0x298>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4619      	mov	r1, r3
 80009a2:	4a1f      	ldr	r2, [pc, #124]	; (8000a20 <main+0x280>)
 80009a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	440b      	add	r3, r1
 80009aa:	2100      	movs	r1, #0
 80009ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							  batteryInterval = 0;
 80009b0:	4b12      	ldr	r3, [pc, #72]	; (80009fc <main+0x25c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
							  if (specterHistory == 1) {
 80009b6:	4b20      	ldr	r3, [pc, #128]	; (8000a38 <main+0x298>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b01      	cmp	r3, #1
 80009bc:	d105      	bne.n	80009ca <main+0x22a>
								  counterCCAlarm = 0;
 80009be:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <main+0x29c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
								  alarmTime = 0;
 80009c4:	4b1e      	ldr	r3, [pc, #120]	; (8000a40 <main+0x2a0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
						  for (int i = 0; i < 2050; i++) {
 80009ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009cc:	3301      	adds	r3, #1
 80009ce:	643b      	str	r3, [r7, #64]	; 0x40
 80009d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80009d2:	f640 0201 	movw	r2, #2049	; 0x801
 80009d6:	4293      	cmp	r3, r2
 80009d8:	dde0      	ble.n	800099c <main+0x1fc>
							  }
						  }
						  oldTimeAll = HAL_GetTick();
 80009da:	f001 fddd 	bl	8002598 <HAL_GetTick>
 80009de:	4603      	mov	r3, r0
 80009e0:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <main+0x254>)
 80009e2:	6013      	str	r3, [r2, #0]
						  counterALL = 0;
 80009e4:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <main+0x2a4>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	e0c9      	b.n	8000b80 <main+0x3e0>
 80009ec:	200042e8 	.word	0x200042e8
 80009f0:	080090fc 	.word	0x080090fc
 80009f4:	20004d9c 	.word	0x20004d9c
 80009f8:	20000003 	.word	0x20000003
 80009fc:	20004da4 	.word	0x20004da4
 8000a00:	20000054 	.word	0x20000054
 8000a04:	48000400 	.word	0x48000400
 8000a08:	200041d4 	.word	0x200041d4
 8000a0c:	20004da8 	.word	0x20004da8
 8000a10:	20004e00 	.word	0x20004e00
 8000a14:	20004220 	.word	0x20004220
 8000a18:	20004df4 	.word	0x20004df4
 8000a1c:	20004d50 	.word	0x20004d50
 8000a20:	20000074 	.word	0x20000074
 8000a24:	20000002 	.word	0x20000002
 8000a28:	20004170 	.word	0x20004170
 8000a2c:	20000004 	.word	0x20000004
 8000a30:	20004324 	.word	0x20004324
 8000a34:	200042a0 	.word	0x200042a0
 8000a38:	20004155 	.word	0x20004155
 8000a3c:	20000050 	.word	0x20000050
 8000a40:	2000005c 	.word	0x2000005c
 8000a44:	20000058 	.word	0x20000058
					  } else if (btCommand[1] == '2') { // Write config data
 8000a48:	7b7b      	ldrb	r3, [r7, #13]
 8000a4a:	2b32      	cmp	r3, #50	; 0x32
 8000a4c:	f040 8084 	bne.w	8000b58 <main+0x3b8>
						  cfgData = ((btCommand[4] << 8) & 0xFF00) | btCommand[3];
 8000a50:	7c3b      	ldrb	r3, [r7, #16]
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	b21a      	sxth	r2, r3
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
 8000a58:	b21b      	sxth	r3, r3
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	b21b      	sxth	r3, r3
 8000a5e:	b29a      	uxth	r2, r3
 8000a60:	4baa      	ldr	r3, [pc, #680]	; (8000d0c <main+0x56c>)
 8000a62:	801a      	strh	r2, [r3, #0]
						  resolution = (uint8_t) (cfgData >> 8 & 0x3);
 8000a64:	4ba9      	ldr	r3, [pc, #676]	; (8000d0c <main+0x56c>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	0a1b      	lsrs	r3, r3, #8
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	f003 0303 	and.w	r3, r3, #3
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	4ba6      	ldr	r3, [pc, #664]	; (8000d10 <main+0x570>)
 8000a76:	701a      	strb	r2, [r3, #0]
						  cfgLevel1 = ((btCommand[6] << 8) & 0xFF00) | btCommand[5];
 8000a78:	7cbb      	ldrb	r3, [r7, #18]
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	b21a      	sxth	r2, r3
 8000a7e:	7c7b      	ldrb	r3, [r7, #17]
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	b29a      	uxth	r2, r3
 8000a88:	4ba2      	ldr	r3, [pc, #648]	; (8000d14 <main+0x574>)
 8000a8a:	801a      	strh	r2, [r3, #0]
						  cfgLevel2 = ((btCommand[8] << 8) & 0xFF00) | btCommand[7];
 8000a8c:	7d3b      	ldrb	r3, [r7, #20]
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	b21a      	sxth	r2, r3
 8000a92:	7cfb      	ldrb	r3, [r7, #19]
 8000a94:	b21b      	sxth	r3, r3
 8000a96:	4313      	orrs	r3, r2
 8000a98:	b21b      	sxth	r3, r3
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	4b9e      	ldr	r3, [pc, #632]	; (8000d18 <main+0x578>)
 8000a9e:	801a      	strh	r2, [r3, #0]
						  cfgLevel3 = ((btCommand[10] << 8) & 0xFF00) | btCommand[9];
 8000aa0:	7dbb      	ldrb	r3, [r7, #22]
 8000aa2:	021b      	lsls	r3, r3, #8
 8000aa4:	b21a      	sxth	r2, r3
 8000aa6:	7d7b      	ldrb	r3, [r7, #21]
 8000aa8:	b21b      	sxth	r3, r3
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	4b9a      	ldr	r3, [pc, #616]	; (8000d1c <main+0x57c>)
 8000ab2:	801a      	strh	r2, [r3, #0]
						  //cfgKoefRh = *(float *) &btCommand[11];
						  cfgKoef.uint = (uint32_t) (btCommand[11] | (uint32_t) btCommand[12] << 8 | (uint32_t) btCommand[13] << 16 | (uint32_t) btCommand[14] << 24);
 8000ab4:	7dfb      	ldrb	r3, [r7, #23]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	7e3b      	ldrb	r3, [r7, #24]
 8000aba:	021b      	lsls	r3, r3, #8
 8000abc:	431a      	orrs	r2, r3
 8000abe:	7e7b      	ldrb	r3, [r7, #25]
 8000ac0:	041b      	lsls	r3, r3, #16
 8000ac2:	431a      	orrs	r2, r3
 8000ac4:	7ebb      	ldrb	r3, [r7, #26]
 8000ac6:	061b      	lsls	r3, r3, #24
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	4a95      	ldr	r2, [pc, #596]	; (8000d20 <main+0x580>)
 8000acc:	6013      	str	r3, [r2, #0]
						  if (cfgKoef.flt > 0) {
 8000ace:	4b94      	ldr	r3, [pc, #592]	; (8000d20 <main+0x580>)
 8000ad0:	edd3 7a00 	vldr	s15, [r3]
 8000ad4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000adc:	dd38      	ble.n	8000b50 <main+0x3b0>
							  //float tmpVal = cfgKoefRh * 1000;
							  float tmpVal = cfgKoef.flt * 1000;
 8000ade:	4b90      	ldr	r3, [pc, #576]	; (8000d20 <main+0x580>)
 8000ae0:	edd3 7a00 	vldr	s15, [r3]
 8000ae4:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8000d24 <main+0x584>
 8000ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aec:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
							  Thr1 = (uint32_t) (tmpVal / (float)cfgLevel1);
 8000af0:	4b88      	ldr	r3, [pc, #544]	; (8000d14 <main+0x574>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	ee07 3a90 	vmov	s15, r3
 8000af8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000afc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b08:	ee17 2a90 	vmov	r2, s15
 8000b0c:	4b86      	ldr	r3, [pc, #536]	; (8000d28 <main+0x588>)
 8000b0e:	601a      	str	r2, [r3, #0]
							  Thr2 = (uint32_t) (tmpVal / (float)cfgLevel2);
 8000b10:	4b81      	ldr	r3, [pc, #516]	; (8000d18 <main+0x578>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	ee07 3a90 	vmov	s15, r3
 8000b18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b1c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b28:	ee17 2a90 	vmov	r2, s15
 8000b2c:	4b7f      	ldr	r3, [pc, #508]	; (8000d2c <main+0x58c>)
 8000b2e:	601a      	str	r2, [r3, #0]
							  Thr3 = (uint32_t) (tmpVal / (float)cfgLevel3);
 8000b30:	4b7a      	ldr	r3, [pc, #488]	; (8000d1c <main+0x57c>)
 8000b32:	881b      	ldrh	r3, [r3, #0]
 8000b34:	ee07 3a90 	vmov	s15, r3
 8000b38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b3c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000b40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b48:	ee17 2a90 	vmov	r2, s15
 8000b4c:	4b78      	ldr	r3, [pc, #480]	; (8000d30 <main+0x590>)
 8000b4e:	601a      	str	r2, [r3, #0]
						  }
						  rwFlash(1); // Write to flash
 8000b50:	2001      	movs	r0, #1
 8000b52:	f7ff fcd7 	bl	8000504 <rwFlash>
 8000b56:	e013      	b.n	8000b80 <main+0x3e0>
					  } else if (btCommand[1] == '3') {  // Request log data.
 8000b58:	7b7b      	ldrb	r3, [r7, #13]
 8000b5a:	2b33      	cmp	r3, #51	; 0x33
 8000b5c:	d103      	bne.n	8000b66 <main+0x3c6>
						  logDataFlag = 1;
 8000b5e:	4b75      	ldr	r3, [pc, #468]	; (8000d34 <main+0x594>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	701a      	strb	r2, [r3, #0]
 8000b64:	e00c      	b.n	8000b80 <main+0x3e0>
					  } else if (btCommand[1] == '4') {  // Toggle to alarm specter array
 8000b66:	7b7b      	ldrb	r3, [r7, #13]
 8000b68:	2b34      	cmp	r3, #52	; 0x34
 8000b6a:	d103      	bne.n	8000b74 <main+0x3d4>
						  specterHistory = 1;
 8000b6c:	4b72      	ldr	r3, [pc, #456]	; (8000d38 <main+0x598>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	e005      	b.n	8000b80 <main+0x3e0>
					  } else if (btCommand[1] == '5') {  // Toggle to normal specter array
 8000b74:	7b7b      	ldrb	r3, [r7, #13]
 8000b76:	2b35      	cmp	r3, #53	; 0x35
 8000b78:	d102      	bne.n	8000b80 <main+0x3e0>
						  specterHistory = 0;
 8000b7a:	4b6f      	ldr	r3, [pc, #444]	; (8000d38 <main+0x598>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
		  }

		  /*
		   *  Transmit data over BT.
		   */
		  if (logDataFlag == 0) {  // Spectert data
 8000b80:	4b6c      	ldr	r3, [pc, #432]	; (8000d34 <main+0x594>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	f083 0301 	eor.w	r3, r3, #1
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 80e6 	beq.w	8000d5c <main+0x5bc>
			  if (specterHistory == 0) {
 8000b90:	4b69      	ldr	r3, [pc, #420]	; (8000d38 <main+0x598>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d138      	bne.n	8000c0a <main+0x46a>
				  prefix[1] = 'B';		// Normal specter
 8000b98:	2342      	movs	r3, #66	; 0x42
 8000b9a:	727b      	strb	r3, [r7, #9]
				  spectrData[0][specterHistory] = (uint16_t) ((HAL_GetTick() - oldTimeAll) / 1000); // Specter collection time.
 8000b9c:	f001 fcfc 	bl	8002598 <HAL_GetTick>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	4b66      	ldr	r3, [pc, #408]	; (8000d3c <main+0x59c>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	4a65      	ldr	r2, [pc, #404]	; (8000d40 <main+0x5a0>)
 8000baa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bae:	0999      	lsrs	r1, r3, #6
 8000bb0:	4b61      	ldr	r3, [pc, #388]	; (8000d38 <main+0x598>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	b289      	uxth	r1, r1
 8000bb8:	4b62      	ldr	r3, [pc, #392]	; (8000d44 <main+0x5a4>)
 8000bba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				  spectrData[1][specterHistory] = (uint16_t) (((HAL_GetTick() - oldTimeAll) / 1000) >> 16);
 8000bbe:	f001 fceb 	bl	8002598 <HAL_GetTick>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	4b5d      	ldr	r3, [pc, #372]	; (8000d3c <main+0x59c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	4a5d      	ldr	r2, [pc, #372]	; (8000d40 <main+0x5a0>)
 8000bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd0:	099b      	lsrs	r3, r3, #6
 8000bd2:	0c1a      	lsrs	r2, r3, #16
 8000bd4:	4b58      	ldr	r3, [pc, #352]	; (8000d38 <main+0x598>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b291      	uxth	r1, r2
 8000bda:	4a5a      	ldr	r2, [pc, #360]	; (8000d44 <main+0x5a4>)
 8000bdc:	3302      	adds	r3, #2
 8000bde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[2][specterHistory] = (uint16_t) (counterALL & 0xFFFF);
 8000be2:	4b59      	ldr	r3, [pc, #356]	; (8000d48 <main+0x5a8>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4b54      	ldr	r3, [pc, #336]	; (8000d38 <main+0x598>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	b291      	uxth	r1, r2
 8000bec:	4a55      	ldr	r2, [pc, #340]	; (8000d44 <main+0x5a4>)
 8000bee:	3304      	adds	r3, #4
 8000bf0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[3][specterHistory] = (uint16_t) (counterALL >> 16);
 8000bf4:	4b54      	ldr	r3, [pc, #336]	; (8000d48 <main+0x5a8>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	0c1a      	lsrs	r2, r3, #16
 8000bfa:	4b4f      	ldr	r3, [pc, #316]	; (8000d38 <main+0x598>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b291      	uxth	r1, r2
 8000c00:	4a50      	ldr	r2, [pc, #320]	; (8000d44 <main+0x5a4>)
 8000c02:	3306      	adds	r3, #6
 8000c04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000c08:	e027      	b.n	8000c5a <main+0x4ba>
			  } else {
				  prefix[1] = 'b';		// Alarm specter
 8000c0a:	2362      	movs	r3, #98	; 0x62
 8000c0c:	727b      	strb	r3, [r7, #9]
				  spectrData[0][specterHistory] = (uint16_t) (alarmTime & 0xFFFF); // Specter collection time.
 8000c0e:	4b4f      	ldr	r3, [pc, #316]	; (8000d4c <main+0x5ac>)
 8000c10:	6819      	ldr	r1, [r3, #0]
 8000c12:	4b49      	ldr	r3, [pc, #292]	; (8000d38 <main+0x598>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	461a      	mov	r2, r3
 8000c18:	b289      	uxth	r1, r1
 8000c1a:	4b4a      	ldr	r3, [pc, #296]	; (8000d44 <main+0x5a4>)
 8000c1c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				  spectrData[1][specterHistory] = (uint16_t) (alarmTime >> 16);
 8000c20:	4b4a      	ldr	r3, [pc, #296]	; (8000d4c <main+0x5ac>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	0c1a      	lsrs	r2, r3, #16
 8000c26:	4b44      	ldr	r3, [pc, #272]	; (8000d38 <main+0x598>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	b291      	uxth	r1, r2
 8000c2c:	4a45      	ldr	r2, [pc, #276]	; (8000d44 <main+0x5a4>)
 8000c2e:	3302      	adds	r3, #2
 8000c30:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[2][specterHistory] = (uint16_t) (counterCCAlarm & 0xFFFF);
 8000c34:	4b46      	ldr	r3, [pc, #280]	; (8000d50 <main+0x5b0>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	4b3f      	ldr	r3, [pc, #252]	; (8000d38 <main+0x598>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b291      	uxth	r1, r2
 8000c3e:	4a41      	ldr	r2, [pc, #260]	; (8000d44 <main+0x5a4>)
 8000c40:	3304      	adds	r3, #4
 8000c42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  spectrData[3][specterHistory] = (uint16_t) (counterCCAlarm >> 16);
 8000c46:	4b42      	ldr	r3, [pc, #264]	; (8000d50 <main+0x5b0>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	0c1a      	lsrs	r2, r3, #16
 8000c4c:	4b3a      	ldr	r3, [pc, #232]	; (8000d38 <main+0x598>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b291      	uxth	r1, r2
 8000c52:	4a3c      	ldr	r2, [pc, #240]	; (8000d44 <main+0x5a4>)
 8000c54:	3306      	adds	r3, #6
 8000c56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  }
			  HAL_UART_Transmit(&huart1, prefix, 3, 1000); // Start sequence.
 8000c5a:	f107 0108 	add.w	r1, r7, #8
 8000c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c62:	2203      	movs	r2, #3
 8000c64:	483b      	ldr	r0, [pc, #236]	; (8000d54 <main+0x5b4>)
 8000c66:	f007 fc10 	bl	800848a <HAL_UART_Transmit>
			  //spectrData[2] = 0;
			  //spectrData[3] = 1;
			  spectrCRC = 0;
 8000c6a:	4b3b      	ldr	r3, [pc, #236]	; (8000d58 <main+0x5b8>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	801a      	strh	r2, [r3, #0]
			  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000c70:	2014      	movs	r0, #20
 8000c72:	f001 fc9d 	bl	80025b0 <HAL_Delay>
			  j = 0;
 8000c76:	2300      	movs	r3, #0
 8000c78:	657b      	str	r3, [r7, #84]	; 0x54
			  for ( int i = 0; i < 1042; i++) {
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000c7e:	e03e      	b.n	8000cfe <main+0x55e>
				  lowSpectr = spectrData[i][specterHistory] & 0xFF;
 8000c80:	4b2d      	ldr	r3, [pc, #180]	; (8000d38 <main+0x598>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4619      	mov	r1, r3
 8000c86:	4a2f      	ldr	r2, [pc, #188]	; (8000d44 <main+0x5a4>)
 8000c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	440b      	add	r3, r1
 8000c8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (spectrData[i][specterHistory] & 0xFF00) >> 8;
 8000c96:	4b28      	ldr	r3, [pc, #160]	; (8000d38 <main+0x598>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4a29      	ldr	r2, [pc, #164]	; (8000d44 <main+0x5a4>)
 8000c9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	440b      	add	r3, r1
 8000ca4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ca8:	0a1b      	lsrs	r3, r3, #8
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	4b28      	ldr	r3, [pc, #160]	; (8000d58 <main+0x5b8>)
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	4413      	add	r3, r2
 8000cba:	b29a      	uxth	r2, r3
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	4413      	add	r3, r2
 8000cc2:	b29a      	uxth	r2, r3
 8000cc4:	4b24      	ldr	r3, [pc, #144]	; (8000d58 <main+0x5b8>)
 8000cc6:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000cc8:	1db9      	adds	r1, r7, #6
 8000cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4820      	ldr	r0, [pc, #128]	; (8000d54 <main+0x5b4>)
 8000cd2:	f007 fbda 	bl	800848a <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000cd6:	1df9      	adds	r1, r7, #7
 8000cd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cdc:	2201      	movs	r2, #1
 8000cde:	481d      	ldr	r0, [pc, #116]	; (8000d54 <main+0x5b4>)
 8000ce0:	f007 fbd3 	bl	800848a <HAL_UART_Transmit>
				  if ( j++ >= 9) {
 8000ce4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ce6:	1c5a      	adds	r2, r3, #1
 8000ce8:	657a      	str	r2, [r7, #84]	; 0x54
 8000cea:	2b08      	cmp	r3, #8
 8000cec:	dd04      	ble.n	8000cf8 <main+0x558>
					  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000cee:	2014      	movs	r0, #20
 8000cf0:	f001 fc5e 	bl	80025b0 <HAL_Delay>
					  j = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	657b      	str	r3, [r7, #84]	; 0x54
			  for ( int i = 0; i < 1042; i++) {
 8000cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d00:	f240 4211 	movw	r2, #1041	; 0x411
 8000d04:	4293      	cmp	r3, r2
 8000d06:	ddbb      	ble.n	8000c80 <main+0x4e0>
 8000d08:	e197      	b.n	800103a <main+0x89a>
 8000d0a:	bf00      	nop
 8000d0c:	20004df6 	.word	0x20004df6
 8000d10:	20004154 	.word	0x20004154
 8000d14:	20004dfc 	.word	0x20004dfc
 8000d18:	20004dfa 	.word	0x20004dfa
 8000d1c:	20004222 	.word	0x20004222
 8000d20:	2000415c 	.word	0x2000415c
 8000d24:	447a0000 	.word	0x447a0000
 8000d28:	20000064 	.word	0x20000064
 8000d2c:	20000068 	.word	0x20000068
 8000d30:	2000006c 	.word	0x2000006c
 8000d34:	20004158 	.word	0x20004158
 8000d38:	20004155 	.word	0x20004155
 8000d3c:	20004d9c 	.word	0x20004d9c
 8000d40:	10624dd3 	.word	0x10624dd3
 8000d44:	20000074 	.word	0x20000074
 8000d48:	20000058 	.word	0x20000058
 8000d4c:	2000005c 	.word	0x2000005c
 8000d50:	20000050 	.word	0x20000050
 8000d54:	20004324 	.word	0x20004324
 8000d58:	20004df8 	.word	0x20004df8
				  }
			  }
		  } else {  // Log data
			  uint32_t logTime = HAL_GetTick() / 1000;
 8000d5c:	f001 fc1c 	bl	8002598 <HAL_GetTick>
 8000d60:	4603      	mov	r3, r0
 8000d62:	4a3a      	ldr	r2, [pc, #232]	; (8000e4c <main+0x6ac>)
 8000d64:	fba2 2303 	umull	r2, r3, r2, r3
 8000d68:	099b      	lsrs	r3, r3, #6
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
			  uint8_t emptyBuff[5] = {0};
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	603b      	str	r3, [r7, #0]
 8000d70:	2300      	movs	r3, #0
 8000d72:	713b      	strb	r3, [r7, #4]
			  logDataFlag = 0;	// Reset log data flag
 8000d74:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <main+0x6b0>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
			  prefix[1] = 'L';
 8000d7a:	234c      	movs	r3, #76	; 0x4c
 8000d7c:	727b      	strb	r3, [r7, #9]
			  HAL_UART_Transmit(&huart1, prefix, 3, 1000); // Start sequence.
 8000d7e:	f107 0108 	add.w	r1, r7, #8
 8000d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d86:	2203      	movs	r2, #3
 8000d88:	4832      	ldr	r0, [pc, #200]	; (8000e54 <main+0x6b4>)
 8000d8a:	f007 fb7e 	bl	800848a <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &logRecords, 1, 1000); // Records count
 8000d8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d92:	2201      	movs	r2, #1
 8000d94:	4930      	ldr	r1, [pc, #192]	; (8000e58 <main+0x6b8>)
 8000d96:	482f      	ldr	r0, [pc, #188]	; (8000e54 <main+0x6b4>)
 8000d98:	f007 fb77 	bl	800848a <HAL_UART_Transmit>
			  spectrCRC = logRecords;
 8000d9c:	4b2e      	ldr	r3, [pc, #184]	; (8000e58 <main+0x6b8>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	4b2e      	ldr	r3, [pc, #184]	; (8000e5c <main+0x6bc>)
 8000da4:	801a      	strh	r2, [r3, #0]
			  /* Send current time */
			  lowSpectr = logTime & 0xFF;
 8000da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	71fb      	strb	r3, [r7, #7]
			  highSpectr = (logTime & 0xFF00) >> 8;
 8000dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dae:	0a1b      	lsrs	r3, r3, #8
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	71bb      	strb	r3, [r7, #6]
			  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	b29a      	uxth	r2, r3
 8000db8:	4b28      	ldr	r3, [pc, #160]	; (8000e5c <main+0x6bc>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	79bb      	ldrb	r3, [r7, #6]
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	4413      	add	r3, r2
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	4b24      	ldr	r3, [pc, #144]	; (8000e5c <main+0x6bc>)
 8000dca:	801a      	strh	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000dcc:	1db9      	adds	r1, r7, #6
 8000dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	481f      	ldr	r0, [pc, #124]	; (8000e54 <main+0x6b4>)
 8000dd6:	f007 fb58 	bl	800848a <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000dda:	1df9      	adds	r1, r7, #7
 8000ddc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de0:	2201      	movs	r2, #1
 8000de2:	481c      	ldr	r0, [pc, #112]	; (8000e54 <main+0x6b4>)
 8000de4:	f007 fb51 	bl	800848a <HAL_UART_Transmit>
			  lowSpectr = (logTime & 0xFF0000) >> 16;
 8000de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dea:	0c1b      	lsrs	r3, r3, #16
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	71fb      	strb	r3, [r7, #7]
			  highSpectr = (logTime & 0xFF000000) >> 24;
 8000df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	71bb      	strb	r3, [r7, #6]
			  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	b29a      	uxth	r2, r3
 8000dfc:	4b17      	ldr	r3, [pc, #92]	; (8000e5c <main+0x6bc>)
 8000dfe:	881b      	ldrh	r3, [r3, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	79bb      	ldrb	r3, [r7, #6]
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	4413      	add	r3, r2
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <main+0x6bc>)
 8000e0e:	801a      	strh	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000e10:	1db9      	adds	r1, r7, #6
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	2201      	movs	r2, #1
 8000e18:	480e      	ldr	r0, [pc, #56]	; (8000e54 <main+0x6b4>)
 8000e1a:	f007 fb36 	bl	800848a <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000e1e:	1df9      	adds	r1, r7, #7
 8000e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e24:	2201      	movs	r2, #1
 8000e26:	480b      	ldr	r0, [pc, #44]	; (8000e54 <main+0x6b4>)
 8000e28:	f007 fb2f 	bl	800848a <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, emptyBuff, 5, 1000);
 8000e2c:	4639      	mov	r1, r7
 8000e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e32:	2205      	movs	r2, #5
 8000e34:	4807      	ldr	r0, [pc, #28]	; (8000e54 <main+0x6b4>)
 8000e36:	f007 fb28 	bl	800848a <HAL_UART_Transmit>
			  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8000e3a:	2014      	movs	r0, #20
 8000e3c:	f001 fbb8 	bl	80025b0 <HAL_Delay>
			  j = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	657b      	str	r3, [r7, #84]	; 0x54
			  for (int i = 0; i < logRecords; i++) {
 8000e44:	2300      	movs	r3, #0
 8000e46:	63bb      	str	r3, [r7, #56]	; 0x38
 8000e48:	e0f0      	b.n	800102c <main+0x88c>
 8000e4a:	bf00      	nop
 8000e4c:	10624dd3 	.word	0x10624dd3
 8000e50:	20004158 	.word	0x20004158
 8000e54:	20004324 	.word	0x20004324
 8000e58:	20004157 	.word	0x20004157
 8000e5c:	20004df8 	.word	0x20004df8
				  lowSpectr = logDat[i].timeData & 0xFF;
 8000e60:	4988      	ldr	r1, [pc, #544]	; (8001084 <main+0x8e4>)
 8000e62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	440b      	add	r3, r1
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].timeData & 0xFF00) >> 8;
 8000e74:	4983      	ldr	r1, [pc, #524]	; (8001084 <main+0x8e4>)
 8000e76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e78:	4613      	mov	r3, r2
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4413      	add	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	440b      	add	r3, r1
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b7e      	ldr	r3, [pc, #504]	; (8001088 <main+0x8e8>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	79bb      	ldrb	r3, [r7, #6]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	4413      	add	r3, r2
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	4b7a      	ldr	r3, [pc, #488]	; (8001088 <main+0x8e8>)
 8000ea0:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000ea2:	1db9      	adds	r1, r7, #6
 8000ea4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	4878      	ldr	r0, [pc, #480]	; (800108c <main+0x8ec>)
 8000eac:	f007 faed 	bl	800848a <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000eb0:	1df9      	adds	r1, r7, #7
 8000eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4874      	ldr	r0, [pc, #464]	; (800108c <main+0x8ec>)
 8000eba:	f007 fae6 	bl	800848a <HAL_UART_Transmit>
				  lowSpectr = (logDat[i].timeData & 0xFF0000) >> 16;
 8000ebe:	4971      	ldr	r1, [pc, #452]	; (8001084 <main+0x8e4>)
 8000ec0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	440b      	add	r3, r1
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	0c1b      	lsrs	r3, r3, #16
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].timeData & 0xFF000000) >> 24;
 8000ed4:	496b      	ldr	r1, [pc, #428]	; (8001084 <main+0x8e4>)
 8000ed6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000ed8:	4613      	mov	r3, r2
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	4413      	add	r3, r2
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	440b      	add	r3, r1
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	0e1b      	lsrs	r3, r3, #24
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	4b66      	ldr	r3, [pc, #408]	; (8001088 <main+0x8e8>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	79bb      	ldrb	r3, [r7, #6]
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	4413      	add	r3, r2
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	4b62      	ldr	r3, [pc, #392]	; (8001088 <main+0x8e8>)
 8000f00:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000f02:	1db9      	adds	r1, r7, #6
 8000f04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4860      	ldr	r0, [pc, #384]	; (800108c <main+0x8ec>)
 8000f0c:	f007 fabd 	bl	800848a <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000f10:	1df9      	adds	r1, r7, #7
 8000f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f16:	2201      	movs	r2, #1
 8000f18:	485c      	ldr	r0, [pc, #368]	; (800108c <main+0x8ec>)
 8000f1a:	f007 fab6 	bl	800848a <HAL_UART_Transmit>
				  spectrCRC = spectrCRC + logDat[i].eventType;
 8000f1e:	4959      	ldr	r1, [pc, #356]	; (8001084 <main+0x8e4>)
 8000f20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f22:	4613      	mov	r3, r2
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	4413      	add	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	4b55      	ldr	r3, [pc, #340]	; (8001088 <main+0x8e8>)
 8000f34:	881b      	ldrh	r3, [r3, #0]
 8000f36:	4413      	add	r3, r2
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	4b53      	ldr	r3, [pc, #332]	; (8001088 <main+0x8e8>)
 8000f3c:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &logDat[i].eventType, 1, 1000);
 8000f3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f40:	4613      	mov	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	4413      	add	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4a4e      	ldr	r2, [pc, #312]	; (8001084 <main+0x8e4>)
 8000f4a:	4413      	add	r3, r2
 8000f4c:	1d19      	adds	r1, r3, #4
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	2201      	movs	r2, #1
 8000f54:	484d      	ldr	r0, [pc, #308]	; (800108c <main+0x8ec>)
 8000f56:	f007 fa98 	bl	800848a <HAL_UART_Transmit>
				  lowSpectr = logDat[i].event_data & 0xFF;
 8000f5a:	494a      	ldr	r1, [pc, #296]	; (8001084 <main+0x8e4>)
 8000f5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f5e:	4613      	mov	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3308      	adds	r3, #8
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].event_data & 0xFF00) >> 8;
 8000f70:	4944      	ldr	r1, [pc, #272]	; (8001084 <main+0x8e4>)
 8000f72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000f74:	4613      	mov	r3, r2
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	3308      	adds	r3, #8
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	0a1b      	lsrs	r3, r3, #8
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	4b3e      	ldr	r3, [pc, #248]	; (8001088 <main+0x8e8>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	4413      	add	r3, r2
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	79bb      	ldrb	r3, [r7, #6]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	4413      	add	r3, r2
 8000f9a:	b29a      	uxth	r2, r3
 8000f9c:	4b3a      	ldr	r3, [pc, #232]	; (8001088 <main+0x8e8>)
 8000f9e:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8000fa0:	1db9      	adds	r1, r7, #6
 8000fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4838      	ldr	r0, [pc, #224]	; (800108c <main+0x8ec>)
 8000faa:	f007 fa6e 	bl	800848a <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8000fae:	1df9      	adds	r1, r7, #7
 8000fb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4835      	ldr	r0, [pc, #212]	; (800108c <main+0x8ec>)
 8000fb8:	f007 fa67 	bl	800848a <HAL_UART_Transmit>
				  lowSpectr = (logDat[i].event_data & 0xFF0000) >> 16;
 8000fbc:	4931      	ldr	r1, [pc, #196]	; (8001084 <main+0x8e4>)
 8000fbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	440b      	add	r3, r1
 8000fca:	3308      	adds	r3, #8
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	0c1b      	lsrs	r3, r3, #16
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	71fb      	strb	r3, [r7, #7]
				  highSpectr = (logDat[i].event_data & 0xFF000000) >> 24;
 8000fd4:	492b      	ldr	r1, [pc, #172]	; (8001084 <main+0x8e4>)
 8000fd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fd8:	4613      	mov	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	4413      	add	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	3308      	adds	r3, #8
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	0e1b      	lsrs	r3, r3, #24
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	71bb      	strb	r3, [r7, #6]
				  spectrCRC = spectrCRC + lowSpectr + highSpectr;
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	4b25      	ldr	r3, [pc, #148]	; (8001088 <main+0x8e8>)
 8000ff2:	881b      	ldrh	r3, [r3, #0]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	4b21      	ldr	r3, [pc, #132]	; (8001088 <main+0x8e8>)
 8001002:	801a      	strh	r2, [r3, #0]
				  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8001004:	1db9      	adds	r1, r7, #6
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100a:	2201      	movs	r2, #1
 800100c:	481f      	ldr	r0, [pc, #124]	; (800108c <main+0x8ec>)
 800100e:	f007 fa3c 	bl	800848a <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8001012:	1df9      	adds	r1, r7, #7
 8001014:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001018:	2201      	movs	r2, #1
 800101a:	481c      	ldr	r0, [pc, #112]	; (800108c <main+0x8ec>)
 800101c:	f007 fa35 	bl	800848a <HAL_UART_Transmit>
				  HAL_Delay(TRANSMIT_DALAY);  // Increase time delay if transmit error.
 8001020:	2014      	movs	r0, #20
 8001022:	f001 fac5 	bl	80025b0 <HAL_Delay>
			  for (int i = 0; i < logRecords; i++) {
 8001026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001028:	3301      	adds	r3, #1
 800102a:	63bb      	str	r3, [r7, #56]	; 0x38
 800102c:	4b18      	ldr	r3, [pc, #96]	; (8001090 <main+0x8f0>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001034:	4293      	cmp	r3, r2
 8001036:	f6ff af13 	blt.w	8000e60 <main+0x6c0>
			  }
		  }
		  /* Transmit CRC */
		  HAL_Delay(TRANSMIT_DALAY);
 800103a:	2014      	movs	r0, #20
 800103c:	f001 fab8 	bl	80025b0 <HAL_Delay>
		  lowSpectr = spectrCRC & 0xFF;
 8001040:	4b11      	ldr	r3, [pc, #68]	; (8001088 <main+0x8e8>)
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	71fb      	strb	r3, [r7, #7]
		  highSpectr = (spectrCRC & 0xFF00) >> 8;
 8001048:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <main+0x8e8>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	0a1b      	lsrs	r3, r3, #8
 800104e:	b29b      	uxth	r3, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	71bb      	strb	r3, [r7, #6]
		  HAL_UART_Transmit(&huart1, &highSpectr, 1, 1000);
 8001054:	1db9      	adds	r1, r7, #6
 8001056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800105a:	2201      	movs	r2, #1
 800105c:	480b      	ldr	r0, [pc, #44]	; (800108c <main+0x8ec>)
 800105e:	f007 fa14 	bl	800848a <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, &lowSpectr, 1, 1000);
 8001062:	1df9      	adds	r1, r7, #7
 8001064:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001068:	2201      	movs	r2, #1
 800106a:	4808      	ldr	r0, [pc, #32]	; (800108c <main+0x8ec>)
 800106c:	f007 fa0d 	bl	800848a <HAL_UART_Transmit>
		  sleepDelay = HAL_GetTick();
 8001070:	f001 fa92 	bl	8002598 <HAL_GetTick>
 8001074:	4603      	mov	r3, r0
 8001076:	4a07      	ldr	r2, [pc, #28]	; (8001094 <main+0x8f4>)
 8001078:	6013      	str	r3, [r2, #0]
		  sleepFlag = 1;
 800107a:	4b07      	ldr	r3, [pc, #28]	; (8001098 <main+0x8f8>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	e03b      	b.n	80010fa <main+0x95a>
 8001082:	bf00      	nop
 8001084:	200043a8 	.word	0x200043a8
 8001088:	20004df8 	.word	0x20004df8
 800108c:	20004324 	.word	0x20004324
 8001090:	20004157 	.word	0x20004157
 8001094:	20004238 	.word	0x20004238
 8001098:	20000003 	.word	0x20000003
	#ifdef DISPLAY_ENABLE
		  HAL_Delay(500);
		  ssd1306_WriteString("BT: disconnect", Font_6x8, 0x01);
	#endif
		  // BT sleep control
		  if (sleepFlag && (HAL_GetTick() - sleepDelay > SLEEPDALAY)) {
 800109c:	4b53      	ldr	r3, [pc, #332]	; (80011ec <main+0xa4c>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d02a      	beq.n	80010fa <main+0x95a>
 80010a4:	f001 fa78 	bl	8002598 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	4b51      	ldr	r3, [pc, #324]	; (80011f0 <main+0xa50>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010b4:	d921      	bls.n	80010fa <main+0x95a>
			  sleepFlag = 0;
 80010b6:	4b4d      	ldr	r3, [pc, #308]	; (80011ec <main+0xa4c>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, (uint8_t*) "AT+SLEEP\n", 9, 1000);    //For JDY-10
 80010bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c0:	2209      	movs	r2, #9
 80010c2:	494c      	ldr	r1, [pc, #304]	; (80011f4 <main+0xa54>)
 80010c4:	484c      	ldr	r0, [pc, #304]	; (80011f8 <main+0xa58>)
 80010c6:	f007 f9e0 	bl	800848a <HAL_UART_Transmit>
			  HAL_Delay(200);
 80010ca:	20c8      	movs	r0, #200	; 0xc8
 80010cc:	f001 fa70 	bl	80025b0 <HAL_Delay>
			  HAL_UART_Transmit(&huart1, (uint8_t*) "AT+SLEEP\r\n", 10, 1000); //For JDY-19
 80010d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d4:	220a      	movs	r2, #10
 80010d6:	4949      	ldr	r1, [pc, #292]	; (80011fc <main+0xa5c>)
 80010d8:	4847      	ldr	r0, [pc, #284]	; (80011f8 <main+0xa58>)
 80010da:	f007 f9d6 	bl	800848a <HAL_UART_Transmit>
			  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 80010de:	2201      	movs	r2, #1
 80010e0:	2108      	movs	r1, #8
 80010e2:	4847      	ldr	r0, [pc, #284]	; (8001200 <main+0xa60>)
 80010e4:	f004 fb08 	bl	80056f8 <HAL_GPIO_WritePin>
			  HAL_TIM_Base_Start_IT(&htim15); // Start timer for turn off LED.
 80010e8:	4846      	ldr	r0, [pc, #280]	; (8001204 <main+0xa64>)
 80010ea:	f005 ffef 	bl	80070cc <HAL_TIM_Base_Start_IT>
			  HAL_UART_DeInit(&huart1);
 80010ee:	4842      	ldr	r0, [pc, #264]	; (80011f8 <main+0xa58>)
 80010f0:	f007 f992 	bl	8008418 <HAL_UART_DeInit>
			  initUART = 1;
 80010f4:	4b44      	ldr	r3, [pc, #272]	; (8001208 <main+0xa68>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  /*
	   * Measure battery voltage and temperature
	   */
	  if ((HAL_GetTick() - batteryInterval > batteryMeasureInterval) || batteryInterval == 0) {
 80010fa:	f001 fa4d 	bl	8002598 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	4b42      	ldr	r3, [pc, #264]	; (800120c <main+0xa6c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	f644 6220 	movw	r2, #20000	; 0x4e20
 800110a:	4293      	cmp	r3, r2
 800110c:	d803      	bhi.n	8001116 <main+0x976>
 800110e:	4b3f      	ldr	r3, [pc, #252]	; (800120c <main+0xa6c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d163      	bne.n	80011de <main+0xa3e>
		  HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_RESET); // Enable common pin
 8001116:	2200      	movs	r2, #0
 8001118:	2140      	movs	r1, #64	; 0x40
 800111a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111e:	f004 faeb 	bl	80056f8 <HAL_GPIO_WritePin>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) &adc1Result, 2);
 8001122:	2202      	movs	r2, #2
 8001124:	493a      	ldr	r1, [pc, #232]	; (8001210 <main+0xa70>)
 8001126:	483b      	ldr	r0, [pc, #236]	; (8001214 <main+0xa74>)
 8001128:	f001 ff40 	bl	8002fac <HAL_ADC_Start_DMA>
		  batteryInterval = HAL_GetTick();
 800112c:	f001 fa34 	bl	8002598 <HAL_GetTick>
 8001130:	4603      	mov	r3, r0
 8001132:	4a36      	ldr	r2, [pc, #216]	; (800120c <main+0xa6c>)
 8001134:	6013      	str	r3, [r2, #0]

		  /* DAC LTC1662 control */
		  //dacValue = 0xa20f;  // Constant for test
		  dacValue = 0x300;  // Constant for test
 8001136:	4b38      	ldr	r3, [pc, #224]	; (8001218 <main+0xa78>)
 8001138:	f44f 7240 	mov.w	r2, #768	; 0x300
 800113c:	801a      	strh	r2, [r3, #0]
		  uint16_t transmitData = 0xA000 | dacValue;
 800113e:	4b36      	ldr	r3, [pc, #216]	; (8001218 <main+0xa78>)
 8001140:	881a      	ldrh	r2, [r3, #0]
 8001142:	4b36      	ldr	r3, [pc, #216]	; (800121c <main+0xa7c>)
 8001144:	4313      	orrs	r3, r2
 8001146:	847b      	strh	r3, [r7, #34]	; 0x22
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_SET);		// Disable CS pin
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800114e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001152:	f004 fad1 	bl	80056f8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_SET);		// Pulse on SCK pin
 8001156:	2201      	movs	r2, #1
 8001158:	2110      	movs	r1, #16
 800115a:	4829      	ldr	r0, [pc, #164]	; (8001200 <main+0xa60>)
 800115c:	f004 facc 	bl	80056f8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	2110      	movs	r1, #16
 8001164:	4826      	ldr	r0, [pc, #152]	; (8001200 <main+0xa60>)
 8001166:	f004 fac7 	bl	80056f8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_RESET);		// Enable CS pin
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001174:	f004 fac0 	bl	80056f8 <HAL_GPIO_WritePin>
		  for (int i = 0; i < 16; i++) {
 8001178:	2300      	movs	r3, #0
 800117a:	637b      	str	r3, [r7, #52]	; 0x34
 800117c:	e025      	b.n	80011ca <main+0xa2a>
			  if ((transmitData & (1 << (15 - i))) == 0) {
 800117e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001182:	f1c3 030f 	rsb	r3, r3, #15
 8001186:	fa42 f303 	asr.w	r3, r2, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <main+0xa02>
				  HAL_GPIO_WritePin(GPIOA, SDI_DAC, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001198:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800119c:	f004 faac 	bl	80056f8 <HAL_GPIO_WritePin>
 80011a0:	e006      	b.n	80011b0 <main+0xa10>
			  } else {
				  HAL_GPIO_WritePin(GPIOA, SDI_DAC, GPIO_PIN_SET);
 80011a2:	2201      	movs	r2, #1
 80011a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ac:	f004 faa4 	bl	80056f8 <HAL_GPIO_WritePin>
			  }
			  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_SET);		// Pulse on SCK pin
 80011b0:	2201      	movs	r2, #1
 80011b2:	2110      	movs	r1, #16
 80011b4:	4812      	ldr	r0, [pc, #72]	; (8001200 <main+0xa60>)
 80011b6:	f004 fa9f 	bl	80056f8 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOB, SCK_DAC, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2110      	movs	r1, #16
 80011be:	4810      	ldr	r0, [pc, #64]	; (8001200 <main+0xa60>)
 80011c0:	f004 fa9a 	bl	80056f8 <HAL_GPIO_WritePin>
		  for (int i = 0; i < 16; i++) {
 80011c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011c6:	3301      	adds	r3, #1
 80011c8:	637b      	str	r3, [r7, #52]	; 0x34
 80011ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	ddd6      	ble.n	800117e <main+0x9de>
		  }
		  HAL_GPIO_WritePin(GPIOA, CS_DAC, GPIO_PIN_SET);		// Disable CS pin and execute command
 80011d0:	2201      	movs	r2, #1
 80011d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011da:	f004 fa8d 	bl	80056f8 <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(500);
 80011de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011e2:	f001 f9e5 	bl	80025b0 <HAL_Delay>
  {
 80011e6:	f7ff bb45 	b.w	8000874 <main+0xd4>
 80011ea:	bf00      	nop
 80011ec:	20000003 	.word	0x20000003
 80011f0:	20004238 	.word	0x20004238
 80011f4:	080090e4 	.word	0x080090e4
 80011f8:	20004324 	.word	0x20004324
 80011fc:	080090f0 	.word	0x080090f0
 8001200:	48000400 	.word	0x48000400
 8001204:	200041d4 	.word	0x200041d4
 8001208:	20000004 	.word	0x20000004
 800120c:	20004da4 	.word	0x20004da4
 8001210:	20004164 	.word	0x20004164
 8001214:	2000423c 	.word	0x2000423c
 8001218:	20004168 	.word	0x20004168
 800121c:	ffffa000 	.word	0xffffa000

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b096      	sub	sp, #88	; 0x58
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	2244      	movs	r2, #68	; 0x44
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f007 ff44 	bl	80090bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001242:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001246:	f004 fea1 	bl	8005f8c <HAL_PWREx_ControlVoltageScaling>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001250:	f000 fb78 	bl	8001944 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001254:	2318      	movs	r3, #24
 8001256:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001258:	2301      	movs	r3, #1
 800125a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800125c:	2301      	movs	r3, #1
 800125e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8001264:	2370      	movs	r3, #112	; 0x70
 8001266:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001268:	2300      	movs	r3, #0
 800126a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	4618      	mov	r0, r3
 8001272:	f004 fee1 	bl	8006038 <HAL_RCC_OscConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0x60>
  {
    Error_Handler();
 800127c:	f000 fb62 	bl	8001944 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001280:	230f      	movs	r3, #15
 8001282:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8001288:	23b0      	movs	r3, #176	; 0xb0
 800128a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001294:	463b      	mov	r3, r7
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f005 fb33 	bl	8006904 <HAL_RCC_ClockConfig>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80012a4:	f000 fb4e 	bl	8001944 <Error_Handler>
  }
}
 80012a8:	bf00      	nop
 80012aa:	3758      	adds	r7, #88	; 0x58
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	; 0x28
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012b6:	f107 031c 	add.w	r3, r7, #28
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
 80012d0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80012d2:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012d4:	4a3c      	ldr	r2, [pc, #240]	; (80013c8 <MX_ADC1_Init+0x118>)
 80012d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80012d8:	4b3a      	ldr	r3, [pc, #232]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012da:	2200      	movs	r2, #0
 80012dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80012de:	4b39      	ldr	r3, [pc, #228]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012e0:	2208      	movs	r2, #8
 80012e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012e4:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012ea:	4b36      	ldr	r3, [pc, #216]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012ec:	2201      	movs	r2, #1
 80012ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f0:	4b34      	ldr	r3, [pc, #208]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012f2:	2204      	movs	r2, #4
 80012f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 80012f6:	4b33      	ldr	r3, [pc, #204]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012f8:	2201      	movs	r2, #1
 80012fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012fc:	4b31      	ldr	r3, [pc, #196]	; (80013c4 <MX_ADC1_Init+0x114>)
 80012fe:	2200      	movs	r2, #0
 8001300:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8001302:	4b30      	ldr	r3, [pc, #192]	; (80013c4 <MX_ADC1_Init+0x114>)
 8001304:	2202      	movs	r2, #2
 8001306:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001308:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <MX_ADC1_Init+0x114>)
 800130a:	2200      	movs	r2, #0
 800130c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001310:	4b2c      	ldr	r3, [pc, #176]	; (80013c4 <MX_ADC1_Init+0x114>)
 8001312:	2200      	movs	r2, #0
 8001314:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001316:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <MX_ADC1_Init+0x114>)
 8001318:	2200      	movs	r2, #0
 800131a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800131c:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <MX_ADC1_Init+0x114>)
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001324:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <MX_ADC1_Init+0x114>)
 8001326:	2200      	movs	r2, #0
 8001328:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <MX_ADC1_Init+0x114>)
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001332:	4824      	ldr	r0, [pc, #144]	; (80013c4 <MX_ADC1_Init+0x114>)
 8001334:	f001 fbb8 	bl	8002aa8 <HAL_ADC_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800133e:	f000 fb01 	bl	8001944 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001346:	f107 031c 	add.w	r3, r7, #28
 800134a:	4619      	mov	r1, r3
 800134c:	481d      	ldr	r0, [pc, #116]	; (80013c4 <MX_ADC1_Init+0x114>)
 800134e:	f003 f883 	bl	8004458 <HAL_ADCEx_MultiModeConfigChannel>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001358:	f000 faf4 	bl	8001944 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <MX_ADC1_Init+0x11c>)
 800135e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001360:	2306      	movs	r3, #6
 8001362:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8001364:	2303      	movs	r3, #3
 8001366:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001368:	237f      	movs	r3, #127	; 0x7f
 800136a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800136c:	2304      	movs	r3, #4
 800136e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 1;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	4619      	mov	r1, r3
 8001378:	4812      	ldr	r0, [pc, #72]	; (80013c4 <MX_ADC1_Init+0x114>)
 800137a:	f002 f97b 	bl	8003674 <HAL_ADC_ConfigChannel>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001384:	f000 fade 	bl	8001944 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MX_ADC1_Init+0x120>)
 800138a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800138c:	230c      	movs	r3, #12
 800138e:	60bb      	str	r3, [r7, #8]
  sConfig.Offset = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	4619      	mov	r1, r3
 8001398:	480a      	ldr	r0, [pc, #40]	; (80013c4 <MX_ADC1_Init+0x114>)
 800139a:	f002 f96b 	bl	8003674 <HAL_ADC_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80013a4:	f000 face 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  while (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK);
 80013a8:	bf00      	nop
 80013aa:	217f      	movs	r1, #127	; 0x7f
 80013ac:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_ADC1_Init+0x114>)
 80013ae:	f002 ffc1 	bl	8004334 <HAL_ADCEx_Calibration_Start>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1f8      	bne.n	80013aa <MX_ADC1_Init+0xfa>

  /* USER CODE END ADC1_Init 2 */

}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	3728      	adds	r7, #40	; 0x28
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	2000423c 	.word	0x2000423c
 80013c8:	50040000 	.word	0x50040000
 80013cc:	32601000 	.word	0x32601000
 80013d0:	c7520000 	.word	0xc7520000

080013d4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013da:	463b      	mov	r3, r7
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
 80013e8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80013ea:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <MX_ADC2_Init+0xd0>)
 80013ec:	4a2e      	ldr	r2, [pc, #184]	; (80014a8 <MX_ADC2_Init+0xd4>)
 80013ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <MX_ADC2_Init+0xd0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013f6:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <MX_ADC2_Init+0xd0>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fc:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <MX_ADC2_Init+0xd0>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001408:	4b26      	ldr	r3, [pc, #152]	; (80014a4 <MX_ADC2_Init+0xd0>)
 800140a:	2204      	movs	r2, #4
 800140c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = ENABLE;
 800140e:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001410:	2201      	movs	r2, #1
 8001412:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001414:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001416:	2200      	movs	r2, #0
 8001418:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800141a:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <MX_ADC2_Init+0xd0>)
 800141c:	2201      	movs	r2, #1
 800141e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001420:	4b20      	ldr	r3, [pc, #128]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8001428:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <MX_ADC2_Init+0xd0>)
 800142a:	f44f 62b0 	mov.w	r2, #1408	; 0x580
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001430:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001436:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <MX_ADC2_Init+0xd0>)
 800143a:	2200      	movs	r2, #0
 800143c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001442:	2200      	movs	r2, #0
 8001444:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001448:	2200      	movs	r2, #0
 800144a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800144e:	4815      	ldr	r0, [pc, #84]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001450:	f001 fb2a 	bl	8002aa8 <HAL_ADC_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800145a:	f000 fa73 	bl	8001944 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800145e:	4b13      	ldr	r3, [pc, #76]	; (80014ac <MX_ADC2_Init+0xd8>)
 8001460:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001462:	2306      	movs	r3, #6
 8001464:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8001466:	2303      	movs	r3, #3
 8001468:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800146a:	237f      	movs	r3, #127	; 0x7f
 800146c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 1;
 8001472:	2301      	movs	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001476:	463b      	mov	r3, r7
 8001478:	4619      	mov	r1, r3
 800147a:	480a      	ldr	r0, [pc, #40]	; (80014a4 <MX_ADC2_Init+0xd0>)
 800147c:	f002 f8fa 	bl	8003674 <HAL_ADC_ConfigChannel>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001486:	f000 fa5d 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */
  while(HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK);
 800148a:	bf00      	nop
 800148c:	217f      	movs	r1, #127	; 0x7f
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_ADC2_Init+0xd0>)
 8001490:	f002 ff50 	bl	8004334 <HAL_ADCEx_Calibration_Start>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f8      	bne.n	800148c <MX_ADC2_Init+0xb8>
  //HAL_ADCEx_Calibration_SetValue(&hadc2, ADC_SINGLE_ENDED, cal_dat);

  //while(HAL_ADCEx_Calibration_Start(&hadc2, ADC_DIFFERENTIAL_ENDED) != HAL_OK);
  /* USER CODE END ADC2_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bf00      	nop
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20004170 	.word	0x20004170
 80014a8:	50040100 	.word	0x50040100
 80014ac:	43210000 	.word	0x43210000

080014b0 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014b6:	4a15      	ldr	r2, [pc, #84]	; (800150c <MX_LPTIM2_Init+0x5c>)
 80014b8:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014bc:	2200      	movs	r2, #0
 80014be:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014cc:	615a      	str	r2, [r3, #20]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014d6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80014da:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	631a      	str	r2, [r3, #48]	; 0x30
  hlptim2.Init.RepetitionCounter = 0;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80014f4:	4804      	ldr	r0, [pc, #16]	; (8001508 <MX_LPTIM2_Init+0x58>)
 80014f6:	f004 f917 	bl	8005728 <HAL_LPTIM_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_LPTIM2_Init+0x54>
  {
    Error_Handler();
 8001500:	f000 fa20 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200042e8 	.word	0x200042e8
 800150c:	40009400 	.word	0x40009400

08001510 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08e      	sub	sp, #56	; 0x38
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001516:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	f107 031c 	add.w	r3, r7, #28
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	60da      	str	r2, [r3, #12]
 800153c:	611a      	str	r2, [r3, #16]
 800153e:	615a      	str	r2, [r3, #20]
 8001540:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001542:	4b31      	ldr	r3, [pc, #196]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001544:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001548:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800154a:	4b2f      	ldr	r3, [pc, #188]	; (8001608 <MX_TIM2_Init+0xf8>)
 800154c:	2200      	movs	r2, #0
 800154e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001550:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48;
 8001556:	4b2c      	ldr	r3, [pc, #176]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001558:	2230      	movs	r2, #48	; 0x30
 800155a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155c:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <MX_TIM2_Init+0xf8>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001564:	2280      	movs	r2, #128	; 0x80
 8001566:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001568:	4827      	ldr	r0, [pc, #156]	; (8001608 <MX_TIM2_Init+0xf8>)
 800156a:	f005 fd57 	bl	800701c <HAL_TIM_Base_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001574:	f000 f9e6 	bl	8001944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001578:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800157e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001582:	4619      	mov	r1, r3
 8001584:	4820      	ldr	r0, [pc, #128]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001586:	f006 f9db 	bl	8007940 <HAL_TIM_ConfigClockSource>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001590:	f000 f9d8 	bl	8001944 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001594:	481c      	ldr	r0, [pc, #112]	; (8001608 <MX_TIM2_Init+0xf8>)
 8001596:	f005 fe1c 	bl	80071d2 <HAL_TIM_OC_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80015a0:	f000 f9d0 	bl	8001944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015a4:	2320      	movs	r3, #32
 80015a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ac:	f107 031c 	add.w	r3, r7, #28
 80015b0:	4619      	mov	r1, r3
 80015b2:	4815      	ldr	r0, [pc, #84]	; (8001608 <MX_TIM2_Init+0xf8>)
 80015b4:	f006 fe5e 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015be:	f000 f9c1 	bl	8001944 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80015c2:	2330      	movs	r3, #48	; 0x30
 80015c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015d2:	463b      	mov	r3, r7
 80015d4:	220c      	movs	r2, #12
 80015d6:	4619      	mov	r1, r3
 80015d8:	480b      	ldr	r0, [pc, #44]	; (8001608 <MX_TIM2_Init+0xf8>)
 80015da:	f006 f93b 	bl	8007854 <HAL_TIM_OC_ConfigChannel>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80015e4:	f000 f9ae 	bl	8001944 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_4);
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <MX_TIM2_Init+0xf8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	69da      	ldr	r2, [r3, #28]
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_TIM2_Init+0xf8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015f6:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <MX_TIM2_Init+0xf8>)
 80015fa:	f000 fb5b 	bl	8001cb4 <HAL_TIM_MspPostInit>

}
 80015fe:	bf00      	nop
 8001600:	3738      	adds	r7, #56	; 0x38
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20004da8 	.word	0x20004da8

0800160c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800161c:	4b14      	ldr	r3, [pc, #80]	; (8001670 <MX_TIM6_Init+0x64>)
 800161e:	4a15      	ldr	r2, [pc, #84]	; (8001674 <MX_TIM6_Init+0x68>)
 8001620:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2;
 8001622:	4b13      	ldr	r3, [pc, #76]	; (8001670 <MX_TIM6_Init+0x64>)
 8001624:	2202      	movs	r2, #2
 8001626:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <MX_TIM6_Init+0x64>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20000;
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <MX_TIM6_Init+0x64>)
 8001630:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001634:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <MX_TIM6_Init+0x64>)
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <MX_TIM6_Init+0x64>)
 800163e:	f005 fced 	bl	800701c <HAL_TIM_Base_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001648:	f000 f97c 	bl	8001944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	4619      	mov	r1, r3
 8001658:	4805      	ldr	r0, [pc, #20]	; (8001670 <MX_TIM6_Init+0x64>)
 800165a:	f006 fe0b 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001664:	f000 f96e 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20004d50 	.word	0x20004d50
 8001674:	40001000 	.word	0x40001000

08001678 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b088      	sub	sp, #32
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001696:	4b23      	ldr	r3, [pc, #140]	; (8001724 <MX_TIM15_Init+0xac>)
 8001698:	4a23      	ldr	r2, [pc, #140]	; (8001728 <MX_TIM15_Init+0xb0>)
 800169a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 800169c:	4b21      	ldr	r3, [pc, #132]	; (8001724 <MX_TIM15_Init+0xac>)
 800169e:	2200      	movs	r2, #0
 80016a0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <MX_TIM15_Init+0xac>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100;
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <MX_TIM15_Init+0xac>)
 80016aa:	2264      	movs	r2, #100	; 0x64
 80016ac:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <MX_TIM15_Init+0xac>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <MX_TIM15_Init+0xac>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016ba:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <MX_TIM15_Init+0xac>)
 80016bc:	2280      	movs	r2, #128	; 0x80
 80016be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80016c0:	4818      	ldr	r0, [pc, #96]	; (8001724 <MX_TIM15_Init+0xac>)
 80016c2:	f005 fcab 	bl	800701c <HAL_TIM_Base_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 80016cc:	f000 f93a 	bl	8001944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80016d6:	f107 0310 	add.w	r3, r7, #16
 80016da:	4619      	mov	r1, r3
 80016dc:	4811      	ldr	r0, [pc, #68]	; (8001724 <MX_TIM15_Init+0xac>)
 80016de:	f006 f92f 	bl	8007940 <HAL_TIM_ConfigClockSource>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 80016e8:	f000 f92c 	bl	8001944 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim15, TIM_OPMODE_SINGLE) != HAL_OK)
 80016ec:	2108      	movs	r1, #8
 80016ee:	480d      	ldr	r0, [pc, #52]	; (8001724 <MX_TIM15_Init+0xac>)
 80016f0:	f005 ff36 	bl	8007560 <HAL_TIM_OnePulse_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM15_Init+0x86>
  {
    Error_Handler();
 80016fa:	f000 f923 	bl	8001944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016fe:	2320      	movs	r3, #32
 8001700:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	4619      	mov	r1, r3
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <MX_TIM15_Init+0xac>)
 800170c:	f006 fdb2 	bl	8008274 <HAL_TIMEx_MasterConfigSynchronization>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM15_Init+0xa2>
  {
    Error_Handler();
 8001716:	f000 f915 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */
  /* USER CODE END TIM15_Init 2 */

}
 800171a:	bf00      	nop
 800171c:	3720      	adds	r7, #32
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200041d4 	.word	0x200041d4
 8001728:	40014000 	.word	0x40014000

0800172c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001730:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_TIM16_Init+0x58>)
 8001732:	4a15      	ldr	r2, [pc, #84]	; (8001788 <MX_TIM16_Init+0x5c>)
 8001734:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001736:	4b13      	ldr	r3, [pc, #76]	; (8001784 <MX_TIM16_Init+0x58>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b11      	ldr	r3, [pc, #68]	; (8001784 <MX_TIM16_Init+0x58>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 30000;
 8001742:	4b10      	ldr	r3, [pc, #64]	; (8001784 <MX_TIM16_Init+0x58>)
 8001744:	f247 5230 	movw	r2, #30000	; 0x7530
 8001748:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <MX_TIM16_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001750:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <MX_TIM16_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <MX_TIM16_Init+0x58>)
 8001758:	2280      	movs	r2, #128	; 0x80
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800175c:	4809      	ldr	r0, [pc, #36]	; (8001784 <MX_TIM16_Init+0x58>)
 800175e:	f005 fc5d 	bl	800701c <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001768:	f000 f8ec 	bl	8001944 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800176c:	2108      	movs	r1, #8
 800176e:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_TIM16_Init+0x58>)
 8001770:	f005 fef6 	bl	8007560 <HAL_TIM_OnePulse_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800177a:	f000 f8e3 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20004e00 	.word	0x20004e00
 8001788:	40014400 	.word	0x40014400

0800178c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001790:	4b16      	ldr	r3, [pc, #88]	; (80017ec <MX_USART1_UART_Init+0x60>)
 8001792:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <MX_USART1_UART_Init+0x64>)
 8001794:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <MX_USART1_UART_Init+0x60>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b13      	ldr	r3, [pc, #76]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b11      	ldr	r3, [pc, #68]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b10      	ldr	r3, [pc, #64]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c2:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017ca:	2220      	movs	r2, #32
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80017ce:	4b07      	ldr	r3, [pc, #28]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017d4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017d6:	4805      	ldr	r0, [pc, #20]	; (80017ec <MX_USART1_UART_Init+0x60>)
 80017d8:	f006 fdd0 	bl	800837c <HAL_UART_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80017e2:	f000 f8af 	bl	8001944 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20004324 	.word	0x20004324
 80017f0:	40013800 	.word	0x40013800

080017f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <MX_DMA_Init+0x48>)
 80017fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017fe:	4a0f      	ldr	r2, [pc, #60]	; (800183c <MX_DMA_Init+0x48>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6493      	str	r3, [r2, #72]	; 0x48
 8001806:	4b0d      	ldr	r3, [pc, #52]	; (800183c <MX_DMA_Init+0x48>)
 8001808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	200b      	movs	r0, #11
 8001818:	f002 ff9d 	bl	8004756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800181c:	200b      	movs	r0, #11
 800181e:	f002 ffb6 	bl	800478e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2100      	movs	r1, #0
 8001826:	200f      	movs	r0, #15
 8001828:	f002 ff95 	bl	8004756 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800182c:	200f      	movs	r0, #15
 800182e:	f002 ffae 	bl	800478e <HAL_NVIC_EnableIRQ>

}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000

08001840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001846:	f107 030c 	add.w	r3, r7, #12
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
 8001854:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001856:	4b38      	ldr	r3, [pc, #224]	; (8001938 <MX_GPIO_Init+0xf8>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	4a37      	ldr	r2, [pc, #220]	; (8001938 <MX_GPIO_Init+0xf8>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001862:	4b35      	ldr	r3, [pc, #212]	; (8001938 <MX_GPIO_Init+0xf8>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	4b32      	ldr	r3, [pc, #200]	; (8001938 <MX_GPIO_Init+0xf8>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	4a31      	ldr	r2, [pc, #196]	; (8001938 <MX_GPIO_Init+0xf8>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187a:	4b2f      	ldr	r3, [pc, #188]	; (8001938 <MX_GPIO_Init+0xf8>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|DI_Pin|CS_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 518a 	mov.w	r1, #4416	; 0x1140
 800188c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001890:	f003 ff32 	bl	80056f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|SC_Pin, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	2118      	movs	r1, #24
 8001898:	4828      	ldr	r0, [pc, #160]	; (800193c <MX_GPIO_Init+0xfc>)
 800189a:	f003 ff2d 	bl	80056f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800189e:	2340      	movs	r3, #64	; 0x40
 80018a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018a2:	2311      	movs	r3, #17
 80018a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	4619      	mov	r1, r3
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b8:	f003 fcc2 	bl	8005240 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_Pin CS_Pin */
  GPIO_InitStruct.Pin = DI_Pin|CS_Pin;
 80018bc:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80018c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 030c 	add.w	r3, r7, #12
 80018d2:	4619      	mov	r1, r3
 80018d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d8:	f003 fcb2 	bl	8005240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80018dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80018e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018e2:	4b17      	ldr	r3, [pc, #92]	; (8001940 <MX_GPIO_Init+0x100>)
 80018e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f4:	f003 fca4 	bl	8005240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001906:	f107 030c 	add.w	r3, r7, #12
 800190a:	4619      	mov	r1, r3
 800190c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001910:	f003 fc96 	bl	8005240 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 SC_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|SC_Pin;
 8001914:	2318      	movs	r3, #24
 8001916:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	4619      	mov	r1, r3
 800192a:	4804      	ldr	r0, [pc, #16]	; (800193c <MX_GPIO_Init+0xfc>)
 800192c:	f003 fc88 	bl	8005240 <HAL_GPIO_Init>

}
 8001930:	bf00      	nop
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40021000 	.word	0x40021000
 800193c:	48000400 	.word	0x48000400
 8001940:	10110000 	.word	0x10110000

08001944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <HAL_MspInit+0x44>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800195e:	4a0e      	ldr	r2, [pc, #56]	; (8001998 <HAL_MspInit+0x44>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6613      	str	r3, [r2, #96]	; 0x60
 8001966:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <HAL_MspInit+0x44>)
 8001968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <HAL_MspInit+0x44>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001976:	4a08      	ldr	r2, [pc, #32]	; (8001998 <HAL_MspInit+0x44>)
 8001978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800197c:	6593      	str	r3, [r2, #88]	; 0x58
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_MspInit+0x44>)
 8001980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40021000 	.word	0x40021000

0800199c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b098      	sub	sp, #96	; 0x60
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019b4:	f107 0318 	add.w	r3, r7, #24
 80019b8:	2234      	movs	r2, #52	; 0x34
 80019ba:	2100      	movs	r1, #0
 80019bc:	4618      	mov	r0, r3
 80019be:	f007 fb7d 	bl	80090bc <memset>
  if(hadc->Instance==ADC1)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a5e      	ldr	r2, [pc, #376]	; (8001b40 <HAL_ADC_MspInit+0x1a4>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d16e      	bne.n	8001aaa <HAL_ADC_MspInit+0x10e>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019d0:	61bb      	str	r3, [r7, #24]
    //PeriphClkInit.AdcClockSelection = ADCCLockSelection;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d2:	f107 0318 	add.w	r3, r7, #24
 80019d6:	4618      	mov	r0, r3
 80019d8:	f005 f99a 	bl	8006d10 <HAL_RCCEx_PeriphCLKConfig>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <HAL_ADC_MspInit+0x4a>
    {
      Error_Handler();
 80019e2:	f7ff ffaf 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80019e6:	4b57      	ldr	r3, [pc, #348]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	3301      	adds	r3, #1
 80019ec:	4a55      	ldr	r2, [pc, #340]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 80019ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80019f0:	4b54      	ldr	r3, [pc, #336]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d10b      	bne.n	8001a10 <HAL_ADC_MspInit+0x74>
      __HAL_RCC_ADC_CLK_ENABLE();
 80019f8:	4b53      	ldr	r3, [pc, #332]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 80019fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fc:	4a52      	ldr	r2, [pc, #328]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 80019fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a04:	4b50      	ldr	r3, [pc, #320]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b4d      	ldr	r3, [pc, #308]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	4a4c      	ldr	r2, [pc, #304]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1c:	4b4a      	ldr	r3, [pc, #296]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a2c:	230b      	movs	r3, #11
 8001a2e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a34:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a3e:	f003 fbff 	bl	8005240 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a42:	4b42      	ldr	r3, [pc, #264]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a44:	4a42      	ldr	r2, [pc, #264]	; (8001b50 <HAL_ADC_MspInit+0x1b4>)
 8001a46:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001a48:	4b40      	ldr	r3, [pc, #256]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a4e:	4b3f      	ldr	r3, [pc, #252]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a54:	4b3d      	ldr	r3, [pc, #244]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a5a:	4b3c      	ldr	r3, [pc, #240]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a5c:	2280      	movs	r2, #128	; 0x80
 8001a5e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a60:	4b3a      	ldr	r3, [pc, #232]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a66:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a68:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a6e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a70:	4b36      	ldr	r3, [pc, #216]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a76:	4b35      	ldr	r3, [pc, #212]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a7c:	4833      	ldr	r0, [pc, #204]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a7e:	f002 fea1 	bl	80047c4 <HAL_DMA_Init>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8001a88:	f7ff ff5c 	bl	8001944 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a2f      	ldr	r2, [pc, #188]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a90:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a92:	4a2e      	ldr	r2, [pc, #184]	; (8001b4c <HAL_ADC_MspInit+0x1b0>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2012      	movs	r0, #18
 8001a9e:	f002 fe5a 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001aa2:	2012      	movs	r0, #18
 8001aa4:	f002 fe73 	bl	800478e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001aa8:	e046      	b.n	8001b38 <HAL_ADC_MspInit+0x19c>
  else if(hadc->Instance==ADC2)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a29      	ldr	r2, [pc, #164]	; (8001b54 <HAL_ADC_MspInit+0x1b8>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d141      	bne.n	8001b38 <HAL_ADC_MspInit+0x19c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ab4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ab8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aba:	f107 0318 	add.w	r3, r7, #24
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f005 f926 	bl	8006d10 <HAL_RCCEx_PeriphCLKConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_ADC_MspInit+0x132>
      Error_Handler();
 8001aca:	f7ff ff3b 	bl	8001944 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001ace:	4b1d      	ldr	r3, [pc, #116]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	4a1b      	ldr	r2, [pc, #108]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 8001ad6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_ADC_MspInit+0x1a8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d10b      	bne.n	8001af8 <HAL_ADC_MspInit+0x15c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae4:	4a18      	ldr	r2, [pc, #96]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001ae6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001aea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aec:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af8:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afc:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001afe:	f043 0302 	orr.w	r3, r3, #2
 8001b02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b04:	4b10      	ldr	r3, [pc, #64]	; (8001b48 <HAL_ADC_MspInit+0x1ac>)
 8001b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b10:	2302      	movs	r3, #2
 8001b12:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b14:	230b      	movs	r3, #11
 8001b16:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001b20:	4619      	mov	r1, r3
 8001b22:	480d      	ldr	r0, [pc, #52]	; (8001b58 <HAL_ADC_MspInit+0x1bc>)
 8001b24:	f003 fb8c 	bl	8005240 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	2012      	movs	r0, #18
 8001b2e:	f002 fe12 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001b32:	2012      	movs	r0, #18
 8001b34:	f002 fe2b 	bl	800478e <HAL_NVIC_EnableIRQ>
}
 8001b38:	bf00      	nop
 8001b3a:	3760      	adds	r7, #96	; 0x60
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	50040000 	.word	0x50040000
 8001b44:	20004160 	.word	0x20004160
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	20004d08 	.word	0x20004d08
 8001b50:	40020008 	.word	0x40020008
 8001b54:	50040100 	.word	0x50040100
 8001b58:	48000400 	.word	0x48000400

08001b5c <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b090      	sub	sp, #64	; 0x40
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	2234      	movs	r2, #52	; 0x34
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f007 faa5 	bl	80090bc <memset>
  if(hlptim->Instance==LPTIM2)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a15      	ldr	r2, [pc, #84]	; (8001bcc <HAL_LPTIM_MspInit+0x70>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d123      	bne.n	8001bc4 <HAL_LPTIM_MspInit+0x68>
  /* USER CODE BEGIN LPTIM2_MspInit 0 */

  /* USER CODE END LPTIM2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8001b7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b80:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSI;
 8001b82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b86:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b88:	f107 030c 	add.w	r3, r7, #12
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f005 f8bf 	bl	8006d10 <HAL_RCCEx_PeriphCLKConfig>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <HAL_LPTIM_MspInit+0x40>
    {
      Error_Handler();
 8001b98:	f7ff fed4 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <HAL_LPTIM_MspInit+0x74>)
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	; (8001bd0 <HAL_LPTIM_MspInit+0x74>)
 8001ba2:	f043 0320 	orr.w	r3, r3, #32
 8001ba6:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001ba8:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <HAL_LPTIM_MspInit+0x74>)
 8001baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	2042      	movs	r0, #66	; 0x42
 8001bba:	f002 fdcc 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 8001bbe:	2042      	movs	r0, #66	; 0x42
 8001bc0:	f002 fde5 	bl	800478e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8001bc4:	bf00      	nop
 8001bc6:	3740      	adds	r7, #64	; 0x40
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40009400 	.word	0x40009400
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be4:	d10c      	bne.n	8001c00 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001be6:	4b2f      	ldr	r3, [pc, #188]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a2e      	ldr	r2, [pc, #184]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001bfe:	e04c      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a28      	ldr	r2, [pc, #160]	; (8001ca8 <HAL_TIM_Base_MspInit+0xd4>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d114      	bne.n	8001c34 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c0a:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	4a25      	ldr	r2, [pc, #148]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c10:	f043 0310 	orr.w	r3, r3, #16
 8001c14:	6593      	str	r3, [r2, #88]	; 0x58
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2100      	movs	r1, #0
 8001c26:	2036      	movs	r0, #54	; 0x36
 8001c28:	f002 fd95 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001c2c:	2036      	movs	r0, #54	; 0x36
 8001c2e:	f002 fdae 	bl	800478e <HAL_NVIC_EnableIRQ>
}
 8001c32:	e032      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM15)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <HAL_TIM_Base_MspInit+0xd8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d114      	bne.n	8001c68 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001c3e:	4b19      	ldr	r3, [pc, #100]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c42:	4a18      	ldr	r2, [pc, #96]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c48:	6613      	str	r3, [r2, #96]	; 0x60
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	2018      	movs	r0, #24
 8001c5c:	f002 fd7b 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001c60:	2018      	movs	r0, #24
 8001c62:	f002 fd94 	bl	800478e <HAL_NVIC_EnableIRQ>
}
 8001c66:	e018      	b.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM16)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a10      	ldr	r2, [pc, #64]	; (8001cb0 <HAL_TIM_Base_MspInit+0xdc>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d113      	bne.n	8001c9a <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c76:	4a0b      	ldr	r2, [pc, #44]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_TIM_Base_MspInit+0xd0>)
 8001c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c86:	60bb      	str	r3, [r7, #8]
 8001c88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2019      	movs	r0, #25
 8001c90:	f002 fd61 	bl	8004756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001c94:	2019      	movs	r0, #25
 8001c96:	f002 fd7a 	bl	800478e <HAL_NVIC_EnableIRQ>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40001000 	.word	0x40001000
 8001cac:	40014000 	.word	0x40014000
 8001cb0:	40014400 	.word	0x40014400

08001cb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd4:	d11c      	bne.n	8001d10 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cda:	4a0f      	ldr	r2, [pc, #60]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001cdc:	f043 0301 	orr.w	r3, r3, #1
 8001ce0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <HAL_TIM_MspPostInit+0x64>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cee:	2308      	movs	r3, #8
 8001cf0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d02:	f107 030c 	add.w	r3, r7, #12
 8001d06:	4619      	mov	r1, r3
 8001d08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d0c:	f003 fa98 	bl	8005240 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001d10:	bf00      	nop
 8001d12:	3720      	adds	r7, #32
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40021000 	.word	0x40021000

08001d1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b096      	sub	sp, #88	; 0x58
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	2234      	movs	r2, #52	; 0x34
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f007 f9bd 	bl	80090bc <memset>
  if(huart->Instance==USART1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a34      	ldr	r2, [pc, #208]	; (8001e18 <HAL_UART_MspInit+0xfc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d160      	bne.n	8001e0e <HAL_UART_MspInit+0xf2>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001d50:	2301      	movs	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d54:	f107 0310 	add.w	r3, r7, #16
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f004 ffd9 	bl	8006d10 <HAL_RCCEx_PeriphCLKConfig>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d64:	f7ff fdee 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d68:	4b2c      	ldr	r3, [pc, #176]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6c:	4a2b      	ldr	r2, [pc, #172]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d72:	6613      	str	r3, [r2, #96]	; 0x60
 8001d74:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d80:	4b26      	ldr	r3, [pc, #152]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d84:	4a25      	ldr	r2, [pc, #148]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8c:	4b23      	ldr	r3, [pc, #140]	; (8001e1c <HAL_UART_MspInit+0x100>)
 8001d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d98:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d9c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001daa:	2307      	movs	r3, #7
 8001dac:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db8:	f003 fa42 	bl	8005240 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001dbc:	4b18      	ldr	r3, [pc, #96]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dbe:	4a19      	ldr	r2, [pc, #100]	; (8001e24 <HAL_UART_MspInit+0x108>)
 8001dc0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001dc2:	4b17      	ldr	r3, [pc, #92]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dc8:	4b15      	ldr	r3, [pc, #84]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dce:	4b14      	ldr	r3, [pc, #80]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dd4:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dd6:	2280      	movs	r2, #128	; 0x80
 8001dd8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dda:	4b11      	ldr	r3, [pc, #68]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001df2:	480b      	ldr	r0, [pc, #44]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001df4:	f002 fce6 	bl	80047c4 <HAL_DMA_Init>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001dfe:	f7ff fda1 	bl	8001944 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a06      	ldr	r2, [pc, #24]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001e06:	671a      	str	r2, [r3, #112]	; 0x70
 8001e08:	4a05      	ldr	r2, [pc, #20]	; (8001e20 <HAL_UART_MspInit+0x104>)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e0e:	bf00      	nop
 8001e10:	3758      	adds	r7, #88	; 0x58
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40013800 	.word	0x40013800
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	200042a0 	.word	0x200042a0
 8001e24:	40020058 	.word	0x40020058

08001e28 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a0b      	ldr	r2, [pc, #44]	; (8001e64 <HAL_UART_MspDeInit+0x3c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d110      	bne.n	8001e5c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_UART_MspDeInit+0x40>)
 8001e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <HAL_UART_MspDeInit+0x40>)
 8001e40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001e44:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001e46:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001e4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e4e:	f003 fb69 	bl	8005524 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e56:	4618      	mov	r0, r3
 8001e58:	f002 fd6c 	bl	8004934 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8001e5c:	bf00      	nop
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40013800 	.word	0x40013800
 8001e68:	40021000 	.word	0x40021000

08001e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7e:	e7fe      	b.n	8001e7e <HardFault_Handler+0x4>

08001e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e84:	e7fe      	b.n	8001e84 <MemManage_Handler+0x4>

08001e86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8a:	e7fe      	b.n	8001e8a <BusFault_Handler+0x4>

08001e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e90:	e7fe      	b.n	8001e90 <UsageFault_Handler+0x4>

08001e92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ec0:	f000 fb56 	bl	8002570 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	// Battery voltage.
	HAL_ADC_Stop_DMA(&hadc1);
 8001ece:	481c      	ldr	r0, [pc, #112]	; (8001f40 <DMA1_Channel1_IRQHandler+0x78>)
 8001ed0:	f001 f920 	bl	8003114 <HAL_ADC_Stop_DMA>
	HAL_GPIO_WritePin(GPIOA, COM_PIN, GPIO_PIN_SET);  // Disable common pin
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	2140      	movs	r1, #64	; 0x40
 8001ed8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001edc:	f003 fc0c 	bl	80056f8 <HAL_GPIO_WritePin>

	/* Battery level */
	uint16_t batv;
	if (adc1Result[0] < 785) {
 8001ee0:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <DMA1_Channel1_IRQHandler+0x7c>)
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8001ee8:	d802      	bhi.n	8001ef0 <DMA1_Channel1_IRQHandler+0x28>
		batv = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	80fb      	strh	r3, [r7, #6]
 8001eee:	e004      	b.n	8001efa <DMA1_Channel1_IRQHandler+0x32>
	} else {
		batv = adc1Result[0] - 785; // 3.2v -- 4.2v
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <DMA1_Channel1_IRQHandler+0x7c>)
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	f2a3 3311 	subw	r3, r3, #785	; 0x311
 8001ef8:	80fb      	strh	r3, [r7, #6]
	}

	/* Temperature*/
	uint16_t temper = adc1Result[1] - 100;
 8001efa:	4b12      	ldr	r3, [pc, #72]	; (8001f44 <DMA1_Channel1_IRQHandler+0x7c>)
 8001efc:	885b      	ldrh	r3, [r3, #2]
 8001efe:	3b64      	subs	r3, #100	; 0x64
 8001f00:	80bb      	strh	r3, [r7, #4]

	spectrData[4][0] = (temper << 8) | (batv & 0x00FF); // Main specter
 8001f02:	88bb      	ldrh	r3, [r7, #4]
 8001f04:	021b      	lsls	r3, r3, #8
 8001f06:	b21a      	sxth	r2, r3
 8001f08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	b21b      	sxth	r3, r3
 8001f10:	4313      	orrs	r3, r2
 8001f12:	b21b      	sxth	r3, r3
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <DMA1_Channel1_IRQHandler+0x80>)
 8001f18:	821a      	strh	r2, [r3, #16]
	spectrData[4][1] = (temper << 8) | (batv & 0x00FF); // History specter
 8001f1a:	88bb      	ldrh	r3, [r7, #4]
 8001f1c:	021b      	lsls	r3, r3, #8
 8001f1e:	b21a      	sxth	r2, r3
 8001f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	b21b      	sxth	r3, r3
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b21b      	sxth	r3, r3
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <DMA1_Channel1_IRQHandler+0x80>)
 8001f30:	825a      	strh	r2, [r3, #18]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f32:	4806      	ldr	r0, [pc, #24]	; (8001f4c <DMA1_Channel1_IRQHandler+0x84>)
 8001f34:	f002 fe2e 	bl	8004b94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	2000423c 	.word	0x2000423c
 8001f44:	20004164 	.word	0x20004164
 8001f48:	20000074 	.word	0x20000074
 8001f4c:	20004d08 	.word	0x20004d08

08001f50 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <DMA1_Channel5_IRQHandler+0x10>)
 8001f56:	f002 fe1d 	bl	8004b94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200042a0 	.word	0x200042a0

08001f64 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	uint32_t nowInterval;
	if( __HAL_ADC_GET_FLAG(&hadc2, ADC_ISR_EOC) != RESET) {
 8001f6a:	4b56      	ldr	r3, [pc, #344]	; (80020c4 <ADC1_2_IRQHandler+0x160>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	f040 809a 	bne.w	80020ae <ADC1_2_IRQHandler+0x14a>
	  adc2Result = HAL_ADC_GetValue(&hadc2);
 8001f7a:	4852      	ldr	r0, [pc, #328]	; (80020c4 <ADC1_2_IRQHandler+0x160>)
 8001f7c:	f001 f92b 	bl	80031d6 <HAL_ADC_GetValue>
 8001f80:	4603      	mov	r3, r0
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	4b50      	ldr	r3, [pc, #320]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001f86:	801a      	strh	r2, [r3, #0]
	  if (adc2Result > 0) {
 8001f88:	4b4f      	ldr	r3, [pc, #316]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 808e 	beq.w	80020ae <ADC1_2_IRQHandler+0x14a>
		  adc2Result = adc2Result & 0x0FFF;
 8001f92:	4b4d      	ldr	r3, [pc, #308]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	4b4a      	ldr	r3, [pc, #296]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001f9e:	801a      	strh	r2, [r3, #0]
		  if (resolution == 1) {
 8001fa0:	4b4a      	ldr	r3, [pc, #296]	; (80020cc <ADC1_2_IRQHandler+0x168>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d106      	bne.n	8001fb6 <ADC1_2_IRQHandler+0x52>
			  adc2Result = adc2Result >> 2;			// 1024 channels
 8001fa8:	4b47      	ldr	r3, [pc, #284]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	4b45      	ldr	r3, [pc, #276]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fb2:	801a      	strh	r2, [r3, #0]
 8001fb4:	e009      	b.n	8001fca <ADC1_2_IRQHandler+0x66>
		  } else {
			  if (resolution == 2) {
 8001fb6:	4b45      	ldr	r3, [pc, #276]	; (80020cc <ADC1_2_IRQHandler+0x168>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d105      	bne.n	8001fca <ADC1_2_IRQHandler+0x66>
				  adc2Result = adc2Result >> 1;		// 2048 channels
 8001fbe:	4b42      	ldr	r3, [pc, #264]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	085b      	lsrs	r3, r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	4b40      	ldr	r3, [pc, #256]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fc8:	801a      	strh	r2, [r3, #0]
			  }										// else 4096 channels
		  }
		  adc2Result = adc2Result + reservDataSize;	// Reserved additional parameter in send buffer ( 12 bytes )
 8001fca:	4b3f      	ldr	r3, [pc, #252]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	3306      	adds	r3, #6
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	4b3d      	ldr	r3, [pc, #244]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fd4:	801a      	strh	r2, [r3, #0]
		  if (spectrData[adc2Result][0] < 0xFFFF)		// Check overflow in channel.
 8001fd6:	4b3c      	ldr	r3, [pc, #240]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fd8:	881b      	ldrh	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4b3c      	ldr	r3, [pc, #240]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 8001fde:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8001fe2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d009      	beq.n	8001ffe <ADC1_2_IRQHandler+0x9a>
			  spectrData[adc2Result][0]++;
 8001fea:	4b37      	ldr	r3, [pc, #220]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	4a38      	ldr	r2, [pc, #224]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 8001ff0:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8001ff4:	3201      	adds	r2, #1
 8001ff6:	b291      	uxth	r1, r2
 8001ff8:	4a35      	ldr	r2, [pc, #212]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 8001ffa:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		  if (alarmLevel != 0) {		// Record to alarm specter array
 8001ffe:	4b35      	ldr	r3, [pc, #212]	; (80020d4 <ADC1_2_IRQHandler+0x170>)
 8002000:	881b      	ldrh	r3, [r3, #0]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d01c      	beq.n	8002040 <ADC1_2_IRQHandler+0xdc>
			  if (spectrData[adc2Result][1] < 0xFFFF)		// Check overflow in alarm channel.
 8002006:	4b30      	ldr	r3, [pc, #192]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	4a31      	ldr	r2, [pc, #196]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	885b      	ldrh	r3, [r3, #2]
 8002012:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002016:	4293      	cmp	r3, r2
 8002018:	d00d      	beq.n	8002036 <ADC1_2_IRQHandler+0xd2>
				  spectrData[adc2Result][1]++;
 800201a:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <ADC1_2_IRQHandler+0x164>)
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	492b      	ldr	r1, [pc, #172]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 8002022:	0093      	lsls	r3, r2, #2
 8002024:	440b      	add	r3, r1
 8002026:	885b      	ldrh	r3, [r3, #2]
 8002028:	3301      	adds	r3, #1
 800202a:	b298      	uxth	r0, r3
 800202c:	4928      	ldr	r1, [pc, #160]	; (80020d0 <ADC1_2_IRQHandler+0x16c>)
 800202e:	0093      	lsls	r3, r2, #2
 8002030:	440b      	add	r3, r1
 8002032:	4602      	mov	r2, r0
 8002034:	805a      	strh	r2, [r3, #2]
			  counterCCAlarm++;
 8002036:	4b28      	ldr	r3, [pc, #160]	; (80020d8 <ADC1_2_IRQHandler+0x174>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	3301      	adds	r3, #1
 800203c:	4a26      	ldr	r2, [pc, #152]	; (80020d8 <ADC1_2_IRQHandler+0x174>)
 800203e:	6013      	str	r3, [r2, #0]
		  }
		  counterCC++;
 8002040:	4b26      	ldr	r3, [pc, #152]	; (80020dc <ADC1_2_IRQHandler+0x178>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	3301      	adds	r3, #1
 8002046:	4a25      	ldr	r2, [pc, #148]	; (80020dc <ADC1_2_IRQHandler+0x178>)
 8002048:	6013      	str	r3, [r2, #0]
		  counterALL++;
 800204a:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <ADC1_2_IRQHandler+0x17c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3301      	adds	r3, #1
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <ADC1_2_IRQHandler+0x17c>)
 8002052:	6013      	str	r3, [r2, #0]

		  /* intervals for radiation levels */
		  nowInterval = HAL_GetTick();
 8002054:	f000 faa0 	bl	8002598 <HAL_GetTick>
 8002058:	6078      	str	r0, [r7, #4]
		  if (oldInterval > 0) {
 800205a:	4b22      	ldr	r3, [pc, #136]	; (80020e4 <ADC1_2_IRQHandler+0x180>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d014      	beq.n	800208c <ADC1_2_IRQHandler+0x128>
			  radBuffer[indexBuffer++] = nowInterval - oldInterval;
 8002062:	4b20      	ldr	r3, [pc, #128]	; (80020e4 <ADC1_2_IRQHandler+0x180>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b20      	ldr	r3, [pc, #128]	; (80020e8 <ADC1_2_IRQHandler+0x184>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	1c59      	adds	r1, r3, #1
 800206c:	b2c8      	uxtb	r0, r1
 800206e:	491e      	ldr	r1, [pc, #120]	; (80020e8 <ADC1_2_IRQHandler+0x184>)
 8002070:	7008      	strb	r0, [r1, #0]
 8002072:	4619      	mov	r1, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	1a9b      	subs	r3, r3, r2
 8002078:	4a1c      	ldr	r2, [pc, #112]	; (80020ec <ADC1_2_IRQHandler+0x188>)
 800207a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			  if (indexBuffer > radBufferSize - 1) { // Buffer size = radBufferSize.
 800207e:	4b1a      	ldr	r3, [pc, #104]	; (80020e8 <ADC1_2_IRQHandler+0x184>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b31      	cmp	r3, #49	; 0x31
 8002084:	d902      	bls.n	800208c <ADC1_2_IRQHandler+0x128>
				  indexBuffer = 0;
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <ADC1_2_IRQHandler+0x184>)
 8002088:	2200      	movs	r2, #0
 800208a:	701a      	strb	r2, [r3, #0]
			  }
		  }
		  oldInterval = nowInterval;
 800208c:	4a15      	ldr	r2, [pc, #84]	; (80020e4 <ADC1_2_IRQHandler+0x180>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6013      	str	r3, [r2, #0]

		  if ((cfgData & 64) > 0) {					// Check config data for LED activity
 8002092:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <ADC1_2_IRQHandler+0x18c>)
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800209a:	2b00      	cmp	r3, #0
 800209c:	dd07      	ble.n	80020ae <ADC1_2_IRQHandler+0x14a>
			  HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_SET); // LED on.
 800209e:	2201      	movs	r2, #1
 80020a0:	2108      	movs	r1, #8
 80020a2:	4814      	ldr	r0, [pc, #80]	; (80020f4 <ADC1_2_IRQHandler+0x190>)
 80020a4:	f003 fb28 	bl	80056f8 <HAL_GPIO_WritePin>
			  HAL_TIM_Base_Start_IT(&htim15);		// Start timer for turn off LED.
 80020a8:	4813      	ldr	r0, [pc, #76]	; (80020f8 <ADC1_2_IRQHandler+0x194>)
 80020aa:	f005 f80f 	bl	80070cc <HAL_TIM_Base_Start_IT>
		  }
	  }
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80020ae:	4813      	ldr	r0, [pc, #76]	; (80020fc <ADC1_2_IRQHandler+0x198>)
 80020b0:	f001 f89e 	bl	80031f0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80020b4:	4803      	ldr	r0, [pc, #12]	; (80020c4 <ADC1_2_IRQHandler+0x160>)
 80020b6:	f001 f89b 	bl	80031f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20004170 	.word	0x20004170
 80020c8:	20000070 	.word	0x20000070
 80020cc:	20004154 	.word	0x20004154
 80020d0:	20000074 	.word	0x20000074
 80020d4:	20004220 	.word	0x20004220
 80020d8:	20000050 	.word	0x20000050
 80020dc:	20000054 	.word	0x20000054
 80020e0:	20000058 	.word	0x20000058
 80020e4:	20000060 	.word	0x20000060
 80020e8:	20004da0 	.word	0x20004da0
 80020ec:	2000408c 	.word	0x2000408c
 80020f0:	20004df6 	.word	0x20004df6
 80020f4:	48000400 	.word	0x48000400
 80020f8:	200041d4 	.word	0x200041d4
 80020fc:	2000423c 	.word	0x2000423c

08002100 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	HAL_GPIO_WritePin(GPIOB, LED_PIN, GPIO_PIN_RESET); // LED off.
 8002104:	2200      	movs	r2, #0
 8002106:	2108      	movs	r1, #8
 8002108:	4805      	ldr	r0, [pc, #20]	; (8002120 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 800210a:	f003 faf5 	bl	80056f8 <HAL_GPIO_WritePin>
	//HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8002110:	f005 fa80 	bl	8007614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim15);
 8002114:	4803      	ldr	r0, [pc, #12]	; (8002124 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8002116:	f005 f82d 	bl	8007174 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	48000400 	.word	0x48000400
 8002124:	200041d4 	.word	0x200041d4

08002128 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	HAL_TIM_OC_Stop(&htim2, TIM_CHANNEL_4);
 800212c:	210c      	movs	r1, #12
 800212e:	4805      	ldr	r0, [pc, #20]	; (8002144 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8002130:	f005 f98e 	bl	8007450 <HAL_TIM_OC_Stop>

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002134:	4804      	ldr	r0, [pc, #16]	; (8002148 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8002136:	f005 fa6d 	bl	8007614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim16);
 800213a:	4803      	ldr	r0, [pc, #12]	; (8002148 <TIM1_UP_TIM16_IRQHandler+0x20>)
 800213c:	f005 f81a 	bl	8007174 <HAL_TIM_Base_Stop_IT>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20004da8 	.word	0x20004da8
 8002148:	20004e00 	.word	0x20004e00

0800214c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002150:	483f      	ldr	r0, [pc, #252]	; (8002250 <TIM6_IRQHandler+0x104>)
 8002152:	f005 fa5f 	bl	8007614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
  if ((cfgData & 0x15) > 0 ){  // Sound on.
 8002156:	4b3f      	ldr	r3, [pc, #252]	; (8002254 <TIM6_IRQHandler+0x108>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	f003 0315 	and.w	r3, r3, #21
 800215e:	2b00      	cmp	r3, #0
 8002160:	dd6c      	ble.n	800223c <TIM6_IRQHandler+0xf0>
	  switch (alarmLevel) {
 8002162:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <TIM6_IRQHandler+0x10c>)
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d86f      	bhi.n	800224a <TIM6_IRQHandler+0xfe>
 800216a:	a201      	add	r2, pc, #4	; (adr r2, 8002170 <TIM6_IRQHandler+0x24>)
 800216c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002170:	08002181 	.word	0x08002181
 8002174:	08002189 	.word	0x08002189
 8002178:	080021c5 	.word	0x080021c5
 800217c:	08002201 	.word	0x08002201
	  case 0:
		  alarmCount = 0;
 8002180:	4b36      	ldr	r3, [pc, #216]	; (800225c <TIM6_IRQHandler+0x110>)
 8002182:	2200      	movs	r2, #0
 8002184:	801a      	strh	r2, [r3, #0]
		  break;
 8002186:	e060      	b.n	800224a <TIM6_IRQHandler+0xfe>
	  case 1:
		  if (alarmCount-- <= 0) {
 8002188:	4b34      	ldr	r3, [pc, #208]	; (800225c <TIM6_IRQHandler+0x110>)
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	1e5a      	subs	r2, r3, #1
 800218e:	b291      	uxth	r1, r2
 8002190:	4a32      	ldr	r2, [pc, #200]	; (800225c <TIM6_IRQHandler+0x110>)
 8002192:	8011      	strh	r1, [r2, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d103      	bne.n	80021a0 <TIM6_IRQHandler+0x54>
			  alarmCount = 4;
 8002198:	4b30      	ldr	r3, [pc, #192]	; (800225c <TIM6_IRQHandler+0x110>)
 800219a:	2204      	movs	r2, #4
 800219c:	801a      	strh	r2, [r3, #0]
					  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
					  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
				  }
			  }
		  }
		  break;
 800219e:	e04f      	b.n	8002240 <TIM6_IRQHandler+0xf4>
			  if (alarmCount > 2) {
 80021a0:	4b2e      	ldr	r3, [pc, #184]	; (800225c <TIM6_IRQHandler+0x110>)
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d94b      	bls.n	8002240 <TIM6_IRQHandler+0xf4>
				  if ((cfgData & 0x1) != 0) { // Check enabled flag sound level 1
 80021a8:	4b2a      	ldr	r3, [pc, #168]	; (8002254 <TIM6_IRQHandler+0x108>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d045      	beq.n	8002240 <TIM6_IRQHandler+0xf4>
					  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 80021b4:	210c      	movs	r1, #12
 80021b6:	482a      	ldr	r0, [pc, #168]	; (8002260 <TIM6_IRQHandler+0x114>)
 80021b8:	f005 f86c 	bl	8007294 <HAL_TIM_OC_Start>
					  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 80021bc:	4829      	ldr	r0, [pc, #164]	; (8002264 <TIM6_IRQHandler+0x118>)
 80021be:	f004 ff85 	bl	80070cc <HAL_TIM_Base_Start_IT>
		  break;
 80021c2:	e03d      	b.n	8002240 <TIM6_IRQHandler+0xf4>
	  case 2:
			  if (alarmCount-- <= 0) {
 80021c4:	4b25      	ldr	r3, [pc, #148]	; (800225c <TIM6_IRQHandler+0x110>)
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	b291      	uxth	r1, r2
 80021cc:	4a23      	ldr	r2, [pc, #140]	; (800225c <TIM6_IRQHandler+0x110>)
 80021ce:	8011      	strh	r1, [r2, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d103      	bne.n	80021dc <TIM6_IRQHandler+0x90>
				  alarmCount = 5;
 80021d4:	4b21      	ldr	r3, [pc, #132]	; (800225c <TIM6_IRQHandler+0x110>)
 80021d6:	2205      	movs	r2, #5
 80021d8:	801a      	strh	r2, [r3, #0]
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
					  }
				  }
			  }
		  break;
 80021da:	e033      	b.n	8002244 <TIM6_IRQHandler+0xf8>
				  if (alarmCount > 2) {
 80021dc:	4b1f      	ldr	r3, [pc, #124]	; (800225c <TIM6_IRQHandler+0x110>)
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d92f      	bls.n	8002244 <TIM6_IRQHandler+0xf8>
					  if ((cfgData & 0x4) != 0) {  // Check enabled flag sound level 2
 80021e4:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <TIM6_IRQHandler+0x108>)
 80021e6:	881b      	ldrh	r3, [r3, #0]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d029      	beq.n	8002244 <TIM6_IRQHandler+0xf8>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 80021f0:	210c      	movs	r1, #12
 80021f2:	481b      	ldr	r0, [pc, #108]	; (8002260 <TIM6_IRQHandler+0x114>)
 80021f4:	f005 f84e 	bl	8007294 <HAL_TIM_OC_Start>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 80021f8:	481a      	ldr	r0, [pc, #104]	; (8002264 <TIM6_IRQHandler+0x118>)
 80021fa:	f004 ff67 	bl	80070cc <HAL_TIM_Base_Start_IT>
		  break;
 80021fe:	e021      	b.n	8002244 <TIM6_IRQHandler+0xf8>
	  case 3:
			  if (alarmCount-- <= 0) {
 8002200:	4b16      	ldr	r3, [pc, #88]	; (800225c <TIM6_IRQHandler+0x110>)
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	1e5a      	subs	r2, r3, #1
 8002206:	b291      	uxth	r1, r2
 8002208:	4a14      	ldr	r2, [pc, #80]	; (800225c <TIM6_IRQHandler+0x110>)
 800220a:	8011      	strh	r1, [r2, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d103      	bne.n	8002218 <TIM6_IRQHandler+0xcc>
				  alarmCount = 6;
 8002210:	4b12      	ldr	r3, [pc, #72]	; (800225c <TIM6_IRQHandler+0x110>)
 8002212:	2206      	movs	r2, #6
 8002214:	801a      	strh	r2, [r3, #0]
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
					  }
				  }
			  }
		  break;
 8002216:	e017      	b.n	8002248 <TIM6_IRQHandler+0xfc>
				  if (alarmCount > 2) {
 8002218:	4b10      	ldr	r3, [pc, #64]	; (800225c <TIM6_IRQHandler+0x110>)
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d913      	bls.n	8002248 <TIM6_IRQHandler+0xfc>
					  if ((cfgData & 0x10) != 0) { // Check enabled flag sound level 3
 8002220:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <TIM6_IRQHandler+0x108>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	f003 0310 	and.w	r3, r3, #16
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00d      	beq.n	8002248 <TIM6_IRQHandler+0xfc>
						  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);
 800222c:	210c      	movs	r1, #12
 800222e:	480c      	ldr	r0, [pc, #48]	; (8002260 <TIM6_IRQHandler+0x114>)
 8002230:	f005 f830 	bl	8007294 <HAL_TIM_OC_Start>
						  HAL_TIM_Base_Start_IT(&htim16); // Start timer for turn off Buzzer
 8002234:	480b      	ldr	r0, [pc, #44]	; (8002264 <TIM6_IRQHandler+0x118>)
 8002236:	f004 ff49 	bl	80070cc <HAL_TIM_Base_Start_IT>
		  break;
 800223a:	e005      	b.n	8002248 <TIM6_IRQHandler+0xfc>
	  }
  }
 800223c:	bf00      	nop
 800223e:	e004      	b.n	800224a <TIM6_IRQHandler+0xfe>
		  break;
 8002240:	bf00      	nop
 8002242:	e002      	b.n	800224a <TIM6_IRQHandler+0xfe>
		  break;
 8002244:	bf00      	nop
 8002246:	e000      	b.n	800224a <TIM6_IRQHandler+0xfe>
		  break;
 8002248:	bf00      	nop

  /* USER CODE END TIM6_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20004d50 	.word	0x20004d50
 8002254:	20004df6 	.word	0x20004df6
 8002258:	20004220 	.word	0x20004220
 800225c:	20004df4 	.word	0x20004df4
 8002260:	20004da8 	.word	0x20004da8
 8002264:	20004e00 	.word	0x20004e00

08002268 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */
  uint32_t realCount;

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 800226e:	4859      	ldr	r0, [pc, #356]	; (80023d4 <LPTIM2_IRQHandler+0x16c>)
 8002270:	f003 fc02 	bl	8005a78 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */
  avgRadInterval = 0;	// Average interval
 8002274:	4b58      	ldr	r3, [pc, #352]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
  realCount = 0;		// Counter real data interval
 800227a:	2300      	movs	r3, #0
 800227c:	607b      	str	r3, [r7, #4]
  for ( int i = 0; i < radBufferSize; i++) {
 800227e:	2300      	movs	r3, #0
 8002280:	603b      	str	r3, [r7, #0]
 8002282:	e014      	b.n	80022ae <LPTIM2_IRQHandler+0x46>
	  if (radBuffer[i] > 0) {	// Calculate only positive interval
 8002284:	4a55      	ldr	r2, [pc, #340]	; (80023dc <LPTIM2_IRQHandler+0x174>)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d00b      	beq.n	80022a8 <LPTIM2_IRQHandler+0x40>
		  realCount++;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3301      	adds	r3, #1
 8002294:	607b      	str	r3, [r7, #4]
		  avgRadInterval = avgRadInterval + radBuffer[i];
 8002296:	4a51      	ldr	r2, [pc, #324]	; (80023dc <LPTIM2_IRQHandler+0x174>)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800229e:	4b4e      	ldr	r3, [pc, #312]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	4a4c      	ldr	r2, [pc, #304]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022a6:	6013      	str	r3, [r2, #0]
  for ( int i = 0; i < radBufferSize; i++) {
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	3301      	adds	r3, #1
 80022ac:	603b      	str	r3, [r7, #0]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	2b31      	cmp	r3, #49	; 0x31
 80022b2:	dde7      	ble.n	8002284 <LPTIM2_IRQHandler+0x1c>
	  }
  }
  if (realCount > 0) {
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d036      	beq.n	8002328 <LPTIM2_IRQHandler+0xc0>
	  avgRadInterval = avgRadInterval / realCount;
 80022ba:	4b47      	ldr	r3, [pc, #284]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c4:	4a44      	ldr	r2, [pc, #272]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022c6:	6013      	str	r3, [r2, #0]
	  if (avgRadInterval < Thr3) {
 80022c8:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <LPTIM2_IRQHandler+0x178>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d208      	bcs.n	80022e6 <LPTIM2_IRQHandler+0x7e>
			  alarmLevel = 3;			// Activate 3 alarm level
 80022d4:	4b43      	ldr	r3, [pc, #268]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 80022d6:	2203      	movs	r2, #3
 80022d8:	801a      	strh	r2, [r3, #0]
			  alarmTime++;
 80022da:	4b43      	ldr	r3, [pc, #268]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	3301      	adds	r3, #1
 80022e0:	4a41      	ldr	r2, [pc, #260]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	e020      	b.n	8002328 <LPTIM2_IRQHandler+0xc0>
	  } else {
		  if (avgRadInterval < Thr2) {
 80022e6:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4b40      	ldr	r3, [pc, #256]	; (80023ec <LPTIM2_IRQHandler+0x184>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d208      	bcs.n	8002304 <LPTIM2_IRQHandler+0x9c>
				  alarmLevel = 2;		// Activate 2 alarm level
 80022f2:	4b3c      	ldr	r3, [pc, #240]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 80022f4:	2202      	movs	r2, #2
 80022f6:	801a      	strh	r2, [r3, #0]
				  alarmTime++;
 80022f8:	4b3b      	ldr	r3, [pc, #236]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	4a3a      	ldr	r2, [pc, #232]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	e011      	b.n	8002328 <LPTIM2_IRQHandler+0xc0>
		  } else {
			  if (avgRadInterval < Thr1) {
 8002304:	4b34      	ldr	r3, [pc, #208]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b39      	ldr	r3, [pc, #228]	; (80023f0 <LPTIM2_IRQHandler+0x188>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d208      	bcs.n	8002322 <LPTIM2_IRQHandler+0xba>
					  alarmLevel = 1;	// Activate 1 alarm level
 8002310:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 8002312:	2201      	movs	r2, #1
 8002314:	801a      	strh	r2, [r3, #0]
					  alarmTime++;
 8002316:	4b34      	ldr	r3, [pc, #208]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	4a32      	ldr	r2, [pc, #200]	; (80023e8 <LPTIM2_IRQHandler+0x180>)
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e002      	b.n	8002328 <LPTIM2_IRQHandler+0xc0>
			  } else {
				  alarmLevel = 0;		// Disable alarm sound
 8002322:	4b30      	ldr	r3, [pc, #192]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 8002324:	2200      	movs	r2, #0
 8002326:	801a      	strh	r2, [r3, #0]
			  }
		  }
	  }
  }
  /* Record log data */
  if (oldAlarmLevel != alarmLevel) {
 8002328:	4b32      	ldr	r3, [pc, #200]	; (80023f4 <LPTIM2_IRQHandler+0x18c>)
 800232a:	881a      	ldrh	r2, [r3, #0]
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d04b      	beq.n	80023cc <LPTIM2_IRQHandler+0x164>
	  logDat[logIndex].timeData = HAL_GetTick() / 1000;
 8002334:	f000 f930 	bl	8002598 <HAL_GetTick>
 8002338:	4603      	mov	r3, r0
 800233a:	4a2f      	ldr	r2, [pc, #188]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 800233c:	7812      	ldrb	r2, [r2, #0]
 800233e:	4610      	mov	r0, r2
 8002340:	4a2e      	ldr	r2, [pc, #184]	; (80023fc <LPTIM2_IRQHandler+0x194>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	099a      	lsrs	r2, r3, #6
 8002348:	492d      	ldr	r1, [pc, #180]	; (8002400 <LPTIM2_IRQHandler+0x198>)
 800234a:	4603      	mov	r3, r0
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4403      	add	r3, r0
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	440b      	add	r3, r1
 8002354:	601a      	str	r2, [r3, #0]
	  logDat[logIndex].eventType = alarmLevel;
 8002356:	4b23      	ldr	r3, [pc, #140]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 8002358:	881a      	ldrh	r2, [r3, #0]
 800235a:	4b27      	ldr	r3, [pc, #156]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	4619      	mov	r1, r3
 8002360:	b2d0      	uxtb	r0, r2
 8002362:	4a27      	ldr	r2, [pc, #156]	; (8002400 <LPTIM2_IRQHandler+0x198>)
 8002364:	460b      	mov	r3, r1
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	440b      	add	r3, r1
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	3304      	adds	r3, #4
 8002370:	4602      	mov	r2, r0
 8002372:	701a      	strb	r2, [r3, #0]
	  logDat[logIndex].event_data = avgRadInterval;
 8002374:	4b20      	ldr	r3, [pc, #128]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	4b17      	ldr	r3, [pc, #92]	; (80023d8 <LPTIM2_IRQHandler+0x170>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4920      	ldr	r1, [pc, #128]	; (8002400 <LPTIM2_IRQHandler+0x198>)
 8002380:	4603      	mov	r3, r0
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4403      	add	r3, r0
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3308      	adds	r3, #8
 800238c:	601a      	str	r2, [r3, #0]
	  if (logIndex < logSize - 1) {
 800238e:	4b1a      	ldr	r3, [pc, #104]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2bc6      	cmp	r3, #198	; 0xc6
 8002394:	d806      	bhi.n	80023a4 <LPTIM2_IRQHandler+0x13c>
		  logIndex++;
 8002396:	4b18      	ldr	r3, [pc, #96]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	3301      	adds	r3, #1
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 80023a0:	701a      	strb	r2, [r3, #0]
 80023a2:	e002      	b.n	80023aa <LPTIM2_IRQHandler+0x142>
	  } else {
		  logIndex = 0;
 80023a4:	4b14      	ldr	r3, [pc, #80]	; (80023f8 <LPTIM2_IRQHandler+0x190>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
	  }
	  if (++logRecords > logSize) {
 80023aa:	4b16      	ldr	r3, [pc, #88]	; (8002404 <LPTIM2_IRQHandler+0x19c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	3301      	adds	r3, #1
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b14      	ldr	r3, [pc, #80]	; (8002404 <LPTIM2_IRQHandler+0x19c>)
 80023b4:	701a      	strb	r2, [r3, #0]
 80023b6:	4b13      	ldr	r3, [pc, #76]	; (8002404 <LPTIM2_IRQHandler+0x19c>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2bc8      	cmp	r3, #200	; 0xc8
 80023bc:	d902      	bls.n	80023c4 <LPTIM2_IRQHandler+0x15c>
		  logRecords = logSize;
 80023be:	4b11      	ldr	r3, [pc, #68]	; (8002404 <LPTIM2_IRQHandler+0x19c>)
 80023c0:	22c8      	movs	r2, #200	; 0xc8
 80023c2:	701a      	strb	r2, [r3, #0]
	  }
	  oldAlarmLevel = alarmLevel;
 80023c4:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <LPTIM2_IRQHandler+0x17c>)
 80023c6:	881a      	ldrh	r2, [r3, #0]
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <LPTIM2_IRQHandler+0x18c>)
 80023ca:	801a      	strh	r2, [r3, #0]
  }
  //uint8_t s[100];
  //sprintf(s, "Avg: %d, Cnt: %d, alarm: %d\r\n", avgRadInterval, realCount, alarmLevel);
  //HAL_UART_Transmit(&huart1, s, strlen((char *)s), 1000);
  /* USER CODE END LPTIM2_IRQn 1 */
}
 80023cc:	bf00      	nop
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	200042e8 	.word	0x200042e8
 80023d8:	2000416c 	.word	0x2000416c
 80023dc:	2000408c 	.word	0x2000408c
 80023e0:	2000006c 	.word	0x2000006c
 80023e4:	20004220 	.word	0x20004220
 80023e8:	2000005c 	.word	0x2000005c
 80023ec:	20000068 	.word	0x20000068
 80023f0:	20000064 	.word	0x20000064
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20004156 	.word	0x20004156
 80023fc:	10624dd3 	.word	0x10624dd3
 8002400:	200043a8 	.word	0x200043a8
 8002404:	20004157 	.word	0x20004157

08002408 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800240c:	4b17      	ldr	r3, [pc, #92]	; (800246c <SystemInit+0x64>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002412:	4a16      	ldr	r2, [pc, #88]	; (800246c <SystemInit+0x64>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800241c:	4b14      	ldr	r3, [pc, #80]	; (8002470 <SystemInit+0x68>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a13      	ldr	r2, [pc, #76]	; (8002470 <SystemInit+0x68>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <SystemInit+0x68>)
 800242a:	2200      	movs	r2, #0
 800242c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <SystemInit+0x68>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <SystemInit+0x68>)
 8002434:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002438:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800243c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800243e:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <SystemInit+0x68>)
 8002440:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002444:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <SystemInit+0x68>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a09      	ldr	r2, [pc, #36]	; (8002470 <SystemInit+0x68>)
 800244c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002450:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <SystemInit+0x68>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <SystemInit+0x64>)
 800245a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800245e:	609a      	str	r2, [r3, #8]
#endif
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00
 8002470:	40021000 	.word	0x40021000

08002474 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002474:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002478:	f7ff ffc6 	bl	8002408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800247c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800247e:	e003      	b.n	8002488 <LoopCopyDataInit>

08002480 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002482:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002484:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002486:	3104      	adds	r1, #4

08002488 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002488:	480a      	ldr	r0, [pc, #40]	; (80024b4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800248a:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800248c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800248e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002490:	d3f6      	bcc.n	8002480 <CopyDataInit>
	ldr	r2, =_sbss
 8002492:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <LoopForever+0x12>)
	b	LoopFillZerobss
 8002494:	e002      	b.n	800249c <LoopFillZerobss>

08002496 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002496:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002498:	f842 3b04 	str.w	r3, [r2], #4

0800249c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800249c:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <LoopForever+0x16>)
	cmp	r2, r3
 800249e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024a0:	d3f9      	bcc.n	8002496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024a2:	f006 fde7 	bl	8009074 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024a6:	f7fe f97b 	bl	80007a0 <main>

080024aa <LoopForever>:

LoopForever:
    b LoopForever
 80024aa:	e7fe      	b.n	80024aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024ac:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80024b0:	08009158 	.word	0x08009158
	ldr	r0, =_sdata
 80024b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024b8:	20000034 	.word	0x20000034
	ldr	r2, =_sbss
 80024bc:	20000034 	.word	0x20000034
	ldr	r3, = _ebss
 80024c0:	20004e68 	.word	0x20004e68

080024c4 <COMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024c4:	e7fe      	b.n	80024c4 <COMP_IRQHandler>

080024c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d0:	2003      	movs	r0, #3
 80024d2:	f002 f935 	bl	8004740 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d6:	2000      	movs	r0, #0
 80024d8:	f000 f80e 	bl	80024f8 <HAL_InitTick>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	e001      	b.n	80024ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e8:	f7ff fa34 	bl	8001954 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ec:	79fb      	ldrb	r3, [r7, #7]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002504:	4b17      	ldr	r3, [pc, #92]	; (8002564 <HAL_InitTick+0x6c>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d023      	beq.n	8002554 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800250c:	4b16      	ldr	r3, [pc, #88]	; (8002568 <HAL_InitTick+0x70>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b14      	ldr	r3, [pc, #80]	; (8002564 <HAL_InitTick+0x6c>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251a:	fbb3 f3f1 	udiv	r3, r3, r1
 800251e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f002 f941 	bl	80047aa <HAL_SYSTICK_Config>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10f      	bne.n	800254e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b0f      	cmp	r3, #15
 8002532:	d809      	bhi.n	8002548 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002534:	2200      	movs	r2, #0
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800253c:	f002 f90b 	bl	8004756 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002540:	4a0a      	ldr	r2, [pc, #40]	; (800256c <HAL_InitTick+0x74>)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6013      	str	r3, [r2, #0]
 8002546:	e007      	b.n	8002558 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e004      	b.n	8002558 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	e001      	b.n	8002558 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002558:	7bfb      	ldrb	r3, [r7, #15]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000010 	.word	0x20000010
 8002568:	20000008 	.word	0x20000008
 800256c:	2000000c 	.word	0x2000000c

08002570 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002574:	4b06      	ldr	r3, [pc, #24]	; (8002590 <HAL_IncTick+0x20>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	4b06      	ldr	r3, [pc, #24]	; (8002594 <HAL_IncTick+0x24>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4413      	add	r3, r2
 8002580:	4a04      	ldr	r2, [pc, #16]	; (8002594 <HAL_IncTick+0x24>)
 8002582:	6013      	str	r3, [r2, #0]
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	20000010 	.word	0x20000010
 8002594:	20004e64 	.word	0x20004e64

08002598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return uwTick;
 800259c:	4b03      	ldr	r3, [pc, #12]	; (80025ac <HAL_GetTick+0x14>)
 800259e:	681b      	ldr	r3, [r3, #0]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	20004e64 	.word	0x20004e64

080025b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b8:	f7ff ffee 	bl	8002598 <HAL_GetTick>
 80025bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025c8:	d005      	beq.n	80025d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025ca:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <HAL_Delay+0x44>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	461a      	mov	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4413      	add	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025d6:	bf00      	nop
 80025d8:	f7ff ffde 	bl	8002598 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d8f7      	bhi.n	80025d8 <HAL_Delay+0x28>
  {
  }
}
 80025e8:	bf00      	nop
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000010 	.word	0x20000010

080025f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	609a      	str	r2, [r3, #8]
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	609a      	str	r2, [r3, #8]
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002660:	b480      	push	{r7}
 8002662:	b087      	sub	sp, #28
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	3360      	adds	r3, #96	; 0x60
 8002672:	461a      	mov	r2, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b08      	ldr	r3, [pc, #32]	; (80026a4 <LL_ADC_SetOffset+0x44>)
 8002682:	4013      	ands	r3, r2
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	4313      	orrs	r3, r2
 8002690:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002698:	bf00      	nop
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	03fff000 	.word	0x03fff000

080026a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3360      	adds	r3, #96	; 0x60
 80026b6:	461a      	mov	r2, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	3360      	adds	r3, #96	; 0x60
 80026e4:	461a      	mov	r2, r3
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026fe:	bf00      	nop
 8002700:	371c      	adds	r7, #28
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
 8002712:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	695b      	ldr	r3, [r3, #20]
 8002718:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	431a      	orrs	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	615a      	str	r2, [r3, #20]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002744:	2301      	movs	r3, #1
 8002746:	e000      	b.n	800274a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002756:	b480      	push	{r7}
 8002758:	b087      	sub	sp, #28
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	3330      	adds	r3, #48	; 0x30
 8002766:	461a      	mov	r2, r3
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	0a1b      	lsrs	r3, r3, #8
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	4413      	add	r3, r2
 8002774:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	f003 031f 	and.w	r3, r3, #31
 8002780:	211f      	movs	r1, #31
 8002782:	fa01 f303 	lsl.w	r3, r1, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	401a      	ands	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	0e9b      	lsrs	r3, r3, #26
 800278e:	f003 011f 	and.w	r1, r3, #31
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	431a      	orrs	r2, r3
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80027a2:	bf00      	nop
 80027a4:	371c      	adds	r7, #28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	3314      	adds	r3, #20
 80027e4:	461a      	mov	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	0e5b      	lsrs	r3, r3, #25
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	4413      	add	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	0d1b      	lsrs	r3, r3, #20
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	2107      	movs	r1, #7
 8002802:	fa01 f303 	lsl.w	r3, r1, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	401a      	ands	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	0d1b      	lsrs	r3, r3, #20
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	fa01 f303 	lsl.w	r3, r1, r3
 8002818:	431a      	orrs	r2, r3
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800281e:	bf00      	nop
 8002820:	371c      	adds	r7, #28
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002844:	43db      	mvns	r3, r3
 8002846:	401a      	ands	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f003 0318 	and.w	r3, r3, #24
 800284e:	4908      	ldr	r1, [pc, #32]	; (8002870 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002850:	40d9      	lsrs	r1, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	400b      	ands	r3, r1
 8002856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800285a:	431a      	orrs	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002862:	bf00      	nop
 8002864:	3714      	adds	r7, #20
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	0007ffff 	.word	0x0007ffff

08002874 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 031f 	and.w	r3, r3, #31
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80028bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6093      	str	r3, [r2, #8]
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028e4:	d101      	bne.n	80028ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002908:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800290c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002930:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002934:	d101      	bne.n	800293a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002958:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002980:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002984:	f043 0202 	orr.w	r2, r3, #2
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <LL_ADC_IsEnabled+0x18>
 80029ac:	2301      	movs	r3, #1
 80029ae:	e000      	b.n	80029b2 <LL_ADC_IsEnabled+0x1a>
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d101      	bne.n	80029d6 <LL_ADC_IsDisableOngoing+0x18>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <LL_ADC_IsDisableOngoing+0x1a>
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029f8:	f043 0204 	orr.w	r2, r3, #4
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a00:	bf00      	nop
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a20:	f043 0210 	orr.w	r2, r3, #16
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d101      	bne.n	8002a4c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e000      	b.n	8002a4e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a6a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a6e:	f043 0220 	orr.w	r2, r3, #32
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d101      	bne.n	8002a9a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002aa8:	b590      	push	{r4, r7, lr}
 8002aaa:	b089      	sub	sp, #36	; 0x24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e131      	b.n	8002d26 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d109      	bne.n	8002ae4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7fe ff63 	bl	800199c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fef1 	bl	80028d0 <LL_ADC_IsDeepPowerDownEnabled>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d004      	beq.n	8002afe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fed7 	bl	80028ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff ff0c 	bl	8002920 <LL_ADC_IsInternalRegulatorEnabled>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d115      	bne.n	8002b3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff fef0 	bl	80028f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b18:	4b85      	ldr	r3, [pc, #532]	; (8002d30 <HAL_ADC_Init+0x288>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	099b      	lsrs	r3, r3, #6
 8002b1e:	4a85      	ldr	r2, [pc, #532]	; (8002d34 <HAL_ADC_Init+0x28c>)
 8002b20:	fba2 2303 	umull	r2, r3, r2, r3
 8002b24:	099b      	lsrs	r3, r3, #6
 8002b26:	3301      	adds	r3, #1
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b2c:	e002      	b.n	8002b34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f9      	bne.n	8002b2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff feee 	bl	8002920 <LL_ADC_IsInternalRegulatorEnabled>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10d      	bne.n	8002b66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b4e:	f043 0210 	orr.w	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b5a:	f043 0201 	orr.w	r2, r3, #1
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff ff62 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8002b70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f040 80ca 	bne.w	8002d14 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f040 80c6 	bne.w	8002d14 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b90:	f043 0202 	orr.w	r2, r3, #2
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff fefb 	bl	8002998 <LL_ADC_IsEnabled>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d110      	bne.n	8002bca <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ba8:	4863      	ldr	r0, [pc, #396]	; (8002d38 <HAL_ADC_Init+0x290>)
 8002baa:	f7ff fef5 	bl	8002998 <LL_ADC_IsEnabled>
 8002bae:	4604      	mov	r4, r0
 8002bb0:	4862      	ldr	r0, [pc, #392]	; (8002d3c <HAL_ADC_Init+0x294>)
 8002bb2:	f7ff fef1 	bl	8002998 <LL_ADC_IsEnabled>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4323      	orrs	r3, r4
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d105      	bne.n	8002bca <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	485e      	ldr	r0, [pc, #376]	; (8002d40 <HAL_ADC_Init+0x298>)
 8002bc6:	f7ff fd17 	bl	80025f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7e5b      	ldrb	r3, [r3, #25]
 8002bce:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bd4:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002bda:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002be0:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002be8:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d106      	bne.n	8002c06 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	045b      	lsls	r3, r3, #17
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d009      	beq.n	8002c22 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	4b46      	ldr	r3, [pc, #280]	; (8002d44 <HAL_ADC_Init+0x29c>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6812      	ldr	r2, [r2, #0]
 8002c30:	69b9      	ldr	r1, [r7, #24]
 8002c32:	430b      	orrs	r3, r1
 8002c34:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fefa 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8002c40:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff ff1b 	bl	8002a82 <LL_ADC_INJ_IsConversionOngoing>
 8002c4c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d13d      	bne.n	8002cd0 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d13a      	bne.n	8002cd0 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c5e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c66:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c76:	f023 0302 	bic.w	r3, r3, #2
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6812      	ldr	r2, [r2, #0]
 8002c7e:	69b9      	ldr	r1, [r7, #24]
 8002c80:	430b      	orrs	r3, r1
 8002c82:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d118      	bne.n	8002cc0 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c98:	f023 0304 	bic.w	r3, r3, #4
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ca4:	4311      	orrs	r1, r2
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002caa:	4311      	orrs	r1, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 0201 	orr.w	r2, r2, #1
 8002cbc:	611a      	str	r2, [r3, #16]
 8002cbe:	e007      	b.n	8002cd0 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	691a      	ldr	r2, [r3, #16]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d10c      	bne.n	8002cf2 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f023 010f 	bic.w	r1, r3, #15
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	1e5a      	subs	r2, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf0:	e007      	b.n	8002d02 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 020f 	bic.w	r2, r2, #15
 8002d00:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d06:	f023 0303 	bic.w	r3, r3, #3
 8002d0a:	f043 0201 	orr.w	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54
 8002d12:	e007      	b.n	8002d24 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d18:	f043 0210 	orr.w	r2, r3, #16
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d24:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3724      	adds	r7, #36	; 0x24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd90      	pop	{r4, r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000008 	.word	0x20000008
 8002d34:	053e2d63 	.word	0x053e2d63
 8002d38:	50040000 	.word	0x50040000
 8002d3c:	50040100 	.word	0x50040100
 8002d40:	50040300 	.word	0x50040300
 8002d44:	fff0c007 	.word	0xfff0c007

08002d48 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d50:	4893      	ldr	r0, [pc, #588]	; (8002fa0 <HAL_ADC_Start_IT+0x258>)
 8002d52:	f7ff fd8f 	bl	8002874 <LL_ADC_GetMultimode>
 8002d56:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fe69 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f040 8111 	bne.w	8002f8c <HAL_ADC_Start_IT+0x244>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_ADC_Start_IT+0x30>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e10e      	b.n	8002f96 <HAL_ADC_Start_IT+0x24e>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f001 f92f 	bl	8003fe4 <ADC_Enable>
 8002d86:	4603      	mov	r3, r0
 8002d88:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d8a:	7dfb      	ldrb	r3, [r7, #23]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f040 80f8 	bne.w	8002f82 <HAL_ADC_Start_IT+0x23a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d9a:	f023 0301 	bic.w	r3, r3, #1
 8002d9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a7e      	ldr	r2, [pc, #504]	; (8002fa4 <HAL_ADC_Start_IT+0x25c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d002      	beq.n	8002db6 <HAL_ADC_Start_IT+0x6e>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	e000      	b.n	8002db8 <HAL_ADC_Start_IT+0x70>
 8002db6:	4b7c      	ldr	r3, [pc, #496]	; (8002fa8 <HAL_ADC_Start_IT+0x260>)
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	6812      	ldr	r2, [r2, #0]
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d002      	beq.n	8002dc6 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d006      	beq.n	8002dec <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de2:	f023 0206 	bic.w	r2, r3, #6
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	659a      	str	r2, [r3, #88]	; 0x58
 8002dea:	e002      	b.n	8002df2 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	221c      	movs	r2, #28
 8002df8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 021c 	bic.w	r2, r2, #28
 8002e10:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d108      	bne.n	8002e2c <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	685a      	ldr	r2, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0208 	orr.w	r2, r2, #8
 8002e28:	605a      	str	r2, [r3, #4]
          break;
 8002e2a:	e008      	b.n	8002e3e <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0204 	orr.w	r2, r2, #4
 8002e3a:	605a      	str	r2, [r3, #4]
          break;
 8002e3c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d107      	bne.n	8002e56 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f042 0210 	orr.w	r2, r2, #16
 8002e54:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a52      	ldr	r2, [pc, #328]	; (8002fa4 <HAL_ADC_Start_IT+0x25c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d002      	beq.n	8002e66 <HAL_ADC_Start_IT+0x11e>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	e000      	b.n	8002e68 <HAL_ADC_Start_IT+0x120>
 8002e66:	4b50      	ldr	r3, [pc, #320]	; (8002fa8 <HAL_ADC_Start_IT+0x260>)
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6812      	ldr	r2, [r2, #0]
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d008      	beq.n	8002e82 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d005      	beq.n	8002e82 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	2b05      	cmp	r3, #5
 8002e7a:	d002      	beq.n	8002e82 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	2b09      	cmp	r3, #9
 8002e80:	d13b      	bne.n	8002efa <HAL_ADC_Start_IT+0x1b2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d02d      	beq.n	8002eec <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d110      	bne.n	8002eca <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0220 	bic.w	r2, r2, #32
 8002eb6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ec6:	605a      	str	r2, [r3, #4]
              break;
 8002ec8:	e011      	b.n	8002eee <HAL_ADC_Start_IT+0x1a6>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ed8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f042 0220 	orr.w	r2, r2, #32
 8002ee8:	605a      	str	r2, [r3, #4]
              break;
 8002eea:	e000      	b.n	8002eee <HAL_ADC_Start_IT+0x1a6>
          }
        }
 8002eec:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff fd76 	bl	80029e4 <LL_ADC_REG_StartConversion>
 8002ef8:	e04c      	b.n	8002f94 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a26      	ldr	r2, [pc, #152]	; (8002fa4 <HAL_ADC_Start_IT+0x25c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d002      	beq.n	8002f16 <HAL_ADC_Start_IT+0x1ce>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	e000      	b.n	8002f18 <HAL_ADC_Start_IT+0x1d0>
 8002f16:	4b24      	ldr	r3, [pc, #144]	; (8002fa8 <HAL_ADC_Start_IT+0x260>)
 8002f18:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d035      	beq.n	8002f92 <HAL_ADC_Start_IT+0x24a>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f2e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d110      	bne.n	8002f60 <HAL_ADC_Start_IT+0x218>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0220 	bic.w	r2, r2, #32
 8002f4c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685a      	ldr	r2, [r3, #4]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f5c:	605a      	str	r2, [r3, #4]
              break;
 8002f5e:	e019      	b.n	8002f94 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f6e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0220 	orr.w	r2, r2, #32
 8002f7e:	605a      	str	r2, [r3, #4]
              break;
 8002f80:	e008      	b.n	8002f94 <HAL_ADC_Start_IT+0x24c>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002f8a:	e003      	b.n	8002f94 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	75fb      	strb	r3, [r7, #23]
 8002f90:	e000      	b.n	8002f94 <HAL_ADC_Start_IT+0x24c>
        }
 8002f92:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	50040300 	.word	0x50040300
 8002fa4:	50040100 	.word	0x50040100
 8002fa8:	50040000 	.word	0x50040000

08002fac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fb8:	4850      	ldr	r0, [pc, #320]	; (80030fc <HAL_ADC_Start_DMA+0x150>)
 8002fba:	f7ff fc5b 	bl	8002874 <LL_ADC_GetMultimode>
 8002fbe:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fd35 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f040 808e 	bne.w	80030ee <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_ADC_Start_DMA+0x34>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e089      	b.n	80030f4 <HAL_ADC_Start_DMA+0x148>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	2b05      	cmp	r3, #5
 8002ff2:	d002      	beq.n	8002ffa <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	2b09      	cmp	r3, #9
 8002ff8:	d172      	bne.n	80030e0 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 fff2 	bl	8003fe4 <ADC_Enable>
 8003000:	4603      	mov	r3, r0
 8003002:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003004:	7dfb      	ldrb	r3, [r7, #23]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d165      	bne.n	80030d6 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003012:	f023 0301 	bic.w	r3, r3, #1
 8003016:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a37      	ldr	r2, [pc, #220]	; (8003100 <HAL_ADC_Start_DMA+0x154>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d002      	beq.n	800302e <HAL_ADC_Start_DMA+0x82>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	e000      	b.n	8003030 <HAL_ADC_Start_DMA+0x84>
 800302e:	4b35      	ldr	r3, [pc, #212]	; (8003104 <HAL_ADC_Start_DMA+0x158>)
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	4293      	cmp	r3, r2
 8003036:	d002      	beq.n	800303e <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d105      	bne.n	800304a <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003042:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d006      	beq.n	8003064 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305a:	f023 0206 	bic.w	r2, r3, #6
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	659a      	str	r2, [r3, #88]	; 0x58
 8003062:	e002      	b.n	800306a <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306e:	4a26      	ldr	r2, [pc, #152]	; (8003108 <HAL_ADC_Start_DMA+0x15c>)
 8003070:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003076:	4a25      	ldr	r2, [pc, #148]	; (800310c <HAL_ADC_Start_DMA+0x160>)
 8003078:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800307e:	4a24      	ldr	r2, [pc, #144]	; (8003110 <HAL_ADC_Start_DMA+0x164>)
 8003080:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	221c      	movs	r2, #28
 8003088:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f042 0210 	orr.w	r2, r2, #16
 80030a0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3340      	adds	r3, #64	; 0x40
 80030bc:	4619      	mov	r1, r3
 80030be:	68ba      	ldr	r2, [r7, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f001 fcc9 	bl	8004a58 <HAL_DMA_Start_IT>
 80030c6:	4603      	mov	r3, r0
 80030c8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fc88 	bl	80029e4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80030d4:	e00d      	b.n	80030f2 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80030de:	e008      	b.n	80030f2 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80030ec:	e001      	b.n	80030f2 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030ee:	2302      	movs	r3, #2
 80030f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	50040300 	.word	0x50040300
 8003100:	50040100 	.word	0x50040100
 8003104:	50040000 	.word	0x50040000
 8003108:	08004167 	.word	0x08004167
 800310c:	0800423f 	.word	0x0800423f
 8003110:	0800425b 	.word	0x0800425b

08003114 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_ADC_Stop_DMA+0x16>
 8003126:	2302      	movs	r3, #2
 8003128:	e051      	b.n	80031ce <HAL_ADC_Stop_DMA+0xba>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003132:	2103      	movs	r1, #3
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 fe99 	bl	8003e6c <ADC_ConversionStop>
 800313a:	4603      	mov	r3, r0
 800313c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800313e:	7bfb      	ldrb	r3, [r7, #15]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d13f      	bne.n	80031c4 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003158:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d10f      	bne.n	8003182 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003166:	4618      	mov	r0, r3
 8003168:	f001 fcd6 	bl	8004b18 <HAL_DMA_Abort>
 800316c:	4603      	mov	r3, r0
 800316e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d005      	beq.n	8003182 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800317a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0210 	bic.w	r2, r2, #16
 8003190:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8003192:	7bfb      	ldrb	r3, [r7, #15]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d105      	bne.n	80031a4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 ff85 	bl	80040a8 <ADC_Disable>
 800319e:	4603      	mov	r3, r0
 80031a0:	73fb      	strb	r3, [r7, #15]
 80031a2:	e002      	b.n	80031aa <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 ff7f 	bl	80040a8 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d109      	bne.n	80031c4 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	f043 0201 	orr.w	r2, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80031f8:	2300      	movs	r3, #0
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800320c:	4882      	ldr	r0, [pc, #520]	; (8003418 <HAL_ADC_IRQHandler+0x228>)
 800320e:	f7ff fb31 	bl	8002874 <LL_ADC_GetMultimode>
 8003212:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d017      	beq.n	800324e <HAL_ADC_IRQHandler+0x5e>
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d012      	beq.n	800324e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800322c:	f003 0310 	and.w	r3, r3, #16
 8003230:	2b00      	cmp	r3, #0
 8003232:	d105      	bne.n	8003240 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003238:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f001 f8ff 	bl	8004444 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2202      	movs	r2, #2
 800324c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	d004      	beq.n	8003262 <HAL_ADC_IRQHandler+0x72>
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10a      	bne.n	8003278 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 8083 	beq.w	8003374 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f003 0308 	and.w	r3, r3, #8
 8003274:	2b00      	cmp	r3, #0
 8003276:	d07d      	beq.n	8003374 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b00      	cmp	r3, #0
 8003282:	d105      	bne.n	8003290 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003288:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fa4b 	bl	8002730 <LL_ADC_REG_IsTriggerSourceSWStart>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d062      	beq.n	8003366 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a5d      	ldr	r2, [pc, #372]	; (800341c <HAL_ADC_IRQHandler+0x22c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d002      	beq.n	80032b0 <HAL_ADC_IRQHandler+0xc0>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	e000      	b.n	80032b2 <HAL_ADC_IRQHandler+0xc2>
 80032b0:	4b5b      	ldr	r3, [pc, #364]	; (8003420 <HAL_ADC_IRQHandler+0x230>)
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6812      	ldr	r2, [r2, #0]
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d008      	beq.n	80032cc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d005      	beq.n	80032cc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d002      	beq.n	80032cc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2b09      	cmp	r3, #9
 80032ca:	d104      	bne.n	80032d6 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	623b      	str	r3, [r7, #32]
 80032d4:	e00c      	b.n	80032f0 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a50      	ldr	r2, [pc, #320]	; (800341c <HAL_ADC_IRQHandler+0x22c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d002      	beq.n	80032e6 <HAL_ADC_IRQHandler+0xf6>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	e000      	b.n	80032e8 <HAL_ADC_IRQHandler+0xf8>
 80032e6:	4b4e      	ldr	r3, [pc, #312]	; (8003420 <HAL_ADC_IRQHandler+0x230>)
 80032e8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80032f0:	6a3b      	ldr	r3, [r7, #32]
 80032f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d135      	bne.n	8003366 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b08      	cmp	r3, #8
 8003306:	d12e      	bne.n	8003366 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff fb91 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d11a      	bne.n	800334e <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 020c 	bic.w	r2, r2, #12
 8003326:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800332c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003338:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d112      	bne.n	8003366 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003344:	f043 0201 	orr.w	r2, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	655a      	str	r2, [r3, #84]	; 0x54
 800334c:	e00b      	b.n	8003366 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003352:	f043 0210 	orr.w	r2, r3, #16
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335e:	f043 0201 	orr.w	r2, r3, #1
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 f95c 	bl	8003624 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	220c      	movs	r2, #12
 8003372:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d004      	beq.n	8003388 <HAL_ADC_IRQHandler+0x198>
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	f003 0320 	and.w	r3, r3, #32
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10b      	bne.n	80033a0 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 809f 	beq.w	80034d2 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8099 	beq.w	80034d2 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d105      	bne.n	80033b8 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff f9f6 	bl	80027ae <LL_ADC_INJ_IsTriggerSourceSWStart>
 80033c2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff f9b1 	bl	8002730 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033ce:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a11      	ldr	r2, [pc, #68]	; (800341c <HAL_ADC_IRQHandler+0x22c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d002      	beq.n	80033e0 <HAL_ADC_IRQHandler+0x1f0>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	e000      	b.n	80033e2 <HAL_ADC_IRQHandler+0x1f2>
 80033e0:	4b0f      	ldr	r3, [pc, #60]	; (8003420 <HAL_ADC_IRQHandler+0x230>)
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	6812      	ldr	r2, [r2, #0]
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d008      	beq.n	80033fc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d005      	beq.n	80033fc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	2b06      	cmp	r3, #6
 80033f4:	d002      	beq.n	80033fc <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2b07      	cmp	r3, #7
 80033fa:	d104      	bne.n	8003406 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	623b      	str	r3, [r7, #32]
 8003404:	e013      	b.n	800342e <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a04      	ldr	r2, [pc, #16]	; (800341c <HAL_ADC_IRQHandler+0x22c>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d009      	beq.n	8003424 <HAL_ADC_IRQHandler+0x234>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	e007      	b.n	8003426 <HAL_ADC_IRQHandler+0x236>
 8003416:	bf00      	nop
 8003418:	50040300 	.word	0x50040300
 800341c:	50040100 	.word	0x50040100
 8003420:	50040000 	.word	0x50040000
 8003424:	4b7d      	ldr	r3, [pc, #500]	; (800361c <HAL_ADC_IRQHandler+0x42c>)
 8003426:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d047      	beq.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d007      	beq.n	800344e <HAL_ADC_IRQHandler+0x25e>
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d03f      	beq.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800344a:	2b00      	cmp	r3, #0
 800344c:	d13a      	bne.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003458:	2b40      	cmp	r3, #64	; 0x40
 800345a:	d133      	bne.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d12e      	bne.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff fb09 	bl	8002a82 <LL_ADC_INJ_IsConversionOngoing>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d11a      	bne.n	80034ac <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003484:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349a:	2b00      	cmp	r3, #0
 800349c:	d112      	bne.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a2:	f043 0201 	orr.w	r2, r3, #1
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	655a      	str	r2, [r3, #84]	; 0x54
 80034aa:	e00b      	b.n	80034c4 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b0:	f043 0210 	orr.w	r2, r3, #16
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034bc:	f043 0201 	orr.w	r2, r3, #1
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 ff95 	bl	80043f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2260      	movs	r2, #96	; 0x60
 80034d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d011      	beq.n	8003500 <HAL_ADC_IRQHandler+0x310>
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00c      	beq.n	8003500 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f8aa 	bl	800364c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2280      	movs	r2, #128	; 0x80
 80034fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003506:	2b00      	cmp	r3, #0
 8003508:	d012      	beq.n	8003530 <HAL_ADC_IRQHandler+0x340>
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00d      	beq.n	8003530 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 ff7b 	bl	800441c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800352e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003536:	2b00      	cmp	r3, #0
 8003538:	d012      	beq.n	8003560 <HAL_ADC_IRQHandler+0x370>
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003548:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 ff6d 	bl	8004430 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800355e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	2b00      	cmp	r3, #0
 8003568:	d036      	beq.n	80035d8 <HAL_ADC_IRQHandler+0x3e8>
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f003 0310 	and.w	r3, r3, #16
 8003570:	2b00      	cmp	r3, #0
 8003572:	d031      	beq.n	80035d8 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 800357c:	2301      	movs	r3, #1
 800357e:	627b      	str	r3, [r7, #36]	; 0x24
 8003580:	e014      	b.n	80035ac <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d008      	beq.n	800359a <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003588:	4825      	ldr	r0, [pc, #148]	; (8003620 <HAL_ADC_IRQHandler+0x430>)
 800358a:	f7ff f981 	bl	8002890 <LL_ADC_GetMultiDMATransfer>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00b      	beq.n	80035ac <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003594:	2301      	movs	r3, #1
 8003596:	627b      	str	r3, [r7, #36]	; 0x24
 8003598:	e008      	b.n	80035ac <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80035a8:	2301      	movs	r3, #1
 80035aa:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80035ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d10e      	bne.n	80035d0 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c2:	f043 0202 	orr.w	r2, r3, #2
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f848 	bl	8003660 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2210      	movs	r2, #16
 80035d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d018      	beq.n	8003614 <HAL_ADC_IRQHandler+0x424>
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d013      	beq.n	8003614 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f0:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fc:	f043 0208 	orr.w	r2, r3, #8
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800360c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fefa 	bl	8004408 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003614:	bf00      	nop
 8003616:	3728      	adds	r7, #40	; 0x28
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	50040000 	.word	0x50040000
 8003620:	50040300 	.word	0x50040300

08003624 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b0b6      	sub	sp, #216	; 0xd8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003684:	2300      	movs	r3, #0
 8003686:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800368e:	2b01      	cmp	r3, #1
 8003690:	d101      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x22>
 8003692:	2302      	movs	r3, #2
 8003694:	e3d5      	b.n	8003e42 <HAL_ADC_ConfigChannel+0x7ce>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff f9c6 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f040 83ba 	bne.w	8003e24 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	2b05      	cmp	r3, #5
 80036b6:	d824      	bhi.n	8003702 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	3b02      	subs	r3, #2
 80036be:	2b03      	cmp	r3, #3
 80036c0:	d81b      	bhi.n	80036fa <HAL_ADC_ConfigChannel+0x86>
 80036c2:	a201      	add	r2, pc, #4	; (adr r2, 80036c8 <HAL_ADC_ConfigChannel+0x54>)
 80036c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c8:	080036d9 	.word	0x080036d9
 80036cc:	080036e1 	.word	0x080036e1
 80036d0:	080036e9 	.word	0x080036e9
 80036d4:	080036f1 	.word	0x080036f1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	220c      	movs	r2, #12
 80036dc:	605a      	str	r2, [r3, #4]
          break;
 80036de:	e011      	b.n	8003704 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2212      	movs	r2, #18
 80036e4:	605a      	str	r2, [r3, #4]
          break;
 80036e6:	e00d      	b.n	8003704 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2218      	movs	r2, #24
 80036ec:	605a      	str	r2, [r3, #4]
          break;
 80036ee:	e009      	b.n	8003704 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036f6:	605a      	str	r2, [r3, #4]
          break;
 80036f8:	e004      	b.n	8003704 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2206      	movs	r2, #6
 80036fe:	605a      	str	r2, [r3, #4]
          break;
 8003700:	e000      	b.n	8003704 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003702:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	461a      	mov	r2, r3
 8003712:	f7ff f820 	bl	8002756 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff f98a 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8003720:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff f9aa 	bl	8002a82 <LL_ADC_INJ_IsConversionOngoing>
 800372e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003732:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003736:	2b00      	cmp	r3, #0
 8003738:	f040 81c1 	bne.w	8003abe <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800373c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003740:	2b00      	cmp	r3, #0
 8003742:	f040 81bc 	bne.w	8003abe <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800374e:	d10f      	bne.n	8003770 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2200      	movs	r2, #0
 800375a:	4619      	mov	r1, r3
 800375c:	f7ff f83a 	bl	80027d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe ffce 	bl	800270a <LL_ADC_SetSamplingTimeCommonConfig>
 800376e:	e00e      	b.n	800378e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	6819      	ldr	r1, [r3, #0]
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	461a      	mov	r2, r3
 800377e:	f7ff f829 	bl	80027d4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2100      	movs	r1, #0
 8003788:	4618      	mov	r0, r3
 800378a:	f7fe ffbe 	bl	800270a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	08db      	lsrs	r3, r3, #3
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d00a      	beq.n	80037c6 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6818      	ldr	r0, [r3, #0]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	6919      	ldr	r1, [r3, #16]
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80037c0:	f7fe ff4e 	bl	8002660 <LL_ADC_SetOffset>
 80037c4:	e17b      	b.n	8003abe <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2100      	movs	r1, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7fe ff6b 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 80037d2:	4603      	mov	r3, r0
 80037d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x17e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2100      	movs	r1, #0
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fe ff60 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 80037e8:	4603      	mov	r3, r0
 80037ea:	0e9b      	lsrs	r3, r3, #26
 80037ec:	f003 021f 	and.w	r2, r3, #31
 80037f0:	e01e      	b.n	8003830 <HAL_ADC_ConfigChannel+0x1bc>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe ff55 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 80037fe:	4603      	mov	r3, r0
 8003800:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003804:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003808:	fa93 f3a3 	rbit	r3, r3
 800380c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003810:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003814:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003818:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8003820:	2320      	movs	r3, #32
 8003822:	e004      	b.n	800382e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003824:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003828:	fab3 f383 	clz	r3, r3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003838:	2b00      	cmp	r3, #0
 800383a:	d105      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x1d4>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	0e9b      	lsrs	r3, r3, #26
 8003842:	f003 031f 	and.w	r3, r3, #31
 8003846:	e018      	b.n	800387a <HAL_ADC_ConfigChannel+0x206>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003854:	fa93 f3a3 	rbit	r3, r3
 8003858:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800385c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003860:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003864:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 800386c:	2320      	movs	r3, #32
 800386e:	e004      	b.n	800387a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8003870:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800387a:	429a      	cmp	r2, r3
 800387c:	d106      	bne.n	800388c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	2100      	movs	r1, #0
 8003886:	4618      	mov	r0, r3
 8003888:	f7fe ff24 	bl	80026d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2101      	movs	r1, #1
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe ff08 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 8003898:	4603      	mov	r3, r0
 800389a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10a      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x244>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2101      	movs	r1, #1
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fe fefd 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 80038ae:	4603      	mov	r3, r0
 80038b0:	0e9b      	lsrs	r3, r3, #26
 80038b2:	f003 021f 	and.w	r2, r3, #31
 80038b6:	e01e      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x282>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2101      	movs	r1, #1
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fe fef2 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80038ce:	fa93 f3a3 	rbit	r3, r3
 80038d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80038d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80038da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80038de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 80038e6:	2320      	movs	r3, #32
 80038e8:	e004      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80038ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038ee:	fab3 f383 	clz	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_ADC_ConfigChannel+0x29a>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	0e9b      	lsrs	r3, r3, #26
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	e018      	b.n	8003940 <HAL_ADC_ConfigChannel+0x2cc>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003922:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800392a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8003932:	2320      	movs	r3, #32
 8003934:	e004      	b.n	8003940 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003936:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800393a:	fab3 f383 	clz	r3, r3
 800393e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003940:	429a      	cmp	r2, r3
 8003942:	d106      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2200      	movs	r2, #0
 800394a:	2101      	movs	r1, #1
 800394c:	4618      	mov	r0, r3
 800394e:	f7fe fec1 	bl	80026d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2102      	movs	r1, #2
 8003958:	4618      	mov	r0, r3
 800395a:	f7fe fea5 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 800395e:	4603      	mov	r3, r0
 8003960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10a      	bne.n	800397e <HAL_ADC_ConfigChannel+0x30a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2102      	movs	r1, #2
 800396e:	4618      	mov	r0, r3
 8003970:	f7fe fe9a 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 8003974:	4603      	mov	r3, r0
 8003976:	0e9b      	lsrs	r3, r3, #26
 8003978:	f003 021f 	and.w	r2, r3, #31
 800397c:	e01e      	b.n	80039bc <HAL_ADC_ConfigChannel+0x348>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2102      	movs	r1, #2
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fe8f 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 800398a:	4603      	mov	r3, r0
 800398c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003990:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800399c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80039a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80039ac:	2320      	movs	r3, #32
 80039ae:	e004      	b.n	80039ba <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80039b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039b4:	fab3 f383 	clz	r3, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x360>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	0e9b      	lsrs	r3, r3, #26
 80039ce:	f003 031f 	and.w	r3, r3, #31
 80039d2:	e016      	b.n	8003a02 <HAL_ADC_ConfigChannel+0x38e>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039e0:	fa93 f3a3 	rbit	r3, r3
 80039e4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80039e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80039e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80039ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80039f4:	2320      	movs	r3, #32
 80039f6:	e004      	b.n	8003a02 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80039f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039fc:	fab3 f383 	clz	r3, r3
 8003a00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d106      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2102      	movs	r1, #2
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fe fe60 	bl	80026d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2103      	movs	r1, #3
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe fe44 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10a      	bne.n	8003a40 <HAL_ADC_ConfigChannel+0x3cc>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2103      	movs	r1, #3
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe fe39 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 8003a36:	4603      	mov	r3, r0
 8003a38:	0e9b      	lsrs	r3, r3, #26
 8003a3a:	f003 021f 	and.w	r2, r3, #31
 8003a3e:	e017      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x3fc>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2103      	movs	r1, #3
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fe fe2e 	bl	80026a8 <LL_ADC_GetOffsetChannel>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a52:	fa93 f3a3 	rbit	r3, r3
 8003a56:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003a58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a5a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003a5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8003a62:	2320      	movs	r3, #32
 8003a64:	e003      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003a66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a68:	fab3 f383 	clz	r3, r3
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d105      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x414>
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	0e9b      	lsrs	r3, r3, #26
 8003a82:	f003 031f 	and.w	r3, r3, #31
 8003a86:	e011      	b.n	8003aac <HAL_ADC_ConfigChannel+0x438>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a90:	fa93 f3a3 	rbit	r3, r3
 8003a94:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003a96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a98:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003a9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003aa0:	2320      	movs	r3, #32
 8003aa2:	e003      	b.n	8003aac <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aa6:	fab3 f383 	clz	r3, r3
 8003aaa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d106      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2103      	movs	r1, #3
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fe fe0b 	bl	80026d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fe ff68 	bl	8002998 <LL_ADC_IsEnabled>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f040 8140 	bne.w	8003d50 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6818      	ldr	r0, [r3, #0]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	6819      	ldr	r1, [r3, #0]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	461a      	mov	r2, r3
 8003ade:	f7fe fea5 	bl	800282c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	4a8f      	ldr	r2, [pc, #572]	; (8003d24 <HAL_ADC_ConfigChannel+0x6b0>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	f040 8131 	bne.w	8003d50 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10b      	bne.n	8003b16 <HAL_ADC_ConfigChannel+0x4a2>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	0e9b      	lsrs	r3, r3, #26
 8003b04:	3301      	adds	r3, #1
 8003b06:	f003 031f 	and.w	r3, r3, #31
 8003b0a:	2b09      	cmp	r3, #9
 8003b0c:	bf94      	ite	ls
 8003b0e:	2301      	movls	r3, #1
 8003b10:	2300      	movhi	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	e019      	b.n	8003b4a <HAL_ADC_ConfigChannel+0x4d6>
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b1e:	fa93 f3a3 	rbit	r3, r3
 8003b22:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003b24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b26:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003b28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8003b2e:	2320      	movs	r3, #32
 8003b30:	e003      	b.n	8003b3a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8003b32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b34:	fab3 f383 	clz	r3, r3
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	f003 031f 	and.w	r3, r3, #31
 8003b40:	2b09      	cmp	r3, #9
 8003b42:	bf94      	ite	ls
 8003b44:	2301      	movls	r3, #1
 8003b46:	2300      	movhi	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d079      	beq.n	8003c42 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d107      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x4f6>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	0e9b      	lsrs	r3, r3, #26
 8003b60:	3301      	adds	r3, #1
 8003b62:	069b      	lsls	r3, r3, #26
 8003b64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b68:	e015      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x522>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b72:	fa93 f3a3 	rbit	r3, r3
 8003b76:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b7a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8003b82:	2320      	movs	r3, #32
 8003b84:	e003      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8003b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b88:	fab3 f383 	clz	r3, r3
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	3301      	adds	r3, #1
 8003b90:	069b      	lsls	r3, r3, #26
 8003b92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d109      	bne.n	8003bb6 <HAL_ADC_ConfigChannel+0x542>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	0e9b      	lsrs	r3, r3, #26
 8003ba8:	3301      	adds	r3, #1
 8003baa:	f003 031f 	and.w	r3, r3, #31
 8003bae:	2101      	movs	r1, #1
 8003bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb4:	e017      	b.n	8003be6 <HAL_ADC_ConfigChannel+0x572>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bbe:	fa93 f3a3 	rbit	r3, r3
 8003bc2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003bc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bc6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003bc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8003bce:	2320      	movs	r3, #32
 8003bd0:	e003      	b.n	8003bda <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8003bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bd4:	fab3 f383 	clz	r3, r3
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	f003 031f 	and.w	r3, r3, #31
 8003be0:	2101      	movs	r1, #1
 8003be2:	fa01 f303 	lsl.w	r3, r1, r3
 8003be6:	ea42 0103 	orr.w	r1, r2, r3
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10a      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x598>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	0e9b      	lsrs	r3, r3, #26
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	f003 021f 	and.w	r2, r3, #31
 8003c02:	4613      	mov	r3, r2
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4413      	add	r3, r2
 8003c08:	051b      	lsls	r3, r3, #20
 8003c0a:	e018      	b.n	8003c3e <HAL_ADC_ConfigChannel+0x5ca>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c14:	fa93 f3a3 	rbit	r3, r3
 8003c18:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d101      	bne.n	8003c28 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003c24:	2320      	movs	r3, #32
 8003c26:	e003      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c2a:	fab3 f383 	clz	r3, r3
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	3301      	adds	r3, #1
 8003c32:	f003 021f 	and.w	r2, r3, #31
 8003c36:	4613      	mov	r3, r2
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4413      	add	r3, r2
 8003c3c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c3e:	430b      	orrs	r3, r1
 8003c40:	e081      	b.n	8003d46 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d107      	bne.n	8003c5e <HAL_ADC_ConfigChannel+0x5ea>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	0e9b      	lsrs	r3, r3, #26
 8003c54:	3301      	adds	r3, #1
 8003c56:	069b      	lsls	r3, r3, #26
 8003c58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c5c:	e015      	b.n	8003c8a <HAL_ADC_ConfigChannel+0x616>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c66:	fa93 f3a3 	rbit	r3, r3
 8003c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8003c76:	2320      	movs	r3, #32
 8003c78:	e003      	b.n	8003c82 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7c:	fab3 f383 	clz	r3, r3
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	3301      	adds	r3, #1
 8003c84:	069b      	lsls	r3, r3, #26
 8003c86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d109      	bne.n	8003caa <HAL_ADC_ConfigChannel+0x636>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	0e9b      	lsrs	r3, r3, #26
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	f003 031f 	and.w	r3, r3, #31
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca8:	e017      	b.n	8003cda <HAL_ADC_ConfigChannel+0x666>
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	6a3b      	ldr	r3, [r7, #32]
 8003cb2:	fa93 f3a3 	rbit	r3, r3
 8003cb6:	61fb      	str	r3, [r7, #28]
  return result;
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8003cc2:	2320      	movs	r3, #32
 8003cc4:	e003      	b.n	8003cce <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	3301      	adds	r3, #1
 8003cd0:	f003 031f 	and.w	r3, r3, #31
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cda:	ea42 0103 	orr.w	r1, r2, r3
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10d      	bne.n	8003d06 <HAL_ADC_ConfigChannel+0x692>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	0e9b      	lsrs	r3, r3, #26
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	f003 021f 	and.w	r2, r3, #31
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	4413      	add	r3, r2
 8003cfc:	3b1e      	subs	r3, #30
 8003cfe:	051b      	lsls	r3, r3, #20
 8003d00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d04:	e01e      	b.n	8003d44 <HAL_ADC_ConfigChannel+0x6d0>
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	fa93 f3a3 	rbit	r3, r3
 8003d12:	613b      	str	r3, [r7, #16]
  return result;
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d104      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003d1e:	2320      	movs	r3, #32
 8003d20:	e006      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x6bc>
 8003d22:	bf00      	nop
 8003d24:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	fab3 f383 	clz	r3, r3
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	3301      	adds	r3, #1
 8003d32:	f003 021f 	and.w	r2, r3, #31
 8003d36:	4613      	mov	r3, r2
 8003d38:	005b      	lsls	r3, r3, #1
 8003d3a:	4413      	add	r3, r2
 8003d3c:	3b1e      	subs	r3, #30
 8003d3e:	051b      	lsls	r3, r3, #20
 8003d40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d44:	430b      	orrs	r3, r1
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	6892      	ldr	r2, [r2, #8]
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	f7fe fd42 	bl	80027d4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4b3d      	ldr	r3, [pc, #244]	; (8003e4c <HAL_ADC_ConfigChannel+0x7d8>)
 8003d56:	4013      	ands	r3, r2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d06c      	beq.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d5c:	483c      	ldr	r0, [pc, #240]	; (8003e50 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d5e:	f7fe fc71 	bl	8002644 <LL_ADC_GetCommonPathInternalCh>
 8003d62:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a3a      	ldr	r2, [pc, #232]	; (8003e54 <HAL_ADC_ConfigChannel+0x7e0>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d127      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d121      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a35      	ldr	r2, [pc, #212]	; (8003e58 <HAL_ADC_ConfigChannel+0x7e4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d157      	bne.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d8e:	4619      	mov	r1, r3
 8003d90:	482f      	ldr	r0, [pc, #188]	; (8003e50 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d92:	f7fe fc44 	bl	800261e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d96:	4b31      	ldr	r3, [pc, #196]	; (8003e5c <HAL_ADC_ConfigChannel+0x7e8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	099b      	lsrs	r3, r3, #6
 8003d9c:	4a30      	ldr	r2, [pc, #192]	; (8003e60 <HAL_ADC_ConfigChannel+0x7ec>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	099b      	lsrs	r3, r3, #6
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	4613      	mov	r3, r2
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003db0:	e002      	b.n	8003db8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f9      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dbe:	e03a      	b.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a27      	ldr	r2, [pc, #156]	; (8003e64 <HAL_ADC_ConfigChannel+0x7f0>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d113      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x77e>
 8003dca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10d      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a1f      	ldr	r2, [pc, #124]	; (8003e58 <HAL_ADC_ConfigChannel+0x7e4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d12a      	bne.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003de0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003de4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003de8:	4619      	mov	r1, r3
 8003dea:	4819      	ldr	r0, [pc, #100]	; (8003e50 <HAL_ADC_ConfigChannel+0x7dc>)
 8003dec:	f7fe fc17 	bl	800261e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003df0:	e021      	b.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1c      	ldr	r2, [pc, #112]	; (8003e68 <HAL_ADC_ConfigChannel+0x7f4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d11c      	bne.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003dfc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d116      	bne.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a12      	ldr	r2, [pc, #72]	; (8003e58 <HAL_ADC_ConfigChannel+0x7e4>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d111      	bne.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	480c      	ldr	r0, [pc, #48]	; (8003e50 <HAL_ADC_ConfigChannel+0x7dc>)
 8003e1e:	f7fe fbfe 	bl	800261e <LL_ADC_SetCommonPathInternalCh>
 8003e22:	e008      	b.n	8003e36 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e28:	f043 0220 	orr.w	r2, r3, #32
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e3e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	37d8      	adds	r7, #216	; 0xd8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	80080000 	.word	0x80080000
 8003e50:	50040300 	.word	0x50040300
 8003e54:	c7520000 	.word	0xc7520000
 8003e58:	50040000 	.word	0x50040000
 8003e5c:	20000008 	.word	0x20000008
 8003e60:	053e2d63 	.word	0x053e2d63
 8003e64:	cb840000 	.word	0xcb840000
 8003e68:	80000001 	.word	0x80000001

08003e6c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b088      	sub	sp, #32
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fdd6 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8003e88:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe fdf7 	bl	8002a82 <LL_ADC_INJ_IsConversionOngoing>
 8003e94:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d103      	bne.n	8003ea4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	f000 8098 	beq.w	8003fd4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d02a      	beq.n	8003f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	7e5b      	ldrb	r3, [r3, #25]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d126      	bne.n	8003f08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	7e1b      	ldrb	r3, [r3, #24]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d122      	bne.n	8003f08 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ec6:	e014      	b.n	8003ef2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	4a45      	ldr	r2, [pc, #276]	; (8003fe0 <ADC_ConversionStop+0x174>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d90d      	bls.n	8003eec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed4:	f043 0210 	orr.w	r2, r3, #16
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee0:	f043 0201 	orr.w	r2, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e074      	b.n	8003fd6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efc:	2b40      	cmp	r3, #64	; 0x40
 8003efe:	d1e3      	bne.n	8003ec8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2240      	movs	r2, #64	; 0x40
 8003f06:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d014      	beq.n	8003f38 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fe fd8e 	bl	8002a34 <LL_ADC_REG_IsConversionOngoing>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00c      	beq.n	8003f38 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fe fd4b 	bl	80029be <LL_ADC_IsDisableOngoing>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d104      	bne.n	8003f38 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fd6a 	bl	8002a0c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d014      	beq.n	8003f68 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fe fd9d 	bl	8002a82 <LL_ADC_INJ_IsConversionOngoing>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00c      	beq.n	8003f68 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fe fd33 	bl	80029be <LL_ADC_IsDisableOngoing>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d104      	bne.n	8003f68 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe fd79 	bl	8002a5a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d005      	beq.n	8003f7a <ADC_ConversionStop+0x10e>
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d105      	bne.n	8003f80 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003f74:	230c      	movs	r3, #12
 8003f76:	617b      	str	r3, [r7, #20]
        break;
 8003f78:	e005      	b.n	8003f86 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003f7a:	2308      	movs	r3, #8
 8003f7c:	617b      	str	r3, [r7, #20]
        break;
 8003f7e:	e002      	b.n	8003f86 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003f80:	2304      	movs	r3, #4
 8003f82:	617b      	str	r3, [r7, #20]
        break;
 8003f84:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003f86:	f7fe fb07 	bl	8002598 <HAL_GetTick>
 8003f8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003f8c:	e01b      	b.n	8003fc6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003f8e:	f7fe fb03 	bl	8002598 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b05      	cmp	r3, #5
 8003f9a:	d914      	bls.n	8003fc6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00d      	beq.n	8003fc6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fae:	f043 0210 	orr.w	r2, r3, #16
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e007      	b.n	8003fd6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	689a      	ldr	r2, [r3, #8]
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1dc      	bne.n	8003f8e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3720      	adds	r7, #32
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	a33fffff 	.word	0xa33fffff

08003fe4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7fe fcd1 	bl	8002998 <LL_ADC_IsEnabled>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d14d      	bne.n	8004098 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	4b28      	ldr	r3, [pc, #160]	; (80040a4 <ADC_Enable+0xc0>)
 8004004:	4013      	ands	r3, r2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00d      	beq.n	8004026 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400e:	f043 0210 	orr.w	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800401a:	f043 0201 	orr.w	r2, r3, #1
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e039      	b.n	800409a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f7fe fc8c 	bl	8002948 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004030:	f7fe fab2 	bl	8002598 <HAL_GetTick>
 8004034:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004036:	e028      	b.n	800408a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f7fe fcab 	bl	8002998 <LL_ADC_IsEnabled>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d104      	bne.n	8004052 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe fc7b 	bl	8002948 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004052:	f7fe faa1 	bl	8002598 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d914      	bls.n	800408a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d00d      	beq.n	800408a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004072:	f043 0210 	orr.w	r2, r3, #16
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407e:	f043 0201 	orr.w	r2, r3, #1
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e007      	b.n	800409a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	2b01      	cmp	r3, #1
 8004096:	d1cf      	bne.n	8004038 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	8000003f 	.word	0x8000003f

080040a8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fe fc82 	bl	80029be <LL_ADC_IsDisableOngoing>
 80040ba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7fe fc69 	bl	8002998 <LL_ADC_IsEnabled>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d047      	beq.n	800415c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d144      	bne.n	800415c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f003 030d 	and.w	r3, r3, #13
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d10c      	bne.n	80040fa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fe fc43 	bl	8002970 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2203      	movs	r2, #3
 80040f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040f2:	f7fe fa51 	bl	8002598 <HAL_GetTick>
 80040f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040f8:	e029      	b.n	800414e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fe:	f043 0210 	orr.w	r2, r3, #16
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410a:	f043 0201 	orr.w	r2, r3, #1
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e023      	b.n	800415e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004116:	f7fe fa3f 	bl	8002598 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d914      	bls.n	800414e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00d      	beq.n	800414e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004136:	f043 0210 	orr.w	r2, r3, #16
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	f043 0201 	orr.w	r2, r3, #1
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e007      	b.n	800415e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1dc      	bne.n	8004116 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b084      	sub	sp, #16
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004172:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004178:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800417c:	2b00      	cmp	r3, #0
 800417e:	d14b      	bne.n	8004218 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004184:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b00      	cmp	r3, #0
 8004198:	d021      	beq.n	80041de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7fe fac6 	bl	8002730 <LL_ADC_REG_IsTriggerSourceSWStart>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d032      	beq.n	8004210 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d12b      	bne.n	8004210 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d11f      	bne.n	8004210 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d4:	f043 0201 	orr.w	r2, r3, #1
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	655a      	str	r2, [r3, #84]	; 0x54
 80041dc:	e018      	b.n	8004210 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d111      	bne.n	8004210 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004208:	f043 0201 	orr.w	r2, r3, #1
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7ff fa07 	bl	8003624 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004216:	e00e      	b.n	8004236 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421c:	f003 0310 	and.w	r3, r3, #16
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f7ff fa1b 	bl	8003660 <HAL_ADC_ErrorCallback>
}
 800422a:	e004      	b.n	8004236 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	4798      	blx	r3
}
 8004236:	bf00      	nop
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b084      	sub	sp, #16
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800424c:	68f8      	ldr	r0, [r7, #12]
 800424e:	f7ff f9f3 	bl	8003638 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004252:	bf00      	nop
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004266:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004278:	f043 0204 	orr.w	r2, r3, #4
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f7ff f9ed 	bl	8003660 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004286:	bf00      	nop
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <LL_ADC_IsEnabled>:
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <LL_ADC_IsEnabled+0x18>
 80042a2:	2301      	movs	r3, #1
 80042a4:	e000      	b.n	80042a8 <LL_ADC_IsEnabled+0x1a>
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <LL_ADC_StartCalibration>:
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80042c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	609a      	str	r2, [r3, #8]
}
 80042da:	bf00      	nop
 80042dc:	370c      	adds	r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <LL_ADC_IsCalibrationOnGoing>:
{
 80042e6:	b480      	push	{r7}
 80042e8:	b083      	sub	sp, #12
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80042f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042fa:	d101      	bne.n	8004300 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80042fc:	2301      	movs	r3, #1
 80042fe:	e000      	b.n	8004302 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <LL_ADC_REG_IsConversionOngoing>:
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b04      	cmp	r3, #4
 8004320:	d101      	bne.n	8004326 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800433e:	2300      	movs	r3, #0
 8004340:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004348:	2b01      	cmp	r3, #1
 800434a:	d101      	bne.n	8004350 <HAL_ADCEx_Calibration_Start+0x1c>
 800434c:	2302      	movs	r3, #2
 800434e:	e04d      	b.n	80043ec <HAL_ADCEx_Calibration_Start+0xb8>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7ff fea5 	bl	80040a8 <ADC_Disable>
 800435e:	4603      	mov	r3, r0
 8004360:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004362:	7bfb      	ldrb	r3, [r7, #15]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d136      	bne.n	80043d6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004370:	f023 0302 	bic.w	r3, r3, #2
 8004374:	f043 0202 	orr.w	r2, r3, #2
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6839      	ldr	r1, [r7, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff ff96 	bl	80042b4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004388:	e014      	b.n	80043b4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	3301      	adds	r3, #1
 800438e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8004396:	d30d      	bcc.n	80043b4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800439c:	f023 0312 	bic.w	r3, r3, #18
 80043a0:	f043 0210 	orr.w	r2, r3, #16
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e01b      	b.n	80043ec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff94 	bl	80042e6 <LL_ADC_IsCalibrationOnGoing>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1e2      	bne.n	800438a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	f023 0303 	bic.w	r3, r3, #3
 80043cc:	f043 0201 	orr.w	r2, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54
 80043d4:	e005      	b.n	80043e2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043da:	f043 0210 	orr.w	r2, r3, #16
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004458:	b590      	push	{r4, r7, lr}
 800445a:	b09f      	sub	sp, #124	; 0x7c
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004472:	2302      	movs	r3, #2
 8004474:	e089      	b.n	800458a <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800447e:	2300      	movs	r3, #0
 8004480:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004482:	2300      	movs	r3, #0
 8004484:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a42      	ldr	r2, [pc, #264]	; (8004594 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d102      	bne.n	8004496 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004490:	4b41      	ldr	r3, [pc, #260]	; (8004598 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004492:	60bb      	str	r3, [r7, #8]
 8004494:	e001      	b.n	800449a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004496:	2300      	movs	r3, #0
 8004498:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10b      	bne.n	80044b8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a4:	f043 0220 	orr.w	r2, r3, #32
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e068      	b.n	800458a <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7ff ff27 	bl	800430e <LL_ADC_REG_IsConversionOngoing>
 80044c0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7ff ff21 	bl	800430e <LL_ADC_REG_IsConversionOngoing>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d14a      	bne.n	8004568 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80044d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d147      	bne.n	8004568 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80044d8:	4b30      	ldr	r3, [pc, #192]	; (800459c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80044da:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d027      	beq.n	8004534 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80044e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	6859      	ldr	r1, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044f6:	035b      	lsls	r3, r3, #13
 80044f8:	430b      	orrs	r3, r1
 80044fa:	431a      	orrs	r2, r3
 80044fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004500:	4824      	ldr	r0, [pc, #144]	; (8004594 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8004502:	f7ff fec4 	bl	800428e <LL_ADC_IsEnabled>
 8004506:	4604      	mov	r4, r0
 8004508:	4823      	ldr	r0, [pc, #140]	; (8004598 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800450a:	f7ff fec0 	bl	800428e <LL_ADC_IsEnabled>
 800450e:	4603      	mov	r3, r0
 8004510:	4323      	orrs	r3, r4
 8004512:	2b00      	cmp	r3, #0
 8004514:	d132      	bne.n	800457c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800451e:	f023 030f 	bic.w	r3, r3, #15
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	6811      	ldr	r1, [r2, #0]
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	6892      	ldr	r2, [r2, #8]
 800452a:	430a      	orrs	r2, r1
 800452c:	431a      	orrs	r2, r3
 800452e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004530:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004532:	e023      	b.n	800457c <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004534:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800453c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800453e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004540:	4814      	ldr	r0, [pc, #80]	; (8004594 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8004542:	f7ff fea4 	bl	800428e <LL_ADC_IsEnabled>
 8004546:	4604      	mov	r4, r0
 8004548:	4813      	ldr	r0, [pc, #76]	; (8004598 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800454a:	f7ff fea0 	bl	800428e <LL_ADC_IsEnabled>
 800454e:	4603      	mov	r3, r0
 8004550:	4323      	orrs	r3, r4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d112      	bne.n	800457c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800455e:	f023 030f 	bic.w	r3, r3, #15
 8004562:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004564:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004566:	e009      	b.n	800457c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456c:	f043 0220 	orr.w	r2, r3, #32
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800457a:	e000      	b.n	800457e <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800457c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004586:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800458a:	4618      	mov	r0, r3
 800458c:	377c      	adds	r7, #124	; 0x7c
 800458e:	46bd      	mov	sp, r7
 8004590:	bd90      	pop	{r4, r7, pc}
 8004592:	bf00      	nop
 8004594:	50040000 	.word	0x50040000
 8004598:	50040100 	.word	0x50040100
 800459c:	50040300 	.word	0x50040300

080045a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045b0:	4b0c      	ldr	r3, [pc, #48]	; (80045e4 <__NVIC_SetPriorityGrouping+0x44>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045b6:	68ba      	ldr	r2, [r7, #8]
 80045b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045bc:	4013      	ands	r3, r2
 80045be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045d2:	4a04      	ldr	r2, [pc, #16]	; (80045e4 <__NVIC_SetPriorityGrouping+0x44>)
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	60d3      	str	r3, [r2, #12]
}
 80045d8:	bf00      	nop
 80045da:	3714      	adds	r7, #20
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	e000ed00 	.word	0xe000ed00

080045e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045e8:	b480      	push	{r7}
 80045ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045ec:	4b04      	ldr	r3, [pc, #16]	; (8004600 <__NVIC_GetPriorityGrouping+0x18>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	0a1b      	lsrs	r3, r3, #8
 80045f2:	f003 0307 	and.w	r3, r3, #7
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	e000ed00 	.word	0xe000ed00

08004604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800460e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004612:	2b00      	cmp	r3, #0
 8004614:	db0b      	blt.n	800462e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	f003 021f 	and.w	r2, r3, #31
 800461c:	4907      	ldr	r1, [pc, #28]	; (800463c <__NVIC_EnableIRQ+0x38>)
 800461e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	2001      	movs	r0, #1
 8004626:	fa00 f202 	lsl.w	r2, r0, r2
 800462a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800462e:	bf00      	nop
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	e000e100 	.word	0xe000e100

08004640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	6039      	str	r1, [r7, #0]
 800464a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800464c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004650:	2b00      	cmp	r3, #0
 8004652:	db0a      	blt.n	800466a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	490c      	ldr	r1, [pc, #48]	; (800468c <__NVIC_SetPriority+0x4c>)
 800465a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465e:	0112      	lsls	r2, r2, #4
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	440b      	add	r3, r1
 8004664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004668:	e00a      	b.n	8004680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	b2da      	uxtb	r2, r3
 800466e:	4908      	ldr	r1, [pc, #32]	; (8004690 <__NVIC_SetPriority+0x50>)
 8004670:	79fb      	ldrb	r3, [r7, #7]
 8004672:	f003 030f 	and.w	r3, r3, #15
 8004676:	3b04      	subs	r3, #4
 8004678:	0112      	lsls	r2, r2, #4
 800467a:	b2d2      	uxtb	r2, r2
 800467c:	440b      	add	r3, r1
 800467e:	761a      	strb	r2, [r3, #24]
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr
 800468c:	e000e100 	.word	0xe000e100
 8004690:	e000ed00 	.word	0xe000ed00

08004694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004694:	b480      	push	{r7}
 8004696:	b089      	sub	sp, #36	; 0x24
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f1c3 0307 	rsb	r3, r3, #7
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	bf28      	it	cs
 80046b2:	2304      	movcs	r3, #4
 80046b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	3304      	adds	r3, #4
 80046ba:	2b06      	cmp	r3, #6
 80046bc:	d902      	bls.n	80046c4 <NVIC_EncodePriority+0x30>
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	3b03      	subs	r3, #3
 80046c2:	e000      	b.n	80046c6 <NVIC_EncodePriority+0x32>
 80046c4:	2300      	movs	r3, #0
 80046c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	fa02 f303 	lsl.w	r3, r2, r3
 80046d2:	43da      	mvns	r2, r3
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	401a      	ands	r2, r3
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	fa01 f303 	lsl.w	r3, r1, r3
 80046e6:	43d9      	mvns	r1, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046ec:	4313      	orrs	r3, r2
         );
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3724      	adds	r7, #36	; 0x24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
	...

080046fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3b01      	subs	r3, #1
 8004708:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800470c:	d301      	bcc.n	8004712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800470e:	2301      	movs	r3, #1
 8004710:	e00f      	b.n	8004732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004712:	4a0a      	ldr	r2, [pc, #40]	; (800473c <SysTick_Config+0x40>)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3b01      	subs	r3, #1
 8004718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800471a:	210f      	movs	r1, #15
 800471c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004720:	f7ff ff8e 	bl	8004640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004724:	4b05      	ldr	r3, [pc, #20]	; (800473c <SysTick_Config+0x40>)
 8004726:	2200      	movs	r2, #0
 8004728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800472a:	4b04      	ldr	r3, [pc, #16]	; (800473c <SysTick_Config+0x40>)
 800472c:	2207      	movs	r2, #7
 800472e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	e000e010 	.word	0xe000e010

08004740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7ff ff29 	bl	80045a0 <__NVIC_SetPriorityGrouping>
}
 800474e:	bf00      	nop
 8004750:	3708      	adds	r7, #8
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b086      	sub	sp, #24
 800475a:	af00      	add	r7, sp, #0
 800475c:	4603      	mov	r3, r0
 800475e:	60b9      	str	r1, [r7, #8]
 8004760:	607a      	str	r2, [r7, #4]
 8004762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004764:	2300      	movs	r3, #0
 8004766:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004768:	f7ff ff3e 	bl	80045e8 <__NVIC_GetPriorityGrouping>
 800476c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	6978      	ldr	r0, [r7, #20]
 8004774:	f7ff ff8e 	bl	8004694 <NVIC_EncodePriority>
 8004778:	4602      	mov	r2, r0
 800477a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800477e:	4611      	mov	r1, r2
 8004780:	4618      	mov	r0, r3
 8004782:	f7ff ff5d 	bl	8004640 <__NVIC_SetPriority>
}
 8004786:	bf00      	nop
 8004788:	3718      	adds	r7, #24
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b082      	sub	sp, #8
 8004792:	af00      	add	r7, sp, #0
 8004794:	4603      	mov	r3, r0
 8004796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479c:	4618      	mov	r0, r3
 800479e:	f7ff ff31 	bl	8004604 <__NVIC_EnableIRQ>
}
 80047a2:	bf00      	nop
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b082      	sub	sp, #8
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7ff ffa2 	bl	80046fc <SysTick_Config>
 80047b8:	4603      	mov	r3, r0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
	...

080047c4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e098      	b.n	8004908 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	461a      	mov	r2, r3
 80047dc:	4b4d      	ldr	r3, [pc, #308]	; (8004914 <HAL_DMA_Init+0x150>)
 80047de:	429a      	cmp	r2, r3
 80047e0:	d80f      	bhi.n	8004802 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b4b      	ldr	r3, [pc, #300]	; (8004918 <HAL_DMA_Init+0x154>)
 80047ea:	4413      	add	r3, r2
 80047ec:	4a4b      	ldr	r2, [pc, #300]	; (800491c <HAL_DMA_Init+0x158>)
 80047ee:	fba2 2303 	umull	r2, r3, r2, r3
 80047f2:	091b      	lsrs	r3, r3, #4
 80047f4:	009a      	lsls	r2, r3, #2
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a48      	ldr	r2, [pc, #288]	; (8004920 <HAL_DMA_Init+0x15c>)
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004800:	e00e      	b.n	8004820 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	4b46      	ldr	r3, [pc, #280]	; (8004924 <HAL_DMA_Init+0x160>)
 800480a:	4413      	add	r3, r2
 800480c:	4a43      	ldr	r2, [pc, #268]	; (800491c <HAL_DMA_Init+0x158>)
 800480e:	fba2 2303 	umull	r2, r3, r2, r3
 8004812:	091b      	lsrs	r3, r3, #4
 8004814:	009a      	lsls	r2, r3, #2
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a42      	ldr	r2, [pc, #264]	; (8004928 <HAL_DMA_Init+0x164>)
 800481e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004844:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004850:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800485c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800487a:	d039      	beq.n	80048f0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004880:	4a27      	ldr	r2, [pc, #156]	; (8004920 <HAL_DMA_Init+0x15c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d11a      	bne.n	80048bc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004886:	4b29      	ldr	r3, [pc, #164]	; (800492c <HAL_DMA_Init+0x168>)
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488e:	f003 031c 	and.w	r3, r3, #28
 8004892:	210f      	movs	r1, #15
 8004894:	fa01 f303 	lsl.w	r3, r1, r3
 8004898:	43db      	mvns	r3, r3
 800489a:	4924      	ldr	r1, [pc, #144]	; (800492c <HAL_DMA_Init+0x168>)
 800489c:	4013      	ands	r3, r2
 800489e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80048a0:	4b22      	ldr	r3, [pc, #136]	; (800492c <HAL_DMA_Init+0x168>)
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6859      	ldr	r1, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ac:	f003 031c 	and.w	r3, r3, #28
 80048b0:	fa01 f303 	lsl.w	r3, r1, r3
 80048b4:	491d      	ldr	r1, [pc, #116]	; (800492c <HAL_DMA_Init+0x168>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	600b      	str	r3, [r1, #0]
 80048ba:	e019      	b.n	80048f0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80048bc:	4b1c      	ldr	r3, [pc, #112]	; (8004930 <HAL_DMA_Init+0x16c>)
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c4:	f003 031c 	and.w	r3, r3, #28
 80048c8:	210f      	movs	r1, #15
 80048ca:	fa01 f303 	lsl.w	r3, r1, r3
 80048ce:	43db      	mvns	r3, r3
 80048d0:	4917      	ldr	r1, [pc, #92]	; (8004930 <HAL_DMA_Init+0x16c>)
 80048d2:	4013      	ands	r3, r2
 80048d4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80048d6:	4b16      	ldr	r3, [pc, #88]	; (8004930 <HAL_DMA_Init+0x16c>)
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6859      	ldr	r1, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e2:	f003 031c 	and.w	r3, r3, #28
 80048e6:	fa01 f303 	lsl.w	r3, r1, r3
 80048ea:	4911      	ldr	r1, [pc, #68]	; (8004930 <HAL_DMA_Init+0x16c>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr
 8004914:	40020407 	.word	0x40020407
 8004918:	bffdfff8 	.word	0xbffdfff8
 800491c:	cccccccd 	.word	0xcccccccd
 8004920:	40020000 	.word	0x40020000
 8004924:	bffdfbf8 	.word	0xbffdfbf8
 8004928:	40020400 	.word	0x40020400
 800492c:	400200a8 	.word	0x400200a8
 8004930:	400204a8 	.word	0x400204a8

08004934 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e072      	b.n	8004a2c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0201 	bic.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <HAL_DMA_DeInit+0x104>)
 800495e:	429a      	cmp	r2, r3
 8004960:	d80f      	bhi.n	8004982 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	4b34      	ldr	r3, [pc, #208]	; (8004a3c <HAL_DMA_DeInit+0x108>)
 800496a:	4413      	add	r3, r2
 800496c:	4a34      	ldr	r2, [pc, #208]	; (8004a40 <HAL_DMA_DeInit+0x10c>)
 800496e:	fba2 2303 	umull	r2, r3, r2, r3
 8004972:	091b      	lsrs	r3, r3, #4
 8004974:	009a      	lsls	r2, r3, #2
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a31      	ldr	r2, [pc, #196]	; (8004a44 <HAL_DMA_DeInit+0x110>)
 800497e:	641a      	str	r2, [r3, #64]	; 0x40
 8004980:	e00e      	b.n	80049a0 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	461a      	mov	r2, r3
 8004988:	4b2f      	ldr	r3, [pc, #188]	; (8004a48 <HAL_DMA_DeInit+0x114>)
 800498a:	4413      	add	r3, r2
 800498c:	4a2c      	ldr	r2, [pc, #176]	; (8004a40 <HAL_DMA_DeInit+0x10c>)
 800498e:	fba2 2303 	umull	r2, r3, r2, r3
 8004992:	091b      	lsrs	r3, r3, #4
 8004994:	009a      	lsls	r2, r3, #2
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a2b      	ldr	r2, [pc, #172]	; (8004a4c <HAL_DMA_DeInit+0x118>)
 800499e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ac:	f003 021c 	and.w	r2, r3, #28
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	2101      	movs	r1, #1
 80049b6:	fa01 f202 	lsl.w	r2, r1, r2
 80049ba:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	4a20      	ldr	r2, [pc, #128]	; (8004a44 <HAL_DMA_DeInit+0x110>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d10d      	bne.n	80049e2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80049c6:	4b22      	ldr	r3, [pc, #136]	; (8004a50 <HAL_DMA_DeInit+0x11c>)
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ce:	f003 031c 	and.w	r3, r3, #28
 80049d2:	210f      	movs	r1, #15
 80049d4:	fa01 f303 	lsl.w	r3, r1, r3
 80049d8:	43db      	mvns	r3, r3
 80049da:	491d      	ldr	r1, [pc, #116]	; (8004a50 <HAL_DMA_DeInit+0x11c>)
 80049dc:	4013      	ands	r3, r2
 80049de:	600b      	str	r3, [r1, #0]
 80049e0:	e00c      	b.n	80049fc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80049e2:	4b1c      	ldr	r3, [pc, #112]	; (8004a54 <HAL_DMA_DeInit+0x120>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ea:	f003 031c 	and.w	r3, r3, #28
 80049ee:	210f      	movs	r1, #15
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	43db      	mvns	r3, r3
 80049f6:	4917      	ldr	r1, [pc, #92]	; (8004a54 <HAL_DMA_DeInit+0x120>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	40020407 	.word	0x40020407
 8004a3c:	bffdfff8 	.word	0xbffdfff8
 8004a40:	cccccccd 	.word	0xcccccccd
 8004a44:	40020000 	.word	0x40020000
 8004a48:	bffdfbf8 	.word	0xbffdfbf8
 8004a4c:	40020400 	.word	0x40020400
 8004a50:	400200a8 	.word	0x400200a8
 8004a54:	400204a8 	.word	0x400204a8

08004a58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
 8004a64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a66:	2300      	movs	r3, #0
 8004a68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d101      	bne.n	8004a78 <HAL_DMA_Start_IT+0x20>
 8004a74:	2302      	movs	r3, #2
 8004a76:	e04b      	b.n	8004b10 <HAL_DMA_Start_IT+0xb8>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d13a      	bne.n	8004b02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0201 	bic.w	r2, r2, #1
 8004aa8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	68b9      	ldr	r1, [r7, #8]
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 f91e 	bl	8004cf2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d008      	beq.n	8004ad0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f042 020e 	orr.w	r2, r2, #14
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	e00f      	b.n	8004af0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0204 	bic.w	r2, r2, #4
 8004ade:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 020a 	orr.w	r2, r2, #10
 8004aee:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0201 	orr.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	e005      	b.n	8004b0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b20:	2300      	movs	r3, #0
 8004b22:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d008      	beq.n	8004b42 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2204      	movs	r2, #4
 8004b34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e022      	b.n	8004b88 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 020e 	bic.w	r2, r2, #14
 8004b50:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0201 	bic.w	r2, r2, #1
 8004b60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b66:	f003 021c 	and.w	r2, r3, #28
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	2101      	movs	r1, #1
 8004b70:	fa01 f202 	lsl.w	r2, r1, r2
 8004b74:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004b86:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb0:	f003 031c 	and.w	r3, r3, #28
 8004bb4:	2204      	movs	r2, #4
 8004bb6:	409a      	lsls	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d026      	beq.n	8004c0e <HAL_DMA_IRQHandler+0x7a>
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d021      	beq.n	8004c0e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0320 	and.w	r3, r3, #32
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d107      	bne.n	8004be8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0204 	bic.w	r2, r2, #4
 8004be6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bec:	f003 021c 	and.w	r2, r3, #28
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf4:	2104      	movs	r1, #4
 8004bf6:	fa01 f202 	lsl.w	r2, r1, r2
 8004bfa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d071      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004c0c:	e06c      	b.n	8004ce8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c12:	f003 031c 	and.w	r3, r3, #28
 8004c16:	2202      	movs	r2, #2
 8004c18:	409a      	lsls	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d02e      	beq.n	8004c80 <HAL_DMA_IRQHandler+0xec>
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d029      	beq.n	8004c80 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0320 	and.w	r3, r3, #32
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10b      	bne.n	8004c52 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 020a 	bic.w	r2, r2, #10
 8004c48:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c56:	f003 021c 	and.w	r2, r3, #28
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	2102      	movs	r1, #2
 8004c60:	fa01 f202 	lsl.w	r2, r1, r2
 8004c64:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d038      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004c7e:	e033      	b.n	8004ce8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c84:	f003 031c 	and.w	r3, r3, #28
 8004c88:	2208      	movs	r2, #8
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d02a      	beq.n	8004cea <HAL_DMA_IRQHandler+0x156>
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d025      	beq.n	8004cea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 020e 	bic.w	r2, r2, #14
 8004cac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	f003 021c 	and.w	r2, r3, #28
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cba:	2101      	movs	r1, #1
 8004cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d004      	beq.n	8004cea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ce8:	bf00      	nop
 8004cea:	bf00      	nop
}
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b085      	sub	sp, #20
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	f003 021c 	and.w	r2, r3, #28
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004d12:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d108      	bne.n	8004d36 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d34:	e007      	b.n	8004d46 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	60da      	str	r2, [r3, #12]
}
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
	...

08004d54 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8004d62:	2300      	movs	r3, #0
 8004d64:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004d66:	4b2f      	ldr	r3, [pc, #188]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d101      	bne.n	8004d72 <HAL_FLASH_Program+0x1e>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e053      	b.n	8004e1a <HAL_FLASH_Program+0xc6>
 8004d72:	4b2c      	ldr	r3, [pc, #176]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004d7c:	f000 f888 	bl	8004e90 <FLASH_WaitForLastOperation>
 8004d80:	4603      	mov	r3, r0
 8004d82:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8004d84:	7dfb      	ldrb	r3, [r7, #23]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d143      	bne.n	8004e12 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004d8a:	4b26      	ldr	r3, [pc, #152]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004d90:	4b25      	ldr	r3, [pc, #148]	; (8004e28 <HAL_FLASH_Program+0xd4>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d009      	beq.n	8004db0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004d9c:	4b22      	ldr	r3, [pc, #136]	; (8004e28 <HAL_FLASH_Program+0xd4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a21      	ldr	r2, [pc, #132]	; (8004e28 <HAL_FLASH_Program+0xd4>)
 8004da2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004da6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004da8:	4b1e      	ldr	r3, [pc, #120]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004daa:	2202      	movs	r2, #2
 8004dac:	771a      	strb	r2, [r3, #28]
 8004dae:	e002      	b.n	8004db6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004db0:	4b1c      	ldr	r3, [pc, #112]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004db2:	2200      	movs	r2, #0
 8004db4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d107      	bne.n	8004dcc <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dc0:	68b8      	ldr	r0, [r7, #8]
 8004dc2:	f000 f8bd 	bl	8004f40 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	613b      	str	r3, [r7, #16]
 8004dca:	e010      	b.n	8004dee <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d002      	beq.n	8004dd8 <HAL_FLASH_Program+0x84>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d10a      	bne.n	8004dee <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	4619      	mov	r1, r3
 8004ddc:	68b8      	ldr	r0, [r7, #8]
 8004dde:	f000 f8d5 	bl	8004f8c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d102      	bne.n	8004dee <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8004de8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004dec:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004dee:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004df2:	f000 f84d 	bl	8004e90 <FLASH_WaitForLastOperation>
 8004df6:	4603      	mov	r3, r0
 8004df8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d006      	beq.n	8004e0e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8004e00:	4b09      	ldr	r3, [pc, #36]	; (8004e28 <HAL_FLASH_Program+0xd4>)
 8004e02:	695a      	ldr	r2, [r3, #20]
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	43db      	mvns	r3, r3
 8004e08:	4907      	ldr	r1, [pc, #28]	; (8004e28 <HAL_FLASH_Program+0xd4>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004e0e:	f000 f9d3 	bl	80051b8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004e12:	4b04      	ldr	r3, [pc, #16]	; (8004e24 <HAL_FLASH_Program+0xd0>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	701a      	strb	r2, [r3, #0]

  return status;
 8004e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000014 	.word	0x20000014
 8004e28:	40022000 	.word	0x40022000

08004e2c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004e32:	2300      	movs	r3, #0
 8004e34:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004e36:	4b0b      	ldr	r3, [pc, #44]	; (8004e64 <HAL_FLASH_Unlock+0x38>)
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	da0b      	bge.n	8004e56 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004e3e:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <HAL_FLASH_Unlock+0x38>)
 8004e40:	4a09      	ldr	r2, [pc, #36]	; (8004e68 <HAL_FLASH_Unlock+0x3c>)
 8004e42:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004e44:	4b07      	ldr	r3, [pc, #28]	; (8004e64 <HAL_FLASH_Unlock+0x38>)
 8004e46:	4a09      	ldr	r2, [pc, #36]	; (8004e6c <HAL_FLASH_Unlock+0x40>)
 8004e48:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004e4a:	4b06      	ldr	r3, [pc, #24]	; (8004e64 <HAL_FLASH_Unlock+0x38>)
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	da01      	bge.n	8004e56 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004e56:	79fb      	ldrb	r3, [r7, #7]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr
 8004e64:	40022000 	.word	0x40022000
 8004e68:	45670123 	.word	0x45670123
 8004e6c:	cdef89ab 	.word	0xcdef89ab

08004e70 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004e74:	4b05      	ldr	r3, [pc, #20]	; (8004e8c <HAL_FLASH_Lock+0x1c>)
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	4a04      	ldr	r2, [pc, #16]	; (8004e8c <HAL_FLASH_Lock+0x1c>)
 8004e7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e7e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40022000 	.word	0x40022000

08004e90 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8004e98:	f7fd fb7e 	bl	8002598 <HAL_GetTick>
 8004e9c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004e9e:	e00d      	b.n	8004ebc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ea6:	d009      	beq.n	8004ebc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8004ea8:	f7fd fb76 	bl	8002598 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d801      	bhi.n	8004ebc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e036      	b.n	8004f2a <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1eb      	bne.n	8004ea0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004ec8:	4b1a      	ldr	r3, [pc, #104]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004eca:	691a      	ldr	r2, [r3, #16]
 8004ecc:	4b1a      	ldr	r3, [pc, #104]	; (8004f38 <FLASH_WaitForLastOperation+0xa8>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d01e      	beq.n	8004f16 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8004ed8:	4b18      	ldr	r3, [pc, #96]	; (8004f3c <FLASH_WaitForLastOperation+0xac>)
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	4a16      	ldr	r2, [pc, #88]	; (8004f3c <FLASH_WaitForLastOperation+0xac>)
 8004ee2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d007      	beq.n	8004efe <FLASH_WaitForLastOperation+0x6e>
 8004eee:	4b11      	ldr	r3, [pc, #68]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004ef0:	699a      	ldr	r2, [r3, #24]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004ef8:	490e      	ldr	r1, [pc, #56]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	618b      	str	r3, [r1, #24]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d004      	beq.n	8004f12 <FLASH_WaitForLastOperation+0x82>
 8004f08:	4a0a      	ldr	r2, [pc, #40]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004f10:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e009      	b.n	8004f2a <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004f16:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004f22:	4b04      	ldr	r3, [pc, #16]	; (8004f34 <FLASH_WaitForLastOperation+0xa4>)
 8004f24:	2201      	movs	r2, #1
 8004f26:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	40022000 	.word	0x40022000
 8004f38:	0002c3fa 	.word	0x0002c3fa
 8004f3c:	20000014 	.word	0x20000014

08004f40 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004f4c:	4b0e      	ldr	r3, [pc, #56]	; (8004f88 <FLASH_Program_DoubleWord+0x48>)
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	4a0d      	ldr	r2, [pc, #52]	; (8004f88 <FLASH_Program_DoubleWord+0x48>)
 8004f52:	f043 0301 	orr.w	r3, r3, #1
 8004f56:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004f5e:	f3bf 8f6f 	isb	sy
}
 8004f62:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8004f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	f04f 0300 	mov.w	r3, #0
 8004f70:	000a      	movs	r2, r1
 8004f72:	2300      	movs	r3, #0
 8004f74:	68f9      	ldr	r1, [r7, #12]
 8004f76:	3104      	adds	r1, #4
 8004f78:	4613      	mov	r3, r2
 8004f7a:	600b      	str	r3, [r1, #0]
}
 8004f7c:	bf00      	nop
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	40022000 	.word	0x40022000

08004f8c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b089      	sub	sp, #36	; 0x24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004f96:	2340      	movs	r3, #64	; 0x40
 8004f98:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004fa2:	4b14      	ldr	r3, [pc, #80]	; (8004ff4 <FLASH_Program_Fast+0x68>)
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	4a13      	ldr	r2, [pc, #76]	; (8004ff4 <FLASH_Program_Fast+0x68>)
 8004fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fac:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fae:	f3ef 8310 	mrs	r3, PRIMASK
 8004fb2:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fb4:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8004fb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004fb8:	b672      	cpsid	i
}
 8004fba:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	3304      	adds	r3, #4
 8004fc8:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	617b      	str	r3, [r7, #20]
    row_index--;
 8004fd0:	7ffb      	ldrb	r3, [r7, #31]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8004fd6:	7ffb      	ldrb	r3, [r7, #31]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1ef      	bne.n	8004fbc <FLASH_Program_Fast+0x30>
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f383 8810 	msr	PRIMASK, r3
}
 8004fe6:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8004fe8:	bf00      	nop
 8004fea:	3724      	adds	r7, #36	; 0x24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	40022000 	.word	0x40022000

08004ff8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005002:	4b4a      	ldr	r3, [pc, #296]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_FLASHEx_Erase+0x16>
 800500a:	2302      	movs	r3, #2
 800500c:	e089      	b.n	8005122 <HAL_FLASHEx_Erase+0x12a>
 800500e:	4b47      	ldr	r3, [pc, #284]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 8005010:	2201      	movs	r2, #1
 8005012:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005014:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005018:	f7ff ff3a 	bl	8004e90 <FLASH_WaitForLastOperation>
 800501c:	4603      	mov	r3, r0
 800501e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005020:	7bfb      	ldrb	r3, [r7, #15]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d179      	bne.n	800511a <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005026:	4b41      	ldr	r3, [pc, #260]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 8005028:	2200      	movs	r2, #0
 800502a:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800502c:	4b40      	ldr	r3, [pc, #256]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005034:	2b00      	cmp	r3, #0
 8005036:	d019      	beq.n	800506c <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005038:	4b3d      	ldr	r3, [pc, #244]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a3c      	ldr	r2, [pc, #240]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800503e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005042:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005044:	4b3a      	ldr	r3, [pc, #232]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800504c:	2b00      	cmp	r3, #0
 800504e:	d009      	beq.n	8005064 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8005050:	4b37      	ldr	r3, [pc, #220]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a36      	ldr	r2, [pc, #216]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 8005056:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800505a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800505c:	4b33      	ldr	r3, [pc, #204]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 800505e:	2203      	movs	r2, #3
 8005060:	771a      	strb	r2, [r3, #28]
 8005062:	e016      	b.n	8005092 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8005064:	4b31      	ldr	r3, [pc, #196]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 8005066:	2201      	movs	r2, #1
 8005068:	771a      	strb	r2, [r3, #28]
 800506a:	e012      	b.n	8005092 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800506c:	4b30      	ldr	r3, [pc, #192]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005078:	4b2d      	ldr	r3, [pc, #180]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a2c      	ldr	r2, [pc, #176]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 800507e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005082:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005084:	4b29      	ldr	r3, [pc, #164]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 8005086:	2202      	movs	r2, #2
 8005088:	771a      	strb	r2, [r3, #28]
 800508a:	e002      	b.n	8005092 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800508c:	4b27      	ldr	r3, [pc, #156]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 800508e:	2200      	movs	r2, #0
 8005090:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2b01      	cmp	r3, #1
 8005098:	d111      	bne.n	80050be <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 f848 	bl	8005134 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80050a8:	f7ff fef2 	bl	8004e90 <FLASH_WaitForLastOperation>
 80050ac:	4603      	mov	r3, r0
 80050ae:	73fb      	strb	r3, [r7, #15]
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 80050b0:	4b1f      	ldr	r3, [pc, #124]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	4a1e      	ldr	r2, [pc, #120]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 80050b6:	f023 0304 	bic.w	r3, r3, #4
 80050ba:	6153      	str	r3, [r2, #20]
 80050bc:	e02b      	b.n	8005116 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80050c4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	60bb      	str	r3, [r7, #8]
 80050cc:	e01b      	b.n	8005106 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	4619      	mov	r1, r3
 80050d4:	68b8      	ldr	r0, [r7, #8]
 80050d6:	f000 f84b 	bl	8005170 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050da:	f24c 3050 	movw	r0, #50000	; 0xc350
 80050de:	f7ff fed7 	bl	8004e90 <FLASH_WaitForLastOperation>
 80050e2:	4603      	mov	r3, r0
 80050e4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80050e6:	4b12      	ldr	r3, [pc, #72]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	4a11      	ldr	r2, [pc, #68]	; (8005130 <HAL_FLASHEx_Erase+0x138>)
 80050ec:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 80050f0:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	601a      	str	r2, [r3, #0]
          break;
 80050fe:	e00a      	b.n	8005116 <HAL_FLASHEx_Erase+0x11e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	3301      	adds	r3, #1
 8005104:	60bb      	str	r3, [r7, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	689a      	ldr	r2, [r3, #8]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	4413      	add	r3, r2
 8005110:	68ba      	ldr	r2, [r7, #8]
 8005112:	429a      	cmp	r2, r3
 8005114:	d3db      	bcc.n	80050ce <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005116:	f000 f84f 	bl	80051b8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800511a:	4b04      	ldr	r3, [pc, #16]	; (800512c <HAL_FLASHEx_Erase+0x134>)
 800511c:	2200      	movs	r2, #0
 800511e:	701a      	strb	r2, [r3, #0]

  return status;
 8005120:	7bfb      	ldrb	r3, [r7, #15]
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20000014 	.word	0x20000014
 8005130:	40022000 	.word	0x40022000

08005134 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8005146:	4b09      	ldr	r3, [pc, #36]	; (800516c <FLASH_MassErase+0x38>)
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	4a08      	ldr	r2, [pc, #32]	; (800516c <FLASH_MassErase+0x38>)
 800514c:	f043 0304 	orr.w	r3, r3, #4
 8005150:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005152:	4b06      	ldr	r3, [pc, #24]	; (800516c <FLASH_MassErase+0x38>)
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	4a05      	ldr	r2, [pc, #20]	; (800516c <FLASH_MassErase+0x38>)
 8005158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800515c:	6153      	str	r3, [r2, #20]
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40022000 	.word	0x40022000

08005170 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800517a:	4b0e      	ldr	r3, [pc, #56]	; (80051b4 <FLASH_PageErase+0x44>)
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800518a:	490a      	ldr	r1, [pc, #40]	; (80051b4 <FLASH_PageErase+0x44>)
 800518c:	4313      	orrs	r3, r2
 800518e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005190:	4b08      	ldr	r3, [pc, #32]	; (80051b4 <FLASH_PageErase+0x44>)
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	4a07      	ldr	r2, [pc, #28]	; (80051b4 <FLASH_PageErase+0x44>)
 8005196:	f043 0302 	orr.w	r3, r3, #2
 800519a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800519c:	4b05      	ldr	r3, [pc, #20]	; (80051b4 <FLASH_PageErase+0x44>)
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	4a04      	ldr	r2, [pc, #16]	; (80051b4 <FLASH_PageErase+0x44>)
 80051a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051a6:	6153      	str	r3, [r2, #20]
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	40022000 	.word	0x40022000

080051b8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80051be:	4b1e      	ldr	r3, [pc, #120]	; (8005238 <FLASH_FlushCaches+0x80>)
 80051c0:	7f1b      	ldrb	r3, [r3, #28]
 80051c2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d002      	beq.n	80051d0 <FLASH_FlushCaches+0x18>
 80051ca:	79fb      	ldrb	r3, [r7, #7]
 80051cc:	2b03      	cmp	r3, #3
 80051ce:	d111      	bne.n	80051f4 <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80051d0:	4b1a      	ldr	r3, [pc, #104]	; (800523c <FLASH_FlushCaches+0x84>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a19      	ldr	r2, [pc, #100]	; (800523c <FLASH_FlushCaches+0x84>)
 80051d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	4b17      	ldr	r3, [pc, #92]	; (800523c <FLASH_FlushCaches+0x84>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a16      	ldr	r2, [pc, #88]	; (800523c <FLASH_FlushCaches+0x84>)
 80051e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051e6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80051e8:	4b14      	ldr	r3, [pc, #80]	; (800523c <FLASH_FlushCaches+0x84>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a13      	ldr	r2, [pc, #76]	; (800523c <FLASH_FlushCaches+0x84>)
 80051ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051f2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80051f4:	79fb      	ldrb	r3, [r7, #7]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d002      	beq.n	8005200 <FLASH_FlushCaches+0x48>
 80051fa:	79fb      	ldrb	r3, [r7, #7]
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	d111      	bne.n	8005224 <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005200:	4b0e      	ldr	r3, [pc, #56]	; (800523c <FLASH_FlushCaches+0x84>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a0d      	ldr	r2, [pc, #52]	; (800523c <FLASH_FlushCaches+0x84>)
 8005206:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800520a:	6013      	str	r3, [r2, #0]
 800520c:	4b0b      	ldr	r3, [pc, #44]	; (800523c <FLASH_FlushCaches+0x84>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a0a      	ldr	r2, [pc, #40]	; (800523c <FLASH_FlushCaches+0x84>)
 8005212:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005216:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005218:	4b08      	ldr	r3, [pc, #32]	; (800523c <FLASH_FlushCaches+0x84>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a07      	ldr	r2, [pc, #28]	; (800523c <FLASH_FlushCaches+0x84>)
 800521e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005222:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005224:	4b04      	ldr	r3, [pc, #16]	; (8005238 <FLASH_FlushCaches+0x80>)
 8005226:	2200      	movs	r2, #0
 8005228:	771a      	strb	r2, [r3, #28]
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	20000014 	.word	0x20000014
 800523c:	40022000 	.word	0x40022000

08005240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800524e:	e14e      	b.n	80054ee <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	2101      	movs	r1, #1
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	fa01 f303 	lsl.w	r3, r1, r3
 800525c:	4013      	ands	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	f000 8140 	beq.w	80054e8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d00b      	beq.n	8005288 <HAL_GPIO_Init+0x48>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	2b02      	cmp	r3, #2
 8005276:	d007      	beq.n	8005288 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800527c:	2b11      	cmp	r3, #17
 800527e:	d003      	beq.n	8005288 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b12      	cmp	r3, #18
 8005286:	d130      	bne.n	80052ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	2203      	movs	r2, #3
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	43db      	mvns	r3, r3
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	4013      	ands	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052be:	2201      	movs	r2, #1
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	fa02 f303 	lsl.w	r3, r2, r3
 80052c6:	43db      	mvns	r3, r3
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4013      	ands	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	091b      	lsrs	r3, r3, #4
 80052d4:	f003 0201 	and.w	r2, r3, #1
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	2203      	movs	r2, #3
 80052f6:	fa02 f303 	lsl.w	r3, r2, r3
 80052fa:	43db      	mvns	r3, r3
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	4013      	ands	r3, r2
 8005300:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	689a      	ldr	r2, [r3, #8]
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	fa02 f303 	lsl.w	r3, r2, r3
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	4313      	orrs	r3, r2
 8005312:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d003      	beq.n	800532a <HAL_GPIO_Init+0xea>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b12      	cmp	r3, #18
 8005328:	d123      	bne.n	8005372 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	08da      	lsrs	r2, r3, #3
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	3208      	adds	r2, #8
 8005332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005336:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	220f      	movs	r2, #15
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	43db      	mvns	r3, r3
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	4013      	ands	r3, r2
 800534c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	691a      	ldr	r2, [r3, #16]
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	08da      	lsrs	r2, r3, #3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3208      	adds	r2, #8
 800536c:	6939      	ldr	r1, [r7, #16]
 800536e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	2203      	movs	r2, #3
 800537e:	fa02 f303 	lsl.w	r3, r2, r3
 8005382:	43db      	mvns	r3, r3
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4013      	ands	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f003 0203 	and.w	r2, r3, #3
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	4313      	orrs	r3, r2
 800539e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f000 809a 	beq.w	80054e8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053b4:	4b55      	ldr	r3, [pc, #340]	; (800550c <HAL_GPIO_Init+0x2cc>)
 80053b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b8:	4a54      	ldr	r2, [pc, #336]	; (800550c <HAL_GPIO_Init+0x2cc>)
 80053ba:	f043 0301 	orr.w	r3, r3, #1
 80053be:	6613      	str	r3, [r2, #96]	; 0x60
 80053c0:	4b52      	ldr	r3, [pc, #328]	; (800550c <HAL_GPIO_Init+0x2cc>)
 80053c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	60bb      	str	r3, [r7, #8]
 80053ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053cc:	4a50      	ldr	r2, [pc, #320]	; (8005510 <HAL_GPIO_Init+0x2d0>)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	089b      	lsrs	r3, r3, #2
 80053d2:	3302      	adds	r3, #2
 80053d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f003 0303 	and.w	r3, r3, #3
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	220f      	movs	r2, #15
 80053e4:	fa02 f303 	lsl.w	r3, r2, r3
 80053e8:	43db      	mvns	r3, r3
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4013      	ands	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80053f6:	d013      	beq.n	8005420 <HAL_GPIO_Init+0x1e0>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a46      	ldr	r2, [pc, #280]	; (8005514 <HAL_GPIO_Init+0x2d4>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00d      	beq.n	800541c <HAL_GPIO_Init+0x1dc>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a45      	ldr	r2, [pc, #276]	; (8005518 <HAL_GPIO_Init+0x2d8>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <HAL_GPIO_Init+0x1d8>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a44      	ldr	r2, [pc, #272]	; (800551c <HAL_GPIO_Init+0x2dc>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d101      	bne.n	8005414 <HAL_GPIO_Init+0x1d4>
 8005410:	2303      	movs	r3, #3
 8005412:	e006      	b.n	8005422 <HAL_GPIO_Init+0x1e2>
 8005414:	2307      	movs	r3, #7
 8005416:	e004      	b.n	8005422 <HAL_GPIO_Init+0x1e2>
 8005418:	2302      	movs	r3, #2
 800541a:	e002      	b.n	8005422 <HAL_GPIO_Init+0x1e2>
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <HAL_GPIO_Init+0x1e2>
 8005420:	2300      	movs	r3, #0
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	f002 0203 	and.w	r2, r2, #3
 8005428:	0092      	lsls	r2, r2, #2
 800542a:	4093      	lsls	r3, r2
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	4313      	orrs	r3, r2
 8005430:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005432:	4937      	ldr	r1, [pc, #220]	; (8005510 <HAL_GPIO_Init+0x2d0>)
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	089b      	lsrs	r3, r3, #2
 8005438:	3302      	adds	r3, #2
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005440:	4b37      	ldr	r3, [pc, #220]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	43db      	mvns	r3, r3
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4013      	ands	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005464:	4a2e      	ldr	r2, [pc, #184]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800546a:	4b2d      	ldr	r3, [pc, #180]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	43db      	mvns	r3, r3
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	4013      	ands	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d003      	beq.n	800548e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800548e:	4a24      	ldr	r2, [pc, #144]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005494:	4b22      	ldr	r3, [pc, #136]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	43db      	mvns	r3, r3
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	4013      	ands	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80054b8:	4a19      	ldr	r2, [pc, #100]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80054be:	4b18      	ldr	r3, [pc, #96]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	43db      	mvns	r3, r3
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4013      	ands	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	4313      	orrs	r3, r2
 80054e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054e2:	4a0f      	ldr	r2, [pc, #60]	; (8005520 <HAL_GPIO_Init+0x2e0>)
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	3301      	adds	r3, #1
 80054ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	fa22 f303 	lsr.w	r3, r2, r3
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f47f aea9 	bne.w	8005250 <HAL_GPIO_Init+0x10>
  }
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	40021000 	.word	0x40021000
 8005510:	40010000 	.word	0x40010000
 8005514:	48000400 	.word	0x48000400
 8005518:	48000800 	.word	0x48000800
 800551c:	48000c00 	.word	0x48000c00
 8005520:	40010400 	.word	0x40010400

08005524 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800552e:	2300      	movs	r3, #0
 8005530:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005532:	e0b1      	b.n	8005698 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005534:	2201      	movs	r2, #1
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	4013      	ands	r3, r2
 8005540:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80a4 	beq.w	8005692 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800554a:	4a5a      	ldr	r2, [pc, #360]	; (80056b4 <HAL_GPIO_DeInit+0x190>)
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	089b      	lsrs	r3, r3, #2
 8005550:	3302      	adds	r3, #2
 8005552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005556:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f003 0303 	and.w	r3, r3, #3
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	220f      	movs	r2, #15
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4013      	ands	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005572:	d013      	beq.n	800559c <HAL_GPIO_DeInit+0x78>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a50      	ldr	r2, [pc, #320]	; (80056b8 <HAL_GPIO_DeInit+0x194>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00d      	beq.n	8005598 <HAL_GPIO_DeInit+0x74>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a4f      	ldr	r2, [pc, #316]	; (80056bc <HAL_GPIO_DeInit+0x198>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d007      	beq.n	8005594 <HAL_GPIO_DeInit+0x70>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a4e      	ldr	r2, [pc, #312]	; (80056c0 <HAL_GPIO_DeInit+0x19c>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d101      	bne.n	8005590 <HAL_GPIO_DeInit+0x6c>
 800558c:	2303      	movs	r3, #3
 800558e:	e006      	b.n	800559e <HAL_GPIO_DeInit+0x7a>
 8005590:	2307      	movs	r3, #7
 8005592:	e004      	b.n	800559e <HAL_GPIO_DeInit+0x7a>
 8005594:	2302      	movs	r3, #2
 8005596:	e002      	b.n	800559e <HAL_GPIO_DeInit+0x7a>
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <HAL_GPIO_DeInit+0x7a>
 800559c:	2300      	movs	r3, #0
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	f002 0203 	and.w	r2, r2, #3
 80055a4:	0092      	lsls	r2, r2, #2
 80055a6:	4093      	lsls	r3, r2
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d132      	bne.n	8005614 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80055ae:	4b45      	ldr	r3, [pc, #276]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	43db      	mvns	r3, r3
 80055b6:	4943      	ldr	r1, [pc, #268]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055b8:	4013      	ands	r3, r2
 80055ba:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80055bc:	4b41      	ldr	r3, [pc, #260]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	43db      	mvns	r3, r3
 80055c4:	493f      	ldr	r1, [pc, #252]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055c6:	4013      	ands	r3, r2
 80055c8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80055ca:	4b3e      	ldr	r3, [pc, #248]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	43db      	mvns	r3, r3
 80055d2:	493c      	ldr	r1, [pc, #240]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80055d8:	4b3a      	ldr	r3, [pc, #232]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	43db      	mvns	r3, r3
 80055e0:	4938      	ldr	r1, [pc, #224]	; (80056c4 <HAL_GPIO_DeInit+0x1a0>)
 80055e2:	4013      	ands	r3, r2
 80055e4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f003 0303 	and.w	r3, r3, #3
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	220f      	movs	r2, #15
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80055f6:	4a2f      	ldr	r2, [pc, #188]	; (80056b4 <HAL_GPIO_DeInit+0x190>)
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	089b      	lsrs	r3, r3, #2
 80055fc:	3302      	adds	r3, #2
 80055fe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	43da      	mvns	r2, r3
 8005606:	482b      	ldr	r0, [pc, #172]	; (80056b4 <HAL_GPIO_DeInit+0x190>)
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	089b      	lsrs	r3, r3, #2
 800560c:	400a      	ands	r2, r1
 800560e:	3302      	adds	r3, #2
 8005610:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	2103      	movs	r1, #3
 800561e:	fa01 f303 	lsl.w	r3, r1, r3
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	08da      	lsrs	r2, r3, #3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	3208      	adds	r2, #8
 8005630:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	220f      	movs	r2, #15
 800563e:	fa02 f303 	lsl.w	r3, r2, r3
 8005642:	43db      	mvns	r3, r3
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	08d2      	lsrs	r2, r2, #3
 8005648:	4019      	ands	r1, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	3208      	adds	r2, #8
 800564e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	005b      	lsls	r3, r3, #1
 800565a:	2103      	movs	r1, #3
 800565c:	fa01 f303 	lsl.w	r3, r1, r3
 8005660:	43db      	mvns	r3, r3
 8005662:	401a      	ands	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	2101      	movs	r1, #1
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	fa01 f303 	lsl.w	r3, r1, r3
 8005674:	43db      	mvns	r3, r3
 8005676:	401a      	ands	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	2103      	movs	r1, #3
 8005686:	fa01 f303 	lsl.w	r3, r1, r3
 800568a:	43db      	mvns	r3, r3
 800568c:	401a      	ands	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	3301      	adds	r3, #1
 8005696:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f47f af47 	bne.w	8005534 <HAL_GPIO_DeInit+0x10>
  }
}
 80056a6:	bf00      	nop
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	40010000 	.word	0x40010000
 80056b8:	48000400 	.word	0x48000400
 80056bc:	48000800 	.word	0x48000800
 80056c0:	48000c00 	.word	0x48000c00
 80056c4:	40010400 	.word	0x40010400

080056c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	460b      	mov	r3, r1
 80056d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	887b      	ldrh	r3, [r7, #2]
 80056da:	4013      	ands	r3, r2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d002      	beq.n	80056e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056e0:	2301      	movs	r3, #1
 80056e2:	73fb      	strb	r3, [r7, #15]
 80056e4:	e001      	b.n	80056ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056e6:	2300      	movs	r3, #0
 80056e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	460b      	mov	r3, r1
 8005702:	807b      	strh	r3, [r7, #2]
 8005704:	4613      	mov	r3, r2
 8005706:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005708:	787b      	ldrb	r3, [r7, #1]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800570e:	887a      	ldrh	r2, [r7, #2]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005714:	e002      	b.n	800571c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005716:	887a      	ldrh	r2, [r7, #2]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d101      	bne.n	800573a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e0b6      	b.n	80058a8 <HAL_LPTIM_Init+0x180>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d106      	bne.n	800575a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7fc fa01 	bl	8001b5c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2202      	movs	r2, #2
 800575e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if defined(LPTIM_RCR_REP)

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	691a      	ldr	r2, [r3, #16]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f042 0201 	orr.w	r2, r2, #1
 8005770:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f44f 7280 	mov.w	r2, #256	; 0x100
 800577a:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005784:	629a      	str	r2, [r3, #40]	; 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8005786:	f44f 7180 	mov.w	r1, #256	; 0x100
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 faa4 	bl	8005cd8 <LPTIM_WaitForFlag>
 8005790:	4603      	mov	r3, r0
 8005792:	2b03      	cmp	r3, #3
 8005794:	d101      	bne.n	800579a <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e086      	b.n	80058a8 <HAL_LPTIM_Init+0x180>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 facc 	bl	8005d38 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 fa8b 	bl	8005cbc <HAL_LPTIM_GetState>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b03      	cmp	r3, #3
 80057aa:	d101      	bne.n	80057b0 <HAL_LPTIM_Init+0x88>
  {
    return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e07b      	b.n	80058a8 <HAL_LPTIM_Init+0x180>
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d004      	beq.n	80057ca <HAL_LPTIM_Init+0xa2>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80057c8:	d103      	bne.n	80057d2 <HAL_LPTIM_Init+0xaa>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f023 031e 	bic.w	r3, r3, #30
 80057d0:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057da:	4293      	cmp	r3, r2
 80057dc:	d005      	beq.n	80057ea <HAL_LPTIM_Init+0xc2>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80057e4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80057e8:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4b30      	ldr	r3, [pc, #192]	; (80058b0 <HAL_LPTIM_Init+0x188>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80057fa:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8005800:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8005806:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 800580c:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d107      	bne.n	800582c <HAL_LPTIM_Init+0x104>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005824:	4313      	orrs	r3, r2
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	4313      	orrs	r3, r2
 800582a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d004      	beq.n	800583e <HAL_LPTIM_Init+0x116>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005838:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800583c:	d107      	bne.n	800584e <HAL_LPTIM_Init+0x126>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8005846:	4313      	orrs	r3, r2
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	4313      	orrs	r3, r2
 800584c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005856:	4293      	cmp	r3, r2
 8005858:	d00a      	beq.n	8005870 <HAL_LPTIM_Init+0x148>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005862:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8005868:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a0d      	ldr	r2, [pc, #52]	; (80058b4 <HAL_LPTIM_Init+0x18c>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d108      	bne.n	8005894 <HAL_LPTIM_Init+0x16c>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	621a      	str	r2, [r3, #32]
 8005892:	e004      	b.n	800589e <HAL_LPTIM_Init+0x176>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800589c:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	ff19f1fe 	.word	0xff19f1fe
 80058b4:	40007c00 	.word	0x40007c00

080058b8 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2202      	movs	r2, #2
 80058c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a3f      	ldr	r2, [pc, #252]	; (80059cc <HAL_LPTIM_Counter_Start_IT+0x114>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d106      	bne.n	80058e2 <HAL_LPTIM_Counter_Start_IT+0x2a>
 80058d4:	4b3e      	ldr	r3, [pc, #248]	; (80059d0 <HAL_LPTIM_Counter_Start_IT+0x118>)
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	4a3d      	ldr	r2, [pc, #244]	; (80059d0 <HAL_LPTIM_Counter_Start_IT+0x118>)
 80058da:	f043 0301 	orr.w	r3, r3, #1
 80058de:	6213      	str	r3, [r2, #32]
 80058e0:	e005      	b.n	80058ee <HAL_LPTIM_Counter_Start_IT+0x36>
 80058e2:	4b3b      	ldr	r3, [pc, #236]	; (80059d0 <HAL_LPTIM_Counter_Start_IT+0x118>)
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	4a3a      	ldr	r2, [pc, #232]	; (80059d0 <HAL_LPTIM_Counter_Start_IT+0x118>)
 80058e8:	f043 0302 	orr.w	r3, r3, #2
 80058ec:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d00c      	beq.n	8005910 <HAL_LPTIM_Counter_Start_IT+0x58>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80058fe:	d107      	bne.n	8005910 <HAL_LPTIM_Counter_Start_IT+0x58>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 800590e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2210      	movs	r2, #16
 8005926:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005930:	2110      	movs	r1, #16
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f9d0 	bl	8005cd8 <LPTIM_WaitForFlag>
 8005938:	4603      	mov	r3, r0
 800593a:	2b03      	cmp	r3, #3
 800593c:	d101      	bne.n	8005942 <HAL_LPTIM_Counter_Start_IT+0x8a>
  {
    return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e03f      	b.n	80059c2 <HAL_LPTIM_Counter_Start_IT+0x10a>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f9f8 	bl	8005d38 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f9b7 	bl	8005cbc <HAL_LPTIM_GetState>
 800594e:	4603      	mov	r3, r0
 8005950:	2b03      	cmp	r3, #3
 8005952:	d101      	bne.n	8005958 <HAL_LPTIM_Counter_Start_IT+0xa0>
  {
    return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e034      	b.n	80059c2 <HAL_LPTIM_Counter_Start_IT+0x10a>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689a      	ldr	r2, [r3, #8]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f042 0210 	orr.w	r2, r2, #16
 8005966:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689a      	ldr	r2, [r3, #8]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f042 0202 	orr.w	r2, r2, #2
 8005976:	609a      	str	r2, [r3, #8]

#if defined(LPTIM_RCR_REP)
  /* Enable Rep Update Ok interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_REPOK);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689a      	ldr	r2, [r3, #8]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005986:	609a      	str	r2, [r3, #8]

  /* Enable Update Event interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689a      	ldr	r2, [r3, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005996:	609a      	str	r2, [r3, #8]

#endif
  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	691a      	ldr	r2, [r3, #16]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f042 0204 	orr.w	r2, r2, #4
 80059b6:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	40007c00 	.word	0x40007c00
 80059d0:	40010400 	.word	0x40010400

080059d4 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a21      	ldr	r2, [pc, #132]	; (8005a70 <HAL_LPTIM_Counter_Stop_IT+0x9c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d106      	bne.n	80059fc <HAL_LPTIM_Counter_Stop_IT+0x28>
 80059ee:	4b21      	ldr	r3, [pc, #132]	; (8005a74 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	4a20      	ldr	r2, [pc, #128]	; (8005a74 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 80059f4:	f023 0301 	bic.w	r3, r3, #1
 80059f8:	6213      	str	r3, [r2, #32]
 80059fa:	e005      	b.n	8005a08 <HAL_LPTIM_Counter_Stop_IT+0x34>
 80059fc:	4b1d      	ldr	r3, [pc, #116]	; (8005a74 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	4a1c      	ldr	r2, [pc, #112]	; (8005a74 <HAL_LPTIM_Counter_Stop_IT+0xa0>)
 8005a02:	f023 0302 	bic.w	r3, r3, #2
 8005a06:	6213      	str	r3, [r2, #32]

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f995 	bl	8005d38 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f954 	bl	8005cbc <HAL_LPTIM_GetState>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b03      	cmp	r3, #3
 8005a18:	d101      	bne.n	8005a1e <HAL_LPTIM_Counter_Stop_IT+0x4a>
  {
    return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e024      	b.n	8005a68 <HAL_LPTIM_Counter_Stop_IT+0x94>
  }

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 0210 	bic.w	r2, r2, #16
 8005a2c:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0202 	bic.w	r2, r2, #2
 8005a3c:	609a      	str	r2, [r3, #8]
#if defined(LPTIM_RCR_REP)

  /* Disable Rep Update Ok interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_REPOK);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a4c:	609a      	str	r2, [r3, #8]

  /* Disable Update Event interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UPDATE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a5c:	609a      	str	r2, [r3, #8]
#endif
  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Return function status */
  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3708      	adds	r7, #8
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	40007c00 	.word	0x40007c00
 8005a74:	40010400 	.word	0x40010400

08005a78 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d10d      	bne.n	8005aaa <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	f003 0301 	and.w	r3, r3, #1
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d106      	bne.n	8005aaa <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f8af 	bl	8005c08 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0302 	and.w	r3, r3, #2
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d10d      	bne.n	8005ad4 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d106      	bne.n	8005ad4 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2202      	movs	r2, #2
 8005acc:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f8a4 	bl	8005c1c <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0304 	and.w	r3, r3, #4
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d10d      	bne.n	8005afe <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b04      	cmp	r3, #4
 8005aee:	d106      	bne.n	8005afe <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2204      	movs	r2, #4
 8005af6:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f899 	bl	8005c30 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0308 	and.w	r3, r3, #8
 8005b08:	2b08      	cmp	r3, #8
 8005b0a:	d10d      	bne.n	8005b28 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 0308 	and.w	r3, r3, #8
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d106      	bne.n	8005b28 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2208      	movs	r2, #8
 8005b20:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f000 f88e 	bl	8005c44 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b10      	cmp	r3, #16
 8005b34:	d10d      	bne.n	8005b52 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 0310 	and.w	r3, r3, #16
 8005b40:	2b10      	cmp	r3, #16
 8005b42:	d106      	bne.n	8005b52 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2210      	movs	r2, #16
 8005b4a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f883 	bl	8005c58 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0320 	and.w	r3, r3, #32
 8005b5c:	2b20      	cmp	r3, #32
 8005b5e:	d10d      	bne.n	8005b7c <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b20      	cmp	r3, #32
 8005b6c:	d106      	bne.n	8005b7c <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2220      	movs	r2, #32
 8005b74:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f878 	bl	8005c6c <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b86:	2b40      	cmp	r3, #64	; 0x40
 8005b88:	d10d      	bne.n	8005ba6 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b94:	2b40      	cmp	r3, #64	; 0x40
 8005b96:	d106      	bne.n	8005ba6 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2240      	movs	r2, #64	; 0x40
 8005b9e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f86d 	bl	8005c80 <HAL_LPTIM_DirectionDownCallback>
  }
#if defined(LPTIM_RCR_REP)

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb0:	2b80      	cmp	r3, #128	; 0x80
 8005bb2:	d10d      	bne.n	8005bd0 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bbe:	2b80      	cmp	r3, #128	; 0x80
 8005bc0:	d106      	bne.n	8005bd0 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2280      	movs	r2, #128	; 0x80
 8005bc8:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 f862 	bl	8005c94 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bde:	d10f      	bne.n	8005c00 <HAL_LPTIM_IRQHandler+0x188>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bee:	d107      	bne.n	8005c00 <HAL_LPTIM_IRQHandler+0x188>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bf8:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f854 	bl	8005ca8 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005cca:	b2db      	uxtb	r3, r3
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8005ce6:	4b12      	ldr	r3, [pc, #72]	; (8005d30 <LPTIM_WaitForFlag+0x58>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a12      	ldr	r2, [pc, #72]	; (8005d34 <LPTIM_WaitForFlag+0x5c>)
 8005cec:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf0:	0b9b      	lsrs	r3, r3, #14
 8005cf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cf6:	fb02 f303 	mul.w	r3, r2, r3
 8005cfa:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	4013      	ands	r3, r2
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d002      	beq.n	8005d22 <LPTIM_WaitForFlag+0x4a>
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1ec      	bne.n	8005cfc <LPTIM_WaitForFlag+0x24>

  return result;
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	20000008 	.word	0x20000008
 8005d34:	d1b71759 	.word	0xd1b71759

08005d38 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b08a      	sub	sp, #40	; 0x28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8005d40:	2300      	movs	r3, #0
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8005d44:	b672      	cpsid	i
}
 8005d46:	bf00      	nop

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a85      	ldr	r2, [pc, #532]	; (8005f64 <LPTIM_Disable+0x22c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d003      	beq.n	8005d5a <LPTIM_Disable+0x22>
 8005d52:	4a85      	ldr	r2, [pc, #532]	; (8005f68 <LPTIM_Disable+0x230>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d007      	beq.n	8005d68 <LPTIM_Disable+0x30>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8005d58:	e00d      	b.n	8005d76 <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005d5a:	4b84      	ldr	r3, [pc, #528]	; (8005f6c <LPTIM_Disable+0x234>)
 8005d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d60:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005d64:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005d66:	e006      	b.n	8005d76 <LPTIM_Disable+0x3e>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005d68:	4b80      	ldr	r3, [pc, #512]	; (8005f6c <LPTIM_Disable+0x234>)
 8005d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d6e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005d72:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8005d74:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	623b      	str	r3, [r7, #32]
  tmpCFGR = hlptim->Instance->CFGR;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	61fb      	str	r3, [r7, #28]
  tmpCMP = hlptim->Instance->CMP;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	61bb      	str	r3, [r7, #24]
  tmpARR = hlptim->Instance->ARR;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	617b      	str	r3, [r7, #20]
  tmpOR = hlptim->Instance->OR;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	613b      	str	r3, [r7, #16]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da4:	60fb      	str	r3, [r7, #12]
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a6e      	ldr	r2, [pc, #440]	; (8005f64 <LPTIM_Disable+0x22c>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d003      	beq.n	8005db8 <LPTIM_Disable+0x80>
 8005db0:	4a6d      	ldr	r2, [pc, #436]	; (8005f68 <LPTIM_Disable+0x230>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00d      	beq.n	8005dd2 <LPTIM_Disable+0x9a>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8005db6:	e019      	b.n	8005dec <LPTIM_Disable+0xb4>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005db8:	4b6c      	ldr	r3, [pc, #432]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbc:	4a6b      	ldr	r2, [pc, #428]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dbe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc2:	6393      	str	r3, [r2, #56]	; 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8005dc4:	4b69      	ldr	r3, [pc, #420]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc8:	4a68      	ldr	r2, [pc, #416]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005dce:	6393      	str	r3, [r2, #56]	; 0x38
      break;
 8005dd0:	e00c      	b.n	8005dec <LPTIM_Disable+0xb4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8005dd2:	4b66      	ldr	r3, [pc, #408]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd6:	4a65      	ldr	r2, [pc, #404]	; (8005f6c <LPTIM_Disable+0x234>)
 8005dd8:	f043 0320 	orr.w	r3, r3, #32
 8005ddc:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8005dde:	4b63      	ldr	r3, [pc, #396]	; (8005f6c <LPTIM_Disable+0x234>)
 8005de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005de2:	4a62      	ldr	r2, [pc, #392]	; (8005f6c <LPTIM_Disable+0x234>)
 8005de4:	f023 0320 	bic.w	r3, r3, #32
 8005de8:	63d3      	str	r3, [r2, #60]	; 0x3c
      break;
 8005dea:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <LPTIM_Disable+0xc8>
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d103      	bne.n	8005e00 <LPTIM_Disable+0xc8>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8096 	beq.w	8005f2c <LPTIM_Disable+0x1f4>
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a57      	ldr	r2, [pc, #348]	; (8005f64 <LPTIM_Disable+0x22c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d003      	beq.n	8005e12 <LPTIM_Disable+0xda>
 8005e0a:	4a57      	ldr	r2, [pc, #348]	; (8005f68 <LPTIM_Disable+0x230>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d009      	beq.n	8005e24 <LPTIM_Disable+0xec>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8005e10:	e011      	b.n	8005e36 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8005e12:	4b56      	ldr	r3, [pc, #344]	; (8005f6c <LPTIM_Disable+0x234>)
 8005e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e18:	4a54      	ldr	r2, [pc, #336]	; (8005f6c <LPTIM_Disable+0x234>)
 8005e1a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8005e1e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 8005e22:	e008      	b.n	8005e36 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8005e24:	4b51      	ldr	r3, [pc, #324]	; (8005f6c <LPTIM_Disable+0x234>)
 8005e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e2a:	4a50      	ldr	r2, [pc, #320]	; (8005f6c <LPTIM_Disable+0x234>)
 8005e2c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
        break;
 8005e34:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d01a      	beq.n	8005e72 <LPTIM_Disable+0x13a>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691a      	ldr	r2, [r3, #16]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005e54:	2108      	movs	r1, #8
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7ff ff3e 	bl	8005cd8 <LPTIM_WaitForFlag>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b03      	cmp	r3, #3
 8005e60:	d103      	bne.n	8005e6a <LPTIM_Disable+0x132>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2203      	movs	r2, #3
 8005e66:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2208      	movs	r2, #8
 8005e70:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01a      	beq.n	8005eae <LPTIM_Disable+0x176>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691a      	ldr	r2, [r3, #16]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005e90:	2110      	movs	r1, #16
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7ff ff20 	bl	8005cd8 <LPTIM_WaitForFlag>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	d103      	bne.n	8005ea6 <LPTIM_Disable+0x16e>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2203      	movs	r2, #3
 8005ea2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2210      	movs	r2, #16
 8005eac:	605a      	str	r2, [r3, #4]
    }
#if defined(LPTIM_RCR_REP)

    if (tmpRCR != 0UL)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01c      	beq.n	8005eee <LPTIM_Disable+0x1b6>
    {
      /* Restore RCR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691a      	ldr	r2, [r3, #16]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f042 0201 	orr.w	r2, r2, #1
 8005ec2:	611a      	str	r2, [r3, #16]
      hlptim->Instance->RCR = tmpRCR;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Wait for the completion of the write operation to the LPTIM_RCR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8005ecc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7ff ff01 	bl	8005cd8 <LPTIM_WaitForFlag>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b03      	cmp	r3, #3
 8005eda:	d103      	bne.n	8005ee4 <LPTIM_Disable+0x1ac>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2203      	movs	r2, #3
 8005ee0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eec:	605a      	str	r2, [r3, #4]
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1c      	ldr	r2, [pc, #112]	; (8005f64 <LPTIM_Disable+0x22c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d003      	beq.n	8005f00 <LPTIM_Disable+0x1c8>
 8005ef8:	4a1b      	ldr	r2, [pc, #108]	; (8005f68 <LPTIM_Disable+0x230>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d00b      	beq.n	8005f16 <LPTIM_Disable+0x1de>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8005efe:	e016      	b.n	8005f2e <LPTIM_Disable+0x1f6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8005f00:	4b1a      	ldr	r3, [pc, #104]	; (8005f6c <LPTIM_Disable+0x234>)
 8005f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f06:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005f0a:	4918      	ldr	r1, [pc, #96]	; (8005f6c <LPTIM_Disable+0x234>)
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 8005f14:	e00b      	b.n	8005f2e <LPTIM_Disable+0x1f6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8005f16:	4b15      	ldr	r3, [pc, #84]	; (8005f6c <LPTIM_Disable+0x234>)
 8005f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f20:	4912      	ldr	r1, [pc, #72]	; (8005f6c <LPTIM_Disable+0x234>)
 8005f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f24:	4313      	orrs	r3, r2
 8005f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
        break;
 8005f2a:	e000      	b.n	8005f2e <LPTIM_Disable+0x1f6>
    }
  }
 8005f2c:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	691a      	ldr	r2, [r3, #16]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f022 0201 	bic.w	r2, r2, #1
 8005f3c:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6a3a      	ldr	r2, [r7, #32]
 8005f44:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	69fa      	ldr	r2, [r7, #28]
 8005f4c:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 8005f56:	b662      	cpsie	i
}
 8005f58:	bf00      	nop

  __enable_irq();
}
 8005f5a:	bf00      	nop
 8005f5c:	3728      	adds	r7, #40	; 0x28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	40007c00 	.word	0x40007c00
 8005f68:	40009400 	.word	0x40009400
 8005f6c:	40021000 	.word	0x40021000

08005f70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005f70:	b480      	push	{r7}
 8005f72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005f74:	4b04      	ldr	r3, [pc, #16]	; (8005f88 <HAL_PWREx_GetVoltageRange+0x18>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40007000 	.word	0x40007000

08005f8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f9a:	d130      	bne.n	8005ffe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f9c:	4b23      	ldr	r3, [pc, #140]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fa8:	d038      	beq.n	800601c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005faa:	4b20      	ldr	r3, [pc, #128]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005fb2:	4a1e      	ldr	r2, [pc, #120]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005fba:	4b1d      	ldr	r3, [pc, #116]	; (8006030 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2232      	movs	r2, #50	; 0x32
 8005fc0:	fb02 f303 	mul.w	r3, r2, r3
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	; (8006034 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fca:	0c9b      	lsrs	r3, r3, #18
 8005fcc:	3301      	adds	r3, #1
 8005fce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fd0:	e002      	b.n	8005fd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fd8:	4b14      	ldr	r3, [pc, #80]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fe4:	d102      	bne.n	8005fec <HAL_PWREx_ControlVoltageScaling+0x60>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1f2      	bne.n	8005fd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005fec:	4b0f      	ldr	r3, [pc, #60]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff8:	d110      	bne.n	800601c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e00f      	b.n	800601e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ffe:	4b0b      	ldr	r3, [pc, #44]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800600a:	d007      	beq.n	800601c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800600c:	4b07      	ldr	r3, [pc, #28]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006014:	4a05      	ldr	r2, [pc, #20]	; (800602c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800601a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	40007000 	.word	0x40007000
 8006030:	20000008 	.word	0x20000008
 8006034:	431bde83 	.word	0x431bde83

08006038 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b08a      	sub	sp, #40	; 0x28
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d102      	bne.n	800604c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	f000 bc56 	b.w	80068f8 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800604c:	4ba1      	ldr	r3, [pc, #644]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 030c 	and.w	r3, r3, #12
 8006054:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006056:	4b9f      	ldr	r3, [pc, #636]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f003 0303 	and.w	r3, r3, #3
 800605e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0310 	and.w	r3, r3, #16
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 80e6 	beq.w	800623a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d007      	beq.n	8006084 <HAL_RCC_OscConfig+0x4c>
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	2b0c      	cmp	r3, #12
 8006078:	f040 808d 	bne.w	8006196 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	2b01      	cmp	r3, #1
 8006080:	f040 8089 	bne.w	8006196 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006084:	4b93      	ldr	r3, [pc, #588]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0302 	and.w	r3, r3, #2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d006      	beq.n	800609e <HAL_RCC_OscConfig+0x66>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d102      	bne.n	800609e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	f000 bc2d 	b.w	80068f8 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060a2:	4b8c      	ldr	r3, [pc, #560]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d004      	beq.n	80060b8 <HAL_RCC_OscConfig+0x80>
 80060ae:	4b89      	ldr	r3, [pc, #548]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060b6:	e005      	b.n	80060c4 <HAL_RCC_OscConfig+0x8c>
 80060b8:	4b86      	ldr	r3, [pc, #536]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060be:	091b      	lsrs	r3, r3, #4
 80060c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d224      	bcs.n	8006112 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	4618      	mov	r0, r3
 80060ce:	f000 fdbf 	bl	8006c50 <RCC_SetFlashLatencyFromMSIRange>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	f000 bc0d 	b.w	80068f8 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060de:	4b7d      	ldr	r3, [pc, #500]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a7c      	ldr	r2, [pc, #496]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060e4:	f043 0308 	orr.w	r3, r3, #8
 80060e8:	6013      	str	r3, [r2, #0]
 80060ea:	4b7a      	ldr	r3, [pc, #488]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f6:	4977      	ldr	r1, [pc, #476]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060fc:	4b75      	ldr	r3, [pc, #468]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	021b      	lsls	r3, r3, #8
 800610a:	4972      	ldr	r1, [pc, #456]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800610c:	4313      	orrs	r3, r2
 800610e:	604b      	str	r3, [r1, #4]
 8006110:	e025      	b.n	800615e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006112:	4b70      	ldr	r3, [pc, #448]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a6f      	ldr	r2, [pc, #444]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006118:	f043 0308 	orr.w	r3, r3, #8
 800611c:	6013      	str	r3, [r2, #0]
 800611e:	4b6d      	ldr	r3, [pc, #436]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612a:	496a      	ldr	r1, [pc, #424]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800612c:	4313      	orrs	r3, r2
 800612e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006130:	4b68      	ldr	r3, [pc, #416]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	4965      	ldr	r1, [pc, #404]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006140:	4313      	orrs	r3, r2
 8006142:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006144:	6a3b      	ldr	r3, [r7, #32]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d109      	bne.n	800615e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	4618      	mov	r0, r3
 8006150:	f000 fd7e 	bl	8006c50 <RCC_SetFlashLatencyFromMSIRange>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e3cc      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800615e:	f000 fcb3 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 8006162:	4602      	mov	r2, r0
 8006164:	4b5b      	ldr	r3, [pc, #364]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	091b      	lsrs	r3, r3, #4
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	495a      	ldr	r1, [pc, #360]	; (80062d8 <HAL_RCC_OscConfig+0x2a0>)
 8006170:	5ccb      	ldrb	r3, [r1, r3]
 8006172:	f003 031f 	and.w	r3, r3, #31
 8006176:	fa22 f303 	lsr.w	r3, r2, r3
 800617a:	4a58      	ldr	r2, [pc, #352]	; (80062dc <HAL_RCC_OscConfig+0x2a4>)
 800617c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800617e:	4b58      	ldr	r3, [pc, #352]	; (80062e0 <HAL_RCC_OscConfig+0x2a8>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fc f9b8 	bl	80024f8 <HAL_InitTick>
 8006188:	4603      	mov	r3, r0
 800618a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800618c:	7dfb      	ldrb	r3, [r7, #23]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d052      	beq.n	8006238 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8006192:	7dfb      	ldrb	r3, [r7, #23]
 8006194:	e3b0      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d032      	beq.n	8006204 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800619e:	4b4d      	ldr	r3, [pc, #308]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a4c      	ldr	r2, [pc, #304]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80061aa:	f7fc f9f5 	bl	8002598 <HAL_GetTick>
 80061ae:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061b2:	f7fc f9f1 	bl	8002598 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e399      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061c4:	4b43      	ldr	r3, [pc, #268]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0302 	and.w	r3, r3, #2
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0f0      	beq.n	80061b2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061d0:	4b40      	ldr	r3, [pc, #256]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a3f      	ldr	r2, [pc, #252]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061d6:	f043 0308 	orr.w	r3, r3, #8
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	4b3d      	ldr	r3, [pc, #244]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e8:	493a      	ldr	r1, [pc, #232]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061ee:	4b39      	ldr	r3, [pc, #228]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	021b      	lsls	r3, r3, #8
 80061fc:	4935      	ldr	r1, [pc, #212]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	604b      	str	r3, [r1, #4]
 8006202:	e01a      	b.n	800623a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006204:	4b33      	ldr	r3, [pc, #204]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a32      	ldr	r2, [pc, #200]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800620a:	f023 0301 	bic.w	r3, r3, #1
 800620e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006210:	f7fc f9c2 	bl	8002598 <HAL_GetTick>
 8006214:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006216:	e008      	b.n	800622a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006218:	f7fc f9be 	bl	8002598 <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	2b02      	cmp	r3, #2
 8006224:	d901      	bls.n	800622a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	e366      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800622a:	4b2a      	ldr	r3, [pc, #168]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1f0      	bne.n	8006218 <HAL_RCC_OscConfig+0x1e0>
 8006236:	e000      	b.n	800623a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006238:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	d073      	beq.n	800632e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	2b08      	cmp	r3, #8
 800624a:	d005      	beq.n	8006258 <HAL_RCC_OscConfig+0x220>
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	2b0c      	cmp	r3, #12
 8006250:	d10e      	bne.n	8006270 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	2b03      	cmp	r3, #3
 8006256:	d10b      	bne.n	8006270 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006258:	4b1e      	ldr	r3, [pc, #120]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d063      	beq.n	800632c <HAL_RCC_OscConfig+0x2f4>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d15f      	bne.n	800632c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e343      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006278:	d106      	bne.n	8006288 <HAL_RCC_OscConfig+0x250>
 800627a:	4b16      	ldr	r3, [pc, #88]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a15      	ldr	r2, [pc, #84]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	e01d      	b.n	80062c4 <HAL_RCC_OscConfig+0x28c>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006290:	d10c      	bne.n	80062ac <HAL_RCC_OscConfig+0x274>
 8006292:	4b10      	ldr	r3, [pc, #64]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a0f      	ldr	r2, [pc, #60]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 8006298:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	4b0d      	ldr	r3, [pc, #52]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a0c      	ldr	r2, [pc, #48]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062a8:	6013      	str	r3, [r2, #0]
 80062aa:	e00b      	b.n	80062c4 <HAL_RCC_OscConfig+0x28c>
 80062ac:	4b09      	ldr	r3, [pc, #36]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a08      	ldr	r2, [pc, #32]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062b6:	6013      	str	r3, [r2, #0]
 80062b8:	4b06      	ldr	r3, [pc, #24]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a05      	ldr	r2, [pc, #20]	; (80062d4 <HAL_RCC_OscConfig+0x29c>)
 80062be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d01b      	beq.n	8006304 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062cc:	f7fc f964 	bl	8002598 <HAL_GetTick>
 80062d0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062d2:	e010      	b.n	80062f6 <HAL_RCC_OscConfig+0x2be>
 80062d4:	40021000 	.word	0x40021000
 80062d8:	08009100 	.word	0x08009100
 80062dc:	20000008 	.word	0x20000008
 80062e0:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062e4:	f7fc f958 	bl	8002598 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	2b64      	cmp	r3, #100	; 0x64
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e300      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062f6:	4ba0      	ldr	r3, [pc, #640]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d0f0      	beq.n	80062e4 <HAL_RCC_OscConfig+0x2ac>
 8006302:	e014      	b.n	800632e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006304:	f7fc f948 	bl	8002598 <HAL_GetTick>
 8006308:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800630a:	e008      	b.n	800631e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800630c:	f7fc f944 	bl	8002598 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b64      	cmp	r3, #100	; 0x64
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e2ec      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800631e:	4b96      	ldr	r3, [pc, #600]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1f0      	bne.n	800630c <HAL_RCC_OscConfig+0x2d4>
 800632a:	e000      	b.n	800632e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800632c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b00      	cmp	r3, #0
 8006338:	d060      	beq.n	80063fc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	2b04      	cmp	r3, #4
 800633e:	d005      	beq.n	800634c <HAL_RCC_OscConfig+0x314>
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	2b0c      	cmp	r3, #12
 8006344:	d119      	bne.n	800637a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d116      	bne.n	800637a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800634c:	4b8a      	ldr	r3, [pc, #552]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006354:	2b00      	cmp	r3, #0
 8006356:	d005      	beq.n	8006364 <HAL_RCC_OscConfig+0x32c>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e2c9      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006364:	4b84      	ldr	r3, [pc, #528]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	061b      	lsls	r3, r3, #24
 8006372:	4981      	ldr	r1, [pc, #516]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006374:	4313      	orrs	r3, r2
 8006376:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006378:	e040      	b.n	80063fc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d023      	beq.n	80063ca <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006382:	4b7d      	ldr	r3, [pc, #500]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a7c      	ldr	r2, [pc, #496]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800638c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638e:	f7fc f903 	bl	8002598 <HAL_GetTick>
 8006392:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006394:	e008      	b.n	80063a8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006396:	f7fc f8ff 	bl	8002598 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d901      	bls.n	80063a8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e2a7      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063a8:	4b73      	ldr	r3, [pc, #460]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d0f0      	beq.n	8006396 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063b4:	4b70      	ldr	r3, [pc, #448]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	691b      	ldr	r3, [r3, #16]
 80063c0:	061b      	lsls	r3, r3, #24
 80063c2:	496d      	ldr	r1, [pc, #436]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	604b      	str	r3, [r1, #4]
 80063c8:	e018      	b.n	80063fc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063ca:	4b6b      	ldr	r3, [pc, #428]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a6a      	ldr	r2, [pc, #424]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d6:	f7fc f8df 	bl	8002598 <HAL_GetTick>
 80063da:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063dc:	e008      	b.n	80063f0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063de:	f7fc f8db 	bl	8002598 <HAL_GetTick>
 80063e2:	4602      	mov	r2, r0
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	1ad3      	subs	r3, r2, r3
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d901      	bls.n	80063f0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e283      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80063f0:	4b61      	ldr	r3, [pc, #388]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1f0      	bne.n	80063de <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0308 	and.w	r3, r3, #8
 8006404:	2b00      	cmp	r3, #0
 8006406:	d07f      	beq.n	8006508 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d05f      	beq.n	80064d0 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8006410:	4b59      	ldr	r3, [pc, #356]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006416:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	699a      	ldr	r2, [r3, #24]
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	429a      	cmp	r2, r3
 8006424:	d037      	beq.n	8006496 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d006      	beq.n	800643e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e25c      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	2b00      	cmp	r3, #0
 8006446:	d01b      	beq.n	8006480 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8006448:	4b4b      	ldr	r3, [pc, #300]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800644a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800644e:	4a4a      	ldr	r2, [pc, #296]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006450:	f023 0301 	bic.w	r3, r3, #1
 8006454:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006458:	f7fc f89e 	bl	8002598 <HAL_GetTick>
 800645c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006460:	f7fc f89a 	bl	8002598 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b11      	cmp	r3, #17
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e242      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006472:	4b41      	ldr	r3, [pc, #260]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1ef      	bne.n	8006460 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8006480:	4b3d      	ldr	r3, [pc, #244]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006482:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006486:	f023 0210 	bic.w	r2, r3, #16
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	493a      	ldr	r1, [pc, #232]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006490:	4313      	orrs	r3, r2
 8006492:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006496:	4b38      	ldr	r3, [pc, #224]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006498:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800649c:	4a36      	ldr	r2, [pc, #216]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800649e:	f043 0301 	orr.w	r3, r3, #1
 80064a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a6:	f7fc f877 	bl	8002598 <HAL_GetTick>
 80064aa:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80064ac:	e008      	b.n	80064c0 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064ae:	f7fc f873 	bl	8002598 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b11      	cmp	r3, #17
 80064ba:	d901      	bls.n	80064c0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e21b      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80064c0:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80064c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ef      	beq.n	80064ae <HAL_RCC_OscConfig+0x476>
 80064ce:	e01b      	b.n	8006508 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064d0:	4b29      	ldr	r3, [pc, #164]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80064d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064d6:	4a28      	ldr	r2, [pc, #160]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80064d8:	f023 0301 	bic.w	r3, r3, #1
 80064dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e0:	f7fc f85a 	bl	8002598 <HAL_GetTick>
 80064e4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064e6:	e008      	b.n	80064fa <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064e8:	f7fc f856 	bl	8002598 <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	2b11      	cmp	r3, #17
 80064f4:	d901      	bls.n	80064fa <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e1fe      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064fa:	4b1f      	ldr	r3, [pc, #124]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 80064fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1ef      	bne.n	80064e8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 80c1 	beq.w	8006698 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006516:	2300      	movs	r3, #0
 8006518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800651c:	4b16      	ldr	r3, [pc, #88]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800651e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d10e      	bne.n	8006546 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006528:	4b13      	ldr	r3, [pc, #76]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800652a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800652c:	4a12      	ldr	r2, [pc, #72]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 800652e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006532:	6593      	str	r3, [r2, #88]	; 0x58
 8006534:	4b10      	ldr	r3, [pc, #64]	; (8006578 <HAL_RCC_OscConfig+0x540>)
 8006536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800653c:	60fb      	str	r3, [r7, #12]
 800653e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006540:	2301      	movs	r3, #1
 8006542:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006546:	4b0d      	ldr	r3, [pc, #52]	; (800657c <HAL_RCC_OscConfig+0x544>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800654e:	2b00      	cmp	r3, #0
 8006550:	d11c      	bne.n	800658c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006552:	4b0a      	ldr	r3, [pc, #40]	; (800657c <HAL_RCC_OscConfig+0x544>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a09      	ldr	r2, [pc, #36]	; (800657c <HAL_RCC_OscConfig+0x544>)
 8006558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800655c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800655e:	f7fc f81b 	bl	8002598 <HAL_GetTick>
 8006562:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006564:	e00c      	b.n	8006580 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006566:	f7fc f817 	bl	8002598 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d905      	bls.n	8006580 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e1bf      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
 8006578:	40021000 	.word	0x40021000
 800657c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006580:	4bb1      	ldr	r3, [pc, #708]	; (8006848 <HAL_RCC_OscConfig+0x810>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0ec      	beq.n	8006566 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b00      	cmp	r3, #0
 8006596:	d02c      	beq.n	80065f2 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8006598:	4bac      	ldr	r3, [pc, #688]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800659a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800659e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065aa:	49a8      	ldr	r1, [pc, #672]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	f003 0304 	and.w	r3, r3, #4
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d010      	beq.n	80065e0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80065be:	4ba3      	ldr	r3, [pc, #652]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065c4:	4aa1      	ldr	r2, [pc, #644]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065c6:	f043 0304 	orr.w	r3, r3, #4
 80065ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80065ce:	4b9f      	ldr	r3, [pc, #636]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d4:	4a9d      	ldr	r2, [pc, #628]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065d6:	f043 0301 	orr.w	r3, r3, #1
 80065da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065de:	e018      	b.n	8006612 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80065e0:	4b9a      	ldr	r3, [pc, #616]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065e6:	4a99      	ldr	r2, [pc, #612]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065e8:	f043 0301 	orr.w	r3, r3, #1
 80065ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065f0:	e00f      	b.n	8006612 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80065f2:	4b96      	ldr	r3, [pc, #600]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065f8:	4a94      	ldr	r2, [pc, #592]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80065fa:	f023 0301 	bic.w	r3, r3, #1
 80065fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006602:	4b92      	ldr	r3, [pc, #584]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006608:	4a90      	ldr	r2, [pc, #576]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800660a:	f023 0304 	bic.w	r3, r3, #4
 800660e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d016      	beq.n	8006648 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800661a:	f7fb ffbd 	bl	8002598 <HAL_GetTick>
 800661e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006620:	e00a      	b.n	8006638 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006622:	f7fb ffb9 	bl	8002598 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006630:	4293      	cmp	r3, r2
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e15f      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006638:	4b84      	ldr	r3, [pc, #528]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800663a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d0ed      	beq.n	8006622 <HAL_RCC_OscConfig+0x5ea>
 8006646:	e01d      	b.n	8006684 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006648:	f7fb ffa6 	bl	8002598 <HAL_GetTick>
 800664c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800664e:	e00a      	b.n	8006666 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006650:	f7fb ffa2 	bl	8002598 <HAL_GetTick>
 8006654:	4602      	mov	r2, r0
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	1ad3      	subs	r3, r2, r3
 800665a:	f241 3288 	movw	r2, #5000	; 0x1388
 800665e:	4293      	cmp	r3, r2
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e148      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006666:	4b79      	ldr	r3, [pc, #484]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800666c:	f003 0302 	and.w	r3, r3, #2
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1ed      	bne.n	8006650 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8006674:	4b75      	ldr	r3, [pc, #468]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800667a:	4a74      	ldr	r2, [pc, #464]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800667c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006684:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006688:	2b01      	cmp	r3, #1
 800668a:	d105      	bne.n	8006698 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800668c:	4b6f      	ldr	r3, [pc, #444]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800668e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006690:	4a6e      	ldr	r2, [pc, #440]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006692:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006696:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0320 	and.w	r3, r3, #32
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d03c      	beq.n	800671e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d01c      	beq.n	80066e6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066ac:	4b67      	ldr	r3, [pc, #412]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80066ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066b2:	4a66      	ldr	r2, [pc, #408]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066bc:	f7fb ff6c 	bl	8002598 <HAL_GetTick>
 80066c0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066c4:	f7fb ff68 	bl	8002598 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e110      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80066d6:	4b5d      	ldr	r3, [pc, #372]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80066d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d0ef      	beq.n	80066c4 <HAL_RCC_OscConfig+0x68c>
 80066e4:	e01b      	b.n	800671e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066e6:	4b59      	ldr	r3, [pc, #356]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80066e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066ec:	4a57      	ldr	r2, [pc, #348]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80066ee:	f023 0301 	bic.w	r3, r3, #1
 80066f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f6:	f7fb ff4f 	bl	8002598 <HAL_GetTick>
 80066fa:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066fc:	e008      	b.n	8006710 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066fe:	f7fb ff4b 	bl	8002598 <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b02      	cmp	r3, #2
 800670a:	d901      	bls.n	8006710 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e0f3      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006710:	4b4e      	ldr	r3, [pc, #312]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006712:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1ef      	bne.n	80066fe <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 80e7 	beq.w	80068f6 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672c:	2b02      	cmp	r3, #2
 800672e:	f040 80b7 	bne.w	80068a0 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006732:	4b46      	ldr	r3, [pc, #280]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	f003 0203 	and.w	r2, r3, #3
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	429a      	cmp	r2, r3
 8006744:	d124      	bne.n	8006790 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006746:	69fb      	ldr	r3, [r7, #28]
 8006748:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006750:	3b01      	subs	r3, #1
 8006752:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006754:	429a      	cmp	r2, r3
 8006756:	d11b      	bne.n	8006790 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006762:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006764:	429a      	cmp	r2, r3
 8006766:	d113      	bne.n	8006790 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006772:	085b      	lsrs	r3, r3, #1
 8006774:	3b01      	subs	r3, #1
 8006776:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006778:	429a      	cmp	r2, r3
 800677a:	d109      	bne.n	8006790 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800677c:	69fb      	ldr	r3, [r7, #28]
 800677e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006786:	085b      	lsrs	r3, r3, #1
 8006788:	3b01      	subs	r3, #1
 800678a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800678c:	429a      	cmp	r2, r3
 800678e:	d061      	beq.n	8006854 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	2b0c      	cmp	r3, #12
 8006794:	d056      	beq.n	8006844 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006796:	4b2d      	ldr	r3, [pc, #180]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a2c      	ldr	r2, [pc, #176]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800679c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80067a2:	f7fb fef9 	bl	8002598 <HAL_GetTick>
 80067a6:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067aa:	f7fb fef5 	bl	8002598 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e09d      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067bc:	4b23      	ldr	r3, [pc, #140]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1f0      	bne.n	80067aa <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067c8:	4b20      	ldr	r3, [pc, #128]	; (800684c <HAL_RCC_OscConfig+0x814>)
 80067ca:	68da      	ldr	r2, [r3, #12]
 80067cc:	4b20      	ldr	r3, [pc, #128]	; (8006850 <HAL_RCC_OscConfig+0x818>)
 80067ce:	4013      	ands	r3, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067d8:	3a01      	subs	r2, #1
 80067da:	0112      	lsls	r2, r2, #4
 80067dc:	4311      	orrs	r1, r2
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067e2:	0212      	lsls	r2, r2, #8
 80067e4:	4311      	orrs	r1, r2
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067ea:	0852      	lsrs	r2, r2, #1
 80067ec:	3a01      	subs	r2, #1
 80067ee:	0552      	lsls	r2, r2, #21
 80067f0:	4311      	orrs	r1, r2
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80067f6:	0852      	lsrs	r2, r2, #1
 80067f8:	3a01      	subs	r2, #1
 80067fa:	0652      	lsls	r2, r2, #25
 80067fc:	430a      	orrs	r2, r1
 80067fe:	4913      	ldr	r1, [pc, #76]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006800:	4313      	orrs	r3, r2
 8006802:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006804:	4b11      	ldr	r3, [pc, #68]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a10      	ldr	r2, [pc, #64]	; (800684c <HAL_RCC_OscConfig+0x814>)
 800680a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800680e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006810:	4b0e      	ldr	r3, [pc, #56]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	4a0d      	ldr	r2, [pc, #52]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006816:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800681a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800681c:	f7fb febc 	bl	8002598 <HAL_GetTick>
 8006820:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006822:	e008      	b.n	8006836 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006824:	f7fb feb8 	bl	8002598 <HAL_GetTick>
 8006828:	4602      	mov	r2, r0
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	2b02      	cmp	r3, #2
 8006830:	d901      	bls.n	8006836 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e060      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006836:	4b05      	ldr	r3, [pc, #20]	; (800684c <HAL_RCC_OscConfig+0x814>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d0f0      	beq.n	8006824 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006842:	e058      	b.n	80068f6 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e057      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
 8006848:	40007000 	.word	0x40007000
 800684c:	40021000 	.word	0x40021000
 8006850:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006854:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d14a      	bne.n	80068f6 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006860:	4b27      	ldr	r3, [pc, #156]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a26      	ldr	r2, [pc, #152]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 8006866:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800686a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800686c:	4b24      	ldr	r3, [pc, #144]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	4a23      	ldr	r2, [pc, #140]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 8006872:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006876:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006878:	f7fb fe8e 	bl	8002598 <HAL_GetTick>
 800687c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800687e:	e008      	b.n	8006892 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006880:	f7fb fe8a 	bl	8002598 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	2b02      	cmp	r3, #2
 800688c:	d901      	bls.n	8006892 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e032      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006892:	4b1b      	ldr	r3, [pc, #108]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d0f0      	beq.n	8006880 <HAL_RCC_OscConfig+0x848>
 800689e:	e02a      	b.n	80068f6 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068a0:	6a3b      	ldr	r3, [r7, #32]
 80068a2:	2b0c      	cmp	r3, #12
 80068a4:	d025      	beq.n	80068f2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068a6:	4b16      	ldr	r3, [pc, #88]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a15      	ldr	r2, [pc, #84]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068b0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80068b2:	4b13      	ldr	r3, [pc, #76]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	4a12      	ldr	r2, [pc, #72]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068b8:	f023 0303 	bic.w	r3, r3, #3
 80068bc:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80068be:	4b10      	ldr	r3, [pc, #64]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	4a0f      	ldr	r2, [pc, #60]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068c4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80068c8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ca:	f7fb fe65 	bl	8002598 <HAL_GetTick>
 80068ce:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068d0:	e008      	b.n	80068e4 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068d2:	f7fb fe61 	bl	8002598 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	2b02      	cmp	r3, #2
 80068de:	d901      	bls.n	80068e4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e009      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068e4:	4b06      	ldr	r3, [pc, #24]	; (8006900 <HAL_RCC_OscConfig+0x8c8>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1f0      	bne.n	80068d2 <HAL_RCC_OscConfig+0x89a>
 80068f0:	e001      	b.n	80068f6 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e000      	b.n	80068f8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3728      	adds	r7, #40	; 0x28
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	40021000 	.word	0x40021000

08006904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d101      	bne.n	8006918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e0c8      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006918:	4b66      	ldr	r3, [pc, #408]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0307 	and.w	r3, r3, #7
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d910      	bls.n	8006948 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006926:	4b63      	ldr	r3, [pc, #396]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f023 0207 	bic.w	r2, r3, #7
 800692e:	4961      	ldr	r1, [pc, #388]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	4313      	orrs	r3, r2
 8006934:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006936:	4b5f      	ldr	r3, [pc, #380]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0307 	and.w	r3, r3, #7
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d001      	beq.n	8006948 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e0b0      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d04c      	beq.n	80069ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2b03      	cmp	r3, #3
 800695a:	d107      	bne.n	800696c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800695c:	4b56      	ldr	r3, [pc, #344]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006964:	2b00      	cmp	r3, #0
 8006966:	d121      	bne.n	80069ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e09e      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	2b02      	cmp	r3, #2
 8006972:	d107      	bne.n	8006984 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006974:	4b50      	ldr	r3, [pc, #320]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d115      	bne.n	80069ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e092      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d107      	bne.n	800699c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800698c:	4b4a      	ldr	r3, [pc, #296]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d109      	bne.n	80069ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e086      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800699c:	4b46      	ldr	r3, [pc, #280]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d101      	bne.n	80069ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e07e      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80069ac:	4b42      	ldr	r3, [pc, #264]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	f023 0203 	bic.w	r2, r3, #3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	493f      	ldr	r1, [pc, #252]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069be:	f7fb fdeb 	bl	8002598 <HAL_GetTick>
 80069c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c4:	e00a      	b.n	80069dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069c6:	f7fb fde7 	bl	8002598 <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d901      	bls.n	80069dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e066      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069dc:	4b36      	ldr	r3, [pc, #216]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f003 020c 	and.w	r2, r3, #12
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d1eb      	bne.n	80069c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d008      	beq.n	8006a0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069fa:	4b2f      	ldr	r3, [pc, #188]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	492c      	ldr	r1, [pc, #176]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a0c:	4b29      	ldr	r3, [pc, #164]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0307 	and.w	r3, r3, #7
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d210      	bcs.n	8006a3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a1a:	4b26      	ldr	r3, [pc, #152]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f023 0207 	bic.w	r2, r3, #7
 8006a22:	4924      	ldr	r1, [pc, #144]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a2a:	4b22      	ldr	r3, [pc, #136]	; (8006ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0307 	and.w	r3, r3, #7
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d001      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e036      	b.n	8006aaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d008      	beq.n	8006a5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a48:	4b1b      	ldr	r3, [pc, #108]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	4918      	ldr	r1, [pc, #96]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0308 	and.w	r3, r3, #8
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d009      	beq.n	8006a7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a66:	4b14      	ldr	r3, [pc, #80]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	00db      	lsls	r3, r3, #3
 8006a74:	4910      	ldr	r1, [pc, #64]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a76:	4313      	orrs	r3, r2
 8006a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a7a:	f000 f825 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	4b0d      	ldr	r3, [pc, #52]	; (8006ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	091b      	lsrs	r3, r3, #4
 8006a86:	f003 030f 	and.w	r3, r3, #15
 8006a8a:	490c      	ldr	r1, [pc, #48]	; (8006abc <HAL_RCC_ClockConfig+0x1b8>)
 8006a8c:	5ccb      	ldrb	r3, [r1, r3]
 8006a8e:	f003 031f 	and.w	r3, r3, #31
 8006a92:	fa22 f303 	lsr.w	r3, r2, r3
 8006a96:	4a0a      	ldr	r2, [pc, #40]	; (8006ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006a9a:	4b0a      	ldr	r3, [pc, #40]	; (8006ac4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7fb fd2a 	bl	80024f8 <HAL_InitTick>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	72fb      	strb	r3, [r7, #11]

  return status;
 8006aa8:	7afb      	ldrb	r3, [r7, #11]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	40022000 	.word	0x40022000
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	08009100 	.word	0x08009100
 8006ac0:	20000008 	.word	0x20000008
 8006ac4:	2000000c 	.word	0x2000000c

08006ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b089      	sub	sp, #36	; 0x24
 8006acc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	61fb      	str	r3, [r7, #28]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ad6:	4b3e      	ldr	r3, [pc, #248]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 030c 	and.w	r3, r3, #12
 8006ade:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ae0:	4b3b      	ldr	r3, [pc, #236]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	f003 0303 	and.w	r3, r3, #3
 8006ae8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <HAL_RCC_GetSysClockFreq+0x34>
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	2b0c      	cmp	r3, #12
 8006af4:	d121      	bne.n	8006b3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d11e      	bne.n	8006b3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006afc:	4b34      	ldr	r3, [pc, #208]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0308 	and.w	r3, r3, #8
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d107      	bne.n	8006b18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006b08:	4b31      	ldr	r3, [pc, #196]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b0e:	0a1b      	lsrs	r3, r3, #8
 8006b10:	f003 030f 	and.w	r3, r3, #15
 8006b14:	61fb      	str	r3, [r7, #28]
 8006b16:	e005      	b.n	8006b24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006b18:	4b2d      	ldr	r3, [pc, #180]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	091b      	lsrs	r3, r3, #4
 8006b1e:	f003 030f 	and.w	r3, r3, #15
 8006b22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006b24:	4a2b      	ldr	r2, [pc, #172]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d10d      	bne.n	8006b50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b38:	e00a      	b.n	8006b50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d102      	bne.n	8006b46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b40:	4b25      	ldr	r3, [pc, #148]	; (8006bd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b42:	61bb      	str	r3, [r7, #24]
 8006b44:	e004      	b.n	8006b50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	d101      	bne.n	8006b50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006b4c:	4b23      	ldr	r3, [pc, #140]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x114>)
 8006b4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	2b0c      	cmp	r3, #12
 8006b54:	d134      	bne.n	8006bc0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b56:	4b1e      	ldr	r3, [pc, #120]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	f003 0303 	and.w	r3, r3, #3
 8006b5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	2b02      	cmp	r3, #2
 8006b64:	d003      	beq.n	8006b6e <HAL_RCC_GetSysClockFreq+0xa6>
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	2b03      	cmp	r3, #3
 8006b6a:	d003      	beq.n	8006b74 <HAL_RCC_GetSysClockFreq+0xac>
 8006b6c:	e005      	b.n	8006b7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006b6e:	4b1a      	ldr	r3, [pc, #104]	; (8006bd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b70:	617b      	str	r3, [r7, #20]
      break;
 8006b72:	e005      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006b74:	4b19      	ldr	r3, [pc, #100]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x114>)
 8006b76:	617b      	str	r3, [r7, #20]
      break;
 8006b78:	e002      	b.n	8006b80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	617b      	str	r3, [r7, #20]
      break;
 8006b7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b80:	4b13      	ldr	r3, [pc, #76]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	091b      	lsrs	r3, r3, #4
 8006b86:	f003 0307 	and.w	r3, r3, #7
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b8e:	4b10      	ldr	r3, [pc, #64]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	0a1b      	lsrs	r3, r3, #8
 8006b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	fb02 f203 	mul.w	r2, r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ba6:	4b0a      	ldr	r3, [pc, #40]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	0e5b      	lsrs	r3, r3, #25
 8006bac:	f003 0303 	and.w	r3, r3, #3
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	005b      	lsls	r3, r3, #1
 8006bb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006bc0:	69bb      	ldr	r3, [r7, #24]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3724      	adds	r7, #36	; 0x24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	08009118 	.word	0x08009118
 8006bd8:	00f42400 	.word	0x00f42400
 8006bdc:	007a1200 	.word	0x007a1200

08006be0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006be4:	4b03      	ldr	r3, [pc, #12]	; (8006bf4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006be6:	681b      	ldr	r3, [r3, #0]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000008 	.word	0x20000008

08006bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006bfc:	f7ff fff0 	bl	8006be0 <HAL_RCC_GetHCLKFreq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4b06      	ldr	r3, [pc, #24]	; (8006c1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	0a1b      	lsrs	r3, r3, #8
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	4904      	ldr	r1, [pc, #16]	; (8006c20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c0e:	5ccb      	ldrb	r3, [r1, r3]
 8006c10:	f003 031f 	and.w	r3, r3, #31
 8006c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	40021000 	.word	0x40021000
 8006c20:	08009110 	.word	0x08009110

08006c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006c28:	f7ff ffda 	bl	8006be0 <HAL_RCC_GetHCLKFreq>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	4b06      	ldr	r3, [pc, #24]	; (8006c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	0adb      	lsrs	r3, r3, #11
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	4904      	ldr	r1, [pc, #16]	; (8006c4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c3a:	5ccb      	ldrb	r3, [r1, r3]
 8006c3c:	f003 031f 	and.w	r3, r3, #31
 8006c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40021000 	.word	0x40021000
 8006c4c:	08009110 	.word	0x08009110

08006c50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006c58:	2300      	movs	r3, #0
 8006c5a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006c5c:	4b2a      	ldr	r3, [pc, #168]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d003      	beq.n	8006c70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006c68:	f7ff f982 	bl	8005f70 <HAL_PWREx_GetVoltageRange>
 8006c6c:	6178      	str	r0, [r7, #20]
 8006c6e:	e014      	b.n	8006c9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c70:	4b25      	ldr	r3, [pc, #148]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c74:	4a24      	ldr	r2, [pc, #144]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c7a:	6593      	str	r3, [r2, #88]	; 0x58
 8006c7c:	4b22      	ldr	r3, [pc, #136]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c84:	60fb      	str	r3, [r7, #12]
 8006c86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006c88:	f7ff f972 	bl	8005f70 <HAL_PWREx_GetVoltageRange>
 8006c8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006c8e:	4b1e      	ldr	r3, [pc, #120]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c92:	4a1d      	ldr	r2, [pc, #116]	; (8006d08 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c98:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ca0:	d10b      	bne.n	8006cba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2b80      	cmp	r3, #128	; 0x80
 8006ca6:	d919      	bls.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2ba0      	cmp	r3, #160	; 0xa0
 8006cac:	d902      	bls.n	8006cb4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006cae:	2302      	movs	r3, #2
 8006cb0:	613b      	str	r3, [r7, #16]
 8006cb2:	e013      	b.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	613b      	str	r3, [r7, #16]
 8006cb8:	e010      	b.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b80      	cmp	r3, #128	; 0x80
 8006cbe:	d902      	bls.n	8006cc6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	e00a      	b.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2b80      	cmp	r3, #128	; 0x80
 8006cca:	d102      	bne.n	8006cd2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006ccc:	2302      	movs	r3, #2
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	e004      	b.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b70      	cmp	r3, #112	; 0x70
 8006cd6:	d101      	bne.n	8006cdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006cd8:	2301      	movs	r3, #1
 8006cda:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006cdc:	4b0b      	ldr	r3, [pc, #44]	; (8006d0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f023 0207 	bic.w	r2, r3, #7
 8006ce4:	4909      	ldr	r1, [pc, #36]	; (8006d0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006cec:	4b07      	ldr	r3, [pc, #28]	; (8006d0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0307 	and.w	r3, r3, #7
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d001      	beq.n	8006cfe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e000      	b.n	8006d00 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3718      	adds	r7, #24
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	40021000 	.word	0x40021000
 8006d0c:	40022000 	.word	0x40022000

08006d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006d18:	2300      	movs	r3, #0
 8006d1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 809e 	beq.w	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d32:	4b46      	ldr	r3, [pc, #280]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e000      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8006d42:	2300      	movs	r3, #0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00d      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d48:	4b40      	ldr	r3, [pc, #256]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d4c:	4a3f      	ldr	r2, [pc, #252]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d52:	6593      	str	r3, [r2, #88]	; 0x58
 8006d54:	4b3d      	ldr	r3, [pc, #244]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d5c:	60bb      	str	r3, [r7, #8]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d60:	2301      	movs	r3, #1
 8006d62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d64:	4b3a      	ldr	r3, [pc, #232]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a39      	ldr	r2, [pc, #228]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d70:	f7fb fc12 	bl	8002598 <HAL_GetTick>
 8006d74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d76:	e009      	b.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d78:	f7fb fc0e 	bl	8002598 <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d902      	bls.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	74fb      	strb	r3, [r7, #19]
        break;
 8006d8a:	e005      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d8c:	4b30      	ldr	r3, [pc, #192]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d0ef      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8006d98:	7cfb      	ldrb	r3, [r7, #19]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d15a      	bne.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d9e:	4b2b      	ldr	r3, [pc, #172]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006da8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01e      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db4:	697a      	ldr	r2, [r7, #20]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d019      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006dba:	4b24      	ldr	r3, [pc, #144]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006dc6:	4b21      	ldr	r3, [pc, #132]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dcc:	4a1f      	ldr	r2, [pc, #124]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006dd6:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ddc:	4a1b      	ldr	r2, [pc, #108]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006de2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006de6:	4a19      	ldr	r2, [pc, #100]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d016      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006df8:	f7fb fbce 	bl	8002598 <HAL_GetTick>
 8006dfc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dfe:	e00b      	b.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e00:	f7fb fbca 	bl	8002598 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d902      	bls.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	74fb      	strb	r3, [r7, #19]
            break;
 8006e16:	e006      	b.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e18:	4b0c      	ldr	r3, [pc, #48]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1e:	f003 0302 	and.w	r3, r3, #2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d0ec      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8006e26:	7cfb      	ldrb	r3, [r7, #19]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d10b      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e2c:	4b07      	ldr	r3, [pc, #28]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e32:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3a:	4904      	ldr	r1, [pc, #16]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006e42:	e009      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e44:	7cfb      	ldrb	r3, [r7, #19]
 8006e46:	74bb      	strb	r3, [r7, #18]
 8006e48:	e006      	b.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8006e4a:	bf00      	nop
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e54:	7cfb      	ldrb	r3, [r7, #19]
 8006e56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e58:	7c7b      	ldrb	r3, [r7, #17]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d105      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e5e:	4b6e      	ldr	r3, [pc, #440]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e62:	4a6d      	ldr	r2, [pc, #436]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006e64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e68:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00a      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e76:	4b68      	ldr	r3, [pc, #416]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e7c:	f023 0203 	bic.w	r2, r3, #3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	4964      	ldr	r1, [pc, #400]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006e86:	4313      	orrs	r3, r2
 8006e88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d00a      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e98:	4b5f      	ldr	r3, [pc, #380]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e9e:	f023 020c 	bic.w	r2, r3, #12
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	495c      	ldr	r1, [pc, #368]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0304 	and.w	r3, r3, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00a      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006eba:	4b57      	ldr	r3, [pc, #348]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	4953      	ldr	r1, [pc, #332]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00a      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006edc:	4b4e      	ldr	r3, [pc, #312]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	494b      	ldr	r1, [pc, #300]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00a      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006efe:	4b46      	ldr	r3, [pc, #280]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	4942      	ldr	r1, [pc, #264]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00a      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f20:	4b3d      	ldr	r3, [pc, #244]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	493a      	ldr	r1, [pc, #232]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00a      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f42:	4b35      	ldr	r3, [pc, #212]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	4931      	ldr	r1, [pc, #196]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00a      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f64:	4b2c      	ldr	r3, [pc, #176]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	4929      	ldr	r1, [pc, #164]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f86:	4b24      	ldr	r3, [pc, #144]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	69db      	ldr	r3, [r3, #28]
 8006f94:	4920      	ldr	r1, [pc, #128]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d015      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fa8:	4b1b      	ldr	r3, [pc, #108]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb6:	4918      	ldr	r1, [pc, #96]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fc6:	d105      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fc8:	4b13      	ldr	r3, [pc, #76]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	4a12      	ldr	r2, [pc, #72]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fd2:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d015      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fe0:	4b0d      	ldr	r3, [pc, #52]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fee:	490a      	ldr	r1, [pc, #40]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ffe:	d105      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007000:	4b05      	ldr	r3, [pc, #20]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	4a04      	ldr	r2, [pc, #16]	; (8007018 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8007006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800700a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800700c:	7cbb      	ldrb	r3, [r7, #18]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	40021000 	.word	0x40021000

0800701c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b082      	sub	sp, #8
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e049      	b.n	80070c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d106      	bne.n	8007048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7fa fdc6 	bl	8001bd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3304      	adds	r3, #4
 8007058:	4619      	mov	r1, r3
 800705a:	4610      	mov	r0, r2
 800705c:	f000 fd68 	bl	8007b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d001      	beq.n	80070e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e03b      	b.n	800715c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2202      	movs	r2, #2
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0201 	orr.w	r2, r2, #1
 80070fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a19      	ldr	r2, [pc, #100]	; (8007168 <HAL_TIM_Base_Start_IT+0x9c>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d009      	beq.n	800711a <HAL_TIM_Base_Start_IT+0x4e>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800710e:	d004      	beq.n	800711a <HAL_TIM_Base_Start_IT+0x4e>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a15      	ldr	r2, [pc, #84]	; (800716c <HAL_TIM_Base_Start_IT+0xa0>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d115      	bne.n	8007146 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	4b13      	ldr	r3, [pc, #76]	; (8007170 <HAL_TIM_Base_Start_IT+0xa4>)
 8007122:	4013      	ands	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2b06      	cmp	r3, #6
 800712a:	d015      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x8c>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007132:	d011      	beq.n	8007158 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f042 0201 	orr.w	r2, r2, #1
 8007142:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007144:	e008      	b.n	8007158 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0201 	orr.w	r2, r2, #1
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e000      	b.n	800715a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007158:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3714      	adds	r7, #20
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr
 8007168:	40012c00 	.word	0x40012c00
 800716c:	40014000 	.word	0x40014000
 8007170:	00010007 	.word	0x00010007

08007174 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	68da      	ldr	r2, [r3, #12]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 0201 	bic.w	r2, r2, #1
 800718a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6a1a      	ldr	r2, [r3, #32]
 8007192:	f241 1311 	movw	r3, #4369	; 0x1111
 8007196:	4013      	ands	r3, r2
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10f      	bne.n	80071bc <HAL_TIM_Base_Stop_IT+0x48>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6a1a      	ldr	r2, [r3, #32]
 80071a2:	f240 4344 	movw	r3, #1092	; 0x444
 80071a6:	4013      	ands	r3, r2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d107      	bne.n	80071bc <HAL_TIM_Base_Stop_IT+0x48>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0201 	bic.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	370c      	adds	r7, #12
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b082      	sub	sp, #8
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e049      	b.n	8007278 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d106      	bne.n	80071fe <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f841 	bl	8007280 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2202      	movs	r2, #2
 8007202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	3304      	adds	r3, #4
 800720e:	4619      	mov	r1, r3
 8007210:	4610      	mov	r0, r2
 8007212:	f000 fc8d 	bl	8007b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2201      	movs	r2, #1
 8007242:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2201      	movs	r2, #1
 8007252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3708      	adds	r7, #8
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d109      	bne.n	80072b8 <HAL_TIM_OC_Start+0x24>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	bf14      	ite	ne
 80072b0:	2301      	movne	r3, #1
 80072b2:	2300      	moveq	r3, #0
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	e03c      	b.n	8007332 <HAL_TIM_OC_Start+0x9e>
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	2b04      	cmp	r3, #4
 80072bc:	d109      	bne.n	80072d2 <HAL_TIM_OC_Start+0x3e>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	bf14      	ite	ne
 80072ca:	2301      	movne	r3, #1
 80072cc:	2300      	moveq	r3, #0
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	e02f      	b.n	8007332 <HAL_TIM_OC_Start+0x9e>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d109      	bne.n	80072ec <HAL_TIM_OC_Start+0x58>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	bf14      	ite	ne
 80072e4:	2301      	movne	r3, #1
 80072e6:	2300      	moveq	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	e022      	b.n	8007332 <HAL_TIM_OC_Start+0x9e>
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	2b0c      	cmp	r3, #12
 80072f0:	d109      	bne.n	8007306 <HAL_TIM_OC_Start+0x72>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	bf14      	ite	ne
 80072fe:	2301      	movne	r3, #1
 8007300:	2300      	moveq	r3, #0
 8007302:	b2db      	uxtb	r3, r3
 8007304:	e015      	b.n	8007332 <HAL_TIM_OC_Start+0x9e>
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b10      	cmp	r3, #16
 800730a:	d109      	bne.n	8007320 <HAL_TIM_OC_Start+0x8c>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b01      	cmp	r3, #1
 8007316:	bf14      	ite	ne
 8007318:	2301      	movne	r3, #1
 800731a:	2300      	moveq	r3, #0
 800731c:	b2db      	uxtb	r3, r3
 800731e:	e008      	b.n	8007332 <HAL_TIM_OC_Start+0x9e>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b01      	cmp	r3, #1
 800732a:	bf14      	ite	ne
 800732c:	2301      	movne	r3, #1
 800732e:	2300      	moveq	r3, #0
 8007330:	b2db      	uxtb	r3, r3
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e07e      	b.n	8007438 <HAL_TIM_OC_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d104      	bne.n	800734a <HAL_TIM_OC_Start+0xb6>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007348:	e023      	b.n	8007392 <HAL_TIM_OC_Start+0xfe>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	2b04      	cmp	r3, #4
 800734e:	d104      	bne.n	800735a <HAL_TIM_OC_Start+0xc6>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2202      	movs	r2, #2
 8007354:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007358:	e01b      	b.n	8007392 <HAL_TIM_OC_Start+0xfe>
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b08      	cmp	r3, #8
 800735e:	d104      	bne.n	800736a <HAL_TIM_OC_Start+0xd6>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2202      	movs	r2, #2
 8007364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007368:	e013      	b.n	8007392 <HAL_TIM_OC_Start+0xfe>
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	2b0c      	cmp	r3, #12
 800736e:	d104      	bne.n	800737a <HAL_TIM_OC_Start+0xe6>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007378:	e00b      	b.n	8007392 <HAL_TIM_OC_Start+0xfe>
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	2b10      	cmp	r3, #16
 800737e:	d104      	bne.n	800738a <HAL_TIM_OC_Start+0xf6>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2202      	movs	r2, #2
 8007384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007388:	e003      	b.n	8007392 <HAL_TIM_OC_Start+0xfe>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	6839      	ldr	r1, [r7, #0]
 800739a:	4618      	mov	r0, r3
 800739c:	f000 ff44 	bl	8008228 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a26      	ldr	r2, [pc, #152]	; (8007440 <HAL_TIM_OC_Start+0x1ac>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d009      	beq.n	80073be <HAL_TIM_OC_Start+0x12a>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a25      	ldr	r2, [pc, #148]	; (8007444 <HAL_TIM_OC_Start+0x1b0>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d004      	beq.n	80073be <HAL_TIM_OC_Start+0x12a>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a23      	ldr	r2, [pc, #140]	; (8007448 <HAL_TIM_OC_Start+0x1b4>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d101      	bne.n	80073c2 <HAL_TIM_OC_Start+0x12e>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <HAL_TIM_OC_Start+0x130>
 80073c2:	2300      	movs	r3, #0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d007      	beq.n	80073d8 <HAL_TIM_OC_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a18      	ldr	r2, [pc, #96]	; (8007440 <HAL_TIM_OC_Start+0x1ac>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d009      	beq.n	80073f6 <HAL_TIM_OC_Start+0x162>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073ea:	d004      	beq.n	80073f6 <HAL_TIM_OC_Start+0x162>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a14      	ldr	r2, [pc, #80]	; (8007444 <HAL_TIM_OC_Start+0x1b0>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d115      	bne.n	8007422 <HAL_TIM_OC_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	4b13      	ldr	r3, [pc, #76]	; (800744c <HAL_TIM_OC_Start+0x1b8>)
 80073fe:	4013      	ands	r3, r2
 8007400:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2b06      	cmp	r3, #6
 8007406:	d015      	beq.n	8007434 <HAL_TIM_OC_Start+0x1a0>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800740e:	d011      	beq.n	8007434 <HAL_TIM_OC_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f042 0201 	orr.w	r2, r2, #1
 800741e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007420:	e008      	b.n	8007434 <HAL_TIM_OC_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f042 0201 	orr.w	r2, r2, #1
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	e000      	b.n	8007436 <HAL_TIM_OC_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007434:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	40012c00 	.word	0x40012c00
 8007444:	40014000 	.word	0x40014000
 8007448:	40014400 	.word	0x40014400
 800744c:	00010007 	.word	0x00010007

08007450 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2200      	movs	r2, #0
 8007460:	6839      	ldr	r1, [r7, #0]
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fee0 	bl	8008228 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	4a39      	ldr	r2, [pc, #228]	; (8007554 <HAL_TIM_OC_Stop+0x104>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d009      	beq.n	8007486 <HAL_TIM_OC_Stop+0x36>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a38      	ldr	r2, [pc, #224]	; (8007558 <HAL_TIM_OC_Stop+0x108>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d004      	beq.n	8007486 <HAL_TIM_OC_Stop+0x36>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a36      	ldr	r2, [pc, #216]	; (800755c <HAL_TIM_OC_Stop+0x10c>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d101      	bne.n	800748a <HAL_TIM_OC_Stop+0x3a>
 8007486:	2301      	movs	r3, #1
 8007488:	e000      	b.n	800748c <HAL_TIM_OC_Stop+0x3c>
 800748a:	2300      	movs	r3, #0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d017      	beq.n	80074c0 <HAL_TIM_OC_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6a1a      	ldr	r2, [r3, #32]
 8007496:	f241 1311 	movw	r3, #4369	; 0x1111
 800749a:	4013      	ands	r3, r2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10f      	bne.n	80074c0 <HAL_TIM_OC_Stop+0x70>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6a1a      	ldr	r2, [r3, #32]
 80074a6:	f240 4344 	movw	r3, #1092	; 0x444
 80074aa:	4013      	ands	r3, r2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d107      	bne.n	80074c0 <HAL_TIM_OC_Stop+0x70>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80074be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6a1a      	ldr	r2, [r3, #32]
 80074c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80074ca:	4013      	ands	r3, r2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10f      	bne.n	80074f0 <HAL_TIM_OC_Stop+0xa0>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6a1a      	ldr	r2, [r3, #32]
 80074d6:	f240 4344 	movw	r3, #1092	; 0x444
 80074da:	4013      	ands	r3, r2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d107      	bne.n	80074f0 <HAL_TIM_OC_Stop+0xa0>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 0201 	bic.w	r2, r2, #1
 80074ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d104      	bne.n	8007500 <HAL_TIM_OC_Stop+0xb0>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074fe:	e023      	b.n	8007548 <HAL_TIM_OC_Stop+0xf8>
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	2b04      	cmp	r3, #4
 8007504:	d104      	bne.n	8007510 <HAL_TIM_OC_Stop+0xc0>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800750e:	e01b      	b.n	8007548 <HAL_TIM_OC_Stop+0xf8>
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2b08      	cmp	r3, #8
 8007514:	d104      	bne.n	8007520 <HAL_TIM_OC_Stop+0xd0>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800751e:	e013      	b.n	8007548 <HAL_TIM_OC_Stop+0xf8>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b0c      	cmp	r3, #12
 8007524:	d104      	bne.n	8007530 <HAL_TIM_OC_Stop+0xe0>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800752e:	e00b      	b.n	8007548 <HAL_TIM_OC_Stop+0xf8>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2b10      	cmp	r3, #16
 8007534:	d104      	bne.n	8007540 <HAL_TIM_OC_Stop+0xf0>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800753e:	e003      	b.n	8007548 <HAL_TIM_OC_Stop+0xf8>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
 8007552:	bf00      	nop
 8007554:	40012c00 	.word	0x40012c00
 8007558:	40014000 	.word	0x40014000
 800755c:	40014400 	.word	0x40014400

08007560 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b082      	sub	sp, #8
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e041      	b.n	80075f8 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d106      	bne.n	800758e <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f839 	bl	8007600 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2202      	movs	r2, #2
 8007592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	3304      	adds	r3, #4
 800759e:	4619      	mov	r1, r3
 80075a0:	4610      	mov	r0, r2
 80075a2:	f000 fac5 	bl	8007b30 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f022 0208 	bic.w	r2, r2, #8
 80075b4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6819      	ldr	r1, [r3, #0]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2201      	movs	r2, #1
 80075e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3708      	adds	r7, #8
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	691b      	ldr	r3, [r3, #16]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b02      	cmp	r3, #2
 8007628:	d122      	bne.n	8007670 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b02      	cmp	r3, #2
 8007636:	d11b      	bne.n	8007670 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0202 	mvn.w	r2, #2
 8007640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2201      	movs	r2, #1
 8007646:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f003 0303 	and.w	r3, r3, #3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fa4c 	bl	8007af4 <HAL_TIM_IC_CaptureCallback>
 800765c:	e005      	b.n	800766a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 fa3e 	bl	8007ae0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 fa4f 	bl	8007b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	f003 0304 	and.w	r3, r3, #4
 800767a:	2b04      	cmp	r3, #4
 800767c:	d122      	bne.n	80076c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b04      	cmp	r3, #4
 800768a:	d11b      	bne.n	80076c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f06f 0204 	mvn.w	r2, #4
 8007694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2202      	movs	r2, #2
 800769a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fa22 	bl	8007af4 <HAL_TIM_IC_CaptureCallback>
 80076b0:	e005      	b.n	80076be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 fa14 	bl	8007ae0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f000 fa25 	bl	8007b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	f003 0308 	and.w	r3, r3, #8
 80076ce:	2b08      	cmp	r3, #8
 80076d0:	d122      	bne.n	8007718 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f003 0308 	and.w	r3, r3, #8
 80076dc:	2b08      	cmp	r3, #8
 80076de:	d11b      	bne.n	8007718 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f06f 0208 	mvn.w	r2, #8
 80076e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2204      	movs	r2, #4
 80076ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f003 0303 	and.w	r3, r3, #3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d003      	beq.n	8007706 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f9f8 	bl	8007af4 <HAL_TIM_IC_CaptureCallback>
 8007704:	e005      	b.n	8007712 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f9ea 	bl	8007ae0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f9fb 	bl	8007b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	f003 0310 	and.w	r3, r3, #16
 8007722:	2b10      	cmp	r3, #16
 8007724:	d122      	bne.n	800776c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	f003 0310 	and.w	r3, r3, #16
 8007730:	2b10      	cmp	r3, #16
 8007732:	d11b      	bne.n	800776c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f06f 0210 	mvn.w	r2, #16
 800773c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2208      	movs	r2, #8
 8007742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	69db      	ldr	r3, [r3, #28]
 800774a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800774e:	2b00      	cmp	r3, #0
 8007750:	d003      	beq.n	800775a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f9ce 	bl	8007af4 <HAL_TIM_IC_CaptureCallback>
 8007758:	e005      	b.n	8007766 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f9c0 	bl	8007ae0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 f9d1 	bl	8007b08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	f003 0301 	and.w	r3, r3, #1
 8007776:	2b01      	cmp	r3, #1
 8007778:	d10e      	bne.n	8007798 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b01      	cmp	r3, #1
 8007786:	d107      	bne.n	8007798 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f06f 0201 	mvn.w	r2, #1
 8007790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f99a 	bl	8007acc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077a2:	2b80      	cmp	r3, #128	; 0x80
 80077a4:	d10e      	bne.n	80077c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077b0:	2b80      	cmp	r3, #128	; 0x80
 80077b2:	d107      	bne.n	80077c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 fdc8 	bl	8008354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	691b      	ldr	r3, [r3, #16]
 80077ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077d2:	d10e      	bne.n	80077f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077de:	2b80      	cmp	r3, #128	; 0x80
 80077e0:	d107      	bne.n	80077f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80077ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 fdbb 	bl	8008368 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	691b      	ldr	r3, [r3, #16]
 80077f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077fc:	2b40      	cmp	r3, #64	; 0x40
 80077fe:	d10e      	bne.n	800781e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68db      	ldr	r3, [r3, #12]
 8007806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800780a:	2b40      	cmp	r3, #64	; 0x40
 800780c:	d107      	bne.n	800781e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f97f 	bl	8007b1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	f003 0320 	and.w	r3, r3, #32
 8007828:	2b20      	cmp	r3, #32
 800782a:	d10e      	bne.n	800784a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	f003 0320 	and.w	r3, r3, #32
 8007836:	2b20      	cmp	r3, #32
 8007838:	d107      	bne.n	800784a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f06f 0220 	mvn.w	r2, #32
 8007842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fd7b 	bl	8008340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800784a:	bf00      	nop
 800784c:	3708      	adds	r7, #8
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
	...

08007854 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007866:	2b01      	cmp	r3, #1
 8007868:	d101      	bne.n	800786e <HAL_TIM_OC_ConfigChannel+0x1a>
 800786a:	2302      	movs	r3, #2
 800786c:	e064      	b.n	8007938 <HAL_TIM_OC_ConfigChannel+0xe4>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b14      	cmp	r3, #20
 800787a:	d857      	bhi.n	800792c <HAL_TIM_OC_ConfigChannel+0xd8>
 800787c:	a201      	add	r2, pc, #4	; (adr r2, 8007884 <HAL_TIM_OC_ConfigChannel+0x30>)
 800787e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007882:	bf00      	nop
 8007884:	080078d9 	.word	0x080078d9
 8007888:	0800792d 	.word	0x0800792d
 800788c:	0800792d 	.word	0x0800792d
 8007890:	0800792d 	.word	0x0800792d
 8007894:	080078e7 	.word	0x080078e7
 8007898:	0800792d 	.word	0x0800792d
 800789c:	0800792d 	.word	0x0800792d
 80078a0:	0800792d 	.word	0x0800792d
 80078a4:	080078f5 	.word	0x080078f5
 80078a8:	0800792d 	.word	0x0800792d
 80078ac:	0800792d 	.word	0x0800792d
 80078b0:	0800792d 	.word	0x0800792d
 80078b4:	08007903 	.word	0x08007903
 80078b8:	0800792d 	.word	0x0800792d
 80078bc:	0800792d 	.word	0x0800792d
 80078c0:	0800792d 	.word	0x0800792d
 80078c4:	08007911 	.word	0x08007911
 80078c8:	0800792d 	.word	0x0800792d
 80078cc:	0800792d 	.word	0x0800792d
 80078d0:	0800792d 	.word	0x0800792d
 80078d4:	0800791f 	.word	0x0800791f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68b9      	ldr	r1, [r7, #8]
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 f98a 	bl	8007bf8 <TIM_OC1_SetConfig>
      break;
 80078e4:	e023      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68b9      	ldr	r1, [r7, #8]
 80078ec:	4618      	mov	r0, r3
 80078ee:	f000 f9ff 	bl	8007cf0 <TIM_OC2_SetConfig>
      break;
 80078f2:	e01c      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68b9      	ldr	r1, [r7, #8]
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 fa72 	bl	8007de4 <TIM_OC3_SetConfig>
      break;
 8007900:	e015      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68b9      	ldr	r1, [r7, #8]
 8007908:	4618      	mov	r0, r3
 800790a:	f000 fae3 	bl	8007ed4 <TIM_OC4_SetConfig>
      break;
 800790e:	e00e      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68b9      	ldr	r1, [r7, #8]
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fb3a 	bl	8007f90 <TIM_OC5_SetConfig>
      break;
 800791c:	e007      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68b9      	ldr	r1, [r7, #8]
 8007924:	4618      	mov	r0, r3
 8007926:	f000 fb8b 	bl	8008040 <TIM_OC6_SetConfig>
      break;
 800792a:	e000      	b.n	800792e <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 800792c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2200      	movs	r2, #0
 8007932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007950:	2b01      	cmp	r3, #1
 8007952:	d101      	bne.n	8007958 <HAL_TIM_ConfigClockSource+0x18>
 8007954:	2302      	movs	r3, #2
 8007956:	e0b5      	b.n	8007ac4 <HAL_TIM_ConfigClockSource+0x184>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007976:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800797a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007982:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007994:	d03e      	beq.n	8007a14 <HAL_TIM_ConfigClockSource+0xd4>
 8007996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800799a:	f200 8087 	bhi.w	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 800799e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079a2:	f000 8085 	beq.w	8007ab0 <HAL_TIM_ConfigClockSource+0x170>
 80079a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079aa:	d87f      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079ac:	2b70      	cmp	r3, #112	; 0x70
 80079ae:	d01a      	beq.n	80079e6 <HAL_TIM_ConfigClockSource+0xa6>
 80079b0:	2b70      	cmp	r3, #112	; 0x70
 80079b2:	d87b      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079b4:	2b60      	cmp	r3, #96	; 0x60
 80079b6:	d050      	beq.n	8007a5a <HAL_TIM_ConfigClockSource+0x11a>
 80079b8:	2b60      	cmp	r3, #96	; 0x60
 80079ba:	d877      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079bc:	2b50      	cmp	r3, #80	; 0x50
 80079be:	d03c      	beq.n	8007a3a <HAL_TIM_ConfigClockSource+0xfa>
 80079c0:	2b50      	cmp	r3, #80	; 0x50
 80079c2:	d873      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079c4:	2b40      	cmp	r3, #64	; 0x40
 80079c6:	d058      	beq.n	8007a7a <HAL_TIM_ConfigClockSource+0x13a>
 80079c8:	2b40      	cmp	r3, #64	; 0x40
 80079ca:	d86f      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079cc:	2b30      	cmp	r3, #48	; 0x30
 80079ce:	d064      	beq.n	8007a9a <HAL_TIM_ConfigClockSource+0x15a>
 80079d0:	2b30      	cmp	r3, #48	; 0x30
 80079d2:	d86b      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079d4:	2b20      	cmp	r3, #32
 80079d6:	d060      	beq.n	8007a9a <HAL_TIM_ConfigClockSource+0x15a>
 80079d8:	2b20      	cmp	r3, #32
 80079da:	d867      	bhi.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d05c      	beq.n	8007a9a <HAL_TIM_ConfigClockSource+0x15a>
 80079e0:	2b10      	cmp	r3, #16
 80079e2:	d05a      	beq.n	8007a9a <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80079e4:	e062      	b.n	8007aac <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6818      	ldr	r0, [r3, #0]
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	6899      	ldr	r1, [r3, #8]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	685a      	ldr	r2, [r3, #4]
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	f000 fbf7 	bl	80081e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007a08:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	609a      	str	r2, [r3, #8]
      break;
 8007a12:	e04e      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	6899      	ldr	r1, [r3, #8]
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	f000 fbe0 	bl	80081e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	689a      	ldr	r2, [r3, #8]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a36:	609a      	str	r2, [r3, #8]
      break;
 8007a38:	e03b      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	6859      	ldr	r1, [r3, #4]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	68db      	ldr	r3, [r3, #12]
 8007a46:	461a      	mov	r2, r3
 8007a48:	f000 fb54 	bl	80080f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2150      	movs	r1, #80	; 0x50
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fbad 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 8007a58:	e02b      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6818      	ldr	r0, [r3, #0]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	6859      	ldr	r1, [r3, #4]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	461a      	mov	r2, r3
 8007a68:	f000 fb73 	bl	8008152 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2160      	movs	r1, #96	; 0x60
 8007a72:	4618      	mov	r0, r3
 8007a74:	f000 fb9d 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 8007a78:	e01b      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6818      	ldr	r0, [r3, #0]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	6859      	ldr	r1, [r3, #4]
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	461a      	mov	r2, r3
 8007a88:	f000 fb34 	bl	80080f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2140      	movs	r1, #64	; 0x40
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 fb8d 	bl	80081b2 <TIM_ITRx_SetConfig>
      break;
 8007a98:	e00b      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	f000 fb84 	bl	80081b2 <TIM_ITRx_SetConfig>
        break;
 8007aaa:	e002      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007aac:	bf00      	nop
 8007aae:	e000      	b.n	8007ab2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007ab0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007afc:	bf00      	nop
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a2a      	ldr	r2, [pc, #168]	; (8007bec <TIM_Base_SetConfig+0xbc>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d003      	beq.n	8007b50 <TIM_Base_SetConfig+0x20>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b4e:	d108      	bne.n	8007b62 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	68fa      	ldr	r2, [r7, #12]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a21      	ldr	r2, [pc, #132]	; (8007bec <TIM_Base_SetConfig+0xbc>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d00b      	beq.n	8007b82 <TIM_Base_SetConfig+0x52>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b70:	d007      	beq.n	8007b82 <TIM_Base_SetConfig+0x52>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a1e      	ldr	r2, [pc, #120]	; (8007bf0 <TIM_Base_SetConfig+0xc0>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d003      	beq.n	8007b82 <TIM_Base_SetConfig+0x52>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a1d      	ldr	r2, [pc, #116]	; (8007bf4 <TIM_Base_SetConfig+0xc4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d108      	bne.n	8007b94 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	689a      	ldr	r2, [r3, #8]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a0c      	ldr	r2, [pc, #48]	; (8007bec <TIM_Base_SetConfig+0xbc>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d007      	beq.n	8007bd0 <TIM_Base_SetConfig+0xa0>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4a0b      	ldr	r2, [pc, #44]	; (8007bf0 <TIM_Base_SetConfig+0xc0>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d003      	beq.n	8007bd0 <TIM_Base_SetConfig+0xa0>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a0a      	ldr	r2, [pc, #40]	; (8007bf4 <TIM_Base_SetConfig+0xc4>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d103      	bne.n	8007bd8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	615a      	str	r2, [r3, #20]
}
 8007bde:	bf00      	nop
 8007be0:	3714      	adds	r7, #20
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	40012c00 	.word	0x40012c00
 8007bf0:	40014000 	.word	0x40014000
 8007bf4:	40014400 	.word	0x40014400

08007bf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b087      	sub	sp, #28
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	f023 0201 	bic.w	r2, r3, #1
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	699b      	ldr	r3, [r3, #24]
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0303 	bic.w	r3, r3, #3
 8007c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f023 0302 	bic.w	r3, r3, #2
 8007c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a24      	ldr	r2, [pc, #144]	; (8007ce4 <TIM_OC1_SetConfig+0xec>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d007      	beq.n	8007c68 <TIM_OC1_SetConfig+0x70>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a23      	ldr	r2, [pc, #140]	; (8007ce8 <TIM_OC1_SetConfig+0xf0>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d003      	beq.n	8007c68 <TIM_OC1_SetConfig+0x70>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a22      	ldr	r2, [pc, #136]	; (8007cec <TIM_OC1_SetConfig+0xf4>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d10c      	bne.n	8007c82 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	f023 0308 	bic.w	r3, r3, #8
 8007c6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f023 0304 	bic.w	r3, r3, #4
 8007c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a17      	ldr	r2, [pc, #92]	; (8007ce4 <TIM_OC1_SetConfig+0xec>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d007      	beq.n	8007c9a <TIM_OC1_SetConfig+0xa2>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a16      	ldr	r2, [pc, #88]	; (8007ce8 <TIM_OC1_SetConfig+0xf0>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d003      	beq.n	8007c9a <TIM_OC1_SetConfig+0xa2>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4a15      	ldr	r2, [pc, #84]	; (8007cec <TIM_OC1_SetConfig+0xf4>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d111      	bne.n	8007cbe <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ca0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	699b      	ldr	r3, [r3, #24]
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	693a      	ldr	r2, [r7, #16]
 8007cc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	621a      	str	r2, [r3, #32]
}
 8007cd8:	bf00      	nop
 8007cda:	371c      	adds	r7, #28
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr
 8007ce4:	40012c00 	.word	0x40012c00
 8007ce8:	40014000 	.word	0x40014000
 8007cec:	40014400 	.word	0x40014400

08007cf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b087      	sub	sp, #28
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a1b      	ldr	r3, [r3, #32]
 8007cfe:	f023 0210 	bic.w	r2, r3, #16
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6a1b      	ldr	r3, [r3, #32]
 8007d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	021b      	lsls	r3, r3, #8
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	f023 0320 	bic.w	r3, r3, #32
 8007d3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	011b      	lsls	r3, r3, #4
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a22      	ldr	r2, [pc, #136]	; (8007dd8 <TIM_OC2_SetConfig+0xe8>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d10d      	bne.n	8007d70 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	011b      	lsls	r3, r3, #4
 8007d62:	697a      	ldr	r2, [r7, #20]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a19      	ldr	r2, [pc, #100]	; (8007dd8 <TIM_OC2_SetConfig+0xe8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d007      	beq.n	8007d88 <TIM_OC2_SetConfig+0x98>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	4a18      	ldr	r2, [pc, #96]	; (8007ddc <TIM_OC2_SetConfig+0xec>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d003      	beq.n	8007d88 <TIM_OC2_SetConfig+0x98>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a17      	ldr	r2, [pc, #92]	; (8007de0 <TIM_OC2_SetConfig+0xf0>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d113      	bne.n	8007db0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	695b      	ldr	r3, [r3, #20]
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	693a      	ldr	r2, [r7, #16]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	693a      	ldr	r2, [r7, #16]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685a      	ldr	r2, [r3, #4]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	621a      	str	r2, [r3, #32]
}
 8007dca:	bf00      	nop
 8007dcc:	371c      	adds	r7, #28
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	40012c00 	.word	0x40012c00
 8007ddc:	40014000 	.word	0x40014000
 8007de0:	40014400 	.word	0x40014400

08007de4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b087      	sub	sp, #28
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	69db      	ldr	r3, [r3, #28]
 8007e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a21      	ldr	r2, [pc, #132]	; (8007ec8 <TIM_OC3_SetConfig+0xe4>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d10d      	bne.n	8007e62 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007e4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	021b      	lsls	r3, r3, #8
 8007e54:	697a      	ldr	r2, [r7, #20]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007e60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a18      	ldr	r2, [pc, #96]	; (8007ec8 <TIM_OC3_SetConfig+0xe4>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d007      	beq.n	8007e7a <TIM_OC3_SetConfig+0x96>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a17      	ldr	r2, [pc, #92]	; (8007ecc <TIM_OC3_SetConfig+0xe8>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d003      	beq.n	8007e7a <TIM_OC3_SetConfig+0x96>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a16      	ldr	r2, [pc, #88]	; (8007ed0 <TIM_OC3_SetConfig+0xec>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d113      	bne.n	8007ea2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68fa      	ldr	r2, [r7, #12]
 8007eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	621a      	str	r2, [r3, #32]
}
 8007ebc:	bf00      	nop
 8007ebe:	371c      	adds	r7, #28
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr
 8007ec8:	40012c00 	.word	0x40012c00
 8007ecc:	40014000 	.word	0x40014000
 8007ed0:	40014400 	.word	0x40014400

08007ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a1b      	ldr	r3, [r3, #32]
 8007eee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	021b      	lsls	r3, r3, #8
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	031b      	lsls	r3, r3, #12
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4a14      	ldr	r2, [pc, #80]	; (8007f84 <TIM_OC4_SetConfig+0xb0>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d007      	beq.n	8007f48 <TIM_OC4_SetConfig+0x74>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a13      	ldr	r2, [pc, #76]	; (8007f88 <TIM_OC4_SetConfig+0xb4>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d003      	beq.n	8007f48 <TIM_OC4_SetConfig+0x74>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a12      	ldr	r2, [pc, #72]	; (8007f8c <TIM_OC4_SetConfig+0xb8>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d109      	bne.n	8007f5c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	695b      	ldr	r3, [r3, #20]
 8007f54:	019b      	lsls	r3, r3, #6
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	697a      	ldr	r2, [r7, #20]
 8007f60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	621a      	str	r2, [r3, #32]
}
 8007f76:	bf00      	nop
 8007f78:	371c      	adds	r7, #28
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	40012c00 	.word	0x40012c00
 8007f88:	40014000 	.word	0x40014000
 8007f8c:	40014400 	.word	0x40014400

08007f90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007fd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	041b      	lsls	r3, r3, #16
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a13      	ldr	r2, [pc, #76]	; (8008034 <TIM_OC5_SetConfig+0xa4>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d007      	beq.n	8007ffa <TIM_OC5_SetConfig+0x6a>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a12      	ldr	r2, [pc, #72]	; (8008038 <TIM_OC5_SetConfig+0xa8>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d003      	beq.n	8007ffa <TIM_OC5_SetConfig+0x6a>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a11      	ldr	r2, [pc, #68]	; (800803c <TIM_OC5_SetConfig+0xac>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d109      	bne.n	800800e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008000:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	021b      	lsls	r3, r3, #8
 8008008:	697a      	ldr	r2, [r7, #20]
 800800a:	4313      	orrs	r3, r2
 800800c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	685a      	ldr	r2, [r3, #4]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	621a      	str	r2, [r3, #32]
}
 8008028:	bf00      	nop
 800802a:	371c      	adds	r7, #28
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr
 8008034:	40012c00 	.word	0x40012c00
 8008038:	40014000 	.word	0x40014000
 800803c:	40014400 	.word	0x40014400

08008040 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008040:	b480      	push	{r7}
 8008042:	b087      	sub	sp, #28
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a1b      	ldr	r3, [r3, #32]
 800804e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800806e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	021b      	lsls	r3, r3, #8
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	4313      	orrs	r3, r2
 800807e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008086:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	051b      	lsls	r3, r3, #20
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	4313      	orrs	r3, r2
 8008092:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a14      	ldr	r2, [pc, #80]	; (80080e8 <TIM_OC6_SetConfig+0xa8>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d007      	beq.n	80080ac <TIM_OC6_SetConfig+0x6c>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a13      	ldr	r2, [pc, #76]	; (80080ec <TIM_OC6_SetConfig+0xac>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d003      	beq.n	80080ac <TIM_OC6_SetConfig+0x6c>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a12      	ldr	r2, [pc, #72]	; (80080f0 <TIM_OC6_SetConfig+0xb0>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d109      	bne.n	80080c0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80080b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	695b      	ldr	r3, [r3, #20]
 80080b8:	029b      	lsls	r3, r3, #10
 80080ba:	697a      	ldr	r2, [r7, #20]
 80080bc:	4313      	orrs	r3, r2
 80080be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685a      	ldr	r2, [r3, #4]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	621a      	str	r2, [r3, #32]
}
 80080da:	bf00      	nop
 80080dc:	371c      	adds	r7, #28
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	40012c00 	.word	0x40012c00
 80080ec:	40014000 	.word	0x40014000
 80080f0:	40014400 	.word	0x40014400

080080f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6a1b      	ldr	r3, [r3, #32]
 8008104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	f023 0201 	bic.w	r2, r3, #1
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800811e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	011b      	lsls	r3, r3, #4
 8008124:	693a      	ldr	r2, [r7, #16]
 8008126:	4313      	orrs	r3, r2
 8008128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	f023 030a 	bic.w	r3, r3, #10
 8008130:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008132:	697a      	ldr	r2, [r7, #20]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	4313      	orrs	r3, r2
 8008138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	621a      	str	r2, [r3, #32]
}
 8008146:	bf00      	nop
 8008148:	371c      	adds	r7, #28
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008152:	b480      	push	{r7}
 8008154:	b087      	sub	sp, #28
 8008156:	af00      	add	r7, sp, #0
 8008158:	60f8      	str	r0, [r7, #12]
 800815a:	60b9      	str	r1, [r7, #8]
 800815c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6a1b      	ldr	r3, [r3, #32]
 8008162:	f023 0210 	bic.w	r2, r3, #16
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	699b      	ldr	r3, [r3, #24]
 800816e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6a1b      	ldr	r3, [r3, #32]
 8008174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800817c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	031b      	lsls	r3, r3, #12
 8008182:	697a      	ldr	r2, [r7, #20]
 8008184:	4313      	orrs	r3, r2
 8008186:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800818e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	011b      	lsls	r3, r3, #4
 8008194:	693a      	ldr	r2, [r7, #16]
 8008196:	4313      	orrs	r3, r2
 8008198:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	697a      	ldr	r2, [r7, #20]
 800819e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	621a      	str	r2, [r3, #32]
}
 80081a6:	bf00      	nop
 80081a8:	371c      	adds	r7, #28
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b085      	sub	sp, #20
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
 80081ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	f043 0307 	orr.w	r3, r3, #7
 80081d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	609a      	str	r2, [r3, #8]
}
 80081dc:	bf00      	nop
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	60f8      	str	r0, [r7, #12]
 80081f0:	60b9      	str	r1, [r7, #8]
 80081f2:	607a      	str	r2, [r7, #4]
 80081f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008202:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	021a      	lsls	r2, r3, #8
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	431a      	orrs	r2, r3
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	4313      	orrs	r3, r2
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	697a      	ldr	r2, [r7, #20]
 800821a:	609a      	str	r2, [r3, #8]
}
 800821c:	bf00      	nop
 800821e:	371c      	adds	r7, #28
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008228:	b480      	push	{r7}
 800822a:	b087      	sub	sp, #28
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	2201      	movs	r2, #1
 800823c:	fa02 f303 	lsl.w	r3, r2, r3
 8008240:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6a1a      	ldr	r2, [r3, #32]
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	43db      	mvns	r3, r3
 800824a:	401a      	ands	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6a1a      	ldr	r2, [r3, #32]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	f003 031f 	and.w	r3, r3, #31
 800825a:	6879      	ldr	r1, [r7, #4]
 800825c:	fa01 f303 	lsl.w	r3, r1, r3
 8008260:	431a      	orrs	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	621a      	str	r2, [r3, #32]
}
 8008266:	bf00      	nop
 8008268:	371c      	adds	r7, #28
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
	...

08008274 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008284:	2b01      	cmp	r3, #1
 8008286:	d101      	bne.n	800828c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008288:	2302      	movs	r3, #2
 800828a:	e04f      	b.n	800832c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a21      	ldr	r2, [pc, #132]	; (8008338 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d108      	bne.n	80082c8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80082bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a14      	ldr	r2, [pc, #80]	; (8008338 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d009      	beq.n	8008300 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082f4:	d004      	beq.n	8008300 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a10      	ldr	r2, [pc, #64]	; (800833c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d10c      	bne.n	800831a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008306:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	4313      	orrs	r3, r2
 8008310:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800832a:	2300      	movs	r3, #0
}
 800832c:	4618      	mov	r0, r3
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr
 8008338:	40012c00 	.word	0x40012c00
 800833c:	40014000 	.word	0x40014000

08008340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008348:	bf00      	nop
 800834a:	370c      	adds	r7, #12
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800838a:	2301      	movs	r3, #1
 800838c:	e040      	b.n	8008410 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008392:	2b00      	cmp	r3, #0
 8008394:	d106      	bne.n	80083a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f7f9 fcbc 	bl	8001d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2224      	movs	r2, #36	; 0x24
 80083a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f022 0201 	bic.w	r2, r2, #1
 80083b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 f968 	bl	8008690 <UART_SetConfig>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d101      	bne.n	80083ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e022      	b.n	8008410 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d002      	beq.n	80083d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fb90 	bl	8008af8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	685a      	ldr	r2, [r3, #4]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80083e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	689a      	ldr	r2, [r3, #8]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80083f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f042 0201 	orr.w	r2, r2, #1
 8008406:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fc17 	bl	8008c3c <UART_CheckIdleState>
 800840e:	4603      	mov	r3, r0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3708      	adds	r7, #8
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d101      	bne.n	800842a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	e02b      	b.n	8008482 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2224      	movs	r2, #36	; 0x24
 800842e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f022 0201 	bic.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2200      	movs	r2, #0
 8008446:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2200      	movs	r2, #0
 800844e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2200      	movs	r2, #0
 8008456:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f7f9 fce5 	bl	8001e28 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b08a      	sub	sp, #40	; 0x28
 800848e:	af02      	add	r7, sp, #8
 8008490:	60f8      	str	r0, [r7, #12]
 8008492:	60b9      	str	r1, [r7, #8]
 8008494:	603b      	str	r3, [r7, #0]
 8008496:	4613      	mov	r3, r2
 8008498:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800849e:	2b20      	cmp	r3, #32
 80084a0:	f040 8082 	bne.w	80085a8 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d002      	beq.n	80084b0 <HAL_UART_Transmit+0x26>
 80084aa:	88fb      	ldrh	r3, [r7, #6]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e07a      	b.n	80085aa <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d101      	bne.n	80084c2 <HAL_UART_Transmit+0x38>
 80084be:	2302      	movs	r3, #2
 80084c0:	e073      	b.n	80085aa <HAL_UART_Transmit+0x120>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2221      	movs	r2, #33	; 0x21
 80084d6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084d8:	f7fa f85e 	bl	8002598 <HAL_GetTick>
 80084dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	88fa      	ldrh	r2, [r7, #6]
 80084e2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	88fa      	ldrh	r2, [r7, #6]
 80084ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	689b      	ldr	r3, [r3, #8]
 80084f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084f6:	d108      	bne.n	800850a <HAL_UART_Transmit+0x80>
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d104      	bne.n	800850a <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008500:	2300      	movs	r3, #0
 8008502:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	61bb      	str	r3, [r7, #24]
 8008508:	e003      	b.n	8008512 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800850e:	2300      	movs	r3, #0
 8008510:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800851a:	e02d      	b.n	8008578 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	2200      	movs	r2, #0
 8008524:	2180      	movs	r1, #128	; 0x80
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 fbd1 	bl	8008cce <UART_WaitOnFlagUntilTimeout>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d001      	beq.n	8008536 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e039      	b.n	80085aa <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10b      	bne.n	8008554 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	881a      	ldrh	r2, [r3, #0]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008548:	b292      	uxth	r2, r2
 800854a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	3302      	adds	r3, #2
 8008550:	61bb      	str	r3, [r7, #24]
 8008552:	e008      	b.n	8008566 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	781a      	ldrb	r2, [r3, #0]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	b292      	uxth	r2, r2
 800855e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008560:	69fb      	ldr	r3, [r7, #28]
 8008562:	3301      	adds	r3, #1
 8008564:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800856c:	b29b      	uxth	r3, r3
 800856e:	3b01      	subs	r3, #1
 8008570:	b29a      	uxth	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800857e:	b29b      	uxth	r3, r3
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1cb      	bne.n	800851c <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	2200      	movs	r2, #0
 800858c:	2140      	movs	r1, #64	; 0x40
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 fb9d 	bl	8008cce <UART_WaitOnFlagUntilTimeout>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800859a:	2303      	movs	r3, #3
 800859c:	e005      	b.n	80085aa <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2220      	movs	r2, #32
 80085a2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80085a4:	2300      	movs	r3, #0
 80085a6:	e000      	b.n	80085aa <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80085a8:	2302      	movs	r3, #2
  }
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3720      	adds	r7, #32
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
	...

080085b4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	4613      	mov	r3, r2
 80085c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085c6:	2b20      	cmp	r3, #32
 80085c8:	d131      	bne.n	800862e <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d002      	beq.n	80085d6 <HAL_UART_Receive_DMA+0x22>
 80085d0:	88fb      	ldrh	r3, [r7, #6]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d101      	bne.n	80085da <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e02a      	b.n	8008630 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d101      	bne.n	80085e8 <HAL_UART_Receive_DMA+0x34>
 80085e4:	2302      	movs	r3, #2
 80085e6:	e023      	b.n	8008630 <HAL_UART_Receive_DMA+0x7c>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a0f      	ldr	r2, [pc, #60]	; (8008638 <HAL_UART_Receive_DMA+0x84>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d00e      	beq.n	800861e <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d007      	beq.n	800861e <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800861c:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800861e:	88fb      	ldrh	r3, [r7, #6]
 8008620:	461a      	mov	r2, r3
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f000 fbcf 	bl	8008dc8 <UART_Start_Receive_DMA>
 800862a:	4603      	mov	r3, r0
 800862c:	e000      	b.n	8008630 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 800862e:	2302      	movs	r3, #2
  }
}
 8008630:	4618      	mov	r0, r3
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}
 8008638:	40008000 	.word	0x40008000

0800863c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008658:	bf00      	nop
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800866c:	bf00      	nop
 800866e:	370c      	adds	r7, #12
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	460b      	mov	r3, r1
 8008682:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008690:	b5b0      	push	{r4, r5, r7, lr}
 8008692:	b088      	sub	sp, #32
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008698:	2300      	movs	r3, #0
 800869a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	431a      	orrs	r2, r3
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	431a      	orrs	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	4baa      	ldr	r3, [pc, #680]	; (8008964 <UART_SetConfig+0x2d4>)
 80086bc:	4013      	ands	r3, r2
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6812      	ldr	r2, [r2, #0]
 80086c2:	69f9      	ldr	r1, [r7, #28]
 80086c4:	430b      	orrs	r3, r1
 80086c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	68da      	ldr	r2, [r3, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a9f      	ldr	r2, [pc, #636]	; (8008968 <UART_SetConfig+0x2d8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d004      	beq.n	80086f8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	69fa      	ldr	r2, [r7, #28]
 80086f4:	4313      	orrs	r3, r2
 80086f6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	430a      	orrs	r2, r1
 800870a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a96      	ldr	r2, [pc, #600]	; (800896c <UART_SetConfig+0x2dc>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d121      	bne.n	800875a <UART_SetConfig+0xca>
 8008716:	4b96      	ldr	r3, [pc, #600]	; (8008970 <UART_SetConfig+0x2e0>)
 8008718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800871c:	f003 0303 	and.w	r3, r3, #3
 8008720:	2b03      	cmp	r3, #3
 8008722:	d817      	bhi.n	8008754 <UART_SetConfig+0xc4>
 8008724:	a201      	add	r2, pc, #4	; (adr r2, 800872c <UART_SetConfig+0x9c>)
 8008726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872a:	bf00      	nop
 800872c:	0800873d 	.word	0x0800873d
 8008730:	08008749 	.word	0x08008749
 8008734:	08008743 	.word	0x08008743
 8008738:	0800874f 	.word	0x0800874f
 800873c:	2301      	movs	r3, #1
 800873e:	76fb      	strb	r3, [r7, #27]
 8008740:	e096      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008742:	2302      	movs	r3, #2
 8008744:	76fb      	strb	r3, [r7, #27]
 8008746:	e093      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008748:	2304      	movs	r3, #4
 800874a:	76fb      	strb	r3, [r7, #27]
 800874c:	e090      	b.n	8008870 <UART_SetConfig+0x1e0>
 800874e:	2308      	movs	r3, #8
 8008750:	76fb      	strb	r3, [r7, #27]
 8008752:	e08d      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008754:	2310      	movs	r3, #16
 8008756:	76fb      	strb	r3, [r7, #27]
 8008758:	e08a      	b.n	8008870 <UART_SetConfig+0x1e0>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a85      	ldr	r2, [pc, #532]	; (8008974 <UART_SetConfig+0x2e4>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d132      	bne.n	80087ca <UART_SetConfig+0x13a>
 8008764:	4b82      	ldr	r3, [pc, #520]	; (8008970 <UART_SetConfig+0x2e0>)
 8008766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800876a:	f003 030c 	and.w	r3, r3, #12
 800876e:	2b0c      	cmp	r3, #12
 8008770:	d828      	bhi.n	80087c4 <UART_SetConfig+0x134>
 8008772:	a201      	add	r2, pc, #4	; (adr r2, 8008778 <UART_SetConfig+0xe8>)
 8008774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008778:	080087ad 	.word	0x080087ad
 800877c:	080087c5 	.word	0x080087c5
 8008780:	080087c5 	.word	0x080087c5
 8008784:	080087c5 	.word	0x080087c5
 8008788:	080087b9 	.word	0x080087b9
 800878c:	080087c5 	.word	0x080087c5
 8008790:	080087c5 	.word	0x080087c5
 8008794:	080087c5 	.word	0x080087c5
 8008798:	080087b3 	.word	0x080087b3
 800879c:	080087c5 	.word	0x080087c5
 80087a0:	080087c5 	.word	0x080087c5
 80087a4:	080087c5 	.word	0x080087c5
 80087a8:	080087bf 	.word	0x080087bf
 80087ac:	2300      	movs	r3, #0
 80087ae:	76fb      	strb	r3, [r7, #27]
 80087b0:	e05e      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087b2:	2302      	movs	r3, #2
 80087b4:	76fb      	strb	r3, [r7, #27]
 80087b6:	e05b      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087b8:	2304      	movs	r3, #4
 80087ba:	76fb      	strb	r3, [r7, #27]
 80087bc:	e058      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087be:	2308      	movs	r3, #8
 80087c0:	76fb      	strb	r3, [r7, #27]
 80087c2:	e055      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087c4:	2310      	movs	r3, #16
 80087c6:	76fb      	strb	r3, [r7, #27]
 80087c8:	e052      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a6a      	ldr	r2, [pc, #424]	; (8008978 <UART_SetConfig+0x2e8>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d120      	bne.n	8008816 <UART_SetConfig+0x186>
 80087d4:	4b66      	ldr	r3, [pc, #408]	; (8008970 <UART_SetConfig+0x2e0>)
 80087d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80087de:	2b30      	cmp	r3, #48	; 0x30
 80087e0:	d013      	beq.n	800880a <UART_SetConfig+0x17a>
 80087e2:	2b30      	cmp	r3, #48	; 0x30
 80087e4:	d814      	bhi.n	8008810 <UART_SetConfig+0x180>
 80087e6:	2b20      	cmp	r3, #32
 80087e8:	d009      	beq.n	80087fe <UART_SetConfig+0x16e>
 80087ea:	2b20      	cmp	r3, #32
 80087ec:	d810      	bhi.n	8008810 <UART_SetConfig+0x180>
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d002      	beq.n	80087f8 <UART_SetConfig+0x168>
 80087f2:	2b10      	cmp	r3, #16
 80087f4:	d006      	beq.n	8008804 <UART_SetConfig+0x174>
 80087f6:	e00b      	b.n	8008810 <UART_SetConfig+0x180>
 80087f8:	2300      	movs	r3, #0
 80087fa:	76fb      	strb	r3, [r7, #27]
 80087fc:	e038      	b.n	8008870 <UART_SetConfig+0x1e0>
 80087fe:	2302      	movs	r3, #2
 8008800:	76fb      	strb	r3, [r7, #27]
 8008802:	e035      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008804:	2304      	movs	r3, #4
 8008806:	76fb      	strb	r3, [r7, #27]
 8008808:	e032      	b.n	8008870 <UART_SetConfig+0x1e0>
 800880a:	2308      	movs	r3, #8
 800880c:	76fb      	strb	r3, [r7, #27]
 800880e:	e02f      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008810:	2310      	movs	r3, #16
 8008812:	76fb      	strb	r3, [r7, #27]
 8008814:	e02c      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a53      	ldr	r2, [pc, #332]	; (8008968 <UART_SetConfig+0x2d8>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d125      	bne.n	800886c <UART_SetConfig+0x1dc>
 8008820:	4b53      	ldr	r3, [pc, #332]	; (8008970 <UART_SetConfig+0x2e0>)
 8008822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008826:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800882a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800882e:	d017      	beq.n	8008860 <UART_SetConfig+0x1d0>
 8008830:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008834:	d817      	bhi.n	8008866 <UART_SetConfig+0x1d6>
 8008836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800883a:	d00b      	beq.n	8008854 <UART_SetConfig+0x1c4>
 800883c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008840:	d811      	bhi.n	8008866 <UART_SetConfig+0x1d6>
 8008842:	2b00      	cmp	r3, #0
 8008844:	d003      	beq.n	800884e <UART_SetConfig+0x1be>
 8008846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800884a:	d006      	beq.n	800885a <UART_SetConfig+0x1ca>
 800884c:	e00b      	b.n	8008866 <UART_SetConfig+0x1d6>
 800884e:	2300      	movs	r3, #0
 8008850:	76fb      	strb	r3, [r7, #27]
 8008852:	e00d      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008854:	2302      	movs	r3, #2
 8008856:	76fb      	strb	r3, [r7, #27]
 8008858:	e00a      	b.n	8008870 <UART_SetConfig+0x1e0>
 800885a:	2304      	movs	r3, #4
 800885c:	76fb      	strb	r3, [r7, #27]
 800885e:	e007      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008860:	2308      	movs	r3, #8
 8008862:	76fb      	strb	r3, [r7, #27]
 8008864:	e004      	b.n	8008870 <UART_SetConfig+0x1e0>
 8008866:	2310      	movs	r3, #16
 8008868:	76fb      	strb	r3, [r7, #27]
 800886a:	e001      	b.n	8008870 <UART_SetConfig+0x1e0>
 800886c:	2310      	movs	r3, #16
 800886e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a3c      	ldr	r2, [pc, #240]	; (8008968 <UART_SetConfig+0x2d8>)
 8008876:	4293      	cmp	r3, r2
 8008878:	f040 8082 	bne.w	8008980 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800887c:	7efb      	ldrb	r3, [r7, #27]
 800887e:	2b08      	cmp	r3, #8
 8008880:	d823      	bhi.n	80088ca <UART_SetConfig+0x23a>
 8008882:	a201      	add	r2, pc, #4	; (adr r2, 8008888 <UART_SetConfig+0x1f8>)
 8008884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008888:	080088ad 	.word	0x080088ad
 800888c:	080088cb 	.word	0x080088cb
 8008890:	080088b5 	.word	0x080088b5
 8008894:	080088cb 	.word	0x080088cb
 8008898:	080088bb 	.word	0x080088bb
 800889c:	080088cb 	.word	0x080088cb
 80088a0:	080088cb 	.word	0x080088cb
 80088a4:	080088cb 	.word	0x080088cb
 80088a8:	080088c3 	.word	0x080088c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088ac:	f7fe f9a4 	bl	8006bf8 <HAL_RCC_GetPCLK1Freq>
 80088b0:	6178      	str	r0, [r7, #20]
        break;
 80088b2:	e00f      	b.n	80088d4 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088b4:	4b31      	ldr	r3, [pc, #196]	; (800897c <UART_SetConfig+0x2ec>)
 80088b6:	617b      	str	r3, [r7, #20]
        break;
 80088b8:	e00c      	b.n	80088d4 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088ba:	f7fe f905 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 80088be:	6178      	str	r0, [r7, #20]
        break;
 80088c0:	e008      	b.n	80088d4 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088c6:	617b      	str	r3, [r7, #20]
        break;
 80088c8:	e004      	b.n	80088d4 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 80088ca:	2300      	movs	r3, #0
 80088cc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	76bb      	strb	r3, [r7, #26]
        break;
 80088d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f000 8100 	beq.w	8008adc <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	4613      	mov	r3, r2
 80088e2:	005b      	lsls	r3, r3, #1
 80088e4:	4413      	add	r3, r2
 80088e6:	697a      	ldr	r2, [r7, #20]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d305      	bcc.n	80088f8 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80088f2:	697a      	ldr	r2, [r7, #20]
 80088f4:	429a      	cmp	r2, r3
 80088f6:	d902      	bls.n	80088fe <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	76bb      	strb	r3, [r7, #26]
 80088fc:	e0ee      	b.n	8008adc <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	4618      	mov	r0, r3
 8008902:	f04f 0100 	mov.w	r1, #0
 8008906:	f04f 0200 	mov.w	r2, #0
 800890a:	f04f 0300 	mov.w	r3, #0
 800890e:	020b      	lsls	r3, r1, #8
 8008910:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008914:	0202      	lsls	r2, r0, #8
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	6849      	ldr	r1, [r1, #4]
 800891a:	0849      	lsrs	r1, r1, #1
 800891c:	4608      	mov	r0, r1
 800891e:	f04f 0100 	mov.w	r1, #0
 8008922:	1814      	adds	r4, r2, r0
 8008924:	eb43 0501 	adc.w	r5, r3, r1
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	461a      	mov	r2, r3
 800892e:	f04f 0300 	mov.w	r3, #0
 8008932:	4620      	mov	r0, r4
 8008934:	4629      	mov	r1, r5
 8008936:	f7f7 fc49 	bl	80001cc <__aeabi_uldivmod>
 800893a:	4602      	mov	r2, r0
 800893c:	460b      	mov	r3, r1
 800893e:	4613      	mov	r3, r2
 8008940:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008948:	d308      	bcc.n	800895c <UART_SetConfig+0x2cc>
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008950:	d204      	bcs.n	800895c <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	693a      	ldr	r2, [r7, #16]
 8008958:	60da      	str	r2, [r3, #12]
 800895a:	e0bf      	b.n	8008adc <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	76bb      	strb	r3, [r7, #26]
 8008960:	e0bc      	b.n	8008adc <UART_SetConfig+0x44c>
 8008962:	bf00      	nop
 8008964:	efff69f3 	.word	0xefff69f3
 8008968:	40008000 	.word	0x40008000
 800896c:	40013800 	.word	0x40013800
 8008970:	40021000 	.word	0x40021000
 8008974:	40004400 	.word	0x40004400
 8008978:	40004800 	.word	0x40004800
 800897c:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008988:	d15c      	bne.n	8008a44 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 800898a:	7efb      	ldrb	r3, [r7, #27]
 800898c:	2b08      	cmp	r3, #8
 800898e:	d828      	bhi.n	80089e2 <UART_SetConfig+0x352>
 8008990:	a201      	add	r2, pc, #4	; (adr r2, 8008998 <UART_SetConfig+0x308>)
 8008992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008996:	bf00      	nop
 8008998:	080089bd 	.word	0x080089bd
 800899c:	080089c5 	.word	0x080089c5
 80089a0:	080089cd 	.word	0x080089cd
 80089a4:	080089e3 	.word	0x080089e3
 80089a8:	080089d3 	.word	0x080089d3
 80089ac:	080089e3 	.word	0x080089e3
 80089b0:	080089e3 	.word	0x080089e3
 80089b4:	080089e3 	.word	0x080089e3
 80089b8:	080089db 	.word	0x080089db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089bc:	f7fe f91c 	bl	8006bf8 <HAL_RCC_GetPCLK1Freq>
 80089c0:	6178      	str	r0, [r7, #20]
        break;
 80089c2:	e013      	b.n	80089ec <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80089c4:	f7fe f92e 	bl	8006c24 <HAL_RCC_GetPCLK2Freq>
 80089c8:	6178      	str	r0, [r7, #20]
        break;
 80089ca:	e00f      	b.n	80089ec <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089cc:	4b49      	ldr	r3, [pc, #292]	; (8008af4 <UART_SetConfig+0x464>)
 80089ce:	617b      	str	r3, [r7, #20]
        break;
 80089d0:	e00c      	b.n	80089ec <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089d2:	f7fe f879 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 80089d6:	6178      	str	r0, [r7, #20]
        break;
 80089d8:	e008      	b.n	80089ec <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089de:	617b      	str	r3, [r7, #20]
        break;
 80089e0:	e004      	b.n	80089ec <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 80089e2:	2300      	movs	r3, #0
 80089e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	76bb      	strb	r3, [r7, #26]
        break;
 80089ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d074      	beq.n	8008adc <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	005a      	lsls	r2, r3, #1
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	085b      	lsrs	r3, r3, #1
 80089fc:	441a      	add	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	2b0f      	cmp	r3, #15
 8008a0e:	d916      	bls.n	8008a3e <UART_SetConfig+0x3ae>
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a16:	d212      	bcs.n	8008a3e <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	f023 030f 	bic.w	r3, r3, #15
 8008a20:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	085b      	lsrs	r3, r3, #1
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	f003 0307 	and.w	r3, r3, #7
 8008a2c:	b29a      	uxth	r2, r3
 8008a2e:	89fb      	ldrh	r3, [r7, #14]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	89fa      	ldrh	r2, [r7, #14]
 8008a3a:	60da      	str	r2, [r3, #12]
 8008a3c:	e04e      	b.n	8008adc <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	76bb      	strb	r3, [r7, #26]
 8008a42:	e04b      	b.n	8008adc <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a44:	7efb      	ldrb	r3, [r7, #27]
 8008a46:	2b08      	cmp	r3, #8
 8008a48:	d827      	bhi.n	8008a9a <UART_SetConfig+0x40a>
 8008a4a:	a201      	add	r2, pc, #4	; (adr r2, 8008a50 <UART_SetConfig+0x3c0>)
 8008a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a50:	08008a75 	.word	0x08008a75
 8008a54:	08008a7d 	.word	0x08008a7d
 8008a58:	08008a85 	.word	0x08008a85
 8008a5c:	08008a9b 	.word	0x08008a9b
 8008a60:	08008a8b 	.word	0x08008a8b
 8008a64:	08008a9b 	.word	0x08008a9b
 8008a68:	08008a9b 	.word	0x08008a9b
 8008a6c:	08008a9b 	.word	0x08008a9b
 8008a70:	08008a93 	.word	0x08008a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a74:	f7fe f8c0 	bl	8006bf8 <HAL_RCC_GetPCLK1Freq>
 8008a78:	6178      	str	r0, [r7, #20]
        break;
 8008a7a:	e013      	b.n	8008aa4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a7c:	f7fe f8d2 	bl	8006c24 <HAL_RCC_GetPCLK2Freq>
 8008a80:	6178      	str	r0, [r7, #20]
        break;
 8008a82:	e00f      	b.n	8008aa4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a84:	4b1b      	ldr	r3, [pc, #108]	; (8008af4 <UART_SetConfig+0x464>)
 8008a86:	617b      	str	r3, [r7, #20]
        break;
 8008a88:	e00c      	b.n	8008aa4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a8a:	f7fe f81d 	bl	8006ac8 <HAL_RCC_GetSysClockFreq>
 8008a8e:	6178      	str	r0, [r7, #20]
        break;
 8008a90:	e008      	b.n	8008aa4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a96:	617b      	str	r3, [r7, #20]
        break;
 8008a98:	e004      	b.n	8008aa4 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	76bb      	strb	r3, [r7, #26]
        break;
 8008aa2:	bf00      	nop
    }

    if (pclk != 0U)
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d018      	beq.n	8008adc <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	085a      	lsrs	r2, r3, #1
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	441a      	add	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	2b0f      	cmp	r3, #15
 8008ac4:	d908      	bls.n	8008ad8 <UART_SetConfig+0x448>
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008acc:	d204      	bcs.n	8008ad8 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	60da      	str	r2, [r3, #12]
 8008ad6:	e001      	b.n	8008adc <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008ae8:	7ebb      	ldrb	r3, [r7, #26]
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3720      	adds	r7, #32
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bdb0      	pop	{r4, r5, r7, pc}
 8008af2:	bf00      	nop
 8008af4:	00f42400 	.word	0x00f42400

08008af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00a      	beq.n	8008b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	430a      	orrs	r2, r1
 8008b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b26:	f003 0302 	and.w	r3, r3, #2
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00a      	beq.n	8008b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	430a      	orrs	r2, r1
 8008b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b48:	f003 0304 	and.w	r3, r3, #4
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d00a      	beq.n	8008b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	430a      	orrs	r2, r1
 8008b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b6a:	f003 0308 	and.w	r3, r3, #8
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00a      	beq.n	8008b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	430a      	orrs	r2, r1
 8008b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b8c:	f003 0310 	and.w	r3, r3, #16
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00a      	beq.n	8008baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bae:	f003 0320 	and.w	r3, r3, #32
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d00a      	beq.n	8008bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	430a      	orrs	r2, r1
 8008bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d01a      	beq.n	8008c0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bf6:	d10a      	bne.n	8008c0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00a      	beq.n	8008c30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	605a      	str	r2, [r3, #4]
  }
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af02      	add	r7, sp, #8
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c4c:	f7f9 fca4 	bl	8002598 <HAL_GetTick>
 8008c50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0308 	and.w	r3, r3, #8
 8008c5c:	2b08      	cmp	r3, #8
 8008c5e:	d10e      	bne.n	8008c7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f82d 	bl	8008cce <UART_WaitOnFlagUntilTimeout>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d001      	beq.n	8008c7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c7a:	2303      	movs	r3, #3
 8008c7c:	e023      	b.n	8008cc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0304 	and.w	r3, r3, #4
 8008c88:	2b04      	cmp	r3, #4
 8008c8a:	d10e      	bne.n	8008caa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c90:	9300      	str	r3, [sp, #0]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f817 	bl	8008cce <UART_WaitOnFlagUntilTimeout>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d001      	beq.n	8008caa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ca6:	2303      	movs	r3, #3
 8008ca8:	e00d      	b.n	8008cc6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2220      	movs	r2, #32
 8008cae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b084      	sub	sp, #16
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	603b      	str	r3, [r7, #0]
 8008cda:	4613      	mov	r3, r2
 8008cdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cde:	e05e      	b.n	8008d9e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ce6:	d05a      	beq.n	8008d9e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ce8:	f7f9 fc56 	bl	8002598 <HAL_GetTick>
 8008cec:	4602      	mov	r2, r0
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d302      	bcc.n	8008cfe <UART_WaitOnFlagUntilTimeout+0x30>
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d11b      	bne.n	8008d36 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d0c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	689a      	ldr	r2, [r3, #8]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f022 0201 	bic.w	r2, r2, #1
 8008d1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2220      	movs	r2, #32
 8008d22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2220      	movs	r2, #32
 8008d28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008d32:	2303      	movs	r3, #3
 8008d34:	e043      	b.n	8008dbe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0304 	and.w	r3, r3, #4
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d02c      	beq.n	8008d9e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	69db      	ldr	r3, [r3, #28]
 8008d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d52:	d124      	bne.n	8008d9e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d5c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d6c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f022 0201 	bic.w	r2, r2, #1
 8008d7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2220      	movs	r2, #32
 8008d82:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2220      	movs	r2, #32
 8008d88:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e00f      	b.n	8008dbe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	69da      	ldr	r2, [r3, #28]
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	4013      	ands	r3, r2
 8008da8:	68ba      	ldr	r2, [r7, #8]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	bf0c      	ite	eq
 8008dae:	2301      	moveq	r3, #1
 8008db0:	2300      	movne	r3, #0
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	461a      	mov	r2, r3
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d091      	beq.n	8008ce0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008dbc:	2300      	movs	r3, #0
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
	...

08008dc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	68ba      	ldr	r2, [r7, #8]
 8008dda:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	88fa      	ldrh	r2, [r7, #6]
 8008de0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2222      	movs	r2, #34	; 0x22
 8008df0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d02b      	beq.n	8008e52 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dfe:	4a25      	ldr	r2, [pc, #148]	; (8008e94 <UART_Start_Receive_DMA+0xcc>)
 8008e00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e06:	4a24      	ldr	r2, [pc, #144]	; (8008e98 <UART_Start_Receive_DMA+0xd0>)
 8008e08:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e0e:	4a23      	ldr	r2, [pc, #140]	; (8008e9c <UART_Start_Receive_DMA+0xd4>)
 8008e10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e16:	2200      	movs	r2, #0
 8008e18:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	3324      	adds	r3, #36	; 0x24
 8008e24:	4619      	mov	r1, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	88fb      	ldrh	r3, [r7, #6]
 8008e2e:	f7fb fe13 	bl	8004a58 <HAL_DMA_Start_IT>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00c      	beq.n	8008e52 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2210      	movs	r2, #16
 8008e3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e01c      	b.n	8008e8c <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e68:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	689a      	ldr	r2, [r3, #8]
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f042 0201 	orr.w	r2, r2, #1
 8008e78:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e88:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3710      	adds	r7, #16
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	08008f29 	.word	0x08008f29
 8008e98:	08008fc1 	.word	0x08008fc1
 8008e9c:	08008ff9 	.word	0x08008ff9

08008ea0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b083      	sub	sp, #12
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008eb6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008ebe:	bf00      	nop
 8008ec0:	370c      	adds	r7, #12
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr

08008eca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b083      	sub	sp, #12
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ee0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	689a      	ldr	r2, [r3, #8]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f022 0201 	bic.w	r2, r2, #1
 8008ef0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d107      	bne.n	8008f0a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 0210 	bic.w	r2, r2, #16
 8008f08:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008f1c:	bf00      	nop
 8008f1e:	370c      	adds	r7, #12
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f34:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 0320 	and.w	r3, r3, #32
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d12a      	bne.n	8008f9a <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f5a:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	689a      	ldr	r2, [r3, #8]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f022 0201 	bic.w	r2, r2, #1
 8008f6a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f7a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2220      	movs	r2, #32
 8008f80:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d107      	bne.n	8008f9a <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f022 0210 	bic.w	r2, r2, #16
 8008f98:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d107      	bne.n	8008fb2 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008fa8:	4619      	mov	r1, r3
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f7ff fb64 	bl	8008678 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fb0:	e002      	b.n	8008fb8 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f7ff fb42 	bl	800863c <HAL_UART_RxCpltCallback>
}
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fcc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d109      	bne.n	8008fea <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008fdc:	085b      	lsrs	r3, r3, #1
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	68f8      	ldr	r0, [r7, #12]
 8008fe4:	f7ff fb48 	bl	8008678 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008fe8:	e002      	b.n	8008ff0 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f7ff fb30 	bl	8008650 <HAL_UART_RxHalfCpltCallback>
}
 8008ff0:	bf00      	nop
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009004:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800900a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009010:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800901c:	2b80      	cmp	r3, #128	; 0x80
 800901e:	d109      	bne.n	8009034 <UART_DMAError+0x3c>
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	2b21      	cmp	r3, #33	; 0x21
 8009024:	d106      	bne.n	8009034 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	2200      	movs	r2, #0
 800902a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800902e:	6978      	ldr	r0, [r7, #20]
 8009030:	f7ff ff36 	bl	8008ea0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800903e:	2b40      	cmp	r3, #64	; 0x40
 8009040:	d109      	bne.n	8009056 <UART_DMAError+0x5e>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2b22      	cmp	r3, #34	; 0x22
 8009046:	d106      	bne.n	8009056 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2200      	movs	r2, #0
 800904c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009050:	6978      	ldr	r0, [r7, #20]
 8009052:	f7ff ff3a 	bl	8008eca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800905c:	f043 0210 	orr.w	r2, r3, #16
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009066:	6978      	ldr	r0, [r7, #20]
 8009068:	f7ff fafc 	bl	8008664 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800906c:	bf00      	nop
 800906e:	3718      	adds	r7, #24
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <__libc_init_array>:
 8009074:	b570      	push	{r4, r5, r6, lr}
 8009076:	4d0d      	ldr	r5, [pc, #52]	; (80090ac <__libc_init_array+0x38>)
 8009078:	4c0d      	ldr	r4, [pc, #52]	; (80090b0 <__libc_init_array+0x3c>)
 800907a:	1b64      	subs	r4, r4, r5
 800907c:	10a4      	asrs	r4, r4, #2
 800907e:	2600      	movs	r6, #0
 8009080:	42a6      	cmp	r6, r4
 8009082:	d109      	bne.n	8009098 <__libc_init_array+0x24>
 8009084:	4d0b      	ldr	r5, [pc, #44]	; (80090b4 <__libc_init_array+0x40>)
 8009086:	4c0c      	ldr	r4, [pc, #48]	; (80090b8 <__libc_init_array+0x44>)
 8009088:	f000 f820 	bl	80090cc <_init>
 800908c:	1b64      	subs	r4, r4, r5
 800908e:	10a4      	asrs	r4, r4, #2
 8009090:	2600      	movs	r6, #0
 8009092:	42a6      	cmp	r6, r4
 8009094:	d105      	bne.n	80090a2 <__libc_init_array+0x2e>
 8009096:	bd70      	pop	{r4, r5, r6, pc}
 8009098:	f855 3b04 	ldr.w	r3, [r5], #4
 800909c:	4798      	blx	r3
 800909e:	3601      	adds	r6, #1
 80090a0:	e7ee      	b.n	8009080 <__libc_init_array+0xc>
 80090a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80090a6:	4798      	blx	r3
 80090a8:	3601      	adds	r6, #1
 80090aa:	e7f2      	b.n	8009092 <__libc_init_array+0x1e>
 80090ac:	08009150 	.word	0x08009150
 80090b0:	08009150 	.word	0x08009150
 80090b4:	08009150 	.word	0x08009150
 80090b8:	08009154 	.word	0x08009154

080090bc <memset>:
 80090bc:	4402      	add	r2, r0
 80090be:	4603      	mov	r3, r0
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d100      	bne.n	80090c6 <memset+0xa>
 80090c4:	4770      	bx	lr
 80090c6:	f803 1b01 	strb.w	r1, [r3], #1
 80090ca:	e7f9      	b.n	80090c0 <memset+0x4>

080090cc <_init>:
 80090cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ce:	bf00      	nop
 80090d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090d2:	bc08      	pop	{r3}
 80090d4:	469e      	mov	lr, r3
 80090d6:	4770      	bx	lr

080090d8 <_fini>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	bf00      	nop
 80090dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090de:	bc08      	pop	{r3}
 80090e0:	469e      	mov	lr, r3
 80090e2:	4770      	bx	lr
