<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959500-A1" country="EP" doc-number="2959500" kind="A1" date="20151230" family-id="49681050" file-reference-id="316602" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453161" ucid="EP-2959500-A1"><document-id><country>EP</country><doc-number>2959500</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13798687-A" is-representative="NO"><document-id mxw-id="PAPP193869290" load-source="docdb" format="epo"><country>EP</country><doc-number>13798687</doc-number><kind>A</kind><date>20131203</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869291" load-source="patent-office" format="original"><country>EP</country><doc-number>13798687.3</doc-number><date>20131203</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162035752" ucid="EP-2013075313-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>2013075313</doc-number><kind>W</kind><date>20131203</date></document-id></priority-claim><priority-claim mxw-id="PPC162028087" ucid="US-201261733977-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201261733977</doc-number><kind>P</kind><date>20121206</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988520540" load-source="docdb">H01L  21/20        20060101AFI20140623BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1988523895" load-source="docdb">H01L  21/223       20060101ALI20140623BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1846786147" load-source="docdb" scheme="CPC">H01L  21/02532     20130101 LI20170214BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1846786148" load-source="docdb" scheme="CPC">H01L  21/3221      20130101 LI20170214BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1846786149" load-source="docdb" scheme="CPC">H01L  21/02573     20130101 LI20170214BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987769279" load-source="docdb" scheme="CPC">H01L  21/02381     20130101 LI20151024BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987774440" load-source="docdb" scheme="CPC">H01L  29/167       20130101 LI20151022BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987781872" load-source="docdb" scheme="CPC">H01L  21/0254      20130101 LI20151022BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987785646" load-source="docdb" scheme="CPC">H01L  21/0262      20130101 LI20151024BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987792932" load-source="docdb" scheme="CPC">H01L  21/0257      20130101 LI20151022BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987798843" load-source="docdb" scheme="CPC">H01L  21/3225      20130101 FI20151022BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165550949" lang="DE" load-source="patent-office">EPITAKTISCHER WAFER UND VERFAHREN ZUR HERSTELLUNG DAVON</invention-title><invention-title mxw-id="PT165550950" lang="EN" load-source="patent-office">EPITAXIAL WAFER AND A METHOD OF MANUFACTURING THEREOF</invention-title><invention-title mxw-id="PT165550951" lang="FR" load-source="patent-office">GALETTE ÉPITAXIALE ET PROCÉDÉ DE FABRICATION DE CELLE-CI</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103326637" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SILTRONIC AG</last-name><address><country>DE</country></address></addressbook></applicant><applicant mxw-id="PPAR1103324233" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SILTRONIC AG</last-name></addressbook></applicant><applicant mxw-id="PPAR1101640724" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Siltronic AG</last-name><iid>100221543</iid><address><street>Hanns-Seidel-Platz 4</street><city>81737 München</city><country>DE</country></address></addressbook></applicant><applicant mxw-id="PPAR1103323154" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>INTEL CORP</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103338344" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>INTEL CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR1101643345" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Intel Corporation</last-name><iid>100147685</iid><address><street>2200 Mission College Boulevard</street><city>Santa Clara, CA 95054</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103305367" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>STORCK PETER</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103335186" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>STORCK, PETER</last-name></addressbook></inventor><inventor mxw-id="PPAR1101644236" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>STORCK, PETER</last-name><address><street>Descartesstrasse 20</street><city>84489 Burghausen</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103328720" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>WERNER NORBERT</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103344570" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>WERNER, NORBERT</last-name></addressbook></inventor><inventor mxw-id="PPAR1101641083" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>WERNER, NORBERT</last-name><address><street>Hennhart9</street><city>83373 Tengling</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103327943" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>VORDERWESTNER MARTIN</last-name><address><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103321715" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>VORDERWESTNER, MARTIN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101646104" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>VORDERWESTNER, MARTIN</last-name><address><street>Wang 114</street><city>83567 Unterreit</city><country>DE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103324893" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>TOLCHINSKY PETER</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103316404" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>TOLCHINSKY, PETER</last-name></addressbook></inventor><inventor mxw-id="PPAR1101649322" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>TOLCHINSKY, PETER</last-name><address><street>16485 SW Viking Ct.</street><city>Beaverton, Oregon 97007</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103316215" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>YABLOK IRWIN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103323056" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>YABLOK, IRWIN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101653522" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>YABLOK, IRWIN</last-name><address><street>14345 NW Evergreen St.</street><city>Portland, Oregon 97229</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101643801" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Staudacher, Wolfgang</last-name><iid>101558506</iid><address><street>Siltronic AG Intellectual Property -LP 244 Johannes-Hess-Str. 24</street><city>84489 Burghausen</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="EP-2013075313-W"><document-id><country>EP</country><doc-number>2013075313</doc-number><kind>W</kind><date>20131203</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014086742-A1"><document-id><country>WO</country><doc-number>2014086742</doc-number><kind>A1</kind><date>20140612</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660633089" load-source="docdb">AL</country><country mxw-id="DS660716143" load-source="docdb">AT</country><country mxw-id="DS660633099" load-source="docdb">BE</country><country mxw-id="DS660791876" load-source="docdb">BG</country><country mxw-id="DS660721580" load-source="docdb">CH</country><country mxw-id="DS660634307" load-source="docdb">CY</country><country mxw-id="DS660716144" load-source="docdb">CZ</country><country mxw-id="DS660636053" load-source="docdb">DE</country><country mxw-id="DS660634308" load-source="docdb">DK</country><country mxw-id="DS660634309" load-source="docdb">EE</country><country mxw-id="DS660712365" load-source="docdb">ES</country><country mxw-id="DS660791877" load-source="docdb">FI</country><country mxw-id="DS660791878" load-source="docdb">FR</country><country mxw-id="DS660633100" load-source="docdb">GB</country><country mxw-id="DS660634310" load-source="docdb">GR</country><country mxw-id="DS660633101" load-source="docdb">HR</country><country mxw-id="DS660716145" load-source="docdb">HU</country><country mxw-id="DS660721581" load-source="docdb">IE</country><country mxw-id="DS660633102" load-source="docdb">IS</country><country mxw-id="DS660791879" load-source="docdb">IT</country><country mxw-id="DS660634319" load-source="docdb">LI</country><country mxw-id="DS660636054" load-source="docdb">LT</country><country mxw-id="DS660716146" load-source="docdb">LU</country><country mxw-id="DS660636059" load-source="docdb">LV</country><country mxw-id="DS660636060" load-source="docdb">MC</country><country mxw-id="DS660741190" load-source="docdb">MK</country><country mxw-id="DS660741203" load-source="docdb">MT</country><country mxw-id="DS660716151" load-source="docdb">NL</country><country mxw-id="DS660712366" load-source="docdb">NO</country><country mxw-id="DS660716152" load-source="docdb">PL</country><country mxw-id="DS660636062" load-source="docdb">PT</country><country mxw-id="DS660716153" load-source="docdb">RO</country><country mxw-id="DS660636067" load-source="docdb">RS</country><country mxw-id="DS660716154" load-source="docdb">SE</country><country mxw-id="DS660636068" load-source="docdb">SI</country><country mxw-id="DS660721582" load-source="docdb">SK</country><country mxw-id="DS660721587" load-source="docdb">SM</country><country mxw-id="DS660741204" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA134394289" ref-ucid="WO-2014086742-A1" lang="EN" load-source="patent-office"><p num="0000">Epitaxial wafer, comprising a silicon substrate wafer having a first side and a second side, and a silicon epitaxial layer deposited on the first side of the silicon substrate wafer, and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, the silicon epitaxial layer being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less. The epitaxial wafer is produced by depositing the silicon epitaxial layer or at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers at a deposition temperature of 940°C or less through chemical vapor deposition in the presence of a deposition gas atmosphere containing one or more silicon precursor compounds and one or more nitrogen precursor compounds.</p></abstract><abstract mxw-id="PA134683497" ref-ucid="WO-2014086742-A1" lang="EN" source="national office" load-source="docdb"><p>Epitaxial wafer, comprising a silicon substrate wafer having a first side and a second side, and a silicon epitaxial layer deposited on the first side of the silicon substrate wafer, and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, the silicon epitaxial layer being doped with nitrogen at a concentration of 1 x 1016 atoms/cm3 or more and 1 x 1020 atoms/cm3 or less, or at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 1016 atoms/cm3 or more and 1 x 1020 atoms/cm3 or less, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 1016 atoms/cm3 or more and 1 x 1020 atoms/cm3 or less. The epitaxial wafer is produced by depositing the silicon epitaxial layer or at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers at a deposition temperature of 940°C or less through chemical vapor deposition in the presence of a deposition gas atmosphere containing one or more silicon precursor compounds and one or more nitrogen precursor compounds.</p></abstract><abstract mxw-id="PA134394290" ref-ucid="WO-2014086742-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne une galette épitaxiale comprenant une galette à substrat en silicium munie d'une première face et d'une deuxième face, et une couche épitaxiale de silicium déposée sur la première face de la galette à substrat en silicium, et, en option, une ou plusieurs couches épitaxiales supplémentaires sur le dessus de la couche épitaxiale de silicium, la couche épitaxiale de silicium étant dopée avec de l'azote à une concentration de 1 x 10<sup>16</sup> atomes/cm<sup>3</sup> ou plus et 1 x 10<sup>20</sup> atomes/cm<sup>3</sup> ou moins, ou au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires étant dopée avec de l'azote à une concentration de 1 x 10<sup>16</sup> atomes/cm<sup>3</sup> ou plus et 1 x 10<sup>20</sup> atomes/cm<sup>3</sup> ou moins, ou la couche épitaxiale de silicium et au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires étant dopée avec de l'azote à une concentration de 1 x 10<sup>16</sup> atomes/cm<sup>3</sup> ou plus et 1 x 10<sup>20</sup> atomes/cm<sup>3</sup> ou moins. La galette épitaxiale est produite en déposant la couche épitaxiale de silicium ou au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires, ou alors la couche épitaxiale de silicium et au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires à une température de déposition de 940 °C ou moins par déposition chimique en phase vapeur en présence d'une atmosphère gazeuse de déposition contenant un ou plusieurs composés précurseurs du silicium et un ou plusieurs composés précurseurs de l'azote.</p></abstract><abstract mxw-id="PA134683498" ref-ucid="WO-2014086742-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne une galette épitaxiale comprenant une galette à substrat en silicium munie d'une première face et d'une deuxième face, et une couche épitaxiale de silicium déposée sur la première face de la galette à substrat en silicium, et, en option, une ou plusieurs couches épitaxiales supplémentaires sur le dessus de la couche épitaxiale de silicium, la couche épitaxiale de silicium étant dopée avec de l'azote à une concentration de 1 x 1016 atomes/cm3 ou plus et 1 x 1020 atomes/cm3 ou moins, ou au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires étant dopée avec de l'azote à une concentration de 1 x 1016 atomes/cm3 ou plus et 1 x 1020 atomes/cm3 ou moins, ou la couche épitaxiale de silicium et au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires étant dopée avec de l'azote à une concentration de 1 x 1016 atomes/cm3 ou plus et 1 x 1020 atomes/cm3 ou moins. La galette épitaxiale est produite en déposant la couche épitaxiale de silicium ou au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires, ou alors la couche épitaxiale de silicium et au moins l'une parmi l'une ou les plusieurs couches épitaxiales supplémentaires à une température de déposition de 940 °C ou moins par déposition chimique en phase vapeur en présence d'une atmosphère gazeuse de déposition contenant un ou plusieurs composés précurseurs du silicium et un ou plusieurs composés précurseurs de l'azote.</p></abstract><description mxw-id="PDES69652315" ref-ucid="WO-2014086742-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> Epitaxial wafer and a method of manufacturing thereof </p><p id="p0002" num="0002">Background of the invention The claimed invention is directed to an epitaxial wafer and to a method for producing the epitaxial wafer. </p><p id="p0003" num="0003">The epitaxial wafer comprises a silicon substrate wafer having a first side and a second side, and a silicon epitaxial layer deposited on the first side of the silicon substrate wafer. </p><p id="p0004" num="0004">The method comprises depositing the silicon epitaxial layer on the first side of the silicon substrate wafer by chemical vapor deposition (CVD) . </p><p id="p0005" num="0005">Epitaxial wafers are used for manufacturing semiconductor devices, such as memory devices and microprocessors. </p><p id="p0006" num="0006">Miniaturization of electronic device structures like </p><p id="p0007" num="0007">transistors is in progress and amplifies several problems. It becomes more likely that dislocations caused by stress fields will damage or even destroy electronic device structures. </p><p id="p0008" num="0008">Accordingly, attempts were made to strengthen the epitaxial layer against dislocation nucleation and propagation. </p><p id="p0009" num="0009">US 2010/0151692 Al proposes to subject the epitaxial wafer to a heat treatment under a non-oxidizing atmosphere such that the oxygen concentration of the surface of the silicon epitaxial layer is set to 1.0 x 10<sup>17</sup> to 12 x 10<sup>17</sup> atoms/cm<sup>3</sup>. It is believed that raising the oxygen concentration in the epitaxial layer improves the resistance to dislocation generation. </p><p id="p0010" num="0010">Another problem concerns metallic impurities which have a detrimental effect on the functional integrity of electronic 
<!-- EPO <DP n="3"/>-->
devices. Attempts were made to keep such impurities away from electronic device structures by providing gettering sites which are sinks for metallic impurities. Recent developments require shifting such gettering sites closer to the electronic device structures in order to reduce the diffusion length which impurities have to cover in order to reach the gettering sites. </p><p id="p0011" num="0011">US 2006/0175613 Al discloses a method comprising growing a gettering layer over a semiconductor substrate and forming an epitaxial layer over the gettering layer. </p><p id="p0012" num="0012">The object of the present invention is to provide a solution to the above mentioned problems which is less complex and more effective than known solutions. </p><p id="p0013" num="0013">Summary of the invention </p><p id="p0014" num="0014">The inventors have found that the presence of nitrogen in the silicon epitaxial layer at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less reduces the nucleation and propagation of dislocations. Moreover, nitrogen </p><p id="p0015" num="0015">incorporated into the silicon epitaxial layer in accordance with the present invention is readily accessible for oxygen- nitrogen interaction, which allows the formation of an oxygen- enriched region having an oxygen peak-concentration in a certain depth from the surface of the epitaxial layer. The oxygen-enriched region exhibits gettering activity for metallic impurities . According to a first aspect, the claimed invention is directed to an epitaxial wafer, comprising a silicon substrate wafer having a first side and a second side, and a silicon epitaxial layer deposited on the first side of the silicon substrate wafer, and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, the silicon epitaxial 
<!-- EPO <DP n="4"/>-->
layer being doped with nitrogen at a concentration of 1 x 10 atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less. The at least one of the one or more additional epitaxial layers which is doped with nitrogen is preferably a further silicon epitaxial layer. Each of the additional epitaxial layers can be further silicon epitaxial layers. According to a further aspect, the invention is directed to an epitaxial wafer according to the first aspect, wherein the silicon epitaxial layer is doped with nitrogen and an </p><p id="p0016" num="0016">additional epitaxial layer deposited on top of the silicon epitaxial layer is not doped with nitrogen. </p><p id="p0017" num="0017">According to a further aspect, the invention is directed to an epitaxial wafer according to the first aspect, wherein the silicon epitaxial layer is not doped with nitrogen and an additional epitaxial layer deposited on top of the silicon epitaxial layer is doped with nitrogen. </p><p id="p0018" num="0018">According to a further aspect, the invention is directed to an epitaxial wafer according to the first aspect, wherein the silicon epitaxial layer is deposited on the silicon substrate wafer to completely or partially cover the silicon substrate wafer. The presence of the silicon epitaxial layer on the substrate wafer can be restricted to regions where electronic device structures are built. 
<!-- EPO <DP n="5"/>-->
According to a further aspect, the invention is directed to an epitaxial wafer according to the first or to a further aspect, wherein the silicon epitaxial layer is additionally doped with at least one electrically active dopant belonging to group III or group V of the periodic table of elements. Preferred dopants are boron, phosphorous, arsenic and antimony. </p><p id="p0019" num="0019">According to further aspect, the invention is directed to an epitaxial wafer according to the first aspect or to a further aspect, wherein the silicon epitaxial layer doped with </p><p id="p0020" num="0020">nitrogen, or the at least one of the one or more additional epitaxial layers which is doped with nitrogen, or the silicon epitaxial layer doped with nitrogen and the at least one of the one or more additional epitaxial layers which is doped with nitrogen comprises an oxygen-enriched region which exhibits gettering activity for metallic impurities. The concentration of oxygen in the oxygen-enriched region has an in-depth profile comprising a peak. The peak-concentration of oxygen is located in a depth direction of the silicon epitaxial layer doped with and/or the at least one of the one or more additional epitaxial layers which is doped with nitrogen. </p><p id="p0021" num="0021">The peak-concentration of oxygen in the oxygen-enriched region is preferably 1 x 10<sup>17</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>19</sup> atoms/cm<sup>3</sup> or less (new ASTM) . </p><p id="p0022" num="0022">The distance of the peak-concentration of oxygen in the oxygen- enriched region from the interface between the silicon </p><p id="p0023" num="0023">substrate wafer and the silicon epitaxial layer is preferably 50 nm or more and 2 ym or less. The location of the peak- concentration of the oxygen-enriched region in depth direction from the surface of the silicon epitaxial layer is preferably deeper than the depth of a region intended to be used as electronically active region. 
<!-- EPO <DP n="6"/>-->
The distance of the peak-concentration of oxygen in the oxygen- enriched region from an interface between the at least one of the one or more additional epitaxial layers which is doped with nitrogen and a lower layer adjacent thereto is preferably 50 nm or more and 2 ym or less. </p><p id="p0024" num="0024">The inventors found that the diffusion coefficient of nitrogen in the silicon epitaxial layer is significantly lower than the diffusion coefficient published in literature (P.Pichler, Intrinsic Point Defects, Impurities, and Their Diffusion in Silicon, Springer (2004), p.383). The reduction of the </p><p id="p0025" num="0025">diffusion coefficient by a factor of about 5000 suggests that nitrogen is bound in the lattice of the silicon epitaxial layer in a different manner compared to the system examined in published literature. </p><p id="p0026" num="0026">According to a further aspect, the invention is directed to a method for producing an epitaxial wafer according to the first aspect or to a further aspect, the method comprising </p><p id="p0027" num="0027">providing a silicon substrate wafer having a first side and a second side; and </p><p id="p0028" num="0028">depositing at a deposition temperature a silicon epitaxial layer on the first side of the silicon substrate wafer and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, wherein the silicon epitaxial layer, or at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers is deposited by </p><p id="p0029" num="0029">chemical vapor deposition in the presence of a deposition gas atmosphere containing one or more silicon precursor compounds and one or more nitrogen precursor compounds, wherein the deposition temperature is 940°C or less and equal to or higher than a temperature which is sufficient to cause the </p><p id="p0030" num="0030">decomposition of the one or more silicon precursor compounds and the one or more nitrogen precursor compounds in the 
<!-- EPO <DP n="7"/>-->
deposition gas atmosphere; and doping the silicon epitaxial layer, or the at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and the at least one of the one or more additional epitaxial layers with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less during the deposition thereof. </p><p id="p0031" num="0031">A suitable silicon substrate wafer can be obtained, e.g. by cutting a wafer from a silicon single crystal produced by the CZ method or the FZ method, and by subjecting the edge and the sides of the cut wafer to crystal damage removal and shaping operations, e.g. lapping and/or grinding, etching and </p><p id="p0032" num="0032">polishing . The silicon substrate wafer has a first side (front side) and a second side (back side) . It is preferred that at least the first side of the silicon substrate wafer has a polished surface. A silicon epitaxial layer is deposited on the first side of the silicon substrate wafer by chemical vapor </p><p id="p0033" num="0033">deposition (CVD) . During deposition, gases containing one or more silicon precursor compounds and one or more nitrogen precursor compounds flow over the silicon substrate wafer which is heated to a deposition temperature. The precursor compounds are thermally decomposed providing silicon and nitrogen for the growth of the silicon epitaxial layer. </p><p id="p0034" num="0034">For example, silicon compounds such as silane (SiH<sub>4</sub>) , disilane (S12H6) , dichlorosilane (S1H2CI2) or trichlorosilane (S1HCI3) can be used as silicon precursor compounds. </p><p id="p0035" num="0035">For example, nitrogen compounds such as ammonia (N¾) or other organic compounds containing nitrogen can be used as silicon precursor compounds. 
<!-- EPO <DP n="8"/>-->
The deposition temperature is set to be equal to or higher than a temperature which is sufficient to cause the decomposition of the silicon precursor compound and the nitrogen precursor compound in the deposition gas. Moreover, the deposition temperature is set to 940°C or less, preferably 930°C or less. </p><p id="p0036" num="0036">The inventors found that a deposition temperature of more than about 940°C causes the concentration of nitrogen in the silicon epitaxial layer to drop to values which are lower than 1 x 10<sup>16</sup> atoms/cm<sup>3</sup>. These values are too low so as to significantly improve the capability of the silicon epitaxial layer to resist to nucleation and propagation of dislocations. An increase in deposition temperature can be compensated by increasing the flow of the one or more nitrogen precursor compounds. </p><p id="p0037" num="0037">Epitaxial defects related to the doping with nitrogen in accordance with the invention could not be detected through defect etching, laser scattering inspection or Cross-Sectional Transmission Electron Microscopy (XTEM) . </p><p id="p0038" num="0038">Brief description of the drawings </p><p id="p0039" num="0039">Fig.l is a diagram displaying the concentration of nitrogen in the silicon epitaxial layer over the deposition temperature. </p><p id="p0040" num="0040">Fig.2 displays the relationship between the concentration of nitrogen in the silicon layer and the flow rate of a gas containing the nitrogen precursor compound. Fig.3 shows the concentration of nitrogen in the silicon epitaxial layer in a depth direction from the surface of the silicon epitaxial layer towards the interface between the epitaxial silicon layer and the silicon substrate wafer. 
<!-- EPO <DP n="9"/>-->
Fig.4 shows the concentration of oxygen in the silicon </p><p id="p0041" num="0041">epitaxial layer in a depth direction from the surface of the silicon epitaxial layer towards the interface between the epitaxial silicon layer and the silicon substrate wafer. </p><p id="p0042" num="0042">Fig.5 is a schematic top view of a rosette which is formed after a Vickers micro-indentation test. </p><p id="p0043" num="0043">Fig.6 displays the in-depth profile of the concentration of nickel in tested epitaxial wafers. </p><p id="p0044" num="0044">Figs. 7A to 7D display examples of epitaxial wafers according to the invention. Detailed description of the invention </p><p id="p0045" num="0045">Hereinafter, the invention is explained in more detail by referring to the drawings. The concentration of nitrogen [N] in the silicon epitaxial layer depends on the deposition temperature T (Fig.l) . In case that the deposition temperature is 960 °C and ammonia is used as nitrogen precursor compound and dichlorosilane as silicon precursor compound, then the nitrogen concentration in the silicon epitaxial layer is considerably lower than 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> and near the detection limit (DL) of dynamic SIMS profiling. Therefore, the concentration of nitrogen in the silicon epitaxial layer can be controlled by the deposition temperature. Lowering the deposition temperature increases the nitrogen concentration. </p><p id="p0046" num="0046">Similarly, the concentration of nitrogen [N] in the silicon epitaxial layer can be controlled by controlling the flow rate F of the gas containing the nitrogen precursor compound </p><p id="p0047" num="0047">(Fig.2) . In case that ammonia is used as nitrogen precursor 
<!-- EPO <DP n="10"/>-->
compound, increasing the flow rate by about 50% (from 300 seem to 450 seem) increases the nitrogen concentration in the silicon epitaxial layer by at least more than one order of magnitude. The incorporation behavior of nitrogen cannot be explained by a simple growth model. Some autocatalytic </p><p id="p0048" num="0048">mechanism has to be taken into account. </p><p id="p0049" num="0049">Fig.3 displays the concentration of nitrogen [N] over the depth D in a direction from the surface (D = 0 ym) of the silicon epitaxial layer towards the interface (D = 2.8 ym) between the silicon epitaxial layer and the silicon substrate wafer. The curve of the nitrogen concentration within the silicon </p><p id="p0050" num="0050">epitaxial layer is almost flat (curves A1N and A2N) , provided that the epitaxial wafer was not subjected to a post-epi anneal. Curves A1N and A2N represent the in-depth concentration of nitrogen in the silicon epitaxial layer and a part of the silicon substrate, after the deposition of the silicon </p><p id="p0051" num="0051">epitaxial layer at a deposition temperature of 880 °C and 900 °C, respectively, and using ammonia as nitrogen precursor. In the vicinity of the interface, the nitrogen concentration switches within a pronounced transition region having a narrow width . </p><p id="p0052" num="0052">When the epitaxial wafer is additionally subjected to a post- epi anneal, nitrogen is partly out-diffused at the surface of the silicon epitaxial layer. Nitrogen does not diffuse into the substrate at the same rate and the concentration of nitrogen in the transition region as measured by SIMS does not change. </p><p id="p0053" num="0053">Curves BIN and B2N represent the in-depth concentration of nitrogen in the silicon epitaxial layer and a part of the silicon substrate, after the deposition of the silicon </p><p id="p0054" num="0054">epitaxial layer at a deposition temperature of 880 °C and 900 °C, respectively, and using ammonia as nitrogen precursor, and after a post-epi anneal. For comparison, curves A2 and B2 represent the in-depth concentration of nitrogen in the silicon 
<!-- EPO <DP n="11"/>-->
epitaxial layer and a part of the silicon substrate, after the deposition of the silicon epitaxial layer at a deposition temperature of 900 °C, using a deposition gas which does not include a nitrogen precursor compound, and before (A2) and after (B2) having subjected the epitaxial wafer to a post-epi anneal . </p><p id="p0055" num="0055">The silicon epitaxial layer which is doped with nitrogen according to the present invention constitutes an environment for oxygen-nitrogen interaction, which allows the formation of an oxygen-enriched region having an oxygen peak-concentration in a certain depth from the surface of the epitaxial layer. </p><p id="p0056" num="0056">Fig.4 displays the concentration of oxygen [0] over the depth D in a direction from the surface (D = 0 ym) of the silicon epitaxial layer towards the interface (D = 2.8 ym) between the silicon epitaxial layer and the silicon substrate wafer. Curves A10 and A20 represent the in-depth concentration of oxygen in the silicon epitaxial layer and a part of the silicon </p><p id="p0057" num="0057">substrate, after the deposition of the silicon epitaxial layer at a deposition temperature of 880 °C and 900 °C, respectively, and using ammonia as nitrogen precursor. </p><p id="p0058" num="0058">The oxygen-enriched region can be detected in the silicon epitaxial layer in the vicinity of the interface between the silicon epitaxial layer and the silicon substrate wafer. The oxygen-enriched region can already be detected directly after the deposition of the epitaxial layer, provided the </p><p id="p0059" num="0059">concentration of nitrogen is not less than 1 x 10<sup>19</sup> atoms/cm<sup>3</sup>. </p><p id="p0060" num="0060">Moreover, the inventors found that the peak-concentration of oxygen in the oxygen-enriched region and its width in depth direction of the silicon epitaxial layer can be further </p><p id="p0061" num="0061">increased. For this purpose, the epitaxial wafer is subjected to a post-epi anneal. Curves BIO and B20 represent the in-depth 
<!-- EPO <DP n="12"/>-->
concentration of oxygen in the silicon epitaxial layer and a part of the silicon substrate, after the deposition of the silicon epitaxial layer at a deposition temperature of 880 °C and 900 °C, respectively, and using ammonia as nitrogen </p><p id="p0062" num="0062">precursor, and after a post-epi anneal. The silicon epitaxial layer which is doped with nitrogen acts as a sink for oxygen. The silicon substrate wafer constitutes a source of oxygen diffusing into the silicon epitaxial layer and interacting with nitrogen. The diffusion of oxygen starts during the deposition of the silicon epitaxial layer and is further enhanced by a subsequent post-epi anneal. </p><p id="p0063" num="0063">The thermal budget of the post-epi anneal preferably </p><p id="p0064" num="0064">corresponds to a thermal budget which is typically used for advanced CMOS processes. Therefore, the post-epi anneal may be performed by the manufacturer of the epitaxial wafer or by the manufacturer of the electronic devices. </p><p id="p0065" num="0065">Figs .7A to 7D display examples of epitaxial wafers according to the invention. </p><p id="p0066" num="0066"> The epitaxial wafer according to Fig.7A comprises a silicon substrate wafer S, a silicon epitaxial layer E deposited on a first side of the silicon substrate wafer and an additional epitaxial layer L deposited on top of the silicon epitaxial layer. The silicon epitaxial layer E is doped with nitrogen (N) in accordance with the invention, whereas the additional epitaxial layer L is not doped with nitrogen. </p><p id="p0067" num="0067">The epitaxial wafer according to Fig.7B comprises a silicon substrate wafer S, a silicon epitaxial layer E deposited on a first side of the silicon substrate wafer and an additional epitaxial layer L deposited on top of the silicon epitaxial layer. The additional epitaxial layer L is doped with nitrogen (N) in accordance with the invention, whereas the silicon epitaxial layer E is not doped with nitrogen. 
<!-- EPO <DP n="13"/>-->
The epitaxial wafer according to Fig.7C comprises a silicon substrate wafer S, a silicon epitaxial layer E deposited on a first side of the substrate wafer and a first additional epitaxial layer LI deposited on top of the silicon epitaxial layer E and a second additional epitaxial layer L2 deposited on top of the first additional epitaxial layer LI . The first additional epitaxial layer LI is doped with nitrogen (N) in accordance with the invention, whereas the silicon epitaxial layer E and the second additional epitaxial layer L2 are not doped with nitrogen. </p><p id="p0068" num="0068">The epitaxial wafer according to Fig.7D comprises a silicon substrate wafer S and a silicon epitaxial layer E deposited on a first side of the silicon substrate wafer. The silicon epitaxial layer E is doped with nitrogen (N) in accordance with the invention. </p><p id="p0069" num="0069">The strength of the silicon epitaxial layer, i.e. its ability to pin dislocations, can be investigated by applying a Vickers micro-indentation test comprising three preparation steps as described in M.Akatsuka and K. Sueoka, Jpn . J . Apply . Phys , 40, (2001) 1240. Step 1: a Vickers mirco-indenter is used for imprinting an indent on the silicon epitaxial layer with a defined load. The indent creates a mechanically stressed zone in the silicon epitaxial layer. </p><p id="p0070" num="0070">Step 2: the epitaxial wafer is annealed in an Ar atmosphere 3 hours at 1000°C in order to promote stress release in the stressed zone by nucleation and propagation of dislocations 
<!-- EPO <DP n="14"/>-->
Step 3: the epitaxial wafer is subjected to a Wright etch for 2 minutes in order to delineate dislocations which have nucleated and propagated during the annealing step. After the preparation steps, the indent and the dislocations form a rosette as shown in Fig.5, and the size R of the rosette is calculated by the formula R = (A+B) / 2 , wherein A and B designate the distances which dislocations propagate from the center c of the indent towards opposed edges of the indent. Values of the size R which are relatively small indicate an effective inhibition of the propagation of dislocations. </p><p id="p0071" num="0071">The ability of the silicon epitaxial layer to keep metallic impurities away from regions for electronic device structures can be assessed by means of a getter test. The back side of the epitaxial wafer is contaminated with a defined amount of a metallic impurity, followed by a thermal treatment driving-in the impurity into the epitaxial wafer. Then, the front side of the epitaxial wafer is analyzed in order to determine the fraction of impurity which was not gettered in the silicon epitaxial layer of the epitaxial wafer. In order to exclude that significant gettering activity occurs in the silicon substrate wafer, a silicon substrate wafer is chosen which has high resistivity and low oxygen content. Such a silicon </p><p id="p0072" num="0072">substrate wafer exhibits low intrinsic gettering capability. </p><p id="p0073" num="0073">Example (Vickers micro-indentation test) </p><p id="p0074" num="0074">Three different samples of epitaxial wafers were prepared, two of them representing the present invention (sample 1 and 2) and the remaining one representing a comparative example (sample 3) . </p><p id="p0075" num="0075">The samples representing the invention were prepared by </p><p id="p0076" num="0076">depositing a silicon epitaxial layer on the polished front side 
<!-- EPO <DP n="15"/>-->
 of a silicon substrate wafer by chemical vapor deposition in the presence of a deposition gas atmosphere containing </p><p id="p0077" num="0077"> dichlorosilane as silicon precursor compound and ammonia as nitrogen precursor compound. The deposition temperature was set to 880 °C. Samples 1 and 2 differed from each other by the concentration of nitrogen in the silicon epitaxial layer. </p><p id="p0078" num="0078">Sample 3 representing the comparative example was prepared in the same manner, except that the deposition gas did not contain a nitrogen precursor compound, i.e. the silicon epitaxial layer was not doped with nitrogen. </p><p id="p0079" num="0079">The prepared samples were subjected to the Vickers micro- indentation test described above. The indents were impressed with a load of 600 mN. The following table 1 summarizes the results of the indentation test. </p><p id="p0080" num="0080">Table 1 </p><p id="p0081" num="0081"><img id="imgf000015_0001" he="30" wi="102" file="imgf000015_0001.tif" img-format="tif" img-content="table" orientation="portrait" inline="yes"/></p><p id="p0082" num="0082">The test supports that wafers representing the invention comprise epitaxial layers having an improved ability to impede the propagation of stress induced dislocations. Example (getter test) </p><p id="p0083" num="0083">Two different samples of epitaxial wafers were prepared, sample 4 representing the present invention and sample 5 representing a comparative example. 
<!-- EPO <DP n="16"/>-->
The epitaxial wafers according to sample 4 were prepared by depositing a silicon epitaxial layer on the polished front side of a silicon substrate wafer by chemical vapor deposition in the presence of a deposition gas atmosphere containing </p><p id="p0084" num="0084">dichlorosilane as silicon precursor compound and ammonia as nitrogen precursor compound. The deposition temperature was set to 880 °C. The silicon substrate wafer had a resistivity of 60 □cm and an oxygen concentration of 5 x 10<sup>17</sup> atoms/cm<sup>3</sup> (new </p><p id="p0085" num="0085">ASTM) . </p><p id="p0086" num="0086">The epitaxial wafers according to sample 5 were prepared in the same manner, except that the deposition gas did not contain a nitrogen precursor compound, i.e. the silicon epitaxial layer was not doped with nitrogen. The back side of each sample wafer was contaminated with a Ni- containing salt by spin coating. The Ni contamination levels chosen were 1 x 10<sup>10</sup> atoms/cm<sup>2</sup>, 1 x 10<sup>11</sup> atoms/cm<sup>2</sup> and 1 x 10<sup>12</sup> atoms/cm<sup>2</sup>. Then, the sample wafers were subjected to a drive-in heat-treatment at 900 °C. Afterwards, the concentration of Ni retrieved at the surface of the silicon epitaxial layer was measured by VPD-ICP-MS. The following table 2 summarizes the results of the getter test. </p><p id="p0087" num="0087">Table 2 samp1e [Ni] level of contamination [Ni] level of recovery</p><p id="p0088" num="0088">4 1 x 10<sup>10</sup> atoms/cm<sup>2</sup> 1.2 x 10<sup>9</sup> atoms /cm<sup>2</sup> </p><p id="p0089" num="0089"> 4 1 x 10<sup>11</sup> atoms/cm<sup>2</sup> 1.3 x 10<sup>9</sup> atoms /cm<sup>2</sup> </p><p id="p0090" num="0090"> 4 1 x 10<sup>12</sup> atoms/cm<sup>2</sup> 4 x 10<sup>10</sup> atoms/cm<sup>2</sup> </p><p id="p0091" num="0091"> 5 1 x 10<sup>10</sup> atoms/cm<sup>2</sup> 5.8 x 10<sup>9</sup> atoms /cm<sup>2</sup> </p><p id="p0092" num="0092"> 5 1 x 10<sup>11</sup> atoms/cm<sup>2</sup> 1.9 x 10<sup>10</sup> atoms/cm<sup>2</sup> </p><p id="p0093" num="0093"> 5 1 x 10<sup>12</sup> atoms/cm<sup>2</sup> 2.0 x 10<sup>11</sup> atoms/cm<sup>2</sup> 
<!-- EPO <DP n="17"/>-->
The results support the presence of a considerable getter activity in the silicon epitaxial layer of the epitaxial wafers pertaining to the invention. This result was also confirmed by analyzing the in-depth concentration of Ni in the silicon epitaxial layer and a part of the silicon substrate after the drive-in heat-treatment. A UTP (ultra-trace-profiling) method comprising step-by-step etching was used for profiling the Ni concentration at </p><p id="p0094" num="0094">distances of 50 nm, 1 ym, 2ym and 3ym from the surface of the silicon epitaxial layer of the sample wafers. Fig.6 displays the in-depth profile found in samples 4 (S4) and 5 (S5) . </p><p id="p0095" num="0095">Epitaxial wafers pertaining to the invention were capable to considerably retain Ni from diffusing to the region close to the surface of the silicon epitaxial layer. Ni is gettered in a zone that matches the oxygen-enriched region. </p><p id="p0096" num="0096">The capability for gettering Ni could be enhanced by subjecting epitaxial wafers representing sample 4 to a post-epi anneal (sample 6) . The annealed epitaxial wafers were tested in an analogous manner. Table 3 summarizes the results of the getter test . </p><p id="p0097" num="0097">Table 3 samp1e [Ni] level of contamination [Ni] level of recovery</p><p id="p0098" num="0098">6 not contaminated 1.8 x 10<sup>8</sup> atoms/cm<sup>2</sup> </p><p id="p0099" num="0099"> 6 1 x 10<sup>10</sup> atoms/cm<sup>2</sup> 8.2 x 10<sup>8</sup> atoms/cm<sup>2</sup> </p><p id="p0100" num="0100"> 6 1 x 10<sup>11</sup> atoms/cm<sup>2</sup> 6.3 x 10<sup>9</sup> atoms /cm<sup>2</sup> </p><p id="p0101" num="0101"> 6 1 x 10<sup>12</sup> atoms/cm<sup>2</sup> 3.1 x 10<sup>10</sup> atoms/cm<sup>2</sup> 
</p></description><claims mxw-id="PCLM61127296" ref-ucid="WO-2014086742-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="18"/>-->Claims </claim-statement><claim id="clm-0001" num="1"><claim-text>1. Epitaxial wafer, comprising a silicon substrate wafer having a first side and a second side, and a silicon epitaxial layer deposited on the first side of the silicon substrate wafer, and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, the silicon epitaxial layer being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers being doped with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. Epitaxial wafer according to claim 1, wherein the silicon epitaxial layer is doped with nitrogen and an additional epitaxial layer deposited on top of the silicon epitaxial layer is not doped with nitrogen. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. Epitaxial wafer according to claim 1, wherein the silicon epitaxial layer is not doped with nitrogen and an additional epitaxial layer deposited on top of the silicon epitaxial layer is doped with nitrogen. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. Epitaxial wafer according to one of claims lto 3, wherein the silicon epitaxial layer completely or partially covers the silicon substrate wafer. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. Epitaxial wafer according to one of claims 1 to 3, wherein the silicon epitaxial layer is additionally doped with at least one electrically active dopant belonging to group III or group V of the periodic table of elements. 
<!-- EPO <DP n="19"/>-->
</claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. Epitaxial wafer according to one of claims 1 to 5, wherein the silicon epitaxial layer doped with nitrogen, or the at least one of the one or more additional epitaxial layers which is doped with nitrogen, or the silicon epitaxial layer doped with nitrogen and the at least one of the one or more </claim-text><claim-text>additional epitaxial layers which is doped with nitrogen comprises an oxygen-enriched region exhibiting gettering activities and having a peak concentration of oxygen. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. A method for producing an epitaxial wafer, comprising providing a silicon substrate wafer having a first side and a second side; and depositing at a deposition temperature a silicon epitaxial layer on the first side of the silicon substrate wafer and optionally one or more additional epitaxial layers on top of the silicon epitaxial layer, wherein the silicon epitaxial layer, or at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and at least one of the one or more additional epitaxial layers is deposited by chemical vapor deposition in the presence of a deposition gas atmosphere containing one or more silicon precursor compounds and one or more nitrogen precursor </claim-text><claim-text>compounds, wherein the deposition temperature is 940°C or less and equal to or higher than a temperature which is sufficient to cause the decomposition of the one or more silicon precursor compounds and the one or more nitrogen precursor compounds in the deposition gas atmosphere; and doping the silicon epitaxial layer, or the at least one of the one or more additional epitaxial layers, or the silicon epitaxial layer and the at least one of the one or more additional epitaxial layers with nitrogen at a concentration of 1 x 10<sup>16</sup> atoms/cm<sup>3</sup> or more and 1 x 10<sup>20</sup> atoms/cm<sup>3</sup> or less during the deposition thereof. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The method according to claim 7, wherein the silicon </claim-text><claim-text>epitaxial layer is deposited in the presence of the one or more nitrogen precursor compounds and the at least one of the one or 
<!-- EPO <DP n="20"/>-->
more additional epitaxial layers is deposited in the absence of the one or more nitrogen precursor compounds. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The method according to claim 7, wherein the silicon </claim-text><claim-text>epitaxial layer is deposited in the absence of the one or more nitrogen precursor compounds and the at least one of the one or more additional epitaxial layers is deposited in the presence of the one or more nitrogen precursor compounds. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. Method as claimed in one of claims 7 to 9, further </claim-text><claim-text>comprising subjecting the epitaxial wafer to a post-epi anneal. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
