Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Wed May  6 09:18:19 2020
| Host              : DESKTOP-GSGJDCN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.075        0.000                      0                16124        0.010        0.000                      0                16124        3.826        0.000                       0                  5938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.328}      10.656          93.844          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.075        0.000                      0                16028        0.010        0.000                      0                16028        3.826        0.000                       0                  5938  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 9.190        0.000                      0                   96        0.136        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 3.370ns (36.054%)  route 5.977ns (63.946%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 12.536 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.916ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.479    11.336    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X16Y16         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114    11.450 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[16]_i_1/O
                         net (fo=1, routed)           0.082    11.532    design_1_i/GrayScale_Accel_0/inst/S[16]
    SLICE_X16Y16         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.713    12.536    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X16Y16         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[16]/C
                         clock pessimism              0.175    12.711    
                         clock uncertainty           -0.132    12.580    
    SLICE_X16Y16         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    12.607    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.404ns (36.481%)  route 5.927ns (63.519%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 12.529 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.916ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.452    11.309    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y17         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    11.457 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.059    11.516    design_1_i/GrayScale_Accel_0/inst/S[15]
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.706    12.529    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y17         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.600    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 3.320ns (35.596%)  route 6.007ns (64.404%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 12.527 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.916ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.533    11.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y13         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    11.454 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.058    11.512    design_1_i/GrayScale_Accel_0/inst/S[8]
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.704    12.527    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]/C
                         clock pessimism              0.176    12.703    
                         clock uncertainty           -0.132    12.571    
    SLICE_X15Y13         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    12.598    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 3.320ns (35.599%)  route 6.006ns (64.401%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 12.527 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.916ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.532    11.389    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y13         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    11.453 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.058    11.511    design_1_i/GrayScale_Accel_0/inst/S[4]
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.704    12.527    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[4]/C
                         clock pessimism              0.176    12.703    
                         clock uncertainty           -0.132    12.571    
    SLICE_X15Y13         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    12.598    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 3.355ns (35.979%)  route 5.970ns (64.021%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 12.529 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.916ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.496    11.353    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y17         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    11.452 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[14]_i_1/O
                         net (fo=1, routed)           0.058    11.510    design_1_i/GrayScale_Accel_0/inst/S[14]
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.706    12.529    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[14]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y17         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.600    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 3.355ns (36.075%)  route 5.945ns (63.925%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 12.527 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.916ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.471    11.328    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y13         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    11.427 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[12]_i_1/O
                         net (fo=1, routed)           0.058    11.485    design_1_i/GrayScale_Accel_0/inst/S[12]
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.704    12.527    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y13         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]/C
                         clock pessimism              0.176    12.703    
                         clock uncertainty           -0.132    12.571    
    SLICE_X15Y13         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.598    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 3.320ns (35.707%)  route 5.978ns (64.293%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 12.529 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.916ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.504    11.361    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y17         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    11.425 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[19]_i_1/O
                         net (fo=1, routed)           0.058    11.483    design_1_i/GrayScale_Accel_0/inst/S[19]
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.706    12.529    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y17         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    12.600    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 3.320ns (35.710%)  route 5.977ns (64.290%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 12.529 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.916ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.503    11.360    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y17         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064    11.424 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[17]_i_1/O
                         net (fo=1, routed)           0.058    11.482    design_1_i/GrayScale_Accel_0/inst/S[17]
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.706    12.529    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y17         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]/C
                         clock pessimism              0.175    12.705    
                         clock uncertainty           -0.132    12.573    
    SLICE_X15Y17         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    12.600    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.288ns  (logic 3.372ns (36.305%)  route 5.916ns (63.695%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 12.523 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.916ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.442    11.299    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y18         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    11.415 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_1/O
                         net (fo=1, routed)           0.058    11.473    design_1_i/GrayScale_Accel_0/inst/S[11]
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.700    12.523    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]/C
                         clock pessimism              0.176    12.699    
                         clock uncertainty           -0.132    12.567    
    SLICE_X15Y18         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 3.369ns (36.292%)  route 5.914ns (63.708%))
  Logic Levels:           24  (CARRY8=12 LUT2=1 LUT3=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 12.523 - 10.656 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 1.014ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.916ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.978     2.185    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X12Y4          FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.282 r  design_1_i/GrayScale_Accel_0/inst/R_reg[3]/Q
                         net (fo=8, routed)           0.350     2.632    design_1_i/GrayScale_Accel_0/inst/Grey/Q[3]
    SLICE_X14Y5          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     2.670 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3/O
                         net (fo=1, routed)           0.024     2.694    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_i_3_n_0
    SLICE_X14Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.896 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry/CO[7]
                         net (fo=1, routed)           0.028     2.924    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry_n_0
    SLICE_X14Y6          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.028 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0/O[3]
                         net (fo=2, routed)           0.401     3.429    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR_carry__0_n_12
    SLICE_X11Y6          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.170     3.599 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7/O
                         net (fo=2, routed)           0.276     3.875    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_7_n_0
    SLICE_X11Y6          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     3.990 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15/O
                         net (fo=1, routed)           0.010     4.000    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0_i_15_n_0
    SLICE_X11Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.274     4.274 r  design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR__173_carry__0/O[6]
                         net (fo=2, routed)           0.430     4.704    design_1_i/GrayScale_Accel_0/inst/Grey/ConvertR[17]
    SLICE_X10Y9          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     4.877 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6/O
                         net (fo=2, routed)           0.286     5.163    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_6_n_0
    SLICE_X10Y9          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.261 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14/O
                         net (fo=1, routed)           0.011     5.272    design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1_i_14_n_0
    SLICE_X10Y9          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.204     5.476 r  design_1_i/GrayScale_Accel_0/inst/Grey/result0__0_carry__1/O[4]
                         net (fo=26, routed)          0.571     6.047    design_1_i/GrayScale_Accel_0/inst/Grey/result0[20]
    SLICE_X15Y13         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     6.161 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34/O
                         net (fo=1, routed)           0.398     6.559    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_34_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.230     6.789 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19/O[6]
                         net (fo=4, routed)           0.492     7.281    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_19_n_9
    SLICE_X10Y15         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     7.449 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26/O
                         net (fo=1, routed)           0.370     7.819    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_26_n_0
    SLICE_X12Y15         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     7.859 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17/O
                         net (fo=1, routed)           0.010     7.869    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[11]_i_17_n_0
    SLICE_X12Y15         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     8.102 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.028     8.130    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[11]_i_2_n_0
    SLICE_X12Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     8.202 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2/O[0]
                         net (fo=17, routed)          0.320     8.522    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[19]_i_2_n_15
    SLICE_X9Y15          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     8.585 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167/O
                         net (fo=1, routed)           0.342     8.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_167_n_0
    SLICE_X11Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.225     9.152 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145/O[7]
                         net (fo=3, routed)           0.428     9.580    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_145_n_8
    SLICE_X14Y16         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     9.619 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97/O
                         net (fo=1, routed)           0.308     9.927    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_97_n_0
    SLICE_X13Y15         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.073    10.000 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45/CO[7]
                         net (fo=1, routed)           0.028    10.028    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_45_n_0
    SLICE_X13Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097    10.125 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23/O[1]
                         net (fo=3, routed)           0.265    10.390    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_23_n_14
    SLICE_X13Y12         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    10.504 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39/O
                         net (fo=1, routed)           0.012    10.516    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[22]_i_39_n_0
    SLICE_X13Y12         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    10.713 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12/CO[7]
                         net (fo=1, routed)           0.028    10.741    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_12_n_0
    SLICE_X13Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    10.857 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4/CO[4]
                         net (fo=23, routed)          0.439    11.296    design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata_reg[22]_i_4_n_3
    SLICE_X15Y18         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113    11.409 r  design_1_i/GrayScale_Accel_0/inst/Grey/s_s00_axis_tdata[20]_i_1/O
                         net (fo=1, routed)           0.059    11.468    design_1_i/GrayScale_Accel_0/inst/S[20]
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.700    12.523    design_1_i/GrayScale_Accel_0/inst/s00_axis_aclk
    SLICE_X15Y18         FDRE                                         r  design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]/C
                         clock pessimism              0.176    12.699    
                         clock uncertainty           -0.132    12.567    
    SLICE_X15Y18         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.594    design_1_i/GrayScale_Accel_0/inst/s_s00_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.072ns (43.114%)  route 0.095ns (56.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.750ns (routing 0.916ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.989ns (routing 1.014ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.750     1.917    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X9Y23          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.072     1.989 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/Q
                         net (fo=1, routed)           0.095     2.084    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/D[13]
    SLICE_X7Y23          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.989     2.196    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X7Y23          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.175     2.021    
    SLICE_X7Y23          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     2.074    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.071ns (39.444%)  route 0.109ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.752ns (routing 0.916ns, distribution 0.836ns)
  Clock Net Delay (Destination): 2.000ns (routing 1.014ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.752     1.919    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X9Y57          FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     1.990 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.109     2.099    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X11Y58         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.000     2.207    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y58         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.175     2.032    
    SLICE_X11Y58         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.087    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.070ns (30.973%)  route 0.156ns (69.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.711ns (routing 0.916ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.014ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.711     1.878    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X13Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.948 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[8]/Q
                         net (fo=2, routed)           0.156     2.104    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/DIE0
    SLICE_X14Y30         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.979     2.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/WCLK
    SLICE_X14Y30         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAME/CLK
                         clock pessimism             -0.176     2.010    
    SLICE_X14Y30         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.091    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_12/RAME
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.070ns (24.911%)  route 0.211ns (75.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.796ns (routing 0.916ns, distribution 0.880ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.014ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796     1.963    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y62         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.033 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.211     2.244    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        2.110     2.317    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X9Y62          RAMD32                                       r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.179     2.138    
    SLICE_X9Y62          RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.231    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.328 }
Period(ns):         10.656
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.656      7.653      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.656      7.656      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y1  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y4  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y4  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X2Y2  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.656      9.106      RAMB36_X2Y2  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_M00_AXIS_inst/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.656      9.106      RAMB36_X1Y2  design_1_i/GrayScale_Accel_0/inst/GrayScale_Accel_v1_0_S00_AXIS_inst/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X4Y28  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][27]_srl32/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.328       3.826      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.328       3.828      PS8_X0Y0     design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y20  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.328       4.755      SLICE_X9Y32  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.328       4.755      SLICE_X5Y31  design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X12Y63         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X12Y63         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X11Y63         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X11Y63         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X11Y63         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 12.615 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.916ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.792    12.615    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.138    12.753    
                         clock uncertainty           -0.132    12.621    
    SLICE_X11Y63         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    12.549    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 12.619 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.916ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796    12.619    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.138    12.757    
                         clock uncertainty           -0.132    12.625    
    SLICE_X12Y63         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    12.553    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 12.619 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.916ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796    12.619    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.138    12.757    
                         clock uncertainty           -0.132    12.625    
    SLICE_X12Y63         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    12.553    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 12.619 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.916ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796    12.619    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.138    12.757    
                         clock uncertainty           -0.132    12.625    
    SLICE_X11Y63         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    12.553    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.194    

Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.656ns  (clk_pl_0 rise@10.656ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.197ns (16.866%)  route 0.971ns (83.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 12.619 - 10.656 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 1.014ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.916ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.984     2.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y59         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.290 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.394     2.684    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y61         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     2.782 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.577     3.359    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y63         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.656    10.656 r  
    PS8_X0Y0             PS8                          0.000    10.656 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.796    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.823 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.796    12.619    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y63         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.138    12.757    
                         clock uncertainty           -0.132    12.625    
    SLICE_X11Y63         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    12.553    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  9.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.577ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y60         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.163     1.301    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y60         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.086     1.215    
    SLICE_X13Y60         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.577ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y60         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.163     1.301    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y60         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.086     1.215    
    SLICE_X13Y60         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.577ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y60         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.163     1.301    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y60         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.086     1.215    
    SLICE_X13Y60         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.577ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y60         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.163     1.301    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y60         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.086     1.215    
    SLICE_X13Y60         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.195    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.577ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y60         FDPE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.159     1.297    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y60         FDPE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.086     1.211    
    SLICE_X13Y60         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.060ns (27.523%)  route 0.158ns (72.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.577ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.331    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y60         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.159     1.297    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y60         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.086     1.211    
    SLICE_X13Y60         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.191    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.577ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.307    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.133     1.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.108     1.163    
    SLICE_X13Y59         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.143    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.577ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.307    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.133     1.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.108     1.163    
    SLICE_X13Y59         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.143    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.577ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.307    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.133     1.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.108     1.163    
    SLICE_X13Y59         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.143    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Destination:            design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.328ns period=10.656ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.002ns (routing 0.518ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.577ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.002     1.113    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y59         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.151 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.180    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X14Y59         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.202 f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.307    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y59         FDCE                                         f  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=5938, routed)        1.133     1.271    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y59         FDCE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.108     1.163    
    SLICE_X13Y59         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.143    design_1_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.164    





