Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 11:07:51 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 3.859ns (43.539%)  route 5.004ns (56.461%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.836 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.836    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[61]
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[61]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 3.838ns (43.405%)  route 5.004ns (56.595%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.815 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.815    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[63]
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.764ns (42.927%)  route 5.004ns (57.073%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.741 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.741    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[62]
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[62]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 3.748ns (42.823%)  route 5.004ns (57.177%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.725 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.725    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[60]
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[60]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.745ns (42.803%)  route 5.004ns (57.197%))
  Logic Levels:           21  (CARRY4=15 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.722    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[57]
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[57]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 3.724ns (42.665%)  route 5.004ns (57.334%))
  Logic Levels:           21  (CARRY4=15 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.701    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[59]
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.650ns (42.175%)  route 5.004ns (57.825%))
  Logic Levels:           21  (CARRY4=15 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.627 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.627    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[58]
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[58]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 3.634ns (42.068%)  route 5.004ns (57.932%))
  Logic Levels:           21  (CARRY4=15 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.611 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.611    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[56]
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[56]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 3.631ns (42.048%)  route 5.004ns (57.952%))
  Logic Levels:           20  (CARRY4=14 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.608 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.608    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[53]
    SLICE_X39Y80         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y80         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[53]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[53]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 3.610ns (41.907%)  route 5.004ns (58.093%))
  Logic Levels:           20  (CARRY4=14 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/tmp_6_reg_288_reg[3]/Q
                         net (fo=4, routed)           0.885     2.314    bd_0_i/hls_inst/inst/tmp_6_reg_288[3]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.438 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34/O
                         net (fo=2, routed)           0.311     2.749    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_34_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124     2.873 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14/O
                         net (fo=21, routed)          0.611     3.484    bd_0_i/hls_inst/inst/sub_ln23_reg_309[7]_i_14_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.119     3.603 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30/O
                         net (fo=67, routed)          1.478     5.081    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_30_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.332     5.413 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50/O
                         net (fo=1, routed)           0.448     5.861    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_50_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.985 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19/O
                         net (fo=2, routed)           0.759     6.744    bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_19_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.868 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309[3]_i_5/O
                         net (fo=1, routed)           0.503     7.371    bd_0_i/hls_inst/inst/sext_ln23_fu_210_p1[0]
    SLICE_X39Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.897 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[3]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[7]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[11]_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[15]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[19]_i_1_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[23]_i_1_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[27]_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.704    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[31]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.818 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.818    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[35]_i_1_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.932 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[39]_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.046 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.046    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[43]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.160 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.160    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[47]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.274 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[51]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.587 r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.587    bd_0_i/hls_inst/inst/sub_ln23_fu_214_p2[55]
    SLICE_X39Y80         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1846, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y80         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/sub_ln23_reg_309_reg[55]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  1.364    




