// Seed: 1892150796
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4
);
  wire id_6;
  assign module_2.id_3 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_3,
      id_5
  );
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  tri   id_4
);
  logic [-1 : -1] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_2
  );
  assign id_0 = id_1 == id_1;
endmodule
