arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	crit_path_total_internal_heap_pushes	crit_path_total_internal_heap_pops	crit_path_total_external_heap_pushes	crit_path_total_external_heap_pops	crit_path_total_external_SOURCE_pushes	crit_path_total_external_SOURCE_pops	crit_path_total_internal_SOURCE_pushes	crit_path_total_internal_SOURCE_pops	crit_path_total_external_SINK_pushes	crit_path_total_external_SINK_pops	crit_path_total_internal_SINK_pushes	crit_path_total_internal_SINK_pops	crit_path_total_external_IPIN_pushes	crit_path_total_external_IPIN_pops	crit_path_total_internal_IPIN_pushes	crit_path_total_internal_IPIN_pops	crit_path_total_external_OPIN_pushes	crit_path_total_external_OPIN_pops	crit_path_total_internal_OPIN_pushes	crit_path_total_internal_OPIN_pops	crit_path_total_external_CHANX_pushes	crit_path_total_external_CHANX_pops	crit_path_total_internal_CHANX_pushes	crit_path_total_internal_CHANX_pops	crit_path_total_external_CHANY_pushes	crit_path_total_external_CHANY_pops	crit_path_total_internal_CHANY_pushes	crit_path_total_internal_CHANY_pops	crit_path_rt_node_SOURCE_pushes	crit_path_rt_node_SINK_pushes	crit_path_rt_node_IPIN_pushes	crit_path_rt_node_OPIN_pushes	crit_path_rt_node_CHANX_pushes	crit_path_rt_node_CHANY_pushes	crit_path_adding_all_rt	crit_path_adding_high_fanout_rt	crit_path_total_number_of_adding_all_rt_from_calling_high_fanout_rt	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	5.18	vpr	64.90 MiB		0.07	9156	-1	-1	3	0.39	-1	-1	37008	-1	-1	65	99	1	0	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	66456	99	130	363	493	1	251	295	12	12	144	clb	auto	26.4 MiB	0.14	716	64.9 MiB	0.33	0.01	1.90626	-194.539	-1.90626	1.90626	0.31	0.000604703	0.000530122	0.0515231	0.0453894	54	1587	13	5.66058e+06	4.05111e+06	434679.	3018.61	1.70	0.253791	0.231502	13954	85374	-1	1437	8	553	729	56439	17785	0	0	56439	17785	729	650	0	0	3121	2933	0	0	4058	3129	0	0	782	738	0	0	24058	5531	0	0	23691	4804	0	0	729	0	0	176	202	126	1613	0	0	2.40865	2.40865	-228.021	-2.40865	0	0	565229.	3925.20	0.21	0.04	0.09	-1	-1	0.21	0.0207778	0.0197602	0.009639	0.2257	0.07523	0.699	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	16.40	vpr	69.00 MiB		0.05	9192	-1	-1	15	0.48	-1	-1	36976	-1	-1	36	162	0	5	success	v8.0.0-7649-g3eb9a4e-dirty	Release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-20T17:52:50	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	70656	162	96	999	932	1	693	299	16	16	256	mult_36	auto	30.6 MiB	0.44	5330	69.0 MiB	0.67	0.01	19.9673	-1772.48	-19.9673	19.9673	0.66	0.00152488	0.00136724	0.150821	0.135746	58	12269	42	1.21132e+07	3.92018e+06	904549.	3533.39	9.47	0.786766	0.718303	27012	180273	-1	9297	18	3060	6039	1647819	468987	0	0	1647819	468987	6039	3809	0	0	77932	76600	0	0	80649	78124	0	0	6383	4237	0	0	750165	154190	0	0	726651	152027	0	0	6039	0	0	3011	8536	8247	50331	0	0	22.3411	22.3411	-2046.61	-22.3411	0	0	1.15318e+06	4504.63	0.39	0.41	0.19	-1	-1	0.39	0.090292	0.0850759	0.008084	0.3612	0.0179	0.6209	
