# Verilog
build/
build-ip/
xsim*log
xsim_proj
modelsim_proj
.Xil/

# Python
__pycache__/
env/
*.egg-info/
*.egg

# Simulation data (too large)
sim/bus_sizes/data/

# Draw.io
*.drawio.bkp
