#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe4e7f00220 .scope module, "add_tb" "add_tb" 2 6;
 .timescale -12 -12;
v0x7fe4e7d01780_0 .var "a", 7 0;
v0x7fe4e7d01850_0 .var "b", 7 0;
v0x7fe4e7d01910_0 .var "clk", 0 0;
v0x7fe4e7d019e0_0 .var "rst", 0 0;
v0x7fe4e7d01a90_0 .net "sum", 7 0, v0x7fe4e7d012f0_0;  1 drivers
S_0x7fe4e7f00380 .scope module, "aa2" "add" 2 17, 3 4 0, S_0x7fe4e7f00220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /OUTPUT 8 "sum"
v0x7fe4e7f00590_0 .net "a", 7 0, v0x7fe4e7d01780_0;  1 drivers
v0x7fe4e7d010d0_0 .net "b", 7 0, v0x7fe4e7d01850_0;  1 drivers
v0x7fe4e7d01160_0 .net "clk", 0 0, v0x7fe4e7d01910_0;  1 drivers
v0x7fe4e7d01260_0 .net "rst", 0 0, v0x7fe4e7d019e0_0;  1 drivers
v0x7fe4e7d012f0_0 .var "sum", 7 0;
E_0x7fe4e7f00560/0 .event negedge, v0x7fe4e7d01260_0;
E_0x7fe4e7f00560/1 .event posedge, v0x7fe4e7d01160_0;
E_0x7fe4e7f00560 .event/or E_0x7fe4e7f00560/0, E_0x7fe4e7f00560/1;
S_0x7fe4e7d01380 .scope task, "test" "test" 2 30, 2 30 0, S_0x7fe4e7f00220;
 .timescale -12 -12;
v0x7fe4e7d01570_0 .var "in1", 7 0;
v0x7fe4e7d01630_0 .var "in2", 7 0;
v0x7fe4e7d016d0_0 .var "out1", 7 0;
E_0x7fe4e7d014e0 .event negedge, v0x7fe4e7d01160_0;
E_0x7fe4e7d01530 .event posedge, v0x7fe4e7d01160_0;
TD_add_tb.test ;
    %load/vec4 v0x7fe4e7d01570_0;
    %store/vec4 v0x7fe4e7d01780_0, 0, 8;
    %load/vec4 v0x7fe4e7d01630_0;
    %store/vec4 v0x7fe4e7d01850_0, 0, 8;
    %wait E_0x7fe4e7d01530;
    %wait E_0x7fe4e7d014e0;
    %load/vec4 v0x7fe4e7d016d0_0;
    %load/vec4 v0x7fe4e7d01a90_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 40 "$display", "It works" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 42 "$display", "error" {0 0 0};
T_0.1 ;
    %end;
    .scope S_0x7fe4e7f00380;
T_1 ;
    %wait E_0x7fe4e7f00560;
    %load/vec4 v0x7fe4e7d01260_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe4e7d012f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe4e7f00590_0;
    %load/vec4 v0x7fe4e7d010d0_0;
    %add;
    %assign/vec4 v0x7fe4e7d012f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe4e7f00220;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "$wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fe4e7f00220;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4e7d01910_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4e7d01910_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe4e7f00220;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4e7d019e0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fe4e7d01570_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fe4e7d01630_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe4e7d016d0_0, 0, 8;
    %fork TD_add_tb.test, S_0x7fe4e7d01380;
    %join;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "addx.v";
