INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparetor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_DP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_TX_dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/cBits_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
WARNING: [VRFC 10-3467] initial value of parameter 'n' is omitted [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/counter_n_bit.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/dFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_to_oneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_up_down_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_2x1mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_clockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_shiftRegister_oneBit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/UART_TOP/TOP/TOP.srcs/sim_1/new/sev_seg_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_sim
