
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/spec2k17/client_005.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Offsets elements: -63 -62 -61 -60 -59 -58 -57 -56 -55 -54 -53 -52 -51 -50 -49 -48 -47 -46 -45 -44 -43 -42 -41 -40 -39 -38 -37 -36 -35 -34 -33 -32 -31 -30 -29 -28 -27 -26 -25 -24 -23 -22 -21 -20 -19 -18 -17 -16 -15 -14 -13 -12 -11 -10 -9 -8 -7 -6 -5 -4 -3 -2 -1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 
Potential of Offsets elements: 
rewards of Offsets elements: 0 6 5 3 8 96 615 0 35 6 0 0 0 99 2 1 22 96 243 907 416 1319 716 760 1258 668 752 228 241 258 0 145 1289 28 30 251 10 52 114 244 28 253 115 73 62 20 47 279 112 5 53 30 65 88 124 482 532 648 713 2548 2797 1285 4965 8130 3442 2347 2696 1464 804 637 180 411 126 621 129 114 90 109 52 650 291 348 32 125 147 9 323 167 341 345 288 1894 694 465 1033 1083 771 855 744 19 112 115 114 99 108 113 48 0 354 307 4 0 430 382 0 249 518 123 0 0 136 0 0 0 4 0 
Printing Sanity1
Heartbeat CPU 0 instructions: 10000002 cycles: 2758096 heartbeat IPC: 3.62569 cumulative IPC: 3.62569 (Simulation time: 0 hr 0 min 27 sec) 
