[2021-09-09 09:58:29,490]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 09:58:29,491]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:29,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; ".

Peak memory: 14102528 bytes

[2021-09-09 09:58:29,782]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:29,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34246656 bytes

[2021-09-09 09:58:29,908]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 09:58:29,908]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:29,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():49
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 7188480 bytes

[2021-09-09 09:58:29,933]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 11:55:36,946]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 11:55:36,946]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:37,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; ".

Peak memory: 14356480 bytes

[2021-09-09 11:55:37,238]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:37,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34316288 bytes

[2021-09-09 11:55:37,405]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 11:55:37,406]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:39,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :49
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():49
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 15101952 bytes

[2021-09-09 11:55:39,198]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 13:25:43,601]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 13:25:43,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:43,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; ".

Peak memory: 14430208 bytes

[2021-09-09 13:25:43,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:44,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34328576 bytes

[2021-09-09 13:25:44,066]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 13:25:44,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:45,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():48
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 15032320 bytes

[2021-09-09 13:25:45,835]mapper_test.py:220:[INFO]: area: 48 level: 4
[2021-09-09 15:04:41,862]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 15:04:41,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:41,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:41,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-09-09 15:04:41,997]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 15:04:41,997]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:44,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14790656 bytes

[2021-09-09 15:04:44,022]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-09 15:33:45,859]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 15:33:45,859]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:45,859]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:45,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34426880 bytes

[2021-09-09 15:33:45,992]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 15:33:45,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:47,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14798848 bytes

[2021-09-09 15:33:47,955]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-09 16:11:49,278]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 16:11:49,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:49,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:49,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34828288 bytes

[2021-09-09 16:11:49,444]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 16:11:49,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:51,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 15089664 bytes

[2021-09-09 16:11:51,409]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-09 16:46:31,932]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 16:46:31,932]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:31,932]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:32,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 16:46:32,106]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 16:46:32,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:34,127]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14860288 bytes

[2021-09-09 16:46:34,127]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-09 17:22:53,210]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-09 17:22:53,211]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:53,211]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:53,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 17:22:53,380]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-09 17:22:53,381]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:55,347]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14848000 bytes

[2021-09-09 17:22:55,348]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-13 23:28:17,790]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-13 23:28:17,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:17,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:17,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34181120 bytes

[2021-09-13 23:28:17,919]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-13 23:28:17,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:19,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 13328384 bytes

[2021-09-13 23:28:19,629]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-13 23:42:03,704]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-13 23:42:03,705]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:03,705]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:03,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33951744 bytes

[2021-09-13 23:42:03,831]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-13 23:42:03,831]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:03,856]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6803456 bytes

[2021-09-13 23:42:03,856]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-14 08:58:00,890]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-14 08:58:00,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:00,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:01,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-14 08:58:01,043]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-14 08:58:01,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:02,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14766080 bytes

[2021-09-14 08:58:02,758]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-14 09:21:02,129]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-14 09:21:02,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:02,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:02,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-09-14 09:21:02,262]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-14 09:21:02,263]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:02,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 7217152 bytes

[2021-09-14 09:21:02,298]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-15 15:31:44,594]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-15 15:31:44,594]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:44,595]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:44,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33828864 bytes

[2021-09-15 15:31:44,709]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-15 15:31:44,709]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:46,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 14565376 bytes

[2021-09-15 15:31:46,278]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-15 15:54:26,301]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-15 15:54:26,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:26,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:26,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-09-15 15:54:26,467]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-15 15:54:26,467]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:26,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6606848 bytes

[2021-09-15 15:54:26,498]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-18 14:02:17,339]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-18 14:02:17,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:17,340]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:17,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-09-18 14:02:17,454]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-18 14:02:17,454]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:19,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 12197888 bytes

[2021-09-18 14:02:19,098]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-18 16:26:50,733]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-18 16:26:50,733]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:50,734]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:50,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33808384 bytes

[2021-09-18 16:26:50,845]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-18 16:26:50,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:52,496]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-18 16:26:52,497]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-22 08:57:59,547]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-22 08:57:59,548]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:59,548]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:59,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-09-22 08:57:59,664]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-22 08:57:59,664]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:00,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :5
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11268096 bytes

[2021-09-22 08:58:00,468]mapper_test.py:220:[INFO]: area: 35 level: 5
[2021-09-22 11:25:33,095]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-22 11:25:33,095]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:33,095]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:33,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33927168 bytes

[2021-09-22 11:25:33,210]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-22 11:25:33,210]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:34,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11862016 bytes

[2021-09-22 11:25:34,787]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-23 16:44:26,462]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-23 16:44:26,462]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:26,462]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:26,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-09-23 16:44:26,574]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-23 16:44:26,574]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:28,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-23 16:44:28,144]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-23 17:07:34,330]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-23 17:07:34,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:34,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:34,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-09-23 17:07:34,444]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-23 17:07:34,444]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:36,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11902976 bytes

[2021-09-23 17:07:36,070]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-23 18:09:04,256]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-23 18:09:04,257]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:04,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:04,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33857536 bytes

[2021-09-23 18:09:04,368]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-23 18:09:04,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:05,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-09-23 18:09:05,936]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-27 16:36:13,628]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-27 16:36:13,629]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:13,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:13,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34078720 bytes

[2021-09-27 16:36:13,748]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-27 16:36:13,748]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:15,392]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-27 16:36:15,393]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-27 17:42:57,536]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-27 17:42:57,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:57,537]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:57,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-09-27 17:42:57,651]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-27 17:42:57,651]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:59,267]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
balancing!
	current map manager:
		current min nodes:117
		current min depth:10
rewriting!
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 12095488 bytes

[2021-09-27 17:42:59,268]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-28 02:09:13,257]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-28 02:09:13,257]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:13,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:13,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-09-28 02:09:13,378]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-28 02:09:13,378]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:14,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-09-28 02:09:14,978]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-28 16:48:42,019]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-28 16:48:42,020]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:42,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:42,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34332672 bytes

[2021-09-28 16:48:42,195]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-28 16:48:42,195]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:43,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-09-28 16:48:43,784]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-09-28 17:27:43,359]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-09-28 17:27:43,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:43,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:43,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-09-28 17:27:43,473]mapper_test.py:156:[INFO]: area: 35 level: 4
[2021-09-28 17:27:43,473]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:45,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 12271616 bytes

[2021-09-28 17:27:45,113]mapper_test.py:220:[INFO]: area: 35 level: 4
[2021-10-09 10:41:53,655]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-09 10:41:53,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:53,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-10-09 10:41:53,766]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-09 10:41:53,767]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6819840 bytes

[2021-10-09 10:41:53,812]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-09 11:24:27,612]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-09 11:24:27,612]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,612]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:27,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-10-09 11:24:27,724]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-09 11:24:27,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6942720 bytes

[2021-10-09 11:24:27,787]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-09 16:32:09,615]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-09 16:32:09,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:09,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:09,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-10-09 16:32:09,725]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-09 16:32:09,725]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:10,611]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11366400 bytes

[2021-10-09 16:32:10,612]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-09 16:49:17,512]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-09 16:49:17,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:17,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:17,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-10-09 16:49:17,630]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-09 16:49:17,631]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:18,439]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11010048 bytes

[2021-10-09 16:49:18,440]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-12 10:58:55,770]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-12 10:58:55,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:55,771]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:55,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-10-12 10:58:55,930]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-12 10:58:55,930]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:57,675]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-12 10:58:57,676]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-12 11:18:40,119]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-12 11:18:40,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:40,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:40,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34148352 bytes

[2021-10-12 11:18:40,238]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-12 11:18:40,238]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:40,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6606848 bytes

[2021-10-12 11:18:40,286]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-12 13:34:23,891]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-12 13:34:23,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:23,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:24,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-10-12 13:34:24,007]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-12 13:34:24,008]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:25,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11497472 bytes

[2021-10-12 13:34:25,715]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-12 15:05:04,376]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-12 15:05:04,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:04,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:04,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-10-12 15:05:04,498]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-12 15:05:04,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:06,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 11227136 bytes

[2021-10-12 15:05:06,149]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-12 18:49:58,634]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-12 18:49:58,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:58,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:58,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-10-12 18:49:58,798]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-12 18:49:58,798]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:00,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10887168 bytes

[2021-10-12 18:50:00,467]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-18 11:43:30,224]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-18 11:43:30,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:30,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:30,390]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-10-18 11:43:30,392]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-18 11:43:30,392]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:32,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10772480 bytes

[2021-10-18 11:43:32,174]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-18 12:04:02,826]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-18 12:04:02,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:02,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:02,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-10-18 12:04:02,951]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-18 12:04:02,952]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:02,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-18 12:04:02,980]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-19 14:11:59,795]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-19 14:11:59,796]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:59,796]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:59,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-10-19 14:11:59,973]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-19 14:11:59,974]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:00,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 5894144 bytes

[2021-10-19 14:12:00,002]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-22 13:33:45,030]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-22 13:33:45,030]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:45,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:45,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33914880 bytes

[2021-10-22 13:33:45,150]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-22 13:33:45,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:45,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 8912896 bytes

[2021-10-22 13:33:45,214]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-22 13:54:37,832]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-22 13:54:37,833]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:37,833]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:37,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-10-22 13:54:37,948]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-22 13:54:37,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:38,004]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 8806400 bytes

[2021-10-22 13:54:38,005]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-22 14:02:20,623]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-22 14:02:20,623]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,624]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:20,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-10-22 14:02:20,754]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-22 14:02:20,754]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6037504 bytes

[2021-10-22 14:02:20,779]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-22 14:05:41,579]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-22 14:05:41,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,580]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:41,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-10-22 14:05:41,702]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-22 14:05:41,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6103040 bytes

[2021-10-22 14:05:41,721]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-23 13:33:02,568]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-23 13:33:02,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:02,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:02,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-10-23 13:33:02,731]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-23 13:33:02,731]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:04,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10940416 bytes

[2021-10-23 13:33:04,376]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-24 17:44:38,838]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-24 17:44:38,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:38,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:38,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33943552 bytes

[2021-10-24 17:44:38,963]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-24 17:44:38,963]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:40,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10940416 bytes

[2021-10-24 17:44:40,662]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-24 18:05:05,309]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-24 18:05:05,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:05,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:05,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34058240 bytes

[2021-10-24 18:05:05,424]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-24 18:05:05,425]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:07,061]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
	current map manager:
		current min nodes:117
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :35
score:100
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10764288 bytes

[2021-10-24 18:05:07,062]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-26 10:25:32,541]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-26 10:25:32,541]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33832960 bytes

[2021-10-26 10:25:32,662]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-26 10:25:32,662]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	current map manager:
		current min nodes:117
		current min depth:10
	Report mapping result:
		klut_size()     :91
		klut.num_gates():57
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 5992448 bytes

[2021-10-26 10:25:32,682]mapper_test.py:224:[INFO]: area: 57 level: 4
[2021-10-26 11:02:51,920]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-26 11:02:51,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:51,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:52,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-10-26 11:02:52,082]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-26 11:02:52,082]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:53,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():57
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10489856 bytes

[2021-10-26 11:02:53,749]mapper_test.py:224:[INFO]: area: 57 level: 4
[2021-10-26 11:23:41,423]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-26 11:23:41,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:41,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:41,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33947648 bytes

[2021-10-26 11:23:41,541]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-26 11:23:41,542]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:43,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :88
		klut.num_gates():54
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10633216 bytes

[2021-10-26 11:23:43,240]mapper_test.py:224:[INFO]: area: 54 level: 4
[2021-10-26 12:21:47,149]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-26 12:21:47,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:47,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:47,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-10-26 12:21:47,267]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-26 12:21:47,267]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:49,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 10690560 bytes

[2021-10-26 12:21:49,017]mapper_test.py:224:[INFO]: area: 35 level: 4
[2021-10-26 14:13:02,779]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-26 14:13:02,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:02,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:02,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33906688 bytes

[2021-10-26 14:13:02,900]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-26 14:13:02,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:02,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():57
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 5943296 bytes

[2021-10-26 14:13:02,928]mapper_test.py:224:[INFO]: area: 57 level: 4
[2021-10-29 16:10:07,755]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-10-29 16:10:07,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:07,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:07,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34111488 bytes

[2021-10-29 16:10:07,876]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-10-29 16:10:07,876]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:07,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :112
		klut.num_gates():78
		max delay       :5
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-10-29 16:10:07,898]mapper_test.py:224:[INFO]: area: 78 level: 5
[2021-11-03 09:51:52,217]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-03 09:51:52,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:52,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-11-03 09:51:52,332]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-03 09:51:52,332]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,357]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :112
		klut.num_gates():78
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig_output.v
	Peak memory: 6172672 bytes

[2021-11-03 09:51:52,358]mapper_test.py:226:[INFO]: area: 78 level: 4
[2021-11-03 10:04:01,943]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-03 10:04:01,943]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:01,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:02,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-11-03 10:04:02,068]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-03 10:04:02,069]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:02,100]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():76
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig_output.v
	Peak memory: 6139904 bytes

[2021-11-03 10:04:02,100]mapper_test.py:226:[INFO]: area: 76 level: 4
[2021-11-03 13:44:01,548]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-03 13:44:01,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,549]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-11-03 13:44:01,666]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-03 13:44:01,667]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,696]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():76
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig_output.v
	Peak memory: 5955584 bytes

[2021-11-03 13:44:01,697]mapper_test.py:226:[INFO]: area: 76 level: 4
[2021-11-03 13:50:17,141]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-03 13:50:17,141]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:17,141]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:17,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-11-03 13:50:17,257]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-03 13:50:17,257]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:17,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():76
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig_output.v
	Peak memory: 6041600 bytes

[2021-11-03 13:50:17,282]mapper_test.py:226:[INFO]: area: 76 level: 4
[2021-11-04 15:57:12,225]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-04 15:57:12,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:12,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:12,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-11-04 15:57:12,403]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-04 15:57:12,403]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:12,441]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :93
		klut.num_gates():59
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :22
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig_output.v
	Peak memory: 6111232 bytes

[2021-11-04 15:57:12,442]mapper_test.py:226:[INFO]: area: 59 level: 4
[2021-11-16 12:28:12,363]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-16 12:28:12,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-11-16 12:28:12,486]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-16 12:28:12,487]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,513]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.001674 secs
	Report mapping result:
		klut_size()     :93
		klut.num_gates():59
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-16 12:28:12,513]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-16 14:17:09,138]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-16 14:17:09,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,138]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-11-16 14:17:09,258]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-16 14:17:09,258]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.00186 secs
	Report mapping result:
		klut_size()     :93
		klut.num_gates():59
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5861376 bytes

[2021-11-16 14:17:09,282]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-16 14:23:29,516]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-16 14:23:29,516]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:29,516]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:29,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-11-16 14:23:29,687]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-16 14:23:29,687]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:29,720]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.002416 secs
	Report mapping result:
		klut_size()     :93
		klut.num_gates():59
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :22
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-16 14:23:29,720]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-17 16:36:09,017]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-17 16:36:09,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:09,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:09,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-11-17 16:36:09,140]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-17 16:36:09,141]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,166]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.00157 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 6017024 bytes

[2021-11-17 16:36:09,167]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-18 10:18:43,105]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-18 10:18:43,105]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:43,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:43,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34353152 bytes

[2021-11-18 10:18:43,225]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-18 10:18:43,225]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:43,247]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.003854 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 6430720 bytes

[2021-11-18 10:18:43,248]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-23 16:11:33,696]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-23 16:11:33,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:33,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-11-23 16:11:33,816]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-23 16:11:33,817]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,847]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.003945 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-23 16:11:33,847]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-23 16:42:31,927]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-23 16:42:31,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:31,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:32,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-11-23 16:42:32,048]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-23 16:42:32,048]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:32,084]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.005931 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 6467584 bytes

[2021-11-23 16:42:32,085]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 11:38:51,797]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 11:38:51,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:51,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:51,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 11:38:51,914]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 11:38:51,914]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:51,931]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.000103 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-24 11:38:51,932]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 12:02:06,007]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 12:02:06,007]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:06,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33931264 bytes

[2021-11-24 12:02:06,172]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 12:02:06,172]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,197]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.000122 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-24 12:02:06,198]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 12:05:48,858]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 12:05:48,858]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:48,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:48,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33943552 bytes

[2021-11-24 12:05:48,977]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 12:05:48,977]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:48,996]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.001591 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:05:48,997]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 12:11:27,931]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 12:11:27,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:27,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:28,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34127872 bytes

[2021-11-24 12:11:28,055]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 12:11:28,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:28,081]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00046 secs
	Report mapping result:
		klut_size()     :68
		klut.num_gates():34
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-24 12:11:28,082]mapper_test.py:228:[INFO]: area: 34 level: 6
[2021-11-24 12:57:47,293]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 12:57:47,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-11-24 12:57:47,452]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 12:57:47,452]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.00159 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:57:47,479]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 13:09:56,925]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 13:09:56,925]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:56,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:57,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 33988608 bytes

[2021-11-24 13:09:57,084]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 13:09:57,084]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:58,794]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 0.001545 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 10579968 bytes

[2021-11-24 13:09:58,795]mapper_test.py:228:[INFO]: area: 35 level: 4
[2021-11-24 13:32:57,867]mapper_test.py:79:[INFO]: run case "comp_comb"
[2021-11-24 13:32:57,867]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:57,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:58,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      397.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
P:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      396.  T =     0.00 sec
F:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      37.0.  Edge =      136.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      182.  T =     0.00 sec
A:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
E:  Del =    4.00.  Ar =      35.0.  Edge =      124.  Cut =      183.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 13:32:58,034]mapper_test.py:160:[INFO]: area: 35 level: 4
[2021-11-24 13:32:58,034]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:59,686]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
Mapping time: 8.5e-05 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():35
		max delay       :4
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v
	Peak memory: 10698752 bytes

[2021-11-24 13:32:59,687]mapper_test.py:228:[INFO]: area: 35 level: 4
