OpenLane v1.0.2 (ff5509f65b17bfa4068d5336495ab1718987ff69)
All rights reserved. (c) 2020-2025 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INFO]: Using configuration in 'designs/riscv_top/config.tcl'...
[INFO]: PDK Root: /Users/peter/.ciel
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[INFO]: Run Directory: /openlane/designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 36 warnings found by linter
[STEP 1]
[INFO]: Running Synthesis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/synthesis/1-synthesis.log)...
[STEP 2]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/synthesis/2-sta.log)...
[STEP 3]
[INFO]: Running Initial Floorplanning (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 1188.64 and height 1177.76.
[STEP 4]
[INFO]: Running IO Placement...
[STEP 5]
[INFO]: Running Global Placement (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/5-global.log)...
[STEP 6]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/6-gpl_sta.log)...
[STEP 7]
[INFO]: Running basic macro placement (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/7-basic_mp.log)...
[STEP 8]
[INFO]: Running Tap/Decap Insertion (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/floorplan/8-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[STEP 9]
[INFO]: Generating PDN (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/floorplan/9-pdn.log)...
[STEP 10]
[INFO]: Running Global Placement (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/10-global.log)...
[STEP 11]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/11-gpl_sta.log)...
[STEP 12]
[INFO]: Running Placement Resizer Design Optimizations (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/12-resizer.log)...
[STEP 13]
[INFO]: Running Detailed Placement (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/13-detailed.log)...
[STEP 14]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/placement/14-dpl_sta.log)...
[STEP 15]
[INFO]: Running Clock Tree Synthesis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/cts/15-cts.log)...
[STEP 16]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/cts/16-cts_sta.log)...
[STEP 17]
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/cts/17-resizer.log)...
[STEP 18]
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/18-resizer_design.log)...
[STEP 19]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/19-rsz_design_sta.log)...
[STEP 20]
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/20-resizer_timing.log)...
[STEP 21]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/21-rsz_timing_sta.log)...
[STEP 22]
[INFO]: Running Global Routing (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/22-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Starting antenna repair iteration 1 with 3 violations...
[INFO]: [Iteration 1] Failed to reduce antenna violations (3 -> 3), stopping iterations...
[STEP 23]
[INFO]: Writing Verilog (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/22-global_write_netlist.log)...
[STEP 24]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/24-grt_sta.log)...
[STEP 25]
[INFO]: Running Fill Insertion (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/25-fill.log)...
[STEP 26]
[INFO]: Running Detailed Routing (log: designs/riscv_top/runs/par_mulonly_nomacro_pd62_20260219/logs/routing/26-detailed.log)...
