Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/simple_dual_ram_63.v" into library work
Parsing module <simple_dual_ram_63>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/simple_dual_ram_62.v" into library work
Parsing module <simple_dual_ram_62>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/async_fifo_51.v" into library work
Parsing module <async_fifo_51>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" into library work
Parsing module <serdes_1_to_5_29>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v" into library work
Parsing module <channel_align_31>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/bit_align_30.v" into library work
Parsing module <bit_align_30>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/async_fifo_40.v" into library work
Parsing module <async_fifo_40>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/tmds_encoder_19.v" into library work
Parsing module <tmds_encoder_19>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/tmds_decoder_14.v" into library work
Parsing module <tmds_decoder_14>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" into library work
Parsing module <serdes_n_to_1_17>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/fifo_2x_reducer_22.v" into library work
Parsing module <fifo_2x_reducer_22>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/pipeline_8.v" into library work
Parsing module <pipeline_8>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/i2c_slave_4.v" into library work
Parsing module <i2c_slave_4>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edge_detector_7.v" into library work
Parsing module <edge_detector_7>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_encoder_6.v" into library work
Parsing module <dvi_encoder_6>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" into library work
Parsing module <dvi_decoder_5>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/hdmi_passthru_3.v" into library work
Parsing module <hdmi_passthru_3>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" into library work
Parsing module <edid_rom_2>.
Analyzing Verilog file "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edid_rom_2>.

Elaborating module <i2c_slave_4>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" Line 34: Assignment to M_i2c_stop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" Line 39: Assignment to M_i2c_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" Line 40: Assignment to M_i2c_enabled ignored, since the identifier is never used

Elaborating module <hdmi_passthru_3>.

Elaborating module <dvi_decoder_5>.

Elaborating module <IBUFDS>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=13,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 50: Assignment to M_pll_CLKOUT3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 51: Assignment to M_pll_CLKOUT4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 52: Assignment to M_pll_CLKOUT5 ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <tmds_decoder_14>.

Elaborating module <serdes_1_to_5_29>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 65: Assignment to M_io_master_BUSY ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 67: Assignment to M_io_master_DATAOUT2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 68: Assignment to M_io_master_TOUT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 69: Assignment to M_io_master_DOUT ignored, since the identifier is never used

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 97: Assignment to M_io_slave_DATAOUT2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 98: Assignment to M_io_slave_TOUT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 99: Assignment to M_io_slave_DOUT ignored, since the identifier is never used

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 127: Assignment to M_serdes_master_CFB0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 128: Assignment to M_serdes_master_CFB1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 129: Assignment to M_serdes_master_DFB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 131: Assignment to M_serdes_master_FABRICOUT ignored, since the identifier is never used

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 165: Assignment to M_serdes_slave_CFB0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 166: Assignment to M_serdes_slave_CFB1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 167: Assignment to M_serdes_slave_DFB ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 169: Assignment to M_serdes_slave_FABRICOUT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 170: Assignment to M_serdes_slave_Q1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 171: Assignment to M_serdes_slave_Q2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 172: Assignment to M_serdes_slave_Q3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 174: Assignment to M_serdes_slave_VALID ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v" Line 175: Assignment to M_serdes_slave_INCDEC ignored, since the identifier is never used

Elaborating module <bit_align_30>.

Elaborating module <channel_align_31>.

Elaborating module <async_fifo_51>.

Elaborating module <simple_dual_ram_63(SIZE=4'b1010,DEPTH=5'b10000)>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v" Line 40: Assignment to M_fifo_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v" Line 42: Assignment to M_fifo_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 107: Assignment to M_dec_r_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 108: Assignment to M_dec_r_c1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 109: Assignment to M_dec_r_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 134: Assignment to M_dec_g_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 135: Assignment to M_dec_g_c1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" Line 136: Assignment to M_dec_g_de ignored, since the identifier is never used

Elaborating module <dvi_encoder_6>.

Elaborating module <serdes_n_to_1_17>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 71: Assignment to M_mserdes_TQ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 74: Assignment to M_mserdes_SHIFTOUT3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 75: Assignment to M_mserdes_SHIFTOUT4 ignored, since the identifier is never used

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 121: Assignment to M_sserdes_OQ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 122: Assignment to M_sserdes_TQ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 123: Assignment to M_sserdes_SHIFTOUT1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v" Line 124: Assignment to M_sserdes_SHIFTOUT2 ignored, since the identifier is never used

Elaborating module <OBUFDS>.

Elaborating module <tmds_encoder_19>.

Elaborating module <fifo_2x_reducer_22>.

Elaborating module <async_fifo_40>.

Elaborating module <simple_dual_ram_62(SIZE=5'b11110,DEPTH=5'b10000)>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/fifo_2x_reducer_22.v" Line 36: Assignment to M_fifo_full ignored, since the identifier is never used

Elaborating module <edge_detector_7>.

Elaborating module <pipeline_8>.
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 70: Assignment to M_hdmi_active ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 71: Assignment to M_hdmi_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 72: Assignment to M_hdmi_y ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" line 60: Output port <x> of the instance <hdmi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" line 60: Output port <y> of the instance <hdmi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/mojo_top_0.v" line 60: Output port <active> of the instance <hdmi> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <M_green_q>.
    Found 8-bit register for signal <M_blue_q>.
    Found 8-bit register for signal <M_red_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 82
    Found 1-bit tristate buffer for signal <avr_rx> created at line 82
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edid_rom_2>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v".
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" line 26: Output port <stop> of the instance <i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" line 26: Output port <ack> of the instance <i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edid_rom_2.v" line 26: Output port <enabled> of the instance <i2c> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <M_tx_enable_q>.
    Found 8-bit register for signal <M_addr_q>.
    Found 8-bit adder for signal <M_addr_q[7]_GND_3_o_add_0_OUT> created at line 53.
    Found 128x8-bit Read Only RAM for signal <_n0411>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <edid_rom_2> synthesized.

Synthesizing Unit <i2c_slave_4>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/i2c_slave_4.v".
    Found 3-bit register for signal <M_scl_sync_q>.
    Found 3-bit register for signal <M_bit_ctr_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_tx_flag_q>.
    Found 1-bit register for signal <M_valid_q>.
    Found 1-bit register for signal <M_capture_tx_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 3-bit register for signal <M_sda_sync_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 64                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bit_ctr_q[2]_GND_4_o_add_0_OUT> created at line 88.
    Found 1-bit tristate buffer for signal <sda> created at line 32
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_slave_4> synthesized.

Synthesizing Unit <hdmi_passthru_3>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/hdmi_passthru_3.v".
    Found 10-bit register for signal <M_y_ctr_q>.
    Found 11-bit register for signal <M_x_ctr_q>.
    Found 11-bit adder for signal <M_x_ctr_q[10]_GND_6_o_add_0_OUT> created at line 145.
    Found 10-bit adder for signal <M_y_ctr_q[9]_GND_6_o_add_1_OUT> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <hdmi_passthru_3> synthesized.

Synthesizing Unit <dvi_decoder_5>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v".
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 95: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 95: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 95: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 122: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 122: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_decoder_5.v" line 122: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder_5> synthesized.

Synthesizing Unit <tmds_decoder_14>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/tmds_decoder_14.v".
    Found 2-bit register for signal <M_bitslipx2_q>.
    Found 5-bit register for signal <M_saved_data_q>.
    Found 10-bit register for signal <M_raw_data_q>.
    Found 1-bit register for signal <M_toggle_q>.
    Found 2-bit register for signal <M_c_q>.
    Found 1-bit register for signal <M_data_enabled_q>.
    Found 8-bit register for signal <M_data_out_q>.
    Found 1-bit register for signal <M_flipx2_q>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <tmds_decoder_14> synthesized.

Synthesizing Unit <serdes_1_to_5_29>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_1_to_5_29.v".
    Found 9-bit register for signal <M_ctr_q>.
    Found 5-bit register for signal <M_pdctr_q>.
    Found 1-bit register for signal <M_flag_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 1-bit register for signal <M_io_init_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <M_pdctr_q[4]_GND_13_o_sub_24_OUT> created at line 268.
    Found 9-bit adder for signal <M_ctr_q[8]_GND_13_o_add_0_OUT> created at line 208.
    Found 5-bit adder for signal <M_pdctr_q[4]_GND_13_o_add_21_OUT> created at line 265.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_29> synthesized.

Synthesizing Unit <bit_align_30>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/bit_align_30.v".
    Found 20-bit register for signal <M_search_ctr_q>.
    Found 7-bit register for signal <M_token_ctr_q>.
    Found 3-bit register for signal <M_bitslip_ctr_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 2-bit register for signal <M_ctrl_rx_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <M_search_ctr_q[19]_GND_18_o_add_6_OUT> created at line 52.
    Found 3-bit adder for signal <M_bitslip_ctr_q[2]_GND_18_o_add_12_OUT> created at line 73.
    Found 7-bit adder for signal <M_token_ctr_q[6]_GND_18_o_add_13_OUT> created at line 78.
    Found 20-bit 3-to-1 multiplexer for signal <_n0085> created at line 35.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bit_align_30> synthesized.

Synthesizing Unit <channel_align_31>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v".
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v" line 32: Output port <full> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/channel_align_31.v" line 32: Output port <empty> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <M_skip_q>.
    Found 1-bit register for signal <M_am_ready_q>.
    Found 1-bit register for signal <M_read_en_q>.
    Found 2-bit register for signal <M_valid_rise_q>.
    Found 2-bit register for signal <M_ctrl_rx_q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <channel_align_31> synthesized.

Synthesizing Unit <async_fifo_51>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/async_fifo_51.v".
    Found 8-bit register for signal <M_wsync_q>.
    Found 4-bit register for signal <M_raddr_q>.
    Found 8-bit register for signal <M_rsync_q>.
    Found 4-bit register for signal <M_waddr_q>.
    Found 4-bit adder for signal <n0052[3:0]> created at line 73.
    Found 4-bit adder for signal <M_raddr_q[3]_GND_20_o_add_10_OUT> created at line 90.
    Found 4-bit comparator equal for signal <full> created at line 77
    Found 4-bit comparator equal for signal <empty> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <async_fifo_51> synthesized.

Synthesizing Unit <simple_dual_ram_63>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/simple_dual_ram_63.v".
        SIZE = 4'b1010
        DEPTH = 5'b10000
    Found 16x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <simple_dual_ram_63> synthesized.

Synthesizing Unit <dvi_encoder_6>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/dvi_encoder_6.v".
    Found 1-bit register for signal <M_toggle_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dvi_encoder_6> synthesized.

Synthesizing Unit <serdes_n_to_1_17>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/serdes_n_to_1_17.v".
    Summary:
	no macro.
Unit <serdes_n_to_1_17> synthesized.

Synthesizing Unit <tmds_encoder_19>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/tmds_encoder_19.v".
    Found 8-bit register for signal <M_din_q>.
    Found 4-bit register for signal <M_num_ones9_q>.
    Found 2-bit register for signal <M_c0_pipe_q>.
    Found 2-bit register for signal <M_c1_pipe_q>.
    Found 2-bit register for signal <M_de_pipe_q>.
    Found 9-bit register for signal <M_data9_pipe_q>.
    Found 10-bit register for signal <M_dout_q>.
    Found 5-bit register for signal <M_count_q>.
    Found 4-bit register for signal <M_num_ones_q>.
    Found 5-bit subtractor for signal <M_count_q[4]_GND_27_o_sub_26_OUT> created at line 71.
    Found 5-bit subtractor for signal <M_count_q[4]_GND_27_o_sub_29_OUT> created at line 71.
    Found 5-bit subtractor for signal <M_count_q[4]_GND_27_o_sub_35_OUT> created at line 77.
    Found 5-bit subtractor for signal <n0246> created at line 81.
    Found 5-bit subtractor for signal <n0235> created at line 81.
    Found 5-bit subtractor for signal <M_count_q[4]_GND_27_o_sub_39_OUT> created at line 81.
    Found 2-bit adder for signal <n0194[1:0]> created at line 54.
    Found 3-bit adder for signal <n0197[2:0]> created at line 54.
    Found 2-bit adder for signal <n0215[1:0]> created at line 62.
    Found 3-bit adder for signal <n0218[2:0]> created at line 62.
    Found 5-bit adder for signal <M_count_q[4]_GND_27_o_add_24_OUT> created at line 71.
    Found 5-bit adder for signal <M_count_q[4]_GND_27_o_add_26_OUT> created at line 71.
    Found 5-bit adder for signal <n0243> created at line 77.
    Found 5-bit adder for signal <M_count_q[4]_GND_27_o_add_33_OUT> created at line 77.
    Found 5-bit adder for signal <M_count_q[4]_GND_27_o_add_36_OUT> created at line 81.
    Found 4-bit adder for signal <_n0259> created at line 21.
    Found 4-bit adder for signal <_n0260> created at line 21.
    Found 4-bit adder for signal <_n0261> created at line 21.
    Found 4-bit adder for signal <_n0262> created at line 21.
    Found 4-bit adder for signal <M_num_ones_d> created at line 21.
    Found 4-bit adder for signal <_n0264> created at line 23.
    Found 4-bit adder for signal <_n0265> created at line 23.
    Found 4-bit adder for signal <_n0266> created at line 23.
    Found 4-bit adder for signal <_n0267> created at line 23.
    Found 4-bit adder for signal <M_num_ones9_d> created at line 23.
    Found 4x10-bit Read Only RAM for signal <M_c1_pipe_q[1]_PWR_27_o_wide_mux_41_OUT>
    Found 4-bit comparator greater for signal <GND_27_o_M_num_ones_q[3]_LessThan_8_o> created at line 56
    Found 4-bit comparator greater for signal <GND_27_o_M_num_ones9_q[3]_LessThan_20_o> created at line 65
    Found 4-bit comparator greater for signal <M_num_ones9_q[3]_GND_27_o_LessThan_21_o> created at line 65
    Summary:
	inferred   1 RAM(s).
	inferred  25 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <tmds_encoder_19> synthesized.

Synthesizing Unit <fifo_2x_reducer_22>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/fifo_2x_reducer_22.v".
INFO:Xst:3210 - "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/fifo_2x_reducer_22.v" line 28: Output port <full> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 30-bit register for signal <M_word_q>.
    Found 1-bit register for signal <M_flag_q>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_2x_reducer_22> synthesized.

Synthesizing Unit <async_fifo_40>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/async_fifo_40.v".
    Found 8-bit register for signal <M_wsync_q>.
    Found 4-bit register for signal <M_raddr_q>.
    Found 8-bit register for signal <M_rsync_q>.
    Found 4-bit register for signal <M_waddr_q>.
    Found 4-bit adder for signal <n0052[3:0]> created at line 73.
    Found 4-bit adder for signal <M_raddr_q[3]_GND_29_o_add_10_OUT> created at line 90.
    Found 4-bit comparator equal for signal <full> created at line 77
    Found 4-bit comparator equal for signal <empty> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <async_fifo_40> synthesized.

Synthesizing Unit <simple_dual_ram_62>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/simple_dual_ram_62.v".
        SIZE = 5'b11110
        DEPTH = 5'b10000
    Found 16x30-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 30-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <simple_dual_ram_62> synthesized.

Synthesizing Unit <edge_detector_7>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/edge_detector_7.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_7> synthesized.

Synthesizing Unit <pipeline_8>.
    Related source file is "C:/Users/HOME/Documents/GitHub/mojo-code-examples/hdmi_shield_passthru/work/planAhead/hdmi_shield_passthru/hdmi_shield_passthru.srcs/sources_1/imports/verilog/pipeline_8.v".
    Found 1-bit register for signal <M_pipe_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pipeline_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 128x8-bit single-port Read Only RAM                   : 1
 16x10-bit dual-port RAM                               : 3
 16x30-bit dual-port RAM                               : 1
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 105
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 2-bit adder                                           : 6
 20-bit adder                                          : 3
 3-bit adder                                           : 10
 4-bit adder                                           : 38
 5-bit adder                                           : 18
 5-bit subtractor                                      : 21
 7-bit adder                                           : 3
 8-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 132
 1-bit register                                        : 34
 10-bit register                                       : 10
 11-bit register                                       : 1
 2-bit register                                        : 24
 20-bit register                                       : 3
 3-bit register                                        : 6
 30-bit register                                       : 2
 4-bit register                                        : 15
 5-bit register                                        : 9
 7-bit register                                        : 3
 8-bit register                                        : 19
 9-bit register                                        : 6
# Comparators                                          : 17
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 9
# Multiplexers                                         : 223
 1-bit 2-to-1 multiplexer                              : 156
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 6
 20-bit 3-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 33
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 7
# Xors                                                 : 99
 1-bit xor2                                            : 87
 4-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <async_fifo_40>.
The following registers are absorbed into counter <M_raddr_q>: 1 register on signal <M_raddr_q>.
The following registers are absorbed into counter <M_waddr_q>: 1 register on signal <M_waddr_q>.
Unit <async_fifo_40> synthesized (advanced).

Synthesizing (advanced) Unit <async_fifo_51>.
The following registers are absorbed into counter <M_raddr_q>: 1 register on signal <M_raddr_q>.
The following registers are absorbed into counter <M_waddr_q>: 1 register on signal <M_waddr_q>.
Unit <async_fifo_51> synthesized (advanced).

Synthesizing (advanced) Unit <bit_align_30>.
The following registers are absorbed into counter <M_token_ctr_q>: 1 register on signal <M_token_ctr_q>.
The following registers are absorbed into counter <M_bitslip_ctr_q>: 1 register on signal <M_bitslip_ctr_q>.
Unit <bit_align_30> synthesized (advanced).

Synthesizing (advanced) Unit <edid_rom_2>.
The following registers are absorbed into counter <M_addr_q>: 1 register on signal <M_addr_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0411> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_addr_q<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <edid_rom_2> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_passthru_3>.
The following registers are absorbed into counter <M_y_ctr_q>: 1 register on signal <M_y_ctr_q>.
The following registers are absorbed into counter <M_x_ctr_q>: 1 register on signal <M_x_ctr_q>.
Unit <hdmi_passthru_3> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_29>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <serdes_1_to_5_29> synthesized (advanced).

Synthesizing (advanced) Unit <simple_dual_ram_62>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 30-bit                    |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <write_en>      | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 30-bit                    |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <simple_dual_ram_62> synthesized (advanced).

Synthesizing (advanced) Unit <simple_dual_ram_63>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <write_en>      | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <simple_dual_ram_63> synthesized (advanced).

Synthesizing (advanced) Unit <tmds_encoder_19>.
	The following adders/subtractors are grouped into adder tree <Msub_M_count_q[4]_GND_27_o_sub_35_OUT1> :
 	<Madd_n0243> in block <tmds_encoder_19>, 	<Madd_M_count_q[4]_GND_27_o_add_33_OUT> in block <tmds_encoder_19>, 	<Msub_M_count_q[4]_GND_27_o_sub_35_OUT> in block <tmds_encoder_19>.
	The following adders/subtractors are grouped into adder tree <Madd_M_num_ones9_d_Madd1> :
 	<Madd__n0264> in block <tmds_encoder_19>, 	<Madd__n0265> in block <tmds_encoder_19>, 	<Madd__n0267_Madd> in block <tmds_encoder_19>, 	<Madd_n0215[1:0]> in block <tmds_encoder_19>, 	<Madd_M_num_ones9_d_Madd> in block <tmds_encoder_19>.
	The following adders/subtractors are grouped into adder tree <Madd_M_num_ones_d_Madd1> :
 	<Madd__n0259> in block <tmds_encoder_19>, 	<Madd__n0260> in block <tmds_encoder_19>, 	<Madd__n0262_Madd> in block <tmds_encoder_19>, 	<Madd_n0194[1:0]> in block <tmds_encoder_19>, 	<Madd_M_num_ones_d_Madd> in block <tmds_encoder_19>.
INFO:Xst:3231 - The small RAM <Mram_M_c1_pipe_q[1]_PWR_27_o_wide_mux_41_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(M_c1_pipe_q<1>,M_c0_pipe_q<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <tmds_encoder_19> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 128x8-bit single-port distributed Read Only RAM       : 1
 16x10-bit dual-port distributed RAM                   : 3
 16x30-bit dual-port distributed RAM                   : 1
 4x10-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 42
 20-bit adder                                          : 3
 3-bit adder                                           : 1
 4-bit adder                                           : 8
 5-bit adder                                           : 12
 5-bit subtractor                                      : 18
# Adder Trees                                          : 9
 4-bit / 6-inputs adder tree                           : 6
 5-bit / 4-inputs adder tree                           : 3
# Counters                                             : 20
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 8
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 545
 Flip-Flops                                            : 545
# Comparators                                          : 17
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 9
# Multiplexers                                         : 216
 1-bit 2-to-1 multiplexer                              : 156
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 6
 20-bit 3-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 33
 8-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 7
# Xors                                                 : 99
 1-bit xor2                                            : 87
 4-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <hedge/M_last_q> in Unit <hdmi_passthru_3> is equivalent to the following FF/Latch, which will be removed : <pipe_gen_0[2].pipe/M_pipe_q_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi/decoder/dec_r/des/FSM_1> on signal <M_state_q[1:3]> with user encoding.
Optimizing FSM <hdmi/decoder/dec_g/des/FSM_1> on signal <M_state_q[1:3]> with user encoding.
Optimizing FSM <hdmi/decoder/dec_b/des/FSM_1> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi/decoder/dec_r/bit_align/FSM_2> on signal <M_state_q[1:3]> with user encoding.
Optimizing FSM <hdmi/decoder/dec_g/bit_align/FSM_2> on signal <M_state_q[1:3]> with user encoding.
Optimizing FSM <hdmi/decoder/dec_b/bit_align/FSM_2> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <edid/i2c/FSM_0> on signal <M_state_q[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0101  | 000000100
 0110  | 000001000
 0011  | 000010000
 0100  | 000100000
 0111  | 001000000
 1000  | 010000000
 0010  | 100000000
--------------------
INFO:Xst:1901 - Instance pll in unit pll of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <simple_dual_ram_63> ...

Optimizing unit <simple_dual_ram_62> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <hdmi_passthru_3> ...

Optimizing unit <dvi_decoder_5> ...

Optimizing unit <tmds_decoder_14> ...

Optimizing unit <serdes_1_to_5_29> ...

Optimizing unit <bit_align_30> ...

Optimizing unit <channel_align_31> ...

Optimizing unit <async_fifo_51> ...

Optimizing unit <dvi_encoder_6> ...

Optimizing unit <tmds_encoder_19> ...
WARNING:Xst:1293 - FF/Latch <M_count_q_0> has a constant value of 0 in block <tmds_encoder_19>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fifo_2x_reducer_22> ...

Optimizing unit <async_fifo_40> ...
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_y_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/M_x_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_g/M_data_enabled_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_g/M_c_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_g/M_c_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_r/M_data_enabled_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_r/M_c_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <hdmi/decoder/dec_r/M_c_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1293 - FF/Latch <hdmi/encoder/enc_blue/M_count_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi/encoder/enc_green/M_count_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi/encoder/enc_red/M_count_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_b/M_toggle_q> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/M_toggle_q> <hdmi/decoder/dec_r/M_toggle_q> <hdmi/encoder/M_toggle_q> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/channel_align/M_valid_rise_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/channel_align/M_valid_rise_q_0> <hdmi/decoder/dec_b/channel_align/M_valid_rise_q_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/channel_align/M_valid_rise_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/channel_align/M_valid_rise_q_1> <hdmi/decoder/dec_b/channel_align/M_valid_rise_q_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_c1_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_c1_pipe_q_0> <hdmi/encoder/enc_red/M_c1_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_c1_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_c1_pipe_q_1> <hdmi/encoder/enc_red/M_c1_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_io_init_q> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_io_init_q> <hdmi/decoder/dec_b/des/M_io_init_q> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_c0_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_c0_pipe_q_0> <hdmi/encoder/enc_red/M_c0_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_c0_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_c0_pipe_q_1> <hdmi/encoder/enc_red/M_c0_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_0> <hdmi/decoder/dec_b/des/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_1> <hdmi/decoder/dec_b/des/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_2> <hdmi/decoder/dec_b/des/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_3> <hdmi/decoder/dec_b/des/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_4> <hdmi/decoder/dec_b/des/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_5> <hdmi/decoder/dec_b/des/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_6> <hdmi/decoder/dec_b/des/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_7> <hdmi/decoder/dec_b/des/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <hdmi/decoder/dec_r/des/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/decoder/dec_g/des/M_ctr_q_8> <hdmi/decoder/dec_b/des/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_de_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_de_pipe_q_0> <hdmi/encoder/enc_red/M_de_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <hdmi/encoder/enc_blue/M_de_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi/encoder/enc_green/M_de_pipe_q_1> <hdmi/encoder/enc_red/M_de_pipe_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 21.
FlipFlop hdmi/encoder/enc_blue/M_num_ones9_q_0 has been replicated 1 time(s)
FlipFlop hdmi/encoder/enc_green/M_num_ones9_q_0 has been replicated 1 time(s)
FlipFlop hdmi/encoder/enc_red/M_num_ones9_q_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <edid/i2c/M_sda_sync_q_1>.
	Found 2-bit shift register for signal <edid/i2c/M_scl_sync_q_1>.
	Found 3-bit shift register for signal <hdmi/encoder/enc_blue/M_de_pipe_q_1>.
	Found 3-bit shift register for signal <hdmi/encoder/enc_blue/M_c1_pipe_q_1>.
	Found 3-bit shift register for signal <hdmi/encoder/enc_blue/M_c0_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 609
 Flip-Flops                                            : 609
# Shift Registers                                      : 5
 2-bit shift register                                  : 2
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1021
#      GND                         : 20
#      INV                         : 12
#      LUT1                        : 57
#      LUT2                        : 68
#      LUT3                        : 123
#      LUT4                        : 86
#      LUT5                        : 176
#      LUT6                        : 304
#      MUXCY                       : 72
#      MUXF7                       : 13
#      VCC                         : 13
#      XORCY                       : 77
# FlipFlops/Latches                : 614
#      FD                          : 269
#      FDE                         : 89
#      FDR                         : 201
#      FDRE                        : 51
#      FDS                         : 4
# RAMS                             : 20
#      RAM16X1D                    : 12
#      RAM32M                      : 8
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 2
#      IBUFDS                      : 4
#      IOBUF                       : 1
#      OBUF                        : 8
#      OBUFDS                      : 4
#      OBUFT                       : 6
# Others                           : 22
#      BUFPLL                      : 1
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             614  out of  11440     5%  
 Number of Slice LUTs:                  887  out of   5720    15%  
    Number used as Logic:               826  out of   5720    14%  
    Number used as Memory:               61  out of   1440     4%  
       Number used as RAM:               56
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1139
   Number with an unused Flip Flop:     525  out of   1139    46%  
   Number with an unused LUT:           252  out of   1139    22%  
   Number of fully used LUT-FF pairs:   362  out of   1139    31%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
hdmi/decoder/pll/CLKOUT1           | BUFG                   | 433   |
clk                                | BUFGP                  | 41    |
hdmi/decoder/pll/CLKOUT2           | BUFG                   | 165   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.537ns (Maximum Frequency: 180.603MHz)
   Minimum input arrival time before clock: 4.566ns
   Maximum output required time after clock: 5.631ns
   Maximum combinational path delay: 4.058ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi/decoder/pll/CLKOUT1'
  Clock period: 5.537ns (frequency: 180.603MHz)
  Total number of paths / destination ports: 8027 / 746
-------------------------------------------------------------------------
Delay:               5.537ns (Levels of Logic = 4)
  Source:            hdmi/decoder/dec_b/channel_align/fifo/M_waddr_q_0 (FF)
  Destination:       hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem24 (RAM)
  Source Clock:      hdmi/decoder/pll/CLKOUT1 rising
  Destination Clock: hdmi/decoder/pll/CLKOUT1 rising

  Data Path: hdmi/decoder/dec_b/channel_align/fifo/M_waddr_q_0 to hdmi/decoder/dec_b/channel_align/fifo/ram/Mram_mem24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.525   1.418  M_waddr_q_0 (M_waddr_q_0)
     LUT4:I2->O            1   0.250   0.790  M_ram_write_en3 (M_ram_write_en3)
     LUT6:I4->O            5   0.250   0.841  M_ram_write_en7_SW0 (N249)
     LUT5:I4->O            5   0.254   0.840  M_ram_write_en7 (M_ram_write_en)
     begin scope: 'hdmi/decoder/dec_b/channel_align/fifo/ram:write_en'
     RAM32M:WE                 0.369          Mram_mem1
    ----------------------------------------
    Total                      5.537ns (1.648ns logic, 3.889ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.913ns (frequency: 203.542MHz)
  Total number of paths / destination ports: 797 / 66
-------------------------------------------------------------------------
Delay:               4.913ns (Levels of Logic = 3)
  Source:            edid/i2c/M_state_q_FSM_FFd8 (FF)
  Destination:       edid/i2c/M_data_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: edid/i2c/M_state_q_FSM_FFd8 to edid/i2c/M_data_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.525   1.557  M_state_q_FSM_FFd8 (M_state_q_FSM_FFd8)
     LUT5:I0->O           17   0.254   1.209  Mmux_M_data_d231 (Mmux_M_data_d23)
     LUT4:I3->O            1   0.254   0.790  Mmux_M_data_d2_SW0_SW1 (N213)
     LUT6:I4->O            1   0.250   0.000  Mmux_M_data_d2 (M_data_d<1>)
     FD:D                      0.074          M_data_q_1
    ----------------------------------------
    Total                      4.913ns (1.357ns logic, 3.556ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi/decoder/pll/CLKOUT2'
  Clock period: 4.945ns (frequency: 202.223MHz)
  Total number of paths / destination ports: 1372 / 170
-------------------------------------------------------------------------
Delay:               4.945ns (Levels of Logic = 4)
  Source:            hdmi/encoder/fifo/fifo/M_rsync_q_5 (FF)
  Destination:       hdmi/encoder/fifo/fifo/M_raddr_q_3 (FF)
  Source Clock:      hdmi/decoder/pll/CLKOUT2 rising
  Destination Clock: hdmi/decoder/pll/CLKOUT2 rising

  Data Path: hdmi/encoder/fifo/fifo/M_rsync_q_5 to hdmi/encoder/fifo/fifo/M_raddr_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.156  M_rsync_q_5 (M_rsync_q_5)
     LUT5:I0->O            4   0.254   0.912  empty41 (empty4)
     end scope: 'hdmi/encoder/fifo/fifo:empty4'
     LUT6:I4->O           32   0.250   1.520  M_fifo_rget1 (M_fifo_rget)
     begin scope: 'hdmi/encoder/fifo/fifo:rget'
     LUT6:I5->O           16   0.254   0.000  Mcount_M_raddr_q_xor<3>11 (M_ram_raddr<3>)
     FDR:D                     0.074          M_raddr_q_3
    ----------------------------------------
    Total                      4.945ns (1.357ns logic, 3.588ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi/decoder/pll/CLKOUT1'
  Total number of paths / destination ports: 93 / 90
-------------------------------------------------------------------------
Offset:              4.517ns (Levels of Logic = 3)
  Source:            hdmi/decoder/bufpll:LOCK (PAD)
  Destination:       hdmi/encoder/enc_blue/M_count_q_4 (FF)
  Destination Clock: hdmi/decoder/pll/CLKOUT1 rising

  Data Path: hdmi/decoder/bufpll:LOCK to hdmi/encoder/enc_blue/M_count_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           31   0.000   0.000  bufpll (pll_locked)
     end scope: 'hdmi/decoder:pll_locked'
     INV:I->O            130   0.255   2.300  M_encoder_rst1_INV_0 (M_encoder_rst)
     begin scope: 'hdmi/encoder:M_encoder_rst'
     begin scope: 'hdmi/encoder/enc_blue:M_encoder_rst'
     FDR:R                     0.459          M_dout_q_0
    ----------------------------------------
    Total                      4.517ns (2.216ns logic, 2.300ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi/decoder/pll/CLKOUT2'
  Total number of paths / destination ports: 215 / 107
-------------------------------------------------------------------------
Offset:              4.566ns (Levels of Logic = 3)
  Source:            hdmi/decoder/bufpll:LOCK (PAD)
  Destination:       hdmi/decoder/dec_b/des/M_pdctr_q_4 (FF)
  Destination Clock: hdmi/decoder/pll/CLKOUT2 rising

  Data Path: hdmi/decoder/bufpll:LOCK to hdmi/decoder/dec_b/des/M_pdctr_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           31   0.000   0.000  bufpll (pll_locked)
     begin scope: 'hdmi/decoder/dec_b:M_decoder_pll_locked'
     begin scope: 'hdmi/decoder/dec_b/des:M_decoder_pll_locked'
     LUT6:I0->O            1   0.254   0.958  _n0135_inv3_SW0 (N261)
     LUT6:I2->O            5   0.254   0.840  _n0135_inv3 (_n0135_inv)
     FDE:CE                    0.302          M_pdctr_q_0
    ----------------------------------------
    Total                      4.566ns (2.768ns logic, 1.798ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              5.631ns (Levels of Logic = 3)
  Source:            edid/i2c/M_state_q_FSM_FFd4 (FF)
  Destination:       hdmi2_sda (PAD)
  Source Clock:      clk rising

  Data Path: edid/i2c/M_state_q_FSM_FFd4 to hdmi2_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.263  M_state_q_FSM_FFd4 (M_state_q_FSM_FFd4)
     LUT3:I1->O            1   0.250   0.681  IO_sda_enable_inv1 (IO_sda_enable_inv)
     end scope: 'edid/i2c:IO_sda_enable_inv'
     end scope: 'edid:IO_sda_enable_inv'
     IOBUF:T->IO               2.912          hdmi2_sda_IOBUF (hdmi2_sda)
    ----------------------------------------
    Total                      5.631ns (3.687ns logic, 1.944ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi/decoder/pll/CLKOUT2'
  Total number of paths / destination ports: 236 / 50
-------------------------------------------------------------------------
Offset:              4.109ns (Levels of Logic = 2)
  Source:            hdmi/decoder/dec_b/des/M_pdctr_q_3 (FF)
  Destination:       hdmi/decoder/dec_b/des/io_slave:CE (PAD)
  Source Clock:      hdmi/decoder/pll/CLKOUT2 rising

  Data Path: hdmi/decoder/dec_b/des/M_pdctr_q_3 to hdmi/decoder/dec_b/des/io_slave:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.406  M_pdctr_q_3 (M_pdctr_q_3)
     LUT6:I1->O            5   0.254   0.949  M_pdctr_q[4]_M_flag_q_AND_155_o1 (M_pdctr_q[4]_M_flag_q_AND_155_o)
     LUT6:I4->O            2   0.250   0.725  Mmux_M_io_master_CE11 (M_io_master_CE)
    IODELAY2:CE                0.000          io_master
    ----------------------------------------
    Total                      4.109ns (1.029ns logic, 3.080ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 117 / 111
-------------------------------------------------------------------------
Delay:               4.058ns (Levels of Logic = 3)
  Source:            hdmi/decoder/bufpll:LOCK (PAD)
  Destination:       hdmi/encoder/redser/mserdes:RST (PAD)

  Data Path: hdmi/decoder/bufpll:LOCK to hdmi/encoder/redser/mserdes:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           31   0.000   0.000  bufpll (pll_locked)
     end scope: 'hdmi/decoder:pll_locked'
     INV:I->O            130   0.255   2.300  M_encoder_rst1_INV_0 (M_encoder_rst)
     begin scope: 'hdmi/encoder:M_encoder_rst'
     begin scope: 'hdmi/encoder/redser:M_encoder_rst'
    OSERDES2:RST               0.000          sserdes
    ----------------------------------------
    Total                      4.058ns (1.757ns logic, 2.300ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi/decoder/pll/CLKOUT1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
hdmi/decoder/pll/CLKOUT1|    5.537|         |         |         |
hdmi/decoder/pll/CLKOUT2|    3.089|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi/decoder/pll/CLKOUT2
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
hdmi/decoder/pll/CLKOUT1|    2.549|         |         |         |
hdmi/decoder/pll/CLKOUT2|    4.945|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.22 secs
 
--> 

Total memory usage is 4516456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :   41 (   0 filtered)

