// Seed: 733745826
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output reg id_1;
  id_3 :
  assert property (@(-1) -1'h0)
  else id_1 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wand id_5,
    output tri0 id_6
    , id_14,
    output wor id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output tri id_12
);
endmodule
module module_3 (
    output wand id_0,
    input  wire id_1
);
  logic id_3, id_4;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_12 = 0;
endmodule
