Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Feb 25 15:43:25 2026
| Host         : Marco running 64-bit major release  (build 9200)
| Command      : report_timing -file work/build/reports/post_syn_timing.rpt
| Design       : Whack
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 Timing/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodeT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.475ns  (logic 4.314ns (78.783%)  route 1.162ns (21.217%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  Timing/count_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Timing/count_reg[0]/Q
                         net (fo=14, unplaced)        0.362     0.818    anodeT_OBUF[1]
                         LUT1 (Prop_lut1_I0_O)        0.295     1.113 r  anodeT_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     1.913    anodeT_OBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.563     5.475 r  anodeT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.475    anodeT[0]
    E15                                                               r  anodeT[0] (OUT)
  -------------------------------------------------------------------    -------------------




