# VerilogProject

## In this project all the following logic circuits will be added-
- [or gate] 
- [and gate]
- [not gate]
- [xor gate]
- [nor gate]
- [nand gate]
